
ElementalCube.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000135c4  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000eb4  08013754  08013754  00014754  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08014608  08014608  000160d8  2**0
                  CONTENTS
  4 .ARM          00000008  08014608  08014608  00015608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08014610  08014610  000160d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08014610  08014610  00015610  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08014614  08014614  00015614  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000d8  20000000  08014618  00016000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000160d8  2**0
                  CONTENTS
 10 .bss          00019f88  200000d8  200000d8  000160d8  2**2
                  ALLOC
 11 ._user_heap_stack 00002000  2001a060  2001a060  000160d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000160d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025e05  00000000  00000000  00016108  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005c5a  00000000  00000000  0003bf0d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00002278  00000000  00000000  00041b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001ac8  00000000  00000000  00043de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00029173  00000000  00000000  000458a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0002c6ec  00000000  00000000  0006ea1b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e32a2  00000000  00000000  0009b107  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0017e3a9  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009bd8  00000000  00000000  0017e3ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  00187fc4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200000d8 	.word	0x200000d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0801373c 	.word	0x0801373c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200000dc 	.word	0x200000dc
 80001cc:	0801373c 	.word	0x0801373c

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_dmul>:
 8000270:	b570      	push	{r4, r5, r6, lr}
 8000272:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000276:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 800027a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800027e:	bf1d      	ittte	ne
 8000280:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000284:	ea94 0f0c 	teqne	r4, ip
 8000288:	ea95 0f0c 	teqne	r5, ip
 800028c:	f000 f8de 	bleq	800044c <__aeabi_dmul+0x1dc>
 8000290:	442c      	add	r4, r5
 8000292:	ea81 0603 	eor.w	r6, r1, r3
 8000296:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800029a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800029e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80002a2:	bf18      	it	ne
 80002a4:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80002a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80002ac:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80002b0:	d038      	beq.n	8000324 <__aeabi_dmul+0xb4>
 80002b2:	fba0 ce02 	umull	ip, lr, r0, r2
 80002b6:	f04f 0500 	mov.w	r5, #0
 80002ba:	fbe1 e502 	umlal	lr, r5, r1, r2
 80002be:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80002c2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80002c6:	f04f 0600 	mov.w	r6, #0
 80002ca:	fbe1 5603 	umlal	r5, r6, r1, r3
 80002ce:	f09c 0f00 	teq	ip, #0
 80002d2:	bf18      	it	ne
 80002d4:	f04e 0e01 	orrne.w	lr, lr, #1
 80002d8:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80002dc:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80002e0:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80002e4:	d204      	bcs.n	80002f0 <__aeabi_dmul+0x80>
 80002e6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80002ea:	416d      	adcs	r5, r5
 80002ec:	eb46 0606 	adc.w	r6, r6, r6
 80002f0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80002f4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80002f8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80002fc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000300:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 8000304:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000308:	bf88      	it	hi
 800030a:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 800030e:	d81e      	bhi.n	800034e <__aeabi_dmul+0xde>
 8000310:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 8000314:	bf08      	it	eq
 8000316:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 800031a:	f150 0000 	adcs.w	r0, r0, #0
 800031e:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000322:	bd70      	pop	{r4, r5, r6, pc}
 8000324:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000328:	ea46 0101 	orr.w	r1, r6, r1
 800032c:	ea40 0002 	orr.w	r0, r0, r2
 8000330:	ea81 0103 	eor.w	r1, r1, r3
 8000334:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000338:	bfc2      	ittt	gt
 800033a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800033e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000342:	bd70      	popgt	{r4, r5, r6, pc}
 8000344:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000348:	f04f 0e00 	mov.w	lr, #0
 800034c:	3c01      	subs	r4, #1
 800034e:	f300 80ab 	bgt.w	80004a8 <__aeabi_dmul+0x238>
 8000352:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 8000356:	bfde      	ittt	le
 8000358:	2000      	movle	r0, #0
 800035a:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 800035e:	bd70      	pople	{r4, r5, r6, pc}
 8000360:	f1c4 0400 	rsb	r4, r4, #0
 8000364:	3c20      	subs	r4, #32
 8000366:	da35      	bge.n	80003d4 <__aeabi_dmul+0x164>
 8000368:	340c      	adds	r4, #12
 800036a:	dc1b      	bgt.n	80003a4 <__aeabi_dmul+0x134>
 800036c:	f104 0414 	add.w	r4, r4, #20
 8000370:	f1c4 0520 	rsb	r5, r4, #32
 8000374:	fa00 f305 	lsl.w	r3, r0, r5
 8000378:	fa20 f004 	lsr.w	r0, r0, r4
 800037c:	fa01 f205 	lsl.w	r2, r1, r5
 8000380:	ea40 0002 	orr.w	r0, r0, r2
 8000384:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000388:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 800038c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000390:	fa21 f604 	lsr.w	r6, r1, r4
 8000394:	eb42 0106 	adc.w	r1, r2, r6
 8000398:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800039c:	bf08      	it	eq
 800039e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003a2:	bd70      	pop	{r4, r5, r6, pc}
 80003a4:	f1c4 040c 	rsb	r4, r4, #12
 80003a8:	f1c4 0520 	rsb	r5, r4, #32
 80003ac:	fa00 f304 	lsl.w	r3, r0, r4
 80003b0:	fa20 f005 	lsr.w	r0, r0, r5
 80003b4:	fa01 f204 	lsl.w	r2, r1, r4
 80003b8:	ea40 0002 	orr.w	r0, r0, r2
 80003bc:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003c0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80003c4:	f141 0100 	adc.w	r1, r1, #0
 80003c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80003cc:	bf08      	it	eq
 80003ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80003d2:	bd70      	pop	{r4, r5, r6, pc}
 80003d4:	f1c4 0520 	rsb	r5, r4, #32
 80003d8:	fa00 f205 	lsl.w	r2, r0, r5
 80003dc:	ea4e 0e02 	orr.w	lr, lr, r2
 80003e0:	fa20 f304 	lsr.w	r3, r0, r4
 80003e4:	fa01 f205 	lsl.w	r2, r1, r5
 80003e8:	ea43 0302 	orr.w	r3, r3, r2
 80003ec:	fa21 f004 	lsr.w	r0, r1, r4
 80003f0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80003f4:	fa21 f204 	lsr.w	r2, r1, r4
 80003f8:	ea20 0002 	bic.w	r0, r0, r2
 80003fc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000400:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000404:	bf08      	it	eq
 8000406:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800040a:	bd70      	pop	{r4, r5, r6, pc}
 800040c:	f094 0f00 	teq	r4, #0
 8000410:	d10f      	bne.n	8000432 <__aeabi_dmul+0x1c2>
 8000412:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 8000416:	0040      	lsls	r0, r0, #1
 8000418:	eb41 0101 	adc.w	r1, r1, r1
 800041c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000420:	bf08      	it	eq
 8000422:	3c01      	subeq	r4, #1
 8000424:	d0f7      	beq.n	8000416 <__aeabi_dmul+0x1a6>
 8000426:	ea41 0106 	orr.w	r1, r1, r6
 800042a:	f095 0f00 	teq	r5, #0
 800042e:	bf18      	it	ne
 8000430:	4770      	bxne	lr
 8000432:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 8000436:	0052      	lsls	r2, r2, #1
 8000438:	eb43 0303 	adc.w	r3, r3, r3
 800043c:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000440:	bf08      	it	eq
 8000442:	3d01      	subeq	r5, #1
 8000444:	d0f7      	beq.n	8000436 <__aeabi_dmul+0x1c6>
 8000446:	ea43 0306 	orr.w	r3, r3, r6
 800044a:	4770      	bx	lr
 800044c:	ea94 0f0c 	teq	r4, ip
 8000450:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000454:	bf18      	it	ne
 8000456:	ea95 0f0c 	teqne	r5, ip
 800045a:	d00c      	beq.n	8000476 <__aeabi_dmul+0x206>
 800045c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000460:	bf18      	it	ne
 8000462:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000466:	d1d1      	bne.n	800040c <__aeabi_dmul+0x19c>
 8000468:	ea81 0103 	eor.w	r1, r1, r3
 800046c:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000470:	f04f 0000 	mov.w	r0, #0
 8000474:	bd70      	pop	{r4, r5, r6, pc}
 8000476:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800047a:	bf06      	itte	eq
 800047c:	4610      	moveq	r0, r2
 800047e:	4619      	moveq	r1, r3
 8000480:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000484:	d019      	beq.n	80004ba <__aeabi_dmul+0x24a>
 8000486:	ea94 0f0c 	teq	r4, ip
 800048a:	d102      	bne.n	8000492 <__aeabi_dmul+0x222>
 800048c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000490:	d113      	bne.n	80004ba <__aeabi_dmul+0x24a>
 8000492:	ea95 0f0c 	teq	r5, ip
 8000496:	d105      	bne.n	80004a4 <__aeabi_dmul+0x234>
 8000498:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800049c:	bf1c      	itt	ne
 800049e:	4610      	movne	r0, r2
 80004a0:	4619      	movne	r1, r3
 80004a2:	d10a      	bne.n	80004ba <__aeabi_dmul+0x24a>
 80004a4:	ea81 0103 	eor.w	r1, r1, r3
 80004a8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80004ac:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004b4:	f04f 0000 	mov.w	r0, #0
 80004b8:	bd70      	pop	{r4, r5, r6, pc}
 80004ba:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80004be:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80004c2:	bd70      	pop	{r4, r5, r6, pc}

080004c4 <__aeabi_drsub>:
 80004c4:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80004c8:	e002      	b.n	80004d0 <__adddf3>
 80004ca:	bf00      	nop

080004cc <__aeabi_dsub>:
 80004cc:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080004d0 <__adddf3>:
 80004d0:	b530      	push	{r4, r5, lr}
 80004d2:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80004d6:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80004da:	ea94 0f05 	teq	r4, r5
 80004de:	bf08      	it	eq
 80004e0:	ea90 0f02 	teqeq	r0, r2
 80004e4:	bf1f      	itttt	ne
 80004e6:	ea54 0c00 	orrsne.w	ip, r4, r0
 80004ea:	ea55 0c02 	orrsne.w	ip, r5, r2
 80004ee:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80004f2:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f6:	f000 80e2 	beq.w	80006be <__adddf3+0x1ee>
 80004fa:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80004fe:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000502:	bfb8      	it	lt
 8000504:	426d      	neglt	r5, r5
 8000506:	dd0c      	ble.n	8000522 <__adddf3+0x52>
 8000508:	442c      	add	r4, r5
 800050a:	ea80 0202 	eor.w	r2, r0, r2
 800050e:	ea81 0303 	eor.w	r3, r1, r3
 8000512:	ea82 0000 	eor.w	r0, r2, r0
 8000516:	ea83 0101 	eor.w	r1, r3, r1
 800051a:	ea80 0202 	eor.w	r2, r0, r2
 800051e:	ea81 0303 	eor.w	r3, r1, r3
 8000522:	2d36      	cmp	r5, #54	@ 0x36
 8000524:	bf88      	it	hi
 8000526:	bd30      	pophi	{r4, r5, pc}
 8000528:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 800052c:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000530:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000534:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000538:	d002      	beq.n	8000540 <__adddf3+0x70>
 800053a:	4240      	negs	r0, r0
 800053c:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000540:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000544:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000548:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 800054c:	d002      	beq.n	8000554 <__adddf3+0x84>
 800054e:	4252      	negs	r2, r2
 8000550:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000554:	ea94 0f05 	teq	r4, r5
 8000558:	f000 80a7 	beq.w	80006aa <__adddf3+0x1da>
 800055c:	f1a4 0401 	sub.w	r4, r4, #1
 8000560:	f1d5 0e20 	rsbs	lr, r5, #32
 8000564:	db0d      	blt.n	8000582 <__adddf3+0xb2>
 8000566:	fa02 fc0e 	lsl.w	ip, r2, lr
 800056a:	fa22 f205 	lsr.w	r2, r2, r5
 800056e:	1880      	adds	r0, r0, r2
 8000570:	f141 0100 	adc.w	r1, r1, #0
 8000574:	fa03 f20e 	lsl.w	r2, r3, lr
 8000578:	1880      	adds	r0, r0, r2
 800057a:	fa43 f305 	asr.w	r3, r3, r5
 800057e:	4159      	adcs	r1, r3
 8000580:	e00e      	b.n	80005a0 <__adddf3+0xd0>
 8000582:	f1a5 0520 	sub.w	r5, r5, #32
 8000586:	f10e 0e20 	add.w	lr, lr, #32
 800058a:	2a01      	cmp	r2, #1
 800058c:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000590:	bf28      	it	cs
 8000592:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000596:	fa43 f305 	asr.w	r3, r3, r5
 800059a:	18c0      	adds	r0, r0, r3
 800059c:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	d507      	bpl.n	80005b6 <__adddf3+0xe6>
 80005a6:	f04f 0e00 	mov.w	lr, #0
 80005aa:	f1dc 0c00 	rsbs	ip, ip, #0
 80005ae:	eb7e 0000 	sbcs.w	r0, lr, r0
 80005b2:	eb6e 0101 	sbc.w	r1, lr, r1
 80005b6:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80005ba:	d31b      	bcc.n	80005f4 <__adddf3+0x124>
 80005bc:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80005c0:	d30c      	bcc.n	80005dc <__adddf3+0x10c>
 80005c2:	0849      	lsrs	r1, r1, #1
 80005c4:	ea5f 0030 	movs.w	r0, r0, rrx
 80005c8:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80005cc:	f104 0401 	add.w	r4, r4, #1
 80005d0:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80005d4:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80005d8:	f080 809a 	bcs.w	8000710 <__adddf3+0x240>
 80005dc:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80005e0:	bf08      	it	eq
 80005e2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80005e6:	f150 0000 	adcs.w	r0, r0, #0
 80005ea:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80005ee:	ea41 0105 	orr.w	r1, r1, r5
 80005f2:	bd30      	pop	{r4, r5, pc}
 80005f4:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80005f8:	4140      	adcs	r0, r0
 80005fa:	eb41 0101 	adc.w	r1, r1, r1
 80005fe:	3c01      	subs	r4, #1
 8000600:	bf28      	it	cs
 8000602:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000606:	d2e9      	bcs.n	80005dc <__adddf3+0x10c>
 8000608:	f091 0f00 	teq	r1, #0
 800060c:	bf04      	itt	eq
 800060e:	4601      	moveq	r1, r0
 8000610:	2000      	moveq	r0, #0
 8000612:	fab1 f381 	clz	r3, r1
 8000616:	bf08      	it	eq
 8000618:	3320      	addeq	r3, #32
 800061a:	f1a3 030b 	sub.w	r3, r3, #11
 800061e:	f1b3 0220 	subs.w	r2, r3, #32
 8000622:	da0c      	bge.n	800063e <__adddf3+0x16e>
 8000624:	320c      	adds	r2, #12
 8000626:	dd08      	ble.n	800063a <__adddf3+0x16a>
 8000628:	f102 0c14 	add.w	ip, r2, #20
 800062c:	f1c2 020c 	rsb	r2, r2, #12
 8000630:	fa01 f00c 	lsl.w	r0, r1, ip
 8000634:	fa21 f102 	lsr.w	r1, r1, r2
 8000638:	e00c      	b.n	8000654 <__adddf3+0x184>
 800063a:	f102 0214 	add.w	r2, r2, #20
 800063e:	bfd8      	it	le
 8000640:	f1c2 0c20 	rsble	ip, r2, #32
 8000644:	fa01 f102 	lsl.w	r1, r1, r2
 8000648:	fa20 fc0c 	lsr.w	ip, r0, ip
 800064c:	bfdc      	itt	le
 800064e:	ea41 010c 	orrle.w	r1, r1, ip
 8000652:	4090      	lslle	r0, r2
 8000654:	1ae4      	subs	r4, r4, r3
 8000656:	bfa2      	ittt	ge
 8000658:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 800065c:	4329      	orrge	r1, r5
 800065e:	bd30      	popge	{r4, r5, pc}
 8000660:	ea6f 0404 	mvn.w	r4, r4
 8000664:	3c1f      	subs	r4, #31
 8000666:	da1c      	bge.n	80006a2 <__adddf3+0x1d2>
 8000668:	340c      	adds	r4, #12
 800066a:	dc0e      	bgt.n	800068a <__adddf3+0x1ba>
 800066c:	f104 0414 	add.w	r4, r4, #20
 8000670:	f1c4 0220 	rsb	r2, r4, #32
 8000674:	fa20 f004 	lsr.w	r0, r0, r4
 8000678:	fa01 f302 	lsl.w	r3, r1, r2
 800067c:	ea40 0003 	orr.w	r0, r0, r3
 8000680:	fa21 f304 	lsr.w	r3, r1, r4
 8000684:	ea45 0103 	orr.w	r1, r5, r3
 8000688:	bd30      	pop	{r4, r5, pc}
 800068a:	f1c4 040c 	rsb	r4, r4, #12
 800068e:	f1c4 0220 	rsb	r2, r4, #32
 8000692:	fa20 f002 	lsr.w	r0, r0, r2
 8000696:	fa01 f304 	lsl.w	r3, r1, r4
 800069a:	ea40 0003 	orr.w	r0, r0, r3
 800069e:	4629      	mov	r1, r5
 80006a0:	bd30      	pop	{r4, r5, pc}
 80006a2:	fa21 f004 	lsr.w	r0, r1, r4
 80006a6:	4629      	mov	r1, r5
 80006a8:	bd30      	pop	{r4, r5, pc}
 80006aa:	f094 0f00 	teq	r4, #0
 80006ae:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80006b2:	bf06      	itte	eq
 80006b4:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80006b8:	3401      	addeq	r4, #1
 80006ba:	3d01      	subne	r5, #1
 80006bc:	e74e      	b.n	800055c <__adddf3+0x8c>
 80006be:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80006c2:	bf18      	it	ne
 80006c4:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80006c8:	d029      	beq.n	800071e <__adddf3+0x24e>
 80006ca:	ea94 0f05 	teq	r4, r5
 80006ce:	bf08      	it	eq
 80006d0:	ea90 0f02 	teqeq	r0, r2
 80006d4:	d005      	beq.n	80006e2 <__adddf3+0x212>
 80006d6:	ea54 0c00 	orrs.w	ip, r4, r0
 80006da:	bf04      	itt	eq
 80006dc:	4619      	moveq	r1, r3
 80006de:	4610      	moveq	r0, r2
 80006e0:	bd30      	pop	{r4, r5, pc}
 80006e2:	ea91 0f03 	teq	r1, r3
 80006e6:	bf1e      	ittt	ne
 80006e8:	2100      	movne	r1, #0
 80006ea:	2000      	movne	r0, #0
 80006ec:	bd30      	popne	{r4, r5, pc}
 80006ee:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80006f2:	d105      	bne.n	8000700 <__adddf3+0x230>
 80006f4:	0040      	lsls	r0, r0, #1
 80006f6:	4149      	adcs	r1, r1
 80006f8:	bf28      	it	cs
 80006fa:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80006fe:	bd30      	pop	{r4, r5, pc}
 8000700:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000704:	bf3c      	itt	cc
 8000706:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 800070a:	bd30      	popcc	{r4, r5, pc}
 800070c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000710:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000714:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000718:	f04f 0000 	mov.w	r0, #0
 800071c:	bd30      	pop	{r4, r5, pc}
 800071e:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000722:	bf1a      	itte	ne
 8000724:	4619      	movne	r1, r3
 8000726:	4610      	movne	r0, r2
 8000728:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 800072c:	bf1c      	itt	ne
 800072e:	460b      	movne	r3, r1
 8000730:	4602      	movne	r2, r0
 8000732:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000736:	bf06      	itte	eq
 8000738:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 800073c:	ea91 0f03 	teqeq	r1, r3
 8000740:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000744:	bd30      	pop	{r4, r5, pc}
 8000746:	bf00      	nop

08000748 <__aeabi_ui2d>:
 8000748:	f090 0f00 	teq	r0, #0
 800074c:	bf04      	itt	eq
 800074e:	2100      	moveq	r1, #0
 8000750:	4770      	bxeq	lr
 8000752:	b530      	push	{r4, r5, lr}
 8000754:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000758:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800075c:	f04f 0500 	mov.w	r5, #0
 8000760:	f04f 0100 	mov.w	r1, #0
 8000764:	e750      	b.n	8000608 <__adddf3+0x138>
 8000766:	bf00      	nop

08000768 <__aeabi_i2d>:
 8000768:	f090 0f00 	teq	r0, #0
 800076c:	bf04      	itt	eq
 800076e:	2100      	moveq	r1, #0
 8000770:	4770      	bxeq	lr
 8000772:	b530      	push	{r4, r5, lr}
 8000774:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000778:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800077c:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 8000780:	bf48      	it	mi
 8000782:	4240      	negmi	r0, r0
 8000784:	f04f 0100 	mov.w	r1, #0
 8000788:	e73e      	b.n	8000608 <__adddf3+0x138>
 800078a:	bf00      	nop

0800078c <__aeabi_f2d>:
 800078c:	0042      	lsls	r2, r0, #1
 800078e:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000792:	ea4f 0131 	mov.w	r1, r1, rrx
 8000796:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800079a:	bf1f      	itttt	ne
 800079c:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80007a0:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80007a4:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80007a8:	4770      	bxne	lr
 80007aa:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80007ae:	bf08      	it	eq
 80007b0:	4770      	bxeq	lr
 80007b2:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80007b6:	bf04      	itt	eq
 80007b8:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80007bc:	4770      	bxeq	lr
 80007be:	b530      	push	{r4, r5, lr}
 80007c0:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80007c4:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80007c8:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	e71c      	b.n	8000608 <__adddf3+0x138>
 80007ce:	bf00      	nop

080007d0 <__aeabi_ul2d>:
 80007d0:	ea50 0201 	orrs.w	r2, r0, r1
 80007d4:	bf08      	it	eq
 80007d6:	4770      	bxeq	lr
 80007d8:	b530      	push	{r4, r5, lr}
 80007da:	f04f 0500 	mov.w	r5, #0
 80007de:	e00a      	b.n	80007f6 <__aeabi_l2d+0x16>

080007e0 <__aeabi_l2d>:
 80007e0:	ea50 0201 	orrs.w	r2, r0, r1
 80007e4:	bf08      	it	eq
 80007e6:	4770      	bxeq	lr
 80007e8:	b530      	push	{r4, r5, lr}
 80007ea:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80007ee:	d502      	bpl.n	80007f6 <__aeabi_l2d+0x16>
 80007f0:	4240      	negs	r0, r0
 80007f2:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80007f6:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80007fa:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80007fe:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000802:	f43f aed8 	beq.w	80005b6 <__adddf3+0xe6>
 8000806:	f04f 0203 	mov.w	r2, #3
 800080a:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800080e:	bf18      	it	ne
 8000810:	3203      	addne	r2, #3
 8000812:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000816:	bf18      	it	ne
 8000818:	3203      	addne	r2, #3
 800081a:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800081e:	f1c2 0320 	rsb	r3, r2, #32
 8000822:	fa00 fc03 	lsl.w	ip, r0, r3
 8000826:	fa20 f002 	lsr.w	r0, r0, r2
 800082a:	fa01 fe03 	lsl.w	lr, r1, r3
 800082e:	ea40 000e 	orr.w	r0, r0, lr
 8000832:	fa21 f102 	lsr.w	r1, r1, r2
 8000836:	4414      	add	r4, r2
 8000838:	e6bd      	b.n	80005b6 <__adddf3+0xe6>
 800083a:	bf00      	nop

0800083c <__gedf2>:
 800083c:	f04f 3cff 	mov.w	ip, #4294967295
 8000840:	e006      	b.n	8000850 <__cmpdf2+0x4>
 8000842:	bf00      	nop

08000844 <__ledf2>:
 8000844:	f04f 0c01 	mov.w	ip, #1
 8000848:	e002      	b.n	8000850 <__cmpdf2+0x4>
 800084a:	bf00      	nop

0800084c <__cmpdf2>:
 800084c:	f04f 0c01 	mov.w	ip, #1
 8000850:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000854:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000858:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800085c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000860:	bf18      	it	ne
 8000862:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000866:	d01b      	beq.n	80008a0 <__cmpdf2+0x54>
 8000868:	b001      	add	sp, #4
 800086a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800086e:	bf0c      	ite	eq
 8000870:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000874:	ea91 0f03 	teqne	r1, r3
 8000878:	bf02      	ittt	eq
 800087a:	ea90 0f02 	teqeq	r0, r2
 800087e:	2000      	moveq	r0, #0
 8000880:	4770      	bxeq	lr
 8000882:	f110 0f00 	cmn.w	r0, #0
 8000886:	ea91 0f03 	teq	r1, r3
 800088a:	bf58      	it	pl
 800088c:	4299      	cmppl	r1, r3
 800088e:	bf08      	it	eq
 8000890:	4290      	cmpeq	r0, r2
 8000892:	bf2c      	ite	cs
 8000894:	17d8      	asrcs	r0, r3, #31
 8000896:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800089a:	f040 0001 	orr.w	r0, r0, #1
 800089e:	4770      	bx	lr
 80008a0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80008a4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008a8:	d102      	bne.n	80008b0 <__cmpdf2+0x64>
 80008aa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80008ae:	d107      	bne.n	80008c0 <__cmpdf2+0x74>
 80008b0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80008b4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80008b8:	d1d6      	bne.n	8000868 <__cmpdf2+0x1c>
 80008ba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80008be:	d0d3      	beq.n	8000868 <__cmpdf2+0x1c>
 80008c0:	f85d 0b04 	ldr.w	r0, [sp], #4
 80008c4:	4770      	bx	lr
 80008c6:	bf00      	nop

080008c8 <__aeabi_cdrcmple>:
 80008c8:	4684      	mov	ip, r0
 80008ca:	4610      	mov	r0, r2
 80008cc:	4662      	mov	r2, ip
 80008ce:	468c      	mov	ip, r1
 80008d0:	4619      	mov	r1, r3
 80008d2:	4663      	mov	r3, ip
 80008d4:	e000      	b.n	80008d8 <__aeabi_cdcmpeq>
 80008d6:	bf00      	nop

080008d8 <__aeabi_cdcmpeq>:
 80008d8:	b501      	push	{r0, lr}
 80008da:	f7ff ffb7 	bl	800084c <__cmpdf2>
 80008de:	2800      	cmp	r0, #0
 80008e0:	bf48      	it	mi
 80008e2:	f110 0f00 	cmnmi.w	r0, #0
 80008e6:	bd01      	pop	{r0, pc}

080008e8 <__aeabi_dcmpeq>:
 80008e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80008ec:	f7ff fff4 	bl	80008d8 <__aeabi_cdcmpeq>
 80008f0:	bf0c      	ite	eq
 80008f2:	2001      	moveq	r0, #1
 80008f4:	2000      	movne	r0, #0
 80008f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80008fa:	bf00      	nop

080008fc <__aeabi_dcmplt>:
 80008fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000900:	f7ff ffea 	bl	80008d8 <__aeabi_cdcmpeq>
 8000904:	bf34      	ite	cc
 8000906:	2001      	movcc	r0, #1
 8000908:	2000      	movcs	r0, #0
 800090a:	f85d fb08 	ldr.w	pc, [sp], #8
 800090e:	bf00      	nop

08000910 <__aeabi_dcmple>:
 8000910:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000914:	f7ff ffe0 	bl	80008d8 <__aeabi_cdcmpeq>
 8000918:	bf94      	ite	ls
 800091a:	2001      	movls	r0, #1
 800091c:	2000      	movhi	r0, #0
 800091e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000922:	bf00      	nop

08000924 <__aeabi_dcmpge>:
 8000924:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000928:	f7ff ffce 	bl	80008c8 <__aeabi_cdrcmple>
 800092c:	bf94      	ite	ls
 800092e:	2001      	movls	r0, #1
 8000930:	2000      	movhi	r0, #0
 8000932:	f85d fb08 	ldr.w	pc, [sp], #8
 8000936:	bf00      	nop

08000938 <__aeabi_dcmpgt>:
 8000938:	f84d ed08 	str.w	lr, [sp, #-8]!
 800093c:	f7ff ffc4 	bl	80008c8 <__aeabi_cdrcmple>
 8000940:	bf34      	ite	cc
 8000942:	2001      	movcc	r0, #1
 8000944:	2000      	movcs	r0, #0
 8000946:	f85d fb08 	ldr.w	pc, [sp], #8
 800094a:	bf00      	nop

0800094c <__aeabi_uldivmod>:
 800094c:	b953      	cbnz	r3, 8000964 <__aeabi_uldivmod+0x18>
 800094e:	b94a      	cbnz	r2, 8000964 <__aeabi_uldivmod+0x18>
 8000950:	2900      	cmp	r1, #0
 8000952:	bf08      	it	eq
 8000954:	2800      	cmpeq	r0, #0
 8000956:	bf1c      	itt	ne
 8000958:	f04f 31ff 	movne.w	r1, #4294967295
 800095c:	f04f 30ff 	movne.w	r0, #4294967295
 8000960:	f000 b988 	b.w	8000c74 <__aeabi_idiv0>
 8000964:	f1ad 0c08 	sub.w	ip, sp, #8
 8000968:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800096c:	f000 f806 	bl	800097c <__udivmoddi4>
 8000970:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000974:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000978:	b004      	add	sp, #16
 800097a:	4770      	bx	lr

0800097c <__udivmoddi4>:
 800097c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000980:	9d08      	ldr	r5, [sp, #32]
 8000982:	468e      	mov	lr, r1
 8000984:	4604      	mov	r4, r0
 8000986:	4688      	mov	r8, r1
 8000988:	2b00      	cmp	r3, #0
 800098a:	d14a      	bne.n	8000a22 <__udivmoddi4+0xa6>
 800098c:	428a      	cmp	r2, r1
 800098e:	4617      	mov	r7, r2
 8000990:	d962      	bls.n	8000a58 <__udivmoddi4+0xdc>
 8000992:	fab2 f682 	clz	r6, r2
 8000996:	b14e      	cbz	r6, 80009ac <__udivmoddi4+0x30>
 8000998:	f1c6 0320 	rsb	r3, r6, #32
 800099c:	fa01 f806 	lsl.w	r8, r1, r6
 80009a0:	fa20 f303 	lsr.w	r3, r0, r3
 80009a4:	40b7      	lsls	r7, r6
 80009a6:	ea43 0808 	orr.w	r8, r3, r8
 80009aa:	40b4      	lsls	r4, r6
 80009ac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80009b0:	fa1f fc87 	uxth.w	ip, r7
 80009b4:	fbb8 f1fe 	udiv	r1, r8, lr
 80009b8:	0c23      	lsrs	r3, r4, #16
 80009ba:	fb0e 8811 	mls	r8, lr, r1, r8
 80009be:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80009c2:	fb01 f20c 	mul.w	r2, r1, ip
 80009c6:	429a      	cmp	r2, r3
 80009c8:	d909      	bls.n	80009de <__udivmoddi4+0x62>
 80009ca:	18fb      	adds	r3, r7, r3
 80009cc:	f101 30ff 	add.w	r0, r1, #4294967295
 80009d0:	f080 80ea 	bcs.w	8000ba8 <__udivmoddi4+0x22c>
 80009d4:	429a      	cmp	r2, r3
 80009d6:	f240 80e7 	bls.w	8000ba8 <__udivmoddi4+0x22c>
 80009da:	3902      	subs	r1, #2
 80009dc:	443b      	add	r3, r7
 80009de:	1a9a      	subs	r2, r3, r2
 80009e0:	b2a3      	uxth	r3, r4
 80009e2:	fbb2 f0fe 	udiv	r0, r2, lr
 80009e6:	fb0e 2210 	mls	r2, lr, r0, r2
 80009ea:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80009ee:	fb00 fc0c 	mul.w	ip, r0, ip
 80009f2:	459c      	cmp	ip, r3
 80009f4:	d909      	bls.n	8000a0a <__udivmoddi4+0x8e>
 80009f6:	18fb      	adds	r3, r7, r3
 80009f8:	f100 32ff 	add.w	r2, r0, #4294967295
 80009fc:	f080 80d6 	bcs.w	8000bac <__udivmoddi4+0x230>
 8000a00:	459c      	cmp	ip, r3
 8000a02:	f240 80d3 	bls.w	8000bac <__udivmoddi4+0x230>
 8000a06:	443b      	add	r3, r7
 8000a08:	3802      	subs	r0, #2
 8000a0a:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000a0e:	eba3 030c 	sub.w	r3, r3, ip
 8000a12:	2100      	movs	r1, #0
 8000a14:	b11d      	cbz	r5, 8000a1e <__udivmoddi4+0xa2>
 8000a16:	40f3      	lsrs	r3, r6
 8000a18:	2200      	movs	r2, #0
 8000a1a:	e9c5 3200 	strd	r3, r2, [r5]
 8000a1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a22:	428b      	cmp	r3, r1
 8000a24:	d905      	bls.n	8000a32 <__udivmoddi4+0xb6>
 8000a26:	b10d      	cbz	r5, 8000a2c <__udivmoddi4+0xb0>
 8000a28:	e9c5 0100 	strd	r0, r1, [r5]
 8000a2c:	2100      	movs	r1, #0
 8000a2e:	4608      	mov	r0, r1
 8000a30:	e7f5      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000a32:	fab3 f183 	clz	r1, r3
 8000a36:	2900      	cmp	r1, #0
 8000a38:	d146      	bne.n	8000ac8 <__udivmoddi4+0x14c>
 8000a3a:	4573      	cmp	r3, lr
 8000a3c:	d302      	bcc.n	8000a44 <__udivmoddi4+0xc8>
 8000a3e:	4282      	cmp	r2, r0
 8000a40:	f200 8105 	bhi.w	8000c4e <__udivmoddi4+0x2d2>
 8000a44:	1a84      	subs	r4, r0, r2
 8000a46:	eb6e 0203 	sbc.w	r2, lr, r3
 8000a4a:	2001      	movs	r0, #1
 8000a4c:	4690      	mov	r8, r2
 8000a4e:	2d00      	cmp	r5, #0
 8000a50:	d0e5      	beq.n	8000a1e <__udivmoddi4+0xa2>
 8000a52:	e9c5 4800 	strd	r4, r8, [r5]
 8000a56:	e7e2      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000a58:	2a00      	cmp	r2, #0
 8000a5a:	f000 8090 	beq.w	8000b7e <__udivmoddi4+0x202>
 8000a5e:	fab2 f682 	clz	r6, r2
 8000a62:	2e00      	cmp	r6, #0
 8000a64:	f040 80a4 	bne.w	8000bb0 <__udivmoddi4+0x234>
 8000a68:	1a8a      	subs	r2, r1, r2
 8000a6a:	0c03      	lsrs	r3, r0, #16
 8000a6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a70:	b280      	uxth	r0, r0
 8000a72:	b2bc      	uxth	r4, r7
 8000a74:	2101      	movs	r1, #1
 8000a76:	fbb2 fcfe 	udiv	ip, r2, lr
 8000a7a:	fb0e 221c 	mls	r2, lr, ip, r2
 8000a7e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000a82:	fb04 f20c 	mul.w	r2, r4, ip
 8000a86:	429a      	cmp	r2, r3
 8000a88:	d907      	bls.n	8000a9a <__udivmoddi4+0x11e>
 8000a8a:	18fb      	adds	r3, r7, r3
 8000a8c:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000a90:	d202      	bcs.n	8000a98 <__udivmoddi4+0x11c>
 8000a92:	429a      	cmp	r2, r3
 8000a94:	f200 80e0 	bhi.w	8000c58 <__udivmoddi4+0x2dc>
 8000a98:	46c4      	mov	ip, r8
 8000a9a:	1a9b      	subs	r3, r3, r2
 8000a9c:	fbb3 f2fe 	udiv	r2, r3, lr
 8000aa0:	fb0e 3312 	mls	r3, lr, r2, r3
 8000aa4:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000aa8:	fb02 f404 	mul.w	r4, r2, r4
 8000aac:	429c      	cmp	r4, r3
 8000aae:	d907      	bls.n	8000ac0 <__udivmoddi4+0x144>
 8000ab0:	18fb      	adds	r3, r7, r3
 8000ab2:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ab6:	d202      	bcs.n	8000abe <__udivmoddi4+0x142>
 8000ab8:	429c      	cmp	r4, r3
 8000aba:	f200 80ca 	bhi.w	8000c52 <__udivmoddi4+0x2d6>
 8000abe:	4602      	mov	r2, r0
 8000ac0:	1b1b      	subs	r3, r3, r4
 8000ac2:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ac6:	e7a5      	b.n	8000a14 <__udivmoddi4+0x98>
 8000ac8:	f1c1 0620 	rsb	r6, r1, #32
 8000acc:	408b      	lsls	r3, r1
 8000ace:	fa22 f706 	lsr.w	r7, r2, r6
 8000ad2:	431f      	orrs	r7, r3
 8000ad4:	fa0e f401 	lsl.w	r4, lr, r1
 8000ad8:	fa20 f306 	lsr.w	r3, r0, r6
 8000adc:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ae0:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000ae4:	4323      	orrs	r3, r4
 8000ae6:	fa00 f801 	lsl.w	r8, r0, r1
 8000aea:	fa1f fc87 	uxth.w	ip, r7
 8000aee:	fbbe f0f9 	udiv	r0, lr, r9
 8000af2:	0c1c      	lsrs	r4, r3, #16
 8000af4:	fb09 ee10 	mls	lr, r9, r0, lr
 8000af8:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000afc:	fb00 fe0c 	mul.w	lr, r0, ip
 8000b00:	45a6      	cmp	lr, r4
 8000b02:	fa02 f201 	lsl.w	r2, r2, r1
 8000b06:	d909      	bls.n	8000b1c <__udivmoddi4+0x1a0>
 8000b08:	193c      	adds	r4, r7, r4
 8000b0a:	f100 3aff 	add.w	sl, r0, #4294967295
 8000b0e:	f080 809c 	bcs.w	8000c4a <__udivmoddi4+0x2ce>
 8000b12:	45a6      	cmp	lr, r4
 8000b14:	f240 8099 	bls.w	8000c4a <__udivmoddi4+0x2ce>
 8000b18:	3802      	subs	r0, #2
 8000b1a:	443c      	add	r4, r7
 8000b1c:	eba4 040e 	sub.w	r4, r4, lr
 8000b20:	fa1f fe83 	uxth.w	lr, r3
 8000b24:	fbb4 f3f9 	udiv	r3, r4, r9
 8000b28:	fb09 4413 	mls	r4, r9, r3, r4
 8000b2c:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000b30:	fb03 fc0c 	mul.w	ip, r3, ip
 8000b34:	45a4      	cmp	ip, r4
 8000b36:	d908      	bls.n	8000b4a <__udivmoddi4+0x1ce>
 8000b38:	193c      	adds	r4, r7, r4
 8000b3a:	f103 3eff 	add.w	lr, r3, #4294967295
 8000b3e:	f080 8082 	bcs.w	8000c46 <__udivmoddi4+0x2ca>
 8000b42:	45a4      	cmp	ip, r4
 8000b44:	d97f      	bls.n	8000c46 <__udivmoddi4+0x2ca>
 8000b46:	3b02      	subs	r3, #2
 8000b48:	443c      	add	r4, r7
 8000b4a:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000b4e:	eba4 040c 	sub.w	r4, r4, ip
 8000b52:	fba0 ec02 	umull	lr, ip, r0, r2
 8000b56:	4564      	cmp	r4, ip
 8000b58:	4673      	mov	r3, lr
 8000b5a:	46e1      	mov	r9, ip
 8000b5c:	d362      	bcc.n	8000c24 <__udivmoddi4+0x2a8>
 8000b5e:	d05f      	beq.n	8000c20 <__udivmoddi4+0x2a4>
 8000b60:	b15d      	cbz	r5, 8000b7a <__udivmoddi4+0x1fe>
 8000b62:	ebb8 0203 	subs.w	r2, r8, r3
 8000b66:	eb64 0409 	sbc.w	r4, r4, r9
 8000b6a:	fa04 f606 	lsl.w	r6, r4, r6
 8000b6e:	fa22 f301 	lsr.w	r3, r2, r1
 8000b72:	431e      	orrs	r6, r3
 8000b74:	40cc      	lsrs	r4, r1
 8000b76:	e9c5 6400 	strd	r6, r4, [r5]
 8000b7a:	2100      	movs	r1, #0
 8000b7c:	e74f      	b.n	8000a1e <__udivmoddi4+0xa2>
 8000b7e:	fbb1 fcf2 	udiv	ip, r1, r2
 8000b82:	0c01      	lsrs	r1, r0, #16
 8000b84:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000b88:	b280      	uxth	r0, r0
 8000b8a:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000b8e:	463b      	mov	r3, r7
 8000b90:	4638      	mov	r0, r7
 8000b92:	463c      	mov	r4, r7
 8000b94:	46b8      	mov	r8, r7
 8000b96:	46be      	mov	lr, r7
 8000b98:	2620      	movs	r6, #32
 8000b9a:	fbb1 f1f7 	udiv	r1, r1, r7
 8000b9e:	eba2 0208 	sub.w	r2, r2, r8
 8000ba2:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000ba6:	e766      	b.n	8000a76 <__udivmoddi4+0xfa>
 8000ba8:	4601      	mov	r1, r0
 8000baa:	e718      	b.n	80009de <__udivmoddi4+0x62>
 8000bac:	4610      	mov	r0, r2
 8000bae:	e72c      	b.n	8000a0a <__udivmoddi4+0x8e>
 8000bb0:	f1c6 0220 	rsb	r2, r6, #32
 8000bb4:	fa2e f302 	lsr.w	r3, lr, r2
 8000bb8:	40b7      	lsls	r7, r6
 8000bba:	40b1      	lsls	r1, r6
 8000bbc:	fa20 f202 	lsr.w	r2, r0, r2
 8000bc0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000bc4:	430a      	orrs	r2, r1
 8000bc6:	fbb3 f8fe 	udiv	r8, r3, lr
 8000bca:	b2bc      	uxth	r4, r7
 8000bcc:	fb0e 3318 	mls	r3, lr, r8, r3
 8000bd0:	0c11      	lsrs	r1, r2, #16
 8000bd2:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000bd6:	fb08 f904 	mul.w	r9, r8, r4
 8000bda:	40b0      	lsls	r0, r6
 8000bdc:	4589      	cmp	r9, r1
 8000bde:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000be2:	b280      	uxth	r0, r0
 8000be4:	d93e      	bls.n	8000c64 <__udivmoddi4+0x2e8>
 8000be6:	1879      	adds	r1, r7, r1
 8000be8:	f108 3cff 	add.w	ip, r8, #4294967295
 8000bec:	d201      	bcs.n	8000bf2 <__udivmoddi4+0x276>
 8000bee:	4589      	cmp	r9, r1
 8000bf0:	d81f      	bhi.n	8000c32 <__udivmoddi4+0x2b6>
 8000bf2:	eba1 0109 	sub.w	r1, r1, r9
 8000bf6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000bfa:	fb09 f804 	mul.w	r8, r9, r4
 8000bfe:	fb0e 1119 	mls	r1, lr, r9, r1
 8000c02:	b292      	uxth	r2, r2
 8000c04:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000c08:	4542      	cmp	r2, r8
 8000c0a:	d229      	bcs.n	8000c60 <__udivmoddi4+0x2e4>
 8000c0c:	18ba      	adds	r2, r7, r2
 8000c0e:	f109 31ff 	add.w	r1, r9, #4294967295
 8000c12:	d2c4      	bcs.n	8000b9e <__udivmoddi4+0x222>
 8000c14:	4542      	cmp	r2, r8
 8000c16:	d2c2      	bcs.n	8000b9e <__udivmoddi4+0x222>
 8000c18:	f1a9 0102 	sub.w	r1, r9, #2
 8000c1c:	443a      	add	r2, r7
 8000c1e:	e7be      	b.n	8000b9e <__udivmoddi4+0x222>
 8000c20:	45f0      	cmp	r8, lr
 8000c22:	d29d      	bcs.n	8000b60 <__udivmoddi4+0x1e4>
 8000c24:	ebbe 0302 	subs.w	r3, lr, r2
 8000c28:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000c2c:	3801      	subs	r0, #1
 8000c2e:	46e1      	mov	r9, ip
 8000c30:	e796      	b.n	8000b60 <__udivmoddi4+0x1e4>
 8000c32:	eba7 0909 	sub.w	r9, r7, r9
 8000c36:	4449      	add	r1, r9
 8000c38:	f1a8 0c02 	sub.w	ip, r8, #2
 8000c3c:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c40:	fb09 f804 	mul.w	r8, r9, r4
 8000c44:	e7db      	b.n	8000bfe <__udivmoddi4+0x282>
 8000c46:	4673      	mov	r3, lr
 8000c48:	e77f      	b.n	8000b4a <__udivmoddi4+0x1ce>
 8000c4a:	4650      	mov	r0, sl
 8000c4c:	e766      	b.n	8000b1c <__udivmoddi4+0x1a0>
 8000c4e:	4608      	mov	r0, r1
 8000c50:	e6fd      	b.n	8000a4e <__udivmoddi4+0xd2>
 8000c52:	443b      	add	r3, r7
 8000c54:	3a02      	subs	r2, #2
 8000c56:	e733      	b.n	8000ac0 <__udivmoddi4+0x144>
 8000c58:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c5c:	443b      	add	r3, r7
 8000c5e:	e71c      	b.n	8000a9a <__udivmoddi4+0x11e>
 8000c60:	4649      	mov	r1, r9
 8000c62:	e79c      	b.n	8000b9e <__udivmoddi4+0x222>
 8000c64:	eba1 0109 	sub.w	r1, r1, r9
 8000c68:	46c4      	mov	ip, r8
 8000c6a:	fbb1 f9fe 	udiv	r9, r1, lr
 8000c6e:	fb09 f804 	mul.w	r8, r9, r4
 8000c72:	e7c4      	b.n	8000bfe <__udivmoddi4+0x282>

08000c74 <__aeabi_idiv0>:
 8000c74:	4770      	bx	lr
 8000c76:	bf00      	nop

08000c78 <ILI9488_Select>:
#include "task.h"     
extern osSemaphoreId spiTxSemaHandle; 


// Funções estáticas (privadas para este arquivo)
static void ILI9488_Select() {
 8000c78:	b580      	push	{r7, lr}
 8000c7a:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_CS_GPIO_Port, ILI9488_CS_Pin, GPIO_PIN_RESET);
 8000c7c:	2200      	movs	r2, #0
 8000c7e:	2110      	movs	r1, #16
 8000c80:	4802      	ldr	r0, [pc, #8]	@ (8000c8c <ILI9488_Select+0x14>)
 8000c82:	f004 fb57 	bl	8005334 <HAL_GPIO_WritePin>
}
 8000c86:	bf00      	nop
 8000c88:	bd80      	pop	{r7, pc}
 8000c8a:	bf00      	nop
 8000c8c:	40020000 	.word	0x40020000

08000c90 <ILI9488_Unselect>:

void ILI9488_Unselect() {
 8000c90:	b580      	push	{r7, lr}
 8000c92:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_CS_GPIO_Port, ILI9488_CS_Pin, GPIO_PIN_SET);
 8000c94:	2201      	movs	r2, #1
 8000c96:	2110      	movs	r1, #16
 8000c98:	4802      	ldr	r0, [pc, #8]	@ (8000ca4 <ILI9488_Unselect+0x14>)
 8000c9a:	f004 fb4b 	bl	8005334 <HAL_GPIO_WritePin>
}
 8000c9e:	bf00      	nop
 8000ca0:	bd80      	pop	{r7, pc}
 8000ca2:	bf00      	nop
 8000ca4:	40020000 	.word	0x40020000

08000ca8 <ILI9488_Reset>:

static void ILI9488_Reset() {
 8000ca8:	b580      	push	{r7, lr}
 8000caa:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(ILI9488_RES_GPIO_Port, ILI9488_RES_Pin, GPIO_PIN_RESET);
 8000cac:	2200      	movs	r2, #0
 8000cae:	2101      	movs	r1, #1
 8000cb0:	4807      	ldr	r0, [pc, #28]	@ (8000cd0 <ILI9488_Reset+0x28>)
 8000cb2:	f004 fb3f 	bl	8005334 <HAL_GPIO_WritePin>
    HAL_Delay(50);
 8000cb6:	2032      	movs	r0, #50	@ 0x32
 8000cb8:	f003 fad2 	bl	8004260 <HAL_Delay>
    HAL_GPIO_WritePin(ILI9488_RES_GPIO_Port, ILI9488_RES_Pin, GPIO_PIN_SET);
 8000cbc:	2201      	movs	r2, #1
 8000cbe:	2101      	movs	r1, #1
 8000cc0:	4803      	ldr	r0, [pc, #12]	@ (8000cd0 <ILI9488_Reset+0x28>)
 8000cc2:	f004 fb37 	bl	8005334 <HAL_GPIO_WritePin>
    HAL_Delay(120);
 8000cc6:	2078      	movs	r0, #120	@ 0x78
 8000cc8:	f003 faca 	bl	8004260 <HAL_Delay>
}
 8000ccc:	bf00      	nop
 8000cce:	bd80      	pop	{r7, pc}
 8000cd0:	40020400 	.word	0x40020400

08000cd4 <ILI9488_WriteCommand>:

static void ILI9488_WriteCommand(uint8_t cmd) {
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b082      	sub	sp, #8
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	4603      	mov	r3, r0
 8000cdc:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_RESET);
 8000cde:	2200      	movs	r2, #0
 8000ce0:	2102      	movs	r1, #2
 8000ce2:	4807      	ldr	r0, [pc, #28]	@ (8000d00 <ILI9488_WriteCommand+0x2c>)
 8000ce4:	f004 fb26 	bl	8005334 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, &cmd, sizeof(cmd), HAL_MAX_DELAY);
 8000ce8:	1df9      	adds	r1, r7, #7
 8000cea:	f04f 33ff 	mov.w	r3, #4294967295
 8000cee:	2201      	movs	r2, #1
 8000cf0:	4804      	ldr	r0, [pc, #16]	@ (8000d04 <ILI9488_WriteCommand+0x30>)
 8000cf2:	f009 f8de 	bl	8009eb2 <HAL_SPI_Transmit>
}
 8000cf6:	bf00      	nop
 8000cf8:	3708      	adds	r7, #8
 8000cfa:	46bd      	mov	sp, r7
 8000cfc:	bd80      	pop	{r7, pc}
 8000cfe:	bf00      	nop
 8000d00:	40020400 	.word	0x40020400
 8000d04:	20015ca8 	.word	0x20015ca8

08000d08 <ILI9488_WriteData>:

static void ILI9488_WriteData(uint8_t* buff, size_t buff_size) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b082      	sub	sp, #8
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
 8000d10:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8000d12:	2201      	movs	r2, #1
 8000d14:	2102      	movs	r1, #2
 8000d16:	4807      	ldr	r0, [pc, #28]	@ (8000d34 <ILI9488_WriteData+0x2c>)
 8000d18:	f004 fb0c 	bl	8005334 <HAL_GPIO_WritePin>
    // Não otimizar para chunks pequenos como 1 ou 3 bytes
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, buff, buff_size, HAL_MAX_DELAY);
 8000d1c:	683b      	ldr	r3, [r7, #0]
 8000d1e:	b29a      	uxth	r2, r3
 8000d20:	f04f 33ff 	mov.w	r3, #4294967295
 8000d24:	6879      	ldr	r1, [r7, #4]
 8000d26:	4804      	ldr	r0, [pc, #16]	@ (8000d38 <ILI9488_WriteData+0x30>)
 8000d28:	f009 f8c3 	bl	8009eb2 <HAL_SPI_Transmit>
}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	40020400 	.word	0x40020400
 8000d38:	20015ca8 	.word	0x20015ca8

08000d3c <ILI9488_WriteDataDMA>:

static void ILI9488_WriteDataDMA(uint8_t* buff, size_t buff_size) {
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	6039      	str	r1, [r7, #0]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8000d46:	2201      	movs	r2, #1
 8000d48:	2102      	movs	r1, #2
 8000d4a:	480d      	ldr	r0, [pc, #52]	@ (8000d80 <ILI9488_WriteDataDMA+0x44>)
 8000d4c:	f004 faf2 	bl	8005334 <HAL_GPIO_WritePin>

    osSemaphoreWait(spiTxSemaHandle, 0);
 8000d50:	4b0c      	ldr	r3, [pc, #48]	@ (8000d84 <ILI9488_WriteDataDMA+0x48>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	2100      	movs	r1, #0
 8000d56:	4618      	mov	r0, r3
 8000d58:	f00e fcdc 	bl	800f714 <osSemaphoreWait>
    // Inicia a transferência
    HAL_SPI_Transmit_DMA(&ILI9488_SPI_PORT, buff, buff_size);
 8000d5c:	683b      	ldr	r3, [r7, #0]
 8000d5e:	b29b      	uxth	r3, r3
 8000d60:	461a      	mov	r2, r3
 8000d62:	6879      	ldr	r1, [r7, #4]
 8000d64:	4808      	ldr	r0, [pc, #32]	@ (8000d88 <ILI9488_WriteDataDMA+0x4c>)
 8000d66:	f009 f9e9 	bl	800a13c <HAL_SPI_Transmit_DMA>
    
    // Bloqueia a DisplayTask até que o DMA termine e o Semáforo seja liberado pelo Callback
    osSemaphoreWait(spiTxSemaHandle, osWaitForever);
 8000d6a:	4b06      	ldr	r3, [pc, #24]	@ (8000d84 <ILI9488_WriteDataDMA+0x48>)
 8000d6c:	681b      	ldr	r3, [r3, #0]
 8000d6e:	f04f 31ff 	mov.w	r1, #4294967295
 8000d72:	4618      	mov	r0, r3
 8000d74:	f00e fcce 	bl	800f714 <osSemaphoreWait>
}
 8000d78:	bf00      	nop
 8000d7a:	3708      	adds	r7, #8
 8000d7c:	46bd      	mov	sp, r7
 8000d7e:	bd80      	pop	{r7, pc}
 8000d80:	40020400 	.word	0x40020400
 8000d84:	20015e78 	.word	0x20015e78
 8000d88:	20015ca8 	.word	0x20015ca8

08000d8c <ILI9488_WriteSmallData>:

static void ILI9488_WriteSmallData(uint8_t data) {
 8000d8c:	b580      	push	{r7, lr}
 8000d8e:	b082      	sub	sp, #8
 8000d90:	af00      	add	r7, sp, #0
 8000d92:	4603      	mov	r3, r0
 8000d94:	71fb      	strb	r3, [r7, #7]
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8000d96:	2201      	movs	r2, #1
 8000d98:	2102      	movs	r1, #2
 8000d9a:	4807      	ldr	r0, [pc, #28]	@ (8000db8 <ILI9488_WriteSmallData+0x2c>)
 8000d9c:	f004 faca 	bl	8005334 <HAL_GPIO_WritePin>
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, &data, sizeof(data), HAL_MAX_DELAY);
 8000da0:	1df9      	adds	r1, r7, #7
 8000da2:	f04f 33ff 	mov.w	r3, #4294967295
 8000da6:	2201      	movs	r2, #1
 8000da8:	4804      	ldr	r0, [pc, #16]	@ (8000dbc <ILI9488_WriteSmallData+0x30>)
 8000daa:	f009 f882 	bl	8009eb2 <HAL_SPI_Transmit>
}
 8000dae:	bf00      	nop
 8000db0:	3708      	adds	r7, #8
 8000db2:	46bd      	mov	sp, r7
 8000db4:	bd80      	pop	{r7, pc}
 8000db6:	bf00      	nop
 8000db8:	40020400 	.word	0x40020400
 8000dbc:	20015ca8 	.word	0x20015ca8

08000dc0 <ILI9488_SetAddressWindow>:


static void ILI9488_SetAddressWindow(uint16_t x0, uint16_t y0, uint16_t x1, uint16_t y1) {
 8000dc0:	b590      	push	{r4, r7, lr}
 8000dc2:	b085      	sub	sp, #20
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	4604      	mov	r4, r0
 8000dc8:	4608      	mov	r0, r1
 8000dca:	4611      	mov	r1, r2
 8000dcc:	461a      	mov	r2, r3
 8000dce:	4623      	mov	r3, r4
 8000dd0:	80fb      	strh	r3, [r7, #6]
 8000dd2:	4603      	mov	r3, r0
 8000dd4:	80bb      	strh	r3, [r7, #4]
 8000dd6:	460b      	mov	r3, r1
 8000dd8:	807b      	strh	r3, [r7, #2]
 8000dda:	4613      	mov	r3, r2
 8000ddc:	803b      	strh	r3, [r7, #0]
    // Column Address Set
    ILI9488_WriteCommand(0x2A);
 8000dde:	202a      	movs	r0, #42	@ 0x2a
 8000de0:	f7ff ff78 	bl	8000cd4 <ILI9488_WriteCommand>
    {
        uint8_t data[] = { (x0 >> 8) & 0xFF, x0 & 0xFF, (x1 >> 8) & 0xFF, x1 & 0xFF };
 8000de4:	88fb      	ldrh	r3, [r7, #6]
 8000de6:	0a1b      	lsrs	r3, r3, #8
 8000de8:	b29b      	uxth	r3, r3
 8000dea:	b2db      	uxtb	r3, r3
 8000dec:	733b      	strb	r3, [r7, #12]
 8000dee:	88fb      	ldrh	r3, [r7, #6]
 8000df0:	b2db      	uxtb	r3, r3
 8000df2:	737b      	strb	r3, [r7, #13]
 8000df4:	887b      	ldrh	r3, [r7, #2]
 8000df6:	0a1b      	lsrs	r3, r3, #8
 8000df8:	b29b      	uxth	r3, r3
 8000dfa:	b2db      	uxtb	r3, r3
 8000dfc:	73bb      	strb	r3, [r7, #14]
 8000dfe:	887b      	ldrh	r3, [r7, #2]
 8000e00:	b2db      	uxtb	r3, r3
 8000e02:	73fb      	strb	r3, [r7, #15]
        ILI9488_WriteData(data, sizeof(data));
 8000e04:	f107 030c 	add.w	r3, r7, #12
 8000e08:	2104      	movs	r1, #4
 8000e0a:	4618      	mov	r0, r3
 8000e0c:	f7ff ff7c 	bl	8000d08 <ILI9488_WriteData>
    }
    // Page Address Set
    ILI9488_WriteCommand(0x2B);
 8000e10:	202b      	movs	r0, #43	@ 0x2b
 8000e12:	f7ff ff5f 	bl	8000cd4 <ILI9488_WriteCommand>
    {
        uint8_t data[] = { (y0 >> 8) & 0xFF, y0 & 0xFF, (y1 >> 8) & 0xFF, y1 & 0xFF };
 8000e16:	88bb      	ldrh	r3, [r7, #4]
 8000e18:	0a1b      	lsrs	r3, r3, #8
 8000e1a:	b29b      	uxth	r3, r3
 8000e1c:	b2db      	uxtb	r3, r3
 8000e1e:	723b      	strb	r3, [r7, #8]
 8000e20:	88bb      	ldrh	r3, [r7, #4]
 8000e22:	b2db      	uxtb	r3, r3
 8000e24:	727b      	strb	r3, [r7, #9]
 8000e26:	883b      	ldrh	r3, [r7, #0]
 8000e28:	0a1b      	lsrs	r3, r3, #8
 8000e2a:	b29b      	uxth	r3, r3
 8000e2c:	b2db      	uxtb	r3, r3
 8000e2e:	72bb      	strb	r3, [r7, #10]
 8000e30:	883b      	ldrh	r3, [r7, #0]
 8000e32:	b2db      	uxtb	r3, r3
 8000e34:	72fb      	strb	r3, [r7, #11]
        ILI9488_WriteData(data, sizeof(data));
 8000e36:	f107 0308 	add.w	r3, r7, #8
 8000e3a:	2104      	movs	r1, #4
 8000e3c:	4618      	mov	r0, r3
 8000e3e:	f7ff ff63 	bl	8000d08 <ILI9488_WriteData>
    }
    // Memory Write
    ILI9488_WriteCommand(0x2C);
 8000e42:	202c      	movs	r0, #44	@ 0x2c
 8000e44:	f7ff ff46 	bl	8000cd4 <ILI9488_WriteCommand>
}
 8000e48:	bf00      	nop
 8000e4a:	3714      	adds	r7, #20
 8000e4c:	46bd      	mov	sp, r7
 8000e4e:	bd90      	pop	{r4, r7, pc}

08000e50 <ILI9488_Init>:

void ILI9488_Init() {
 8000e50:	b590      	push	{r4, r7, lr}
 8000e52:	b095      	sub	sp, #84	@ 0x54
 8000e54:	af00      	add	r7, sp, #0
    ILI9488_Select();
 8000e56:	f7ff ff0f 	bl	8000c78 <ILI9488_Select>
    ILI9488_Reset();
 8000e5a:	f7ff ff25 	bl	8000ca8 <ILI9488_Reset>

    ILI9488_WriteCommand(0xE0); // Positive Gamma Control
 8000e5e:	20e0      	movs	r0, #224	@ 0xe0
 8000e60:	f7ff ff38 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x03, 0x09, 0x08, 0x16, 0x0A, 0x3F, 0x78, 0x4C, 0x09, 0x0A, 0x08, 0x16, 0x1A, 0x0F}; ILI9488_WriteData(data, sizeof(data)); }
 8000e64:	4b5b      	ldr	r3, [pc, #364]	@ (8000fd4 <ILI9488_Init+0x184>)
 8000e66:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8000e6a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e6c:	c407      	stmia	r4!, {r0, r1, r2}
 8000e6e:	8023      	strh	r3, [r4, #0]
 8000e70:	3402      	adds	r4, #2
 8000e72:	0c1b      	lsrs	r3, r3, #16
 8000e74:	7023      	strb	r3, [r4, #0]
 8000e76:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8000e7a:	210f      	movs	r1, #15
 8000e7c:	4618      	mov	r0, r3
 8000e7e:	f7ff ff43 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xE1); // Negative Gamma Control
 8000e82:	20e1      	movs	r0, #225	@ 0xe1
 8000e84:	f7ff ff26 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x16, 0x19, 0x03, 0x0F, 0x05, 0x32, 0x45, 0x46, 0x04, 0x0E, 0x0D, 0x35, 0x37, 0x0F}; ILI9488_WriteData(data, sizeof(data)); }
 8000e88:	4b53      	ldr	r3, [pc, #332]	@ (8000fd8 <ILI9488_Init+0x188>)
 8000e8a:	f107 0430 	add.w	r4, r7, #48	@ 0x30
 8000e8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8000e90:	c407      	stmia	r4!, {r0, r1, r2}
 8000e92:	8023      	strh	r3, [r4, #0]
 8000e94:	3402      	adds	r4, #2
 8000e96:	0c1b      	lsrs	r3, r3, #16
 8000e98:	7023      	strb	r3, [r4, #0]
 8000e9a:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000e9e:	210f      	movs	r1, #15
 8000ea0:	4618      	mov	r0, r3
 8000ea2:	f7ff ff31 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC0); // Power Control 1
 8000ea6:	20c0      	movs	r0, #192	@ 0xc0
 8000ea8:	f7ff ff14 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x17, 0x15}; ILI9488_WriteData(data, sizeof(data)); }
 8000eac:	f241 5317 	movw	r3, #5399	@ 0x1517
 8000eb0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8000eb2:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8000eb6:	2102      	movs	r1, #2
 8000eb8:	4618      	mov	r0, r3
 8000eba:	f7ff ff25 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC1); // Power Control 2
 8000ebe:	20c1      	movs	r0, #193	@ 0xc1
 8000ec0:	f7ff ff08 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x41}; ILI9488_WriteData(data, sizeof(data)); }
 8000ec4:	2341      	movs	r3, #65	@ 0x41
 8000ec6:	f887 3028 	strb.w	r3, [r7, #40]	@ 0x28
 8000eca:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000ece:	2101      	movs	r1, #1
 8000ed0:	4618      	mov	r0, r3
 8000ed2:	f7ff ff19 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xC5); // VCOM Control
 8000ed6:	20c5      	movs	r0, #197	@ 0xc5
 8000ed8:	f7ff fefc 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00, 0x12, 0x80}; ILI9488_WriteData(data, sizeof(data)); }
 8000edc:	4a3f      	ldr	r2, [pc, #252]	@ (8000fdc <ILI9488_Init+0x18c>)
 8000ede:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ee2:	6812      	ldr	r2, [r2, #0]
 8000ee4:	4611      	mov	r1, r2
 8000ee6:	8019      	strh	r1, [r3, #0]
 8000ee8:	3302      	adds	r3, #2
 8000eea:	0c12      	lsrs	r2, r2, #16
 8000eec:	701a      	strb	r2, [r3, #0]
 8000eee:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000ef2:	2103      	movs	r1, #3
 8000ef4:	4618      	mov	r0, r3
 8000ef6:	f7ff ff07 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0x36); // Memory Access Control
 8000efa:	2036      	movs	r0, #54	@ 0x36
 8000efc:	f7ff feea 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {ILI9488_ROTATION}; ILI9488_WriteData(data, sizeof(data)); }
 8000f00:	2328      	movs	r3, #40	@ 0x28
 8000f02:	f887 3020 	strb.w	r3, [r7, #32]
 8000f06:	f107 0320 	add.w	r3, r7, #32
 8000f0a:	2101      	movs	r1, #1
 8000f0c:	4618      	mov	r0, r3
 8000f0e:	f7ff fefb 	bl	8000d08 <ILI9488_WriteData>
    
    // ============ MUDANÇA IMPORTANTE ANTERIOR ============
    ILI9488_WriteCommand(0x3A); // Interface Pixel Format
 8000f12:	203a      	movs	r0, #58	@ 0x3a
 8000f14:	f7ff fede 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x66}; ILI9488_WriteSmallData(data[0]); } // 0x66 para 18 bits/pixel
 8000f18:	2366      	movs	r3, #102	@ 0x66
 8000f1a:	773b      	strb	r3, [r7, #28]
 8000f1c:	7f3b      	ldrb	r3, [r7, #28]
 8000f1e:	4618      	mov	r0, r3
 8000f20:	f7ff ff34 	bl	8000d8c <ILI9488_WriteSmallData>

    ILI9488_WriteCommand(0xB0); // Interface Mode Control
 8000f24:	20b0      	movs	r0, #176	@ 0xb0
 8000f26:	f7ff fed5 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00}; ILI9488_WriteData(data, sizeof(data)); }
 8000f2a:	2300      	movs	r3, #0
 8000f2c:	763b      	strb	r3, [r7, #24]
 8000f2e:	f107 0318 	add.w	r3, r7, #24
 8000f32:	2101      	movs	r1, #1
 8000f34:	4618      	mov	r0, r3
 8000f36:	f7ff fee7 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB1); // Frame Rate Control
 8000f3a:	20b1      	movs	r0, #177	@ 0xb1
 8000f3c:	f7ff feca 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0xB0, 0x11}; ILI9488_WriteData(data, sizeof(data)); }
 8000f40:	f241 13b0 	movw	r3, #4528	@ 0x11b0
 8000f44:	82bb      	strh	r3, [r7, #20]
 8000f46:	f107 0314 	add.w	r3, r7, #20
 8000f4a:	2102      	movs	r1, #2
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	f7ff fedb 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB4); // Display Inversion Control
 8000f52:	20b4      	movs	r0, #180	@ 0xb4
 8000f54:	f7ff febe 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x02}; ILI9488_WriteData(data, sizeof(data)); }
 8000f58:	2302      	movs	r3, #2
 8000f5a:	743b      	strb	r3, [r7, #16]
 8000f5c:	f107 0310 	add.w	r3, r7, #16
 8000f60:	2101      	movs	r1, #1
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff fed0 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xB6); // Display Function Control
 8000f68:	20b6      	movs	r0, #182	@ 0xb6
 8000f6a:	f7ff feb3 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x02, 0x02, 0x3B}; ILI9488_WriteData(data, sizeof(data)); }
 8000f6e:	4a1c      	ldr	r2, [pc, #112]	@ (8000fe0 <ILI9488_Init+0x190>)
 8000f70:	f107 030c 	add.w	r3, r7, #12
 8000f74:	6812      	ldr	r2, [r2, #0]
 8000f76:	4611      	mov	r1, r2
 8000f78:	8019      	strh	r1, [r3, #0]
 8000f7a:	3302      	adds	r3, #2
 8000f7c:	0c12      	lsrs	r2, r2, #16
 8000f7e:	701a      	strb	r2, [r3, #0]
 8000f80:	f107 030c 	add.w	r3, r7, #12
 8000f84:	2103      	movs	r1, #3
 8000f86:	4618      	mov	r0, r3
 8000f88:	f7ff febe 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xE9); // Set Image Function
 8000f8c:	20e9      	movs	r0, #233	@ 0xe9
 8000f8e:	f7ff fea1 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0x00}; ILI9488_WriteData(data, sizeof(data)); }
 8000f92:	2300      	movs	r3, #0
 8000f94:	723b      	strb	r3, [r7, #8]
 8000f96:	f107 0308 	add.w	r3, r7, #8
 8000f9a:	2101      	movs	r1, #1
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff feb3 	bl	8000d08 <ILI9488_WriteData>
    ILI9488_WriteCommand(0xF7); // Adjust Control 3
 8000fa2:	20f7      	movs	r0, #247	@ 0xf7
 8000fa4:	f7ff fe96 	bl	8000cd4 <ILI9488_WriteCommand>
    { uint8_t data[] = {0xA9, 0x51, 0x2C, 0x82}; ILI9488_WriteData(data, sizeof(data)); }
 8000fa8:	4b0e      	ldr	r3, [pc, #56]	@ (8000fe4 <ILI9488_Init+0x194>)
 8000faa:	607b      	str	r3, [r7, #4]
 8000fac:	1d3b      	adds	r3, r7, #4
 8000fae:	2104      	movs	r1, #4
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff fea9 	bl	8000d08 <ILI9488_WriteData>
    
    ILI9488_WriteCommand(0x11); // Sleep Out
 8000fb6:	2011      	movs	r0, #17
 8000fb8:	f7ff fe8c 	bl	8000cd4 <ILI9488_WriteCommand>
    HAL_Delay(120);
 8000fbc:	2078      	movs	r0, #120	@ 0x78
 8000fbe:	f003 f94f 	bl	8004260 <HAL_Delay>
    ILI9488_WriteCommand(0x29); // Display ON
 8000fc2:	2029      	movs	r0, #41	@ 0x29
 8000fc4:	f7ff fe86 	bl	8000cd4 <ILI9488_WriteCommand>
    ILI9488_Unselect();
 8000fc8:	f7ff fe62 	bl	8000c90 <ILI9488_Unselect>
}
 8000fcc:	bf00      	nop
 8000fce:	3754      	adds	r7, #84	@ 0x54
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	bd90      	pop	{r4, r7, pc}
 8000fd4:	08013754 	.word	0x08013754
 8000fd8:	08013764 	.word	0x08013764
 8000fdc:	08013774 	.word	0x08013774
 8000fe0:	08013778 	.word	0x08013778
 8000fe4:	822c51a9 	.word	0x822c51a9

08000fe8 <ILI9488_WriteChar>:
    ILI9488_WriteData(data, sizeof(data));
    ILI9488_Unselect();
}

// ============== NOVA FUNÇÃO DE ESCRITA DE CARACTERE (3 BYTES) ==============
static void ILI9488_WriteChar(uint16_t x, uint16_t y, char ch, FontDef font, uint16_t color, uint16_t bgcolor) {
 8000fe8:	b082      	sub	sp, #8
 8000fea:	b580      	push	{r7, lr}
 8000fec:	b08a      	sub	sp, #40	@ 0x28
 8000fee:	af00      	add	r7, sp, #0
 8000ff0:	637b      	str	r3, [r7, #52]	@ 0x34
 8000ff2:	4603      	mov	r3, r0
 8000ff4:	80fb      	strh	r3, [r7, #6]
 8000ff6:	460b      	mov	r3, r1
 8000ff8:	80bb      	strh	r3, [r7, #4]
 8000ffa:	4613      	mov	r3, r2
 8000ffc:	70fb      	strb	r3, [r7, #3]
    uint32_t i, b, j;
    ILI9488_SetAddressWindow(x, y, x + font.width - 1, y + font.height - 1);
 8000ffe:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8001002:	461a      	mov	r2, r3
 8001004:	88fb      	ldrh	r3, [r7, #6]
 8001006:	4413      	add	r3, r2
 8001008:	b29b      	uxth	r3, r3
 800100a:	3b01      	subs	r3, #1
 800100c:	b29a      	uxth	r2, r3
 800100e:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8001012:	4619      	mov	r1, r3
 8001014:	88bb      	ldrh	r3, [r7, #4]
 8001016:	440b      	add	r3, r1
 8001018:	b29b      	uxth	r3, r3
 800101a:	3b01      	subs	r3, #1
 800101c:	b29b      	uxth	r3, r3
 800101e:	88b9      	ldrh	r1, [r7, #4]
 8001020:	88f8      	ldrh	r0, [r7, #6]
 8001022:	f7ff fecd 	bl	8000dc0 <ILI9488_SetAddressWindow>

    // Converte as cores de background e foreground para 3 bytes uma única vez
    uint8_t color_r = ((color >> 11) << 3);
 8001026:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001028:	0adb      	lsrs	r3, r3, #11
 800102a:	b29b      	uxth	r3, r3
 800102c:	b2db      	uxtb	r3, r3
 800102e:	00db      	lsls	r3, r3, #3
 8001030:	77fb      	strb	r3, [r7, #31]
    uint8_t color_g = ((color >> 5) & 0x3F) << 2;
 8001032:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001034:	095b      	lsrs	r3, r3, #5
 8001036:	b29b      	uxth	r3, r3
 8001038:	b2db      	uxtb	r3, r3
 800103a:	009b      	lsls	r3, r3, #2
 800103c:	77bb      	strb	r3, [r7, #30]
    uint8_t color_b = (color & 0x1F) << 3;
 800103e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001040:	b2db      	uxtb	r3, r3
 8001042:	00db      	lsls	r3, r3, #3
 8001044:	777b      	strb	r3, [r7, #29]

    uint8_t bgcolor_r = ((bgcolor >> 11) << 3);
 8001046:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 800104a:	0adb      	lsrs	r3, r3, #11
 800104c:	b29b      	uxth	r3, r3
 800104e:	b2db      	uxtb	r3, r3
 8001050:	00db      	lsls	r3, r3, #3
 8001052:	773b      	strb	r3, [r7, #28]
    uint8_t bgcolor_g = ((bgcolor >> 5) & 0x3F) << 2;
 8001054:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001058:	095b      	lsrs	r3, r3, #5
 800105a:	b29b      	uxth	r3, r3
 800105c:	b2db      	uxtb	r3, r3
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	76fb      	strb	r3, [r7, #27]
    uint8_t bgcolor_b = (bgcolor & 0x1F) << 3;
 8001062:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8001066:	b2db      	uxtb	r3, r3
 8001068:	00db      	lsls	r3, r3, #3
 800106a:	76bb      	strb	r3, [r7, #26]
    
    for(i = 0; i < font.height; i++) {
 800106c:	2300      	movs	r3, #0
 800106e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001070:	e03d      	b.n	80010ee <ILI9488_WriteChar+0x106>
        b = font.data[(ch - 32) * font.height + i];
 8001072:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001074:	78fb      	ldrb	r3, [r7, #3]
 8001076:	3b20      	subs	r3, #32
 8001078:	f897 1035 	ldrb.w	r1, [r7, #53]	@ 0x35
 800107c:	fb01 f303 	mul.w	r3, r1, r3
 8001080:	4619      	mov	r1, r3
 8001082:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001084:	440b      	add	r3, r1
 8001086:	005b      	lsls	r3, r3, #1
 8001088:	4413      	add	r3, r2
 800108a:	881b      	ldrh	r3, [r3, #0]
 800108c:	617b      	str	r3, [r7, #20]
        for(j = 0; j < font.width; j++) {
 800108e:	2300      	movs	r3, #0
 8001090:	623b      	str	r3, [r7, #32]
 8001092:	e023      	b.n	80010dc <ILI9488_WriteChar+0xf4>
            if((b << j) & 0x8000) {
 8001094:	697a      	ldr	r2, [r7, #20]
 8001096:	6a3b      	ldr	r3, [r7, #32]
 8001098:	fa02 f303 	lsl.w	r3, r2, r3
 800109c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d00c      	beq.n	80010be <ILI9488_WriteChar+0xd6>
                uint8_t pixel[] = {color_r, color_g, color_b};
 80010a4:	7ffb      	ldrb	r3, [r7, #31]
 80010a6:	743b      	strb	r3, [r7, #16]
 80010a8:	7fbb      	ldrb	r3, [r7, #30]
 80010aa:	747b      	strb	r3, [r7, #17]
 80010ac:	7f7b      	ldrb	r3, [r7, #29]
 80010ae:	74bb      	strb	r3, [r7, #18]
                ILI9488_WriteData(pixel, sizeof(pixel));
 80010b0:	f107 0310 	add.w	r3, r7, #16
 80010b4:	2103      	movs	r1, #3
 80010b6:	4618      	mov	r0, r3
 80010b8:	f7ff fe26 	bl	8000d08 <ILI9488_WriteData>
 80010bc:	e00b      	b.n	80010d6 <ILI9488_WriteChar+0xee>
            } else {
                uint8_t pixel[] = {bgcolor_r, bgcolor_g, bgcolor_b};
 80010be:	7f3b      	ldrb	r3, [r7, #28]
 80010c0:	733b      	strb	r3, [r7, #12]
 80010c2:	7efb      	ldrb	r3, [r7, #27]
 80010c4:	737b      	strb	r3, [r7, #13]
 80010c6:	7ebb      	ldrb	r3, [r7, #26]
 80010c8:	73bb      	strb	r3, [r7, #14]
                ILI9488_WriteData(pixel, sizeof(pixel));
 80010ca:	f107 030c 	add.w	r3, r7, #12
 80010ce:	2103      	movs	r1, #3
 80010d0:	4618      	mov	r0, r3
 80010d2:	f7ff fe19 	bl	8000d08 <ILI9488_WriteData>
        for(j = 0; j < font.width; j++) {
 80010d6:	6a3b      	ldr	r3, [r7, #32]
 80010d8:	3301      	adds	r3, #1
 80010da:	623b      	str	r3, [r7, #32]
 80010dc:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 80010e0:	461a      	mov	r2, r3
 80010e2:	6a3b      	ldr	r3, [r7, #32]
 80010e4:	4293      	cmp	r3, r2
 80010e6:	d3d5      	bcc.n	8001094 <ILI9488_WriteChar+0xac>
    for(i = 0; i < font.height; i++) {
 80010e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010ea:	3301      	adds	r3, #1
 80010ec:	627b      	str	r3, [r7, #36]	@ 0x24
 80010ee:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 80010f2:	461a      	mov	r2, r3
 80010f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010f6:	4293      	cmp	r3, r2
 80010f8:	d3bb      	bcc.n	8001072 <ILI9488_WriteChar+0x8a>
            }
        }
    }
}
 80010fa:	bf00      	nop
 80010fc:	bf00      	nop
 80010fe:	3728      	adds	r7, #40	@ 0x28
 8001100:	46bd      	mov	sp, r7
 8001102:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001106:	b002      	add	sp, #8
 8001108:	4770      	bx	lr
	...

0800110c <ILI9488_FillRectangle>:

// ============== NOVA FUNÇÃO DE PREENCHER RETÂNGULO (3 BYTES) ==============
void ILI9488_FillRectangle(uint16_t x, uint16_t y, uint16_t w, uint16_t h, uint16_t color) {
 800110c:	b590      	push	{r4, r7, lr}
 800110e:	b087      	sub	sp, #28
 8001110:	af00      	add	r7, sp, #0
 8001112:	4604      	mov	r4, r0
 8001114:	4608      	mov	r0, r1
 8001116:	4611      	mov	r1, r2
 8001118:	461a      	mov	r2, r3
 800111a:	4623      	mov	r3, r4
 800111c:	80fb      	strh	r3, [r7, #6]
 800111e:	4603      	mov	r3, r0
 8001120:	80bb      	strh	r3, [r7, #4]
 8001122:	460b      	mov	r3, r1
 8001124:	807b      	strh	r3, [r7, #2]
 8001126:	4613      	mov	r3, r2
 8001128:	803b      	strh	r3, [r7, #0]
    if((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return;
 800112a:	88fb      	ldrh	r3, [r7, #6]
 800112c:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001130:	f080 8083 	bcs.w	800123a <ILI9488_FillRectangle+0x12e>
 8001134:	88bb      	ldrh	r3, [r7, #4]
 8001136:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800113a:	d27e      	bcs.n	800123a <ILI9488_FillRectangle+0x12e>
    if((x + w) > ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 800113c:	88fa      	ldrh	r2, [r7, #6]
 800113e:	887b      	ldrh	r3, [r7, #2]
 8001140:	4413      	add	r3, r2
 8001142:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001146:	dd03      	ble.n	8001150 <ILI9488_FillRectangle+0x44>
 8001148:	88fb      	ldrh	r3, [r7, #6]
 800114a:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 800114e:	807b      	strh	r3, [r7, #2]
    if((y + h) > ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 8001150:	88ba      	ldrh	r2, [r7, #4]
 8001152:	883b      	ldrh	r3, [r7, #0]
 8001154:	4413      	add	r3, r2
 8001156:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800115a:	dd03      	ble.n	8001164 <ILI9488_FillRectangle+0x58>
 800115c:	88bb      	ldrh	r3, [r7, #4]
 800115e:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8001162:	803b      	strh	r3, [r7, #0]

    ILI9488_Select();
 8001164:	f7ff fd88 	bl	8000c78 <ILI9488_Select>
    ILI9488_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8001168:	88fa      	ldrh	r2, [r7, #6]
 800116a:	887b      	ldrh	r3, [r7, #2]
 800116c:	4413      	add	r3, r2
 800116e:	b29b      	uxth	r3, r3
 8001170:	3b01      	subs	r3, #1
 8001172:	b29c      	uxth	r4, r3
 8001174:	88ba      	ldrh	r2, [r7, #4]
 8001176:	883b      	ldrh	r3, [r7, #0]
 8001178:	4413      	add	r3, r2
 800117a:	b29b      	uxth	r3, r3
 800117c:	3b01      	subs	r3, #1
 800117e:	b29b      	uxth	r3, r3
 8001180:	88b9      	ldrh	r1, [r7, #4]
 8001182:	88f8      	ldrh	r0, [r7, #6]
 8001184:	4622      	mov	r2, r4
 8001186:	f7ff fe1b 	bl	8000dc0 <ILI9488_SetAddressWindow>
    
    // Converte a cor para 3 bytes
    uint8_t r = (color >> 11) & 0x1F;
 800118a:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800118c:	0adb      	lsrs	r3, r3, #11
 800118e:	b29b      	uxth	r3, r3
 8001190:	b2db      	uxtb	r3, r3
 8001192:	f003 031f 	and.w	r3, r3, #31
 8001196:	74fb      	strb	r3, [r7, #19]
    uint8_t g = (color >> 5) & 0x3F;
 8001198:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800119a:	095b      	lsrs	r3, r3, #5
 800119c:	b29b      	uxth	r3, r3
 800119e:	b2db      	uxtb	r3, r3
 80011a0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80011a4:	74bb      	strb	r3, [r7, #18]
    uint8_t b = color & 0x1F;
 80011a6:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 80011a8:	b2db      	uxtb	r3, r3
 80011aa:	f003 031f 	and.w	r3, r3, #31
 80011ae:	747b      	strb	r3, [r7, #17]

    r = (r << 3) | (r >> 2);
 80011b0:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80011b4:	00db      	lsls	r3, r3, #3
 80011b6:	b25a      	sxtb	r2, r3
 80011b8:	7cfb      	ldrb	r3, [r7, #19]
 80011ba:	089b      	lsrs	r3, r3, #2
 80011bc:	b2db      	uxtb	r3, r3
 80011be:	b25b      	sxtb	r3, r3
 80011c0:	4313      	orrs	r3, r2
 80011c2:	b25b      	sxtb	r3, r3
 80011c4:	74fb      	strb	r3, [r7, #19]
    g = (g << 2) | (g >> 4);
 80011c6:	f997 3012 	ldrsb.w	r3, [r7, #18]
 80011ca:	009b      	lsls	r3, r3, #2
 80011cc:	b25a      	sxtb	r2, r3
 80011ce:	7cbb      	ldrb	r3, [r7, #18]
 80011d0:	091b      	lsrs	r3, r3, #4
 80011d2:	b2db      	uxtb	r3, r3
 80011d4:	b25b      	sxtb	r3, r3
 80011d6:	4313      	orrs	r3, r2
 80011d8:	b25b      	sxtb	r3, r3
 80011da:	74bb      	strb	r3, [r7, #18]
    b = (b << 3) | (b >> 2);
 80011dc:	f997 3011 	ldrsb.w	r3, [r7, #17]
 80011e0:	00db      	lsls	r3, r3, #3
 80011e2:	b25a      	sxtb	r2, r3
 80011e4:	7c7b      	ldrb	r3, [r7, #17]
 80011e6:	089b      	lsrs	r3, r3, #2
 80011e8:	b2db      	uxtb	r3, r3
 80011ea:	b25b      	sxtb	r3, r3
 80011ec:	4313      	orrs	r3, r2
 80011ee:	b25b      	sxtb	r3, r3
 80011f0:	747b      	strb	r3, [r7, #17]
    
    uint8_t data[] = {r, g, b};
 80011f2:	7cfb      	ldrb	r3, [r7, #19]
 80011f4:	733b      	strb	r3, [r7, #12]
 80011f6:	7cbb      	ldrb	r3, [r7, #18]
 80011f8:	737b      	strb	r3, [r7, #13]
 80011fa:	7c7b      	ldrb	r3, [r7, #17]
 80011fc:	73bb      	strb	r3, [r7, #14]
    
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 80011fe:	2201      	movs	r2, #1
 8001200:	2102      	movs	r1, #2
 8001202:	4810      	ldr	r0, [pc, #64]	@ (8001244 <ILI9488_FillRectangle+0x138>)
 8001204:	f004 f896 	bl	8005334 <HAL_GPIO_WritePin>
    for(uint32_t i = 0; i < (h * w); i++) {
 8001208:	2300      	movs	r3, #0
 800120a:	617b      	str	r3, [r7, #20]
 800120c:	e00a      	b.n	8001224 <ILI9488_FillRectangle+0x118>
        HAL_SPI_Transmit(&ILI9488_SPI_PORT, data, 3, HAL_MAX_DELAY);
 800120e:	f107 010c 	add.w	r1, r7, #12
 8001212:	f04f 33ff 	mov.w	r3, #4294967295
 8001216:	2203      	movs	r2, #3
 8001218:	480b      	ldr	r0, [pc, #44]	@ (8001248 <ILI9488_FillRectangle+0x13c>)
 800121a:	f008 fe4a 	bl	8009eb2 <HAL_SPI_Transmit>
    for(uint32_t i = 0; i < (h * w); i++) {
 800121e:	697b      	ldr	r3, [r7, #20]
 8001220:	3301      	adds	r3, #1
 8001222:	617b      	str	r3, [r7, #20]
 8001224:	883b      	ldrh	r3, [r7, #0]
 8001226:	887a      	ldrh	r2, [r7, #2]
 8001228:	fb02 f303 	mul.w	r3, r2, r3
 800122c:	461a      	mov	r2, r3
 800122e:	697b      	ldr	r3, [r7, #20]
 8001230:	4293      	cmp	r3, r2
 8001232:	d3ec      	bcc.n	800120e <ILI9488_FillRectangle+0x102>
    }

    ILI9488_Unselect();
 8001234:	f7ff fd2c 	bl	8000c90 <ILI9488_Unselect>
 8001238:	e000      	b.n	800123c <ILI9488_FillRectangle+0x130>
    if((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return;
 800123a:	bf00      	nop
}
 800123c:	371c      	adds	r7, #28
 800123e:	46bd      	mov	sp, r7
 8001240:	bd90      	pop	{r4, r7, pc}
 8001242:	bf00      	nop
 8001244:	40020400 	.word	0x40020400
 8001248:	20015ca8 	.word	0x20015ca8

0800124c <ILI9488_WriteString>:

// O restante das funções não precisa de alteração pois dependem das que foram corrigidas

void ILI9488_WriteString(uint16_t x, uint16_t y, const char* str, FontDef font, uint16_t color, uint16_t bgcolor) {
 800124c:	b082      	sub	sp, #8
 800124e:	b580      	push	{r7, lr}
 8001250:	b086      	sub	sp, #24
 8001252:	af04      	add	r7, sp, #16
 8001254:	603a      	str	r2, [r7, #0]
 8001256:	617b      	str	r3, [r7, #20]
 8001258:	4603      	mov	r3, r0
 800125a:	80fb      	strh	r3, [r7, #6]
 800125c:	460b      	mov	r3, r1
 800125e:	80bb      	strh	r3, [r7, #4]
    ILI9488_Select();
 8001260:	f7ff fd0a 	bl	8000c78 <ILI9488_Select>
    while(*str) {
 8001264:	e02f      	b.n	80012c6 <ILI9488_WriteString+0x7a>
        if(x + font.width >= ILI9488_WIDTH) {
 8001266:	88fb      	ldrh	r3, [r7, #6]
 8001268:	7d3a      	ldrb	r2, [r7, #20]
 800126a:	4413      	add	r3, r2
 800126c:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001270:	db14      	blt.n	800129c <ILI9488_WriteString+0x50>
            x = 0;
 8001272:	2300      	movs	r3, #0
 8001274:	80fb      	strh	r3, [r7, #6]
            y += font.height;
 8001276:	7d7b      	ldrb	r3, [r7, #21]
 8001278:	461a      	mov	r2, r3
 800127a:	88bb      	ldrh	r3, [r7, #4]
 800127c:	4413      	add	r3, r2
 800127e:	80bb      	strh	r3, [r7, #4]
            if(y + font.height >= ILI9488_HEIGHT) break;
 8001280:	88bb      	ldrh	r3, [r7, #4]
 8001282:	7d7a      	ldrb	r2, [r7, #21]
 8001284:	4413      	add	r3, r2
 8001286:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800128a:	da21      	bge.n	80012d0 <ILI9488_WriteString+0x84>
            if(*str == ' ') {
 800128c:	683b      	ldr	r3, [r7, #0]
 800128e:	781b      	ldrb	r3, [r3, #0]
 8001290:	2b20      	cmp	r3, #32
 8001292:	d103      	bne.n	800129c <ILI9488_WriteString+0x50>
                str++;
 8001294:	683b      	ldr	r3, [r7, #0]
 8001296:	3301      	adds	r3, #1
 8001298:	603b      	str	r3, [r7, #0]
                continue;
 800129a:	e014      	b.n	80012c6 <ILI9488_WriteString+0x7a>
            }
        }
        ILI9488_WriteChar(x, y, *str, font, color, bgcolor);
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	781a      	ldrb	r2, [r3, #0]
 80012a0:	88b9      	ldrh	r1, [r7, #4]
 80012a2:	88f8      	ldrh	r0, [r7, #6]
 80012a4:	8c3b      	ldrh	r3, [r7, #32]
 80012a6:	9302      	str	r3, [sp, #8]
 80012a8:	8bbb      	ldrh	r3, [r7, #28]
 80012aa:	9301      	str	r3, [sp, #4]
 80012ac:	69bb      	ldr	r3, [r7, #24]
 80012ae:	9300      	str	r3, [sp, #0]
 80012b0:	697b      	ldr	r3, [r7, #20]
 80012b2:	f7ff fe99 	bl	8000fe8 <ILI9488_WriteChar>
        x += font.width;
 80012b6:	7d3b      	ldrb	r3, [r7, #20]
 80012b8:	461a      	mov	r2, r3
 80012ba:	88fb      	ldrh	r3, [r7, #6]
 80012bc:	4413      	add	r3, r2
 80012be:	80fb      	strh	r3, [r7, #6]
        str++;
 80012c0:	683b      	ldr	r3, [r7, #0]
 80012c2:	3301      	adds	r3, #1
 80012c4:	603b      	str	r3, [r7, #0]
    while(*str) {
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	781b      	ldrb	r3, [r3, #0]
 80012ca:	2b00      	cmp	r3, #0
 80012cc:	d1cb      	bne.n	8001266 <ILI9488_WriteString+0x1a>
 80012ce:	e000      	b.n	80012d2 <ILI9488_WriteString+0x86>
            if(y + font.height >= ILI9488_HEIGHT) break;
 80012d0:	bf00      	nop
    }
    ILI9488_Unselect();
 80012d2:	f7ff fcdd 	bl	8000c90 <ILI9488_Unselect>
}
 80012d6:	bf00      	nop
 80012d8:	3708      	adds	r7, #8
 80012da:	46bd      	mov	sp, r7
 80012dc:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80012e0:	b002      	add	sp, #8
 80012e2:	4770      	bx	lr

080012e4 <ILI9488_FillScreen>:

void ILI9488_FillScreen(uint16_t color) {
 80012e4:	b580      	push	{r7, lr}
 80012e6:	b084      	sub	sp, #16
 80012e8:	af02      	add	r7, sp, #8
 80012ea:	4603      	mov	r3, r0
 80012ec:	80fb      	strh	r3, [r7, #6]
    ILI9488_FillRectangle(0, 0, ILI9488_WIDTH, ILI9488_HEIGHT, color);
 80012ee:	88fb      	ldrh	r3, [r7, #6]
 80012f0:	9300      	str	r3, [sp, #0]
 80012f2:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80012f6:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80012fa:	2100      	movs	r1, #0
 80012fc:	2000      	movs	r0, #0
 80012fe:	f7ff ff05 	bl	800110c <ILI9488_FillRectangle>
}
 8001302:	bf00      	nop
 8001304:	3708      	adds	r7, #8
 8001306:	46bd      	mov	sp, r7
 8001308:	bd80      	pop	{r7, pc}

0800130a <ILI9488_DrawImage_BIN>:
  * @param  filepath: Caminho completo para o arquivo .bin no SD (ex: "0:/imagem.bin").
  * @note   O arquivo .bin DEVE conter dados brutos de pixel no formato RGB666 (3 bytes por pixel).
  * @note   Esta função aloca um buffer de linha no heap (malloc).
  * @retval 1 em sucesso, 0 em falha (falha ao abrir, ler ou alocar memória).
  */
uint8_t ILI9488_DrawImage_BIN(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const char* filepath) {
 800130a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800130e:	f5ad 7d15 	sub.w	sp, sp, #596	@ 0x254
 8001312:	af00      	add	r7, sp, #0
 8001314:	4684      	mov	ip, r0
 8001316:	460e      	mov	r6, r1
 8001318:	4610      	mov	r0, r2
 800131a:	4619      	mov	r1, r3
 800131c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001320:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 8001324:	4662      	mov	r2, ip
 8001326:	801a      	strh	r2, [r3, #0]
 8001328:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800132c:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8001330:	4632      	mov	r2, r6
 8001332:	801a      	strh	r2, [r3, #0]
 8001334:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001338:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 800133c:	4602      	mov	r2, r0
 800133e:	801a      	strh	r2, [r3, #0]
 8001340:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001344:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001348:	460a      	mov	r2, r1
 800134a:	801a      	strh	r2, [r3, #0]
 800134c:	466b      	mov	r3, sp
 800134e:	461e      	mov	r6, r3
    FIL file;
    FRESULT res;
    UINT br = 0; // Bytes lidos
 8001350:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001354:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 8001358:	2200      	movs	r2, #0
 800135a:	601a      	str	r2, [r3, #0]

    // 1. Verifica limites
    if ((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return 0;
 800135c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001360:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 8001364:	881b      	ldrh	r3, [r3, #0]
 8001366:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800136a:	d207      	bcs.n	800137c <ILI9488_DrawImage_BIN+0x72>
 800136c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001370:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 8001374:	881b      	ldrh	r3, [r3, #0]
 8001376:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800137a:	d301      	bcc.n	8001380 <ILI9488_DrawImage_BIN+0x76>
 800137c:	2300      	movs	r3, #0
 800137e:	e0ed      	b.n	800155c <ILI9488_DrawImage_BIN+0x252>
    if ((x + w - 1) >= ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 8001380:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001384:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 8001388:	881a      	ldrh	r2, [r3, #0]
 800138a:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800138e:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 8001392:	881b      	ldrh	r3, [r3, #0]
 8001394:	4413      	add	r3, r2
 8001396:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800139a:	dd0b      	ble.n	80013b4 <ILI9488_DrawImage_BIN+0xaa>
 800139c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013a0:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 80013a4:	f507 7214 	add.w	r2, r7, #592	@ 0x250
 80013a8:	f2a2 224a 	subw	r2, r2, #586	@ 0x24a
 80013ac:	8812      	ldrh	r2, [r2, #0]
 80013ae:	f5c2 72f0 	rsb	r2, r2, #480	@ 0x1e0
 80013b2:	801a      	strh	r2, [r3, #0]
    if ((y + h - 1) >= ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 80013b4:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013b8:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80013bc:	881a      	ldrh	r2, [r3, #0]
 80013be:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013c2:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 80013c6:	881b      	ldrh	r3, [r3, #0]
 80013c8:	4413      	add	r3, r2
 80013ca:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80013ce:	dd0b      	ble.n	80013e8 <ILI9488_DrawImage_BIN+0xde>
 80013d0:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013d4:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 80013d8:	f507 7214 	add.w	r2, r7, #592	@ 0x250
 80013dc:	f5a2 7213 	sub.w	r2, r2, #588	@ 0x24c
 80013e0:	8812      	ldrh	r2, [r2, #0]
 80013e2:	f5c2 72a0 	rsb	r2, r2, #320	@ 0x140
 80013e6:	801a      	strh	r2, [r3, #0]

    // 2. Calcula tamanho da linha (RGB666 = 3 bytes/pixel)
    uint32_t line_size_bytes = (uint32_t)w * 3;
 80013e8:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80013ec:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 80013f0:	881a      	ldrh	r2, [r3, #0]
 80013f2:	4613      	mov	r3, r2
 80013f4:	005b      	lsls	r3, r3, #1
 80013f6:	4413      	add	r3, r2
 80013f8:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248

    // 3. Aloca um buffer na STACK para a linha
    //    (Requer Stack_Size >= 0x1000 (4KB) em startup_stm32f407vetx.s)
    uint8_t line_buffer[line_size_bytes];
 80013fc:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8001400:	460b      	mov	r3, r1
 8001402:	3b01      	subs	r3, #1
 8001404:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
 8001408:	2300      	movs	r3, #0
 800140a:	4688      	mov	r8, r1
 800140c:	4699      	mov	r9, r3
 800140e:	f04f 0200 	mov.w	r2, #0
 8001412:	f04f 0300 	mov.w	r3, #0
 8001416:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800141a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800141e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001422:	2300      	movs	r3, #0
 8001424:	460c      	mov	r4, r1
 8001426:	461d      	mov	r5, r3
 8001428:	f04f 0200 	mov.w	r2, #0
 800142c:	f04f 0300 	mov.w	r3, #0
 8001430:	00eb      	lsls	r3, r5, #3
 8001432:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001436:	00e2      	lsls	r2, r4, #3
 8001438:	1dcb      	adds	r3, r1, #7
 800143a:	08db      	lsrs	r3, r3, #3
 800143c:	00db      	lsls	r3, r3, #3
 800143e:	ebad 0d03 	sub.w	sp, sp, r3
 8001442:	466b      	mov	r3, sp
 8001444:	3300      	adds	r3, #0
 8001446:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240

    // 4. Abre o arquivo
    res = f_open(&file, filepath, FA_READ);
 800144a:	f107 030c 	add.w	r3, r7, #12
 800144e:	2201      	movs	r2, #1
 8001450:	f8d7 1270 	ldr.w	r1, [r7, #624]	@ 0x270
 8001454:	4618      	mov	r0, r3
 8001456:	f00d f901 	bl	800e65c <f_open>
 800145a:	4603      	mov	r3, r0
 800145c:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
    if (res != FR_OK) {
 8001460:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 8001464:	2b00      	cmp	r3, #0
 8001466:	d001      	beq.n	800146c <ILI9488_DrawImage_BIN+0x162>
        return 0; // Falha ao abrir o arquivo
 8001468:	2300      	movs	r3, #0
 800146a:	e077      	b.n	800155c <ILI9488_DrawImage_BIN+0x252>
    }

    // 5. Prepara o display
    ILI9488_Select();
 800146c:	f7ff fc04 	bl	8000c78 <ILI9488_Select>
    ILI9488_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8001470:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001474:	f2a3 224a 	subw	r2, r3, #586	@ 0x24a
 8001478:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800147c:	f2a3 234e 	subw	r3, r3, #590	@ 0x24e
 8001480:	8812      	ldrh	r2, [r2, #0]
 8001482:	881b      	ldrh	r3, [r3, #0]
 8001484:	4413      	add	r3, r2
 8001486:	b29b      	uxth	r3, r3
 8001488:	3b01      	subs	r3, #1
 800148a:	b29c      	uxth	r4, r3
 800148c:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001490:	f5a3 7213 	sub.w	r2, r3, #588	@ 0x24c
 8001494:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 8001498:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800149c:	8812      	ldrh	r2, [r2, #0]
 800149e:	881b      	ldrh	r3, [r3, #0]
 80014a0:	4413      	add	r3, r2
 80014a2:	b29b      	uxth	r3, r3
 80014a4:	3b01      	subs	r3, #1
 80014a6:	b29a      	uxth	r2, r3
 80014a8:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014ac:	f5a3 7313 	sub.w	r3, r3, #588	@ 0x24c
 80014b0:	8819      	ldrh	r1, [r3, #0]
 80014b2:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014b6:	f2a3 234a 	subw	r3, r3, #586	@ 0x24a
 80014ba:	8818      	ldrh	r0, [r3, #0]
 80014bc:	4613      	mov	r3, r2
 80014be:	4622      	mov	r2, r4
 80014c0:	f7ff fc7e 	bl	8000dc0 <ILI9488_SetAddressWindow>
    //

    // 6. Loop de leitura e desenho
    for (uint16_t i = 0; i < h; i++) {
 80014c4:	2300      	movs	r3, #0
 80014c6:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
 80014ca:	e024      	b.n	8001516 <ILI9488_DrawImage_BIN+0x20c>
        // Lê uma linha (RGB666) do arquivo direto para o buffer
        res = f_read(&file, line_buffer, line_size_bytes, &br);
 80014cc:	f107 0308 	add.w	r3, r7, #8
 80014d0:	f107 000c 	add.w	r0, r7, #12
 80014d4:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 80014d8:	f8d7 1240 	ldr.w	r1, [r7, #576]	@ 0x240
 80014dc:	f00d fa7f 	bl	800e9de <f_read>
 80014e0:	4603      	mov	r3, r0
 80014e2:	f887 323f 	strb.w	r3, [r7, #575]	@ 0x23f
        if (res != FR_OK || br != line_size_bytes) {
 80014e6:	f897 323f 	ldrb.w	r3, [r7, #575]	@ 0x23f
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d11c      	bne.n	8001528 <ILI9488_DrawImage_BIN+0x21e>
 80014ee:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 80014f2:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 80014f6:	681b      	ldr	r3, [r3, #0]
 80014f8:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 80014fc:	429a      	cmp	r2, r3
 80014fe:	d113      	bne.n	8001528 <ILI9488_DrawImage_BIN+0x21e>

        // NÃO HÁ CONVERSÃO
        // Os dados em line_buffer já estão no formato que o display espera.
        
        // Envia a linha (RGB666) para o display
        ILI9488_WriteDataDMA(line_buffer, line_size_bytes);
 8001500:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8001504:	f8d7 0240 	ldr.w	r0, [r7, #576]	@ 0x240
 8001508:	f7ff fc18 	bl	8000d3c <ILI9488_WriteDataDMA>
    for (uint16_t i = 0; i < h; i++) {
 800150c:	f8b7 324e 	ldrh.w	r3, [r7, #590]	@ 0x24e
 8001510:	3301      	adds	r3, #1
 8001512:	f8a7 324e 	strh.w	r3, [r7, #590]	@ 0x24e
 8001516:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800151a:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 800151e:	f8b7 224e 	ldrh.w	r2, [r7, #590]	@ 0x24e
 8001522:	881b      	ldrh	r3, [r3, #0]
 8001524:	429a      	cmp	r2, r3
 8001526:	d3d1      	bcc.n	80014cc <ILI9488_DrawImage_BIN+0x1c2>
    }

    // 7. Limpeza
    ILI9488_Unselect();
 8001528:	f7ff fbb2 	bl	8000c90 <ILI9488_Unselect>
    f_close(&file);
 800152c:	f107 030c 	add.w	r3, r7, #12
 8001530:	4618      	mov	r0, r3
 8001532:	f00d fc4b 	bl	800edcc <f_close>

    // 8. Retorno
    if (br != line_size_bytes && h > 0) {
 8001536:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800153a:	f5a3 7312 	sub.w	r3, r3, #584	@ 0x248
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f8d7 2248 	ldr.w	r2, [r7, #584]	@ 0x248
 8001544:	429a      	cmp	r2, r3
 8001546:	d008      	beq.n	800155a <ILI9488_DrawImage_BIN+0x250>
 8001548:	f507 7314 	add.w	r3, r7, #592	@ 0x250
 800154c:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001550:	881b      	ldrh	r3, [r3, #0]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d001      	beq.n	800155a <ILI9488_DrawImage_BIN+0x250>
         return 0; // Leitura falhou
 8001556:	2300      	movs	r3, #0
 8001558:	e000      	b.n	800155c <ILI9488_DrawImage_BIN+0x252>
    }

    return 1; // Sucesso
 800155a:	2301      	movs	r3, #1
 800155c:	46b5      	mov	sp, r6
}
 800155e:	4618      	mov	r0, r3
 8001560:	f507 7715 	add.w	r7, r7, #596	@ 0x254
 8001564:	46bd      	mov	sp, r7
 8001566:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}

0800156a <ILI9488_DrawImage_Transparent>:

uint8_t ILI9488_DrawImage_Transparent(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const char* filepath) {
 800156a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800156e:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 8001572:	af00      	add	r7, sp, #0
 8001574:	4684      	mov	ip, r0
 8001576:	460e      	mov	r6, r1
 8001578:	4610      	mov	r0, r2
 800157a:	4619      	mov	r1, r3
 800157c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001580:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 8001584:	4662      	mov	r2, ip
 8001586:	801a      	strh	r2, [r3, #0]
 8001588:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800158c:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8001590:	4632      	mov	r2, r6
 8001592:	801a      	strh	r2, [r3, #0]
 8001594:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001598:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 800159c:	4602      	mov	r2, r0
 800159e:	801a      	strh	r2, [r3, #0]
 80015a0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015a4:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80015a8:	460a      	mov	r2, r1
 80015aa:	801a      	strh	r2, [r3, #0]
 80015ac:	466b      	mov	r3, sp
 80015ae:	461e      	mov	r6, r3
FIL file;
    FRESULT res;
    UINT br = 0;
 80015b0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015b4:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 80015b8:	2200      	movs	r2, #0
 80015ba:	601a      	str	r2, [r3, #0]

    // 1. Verificações de limites
    if ((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return 0;
 80015bc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015c0:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 80015c4:	881b      	ldrh	r3, [r3, #0]
 80015c6:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80015ca:	d207      	bcs.n	80015dc <ILI9488_DrawImage_Transparent+0x72>
 80015cc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015d0:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80015d4:	881b      	ldrh	r3, [r3, #0]
 80015d6:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80015da:	d301      	bcc.n	80015e0 <ILI9488_DrawImage_Transparent+0x76>
 80015dc:	2300      	movs	r3, #0
 80015de:	e153      	b.n	8001888 <ILI9488_DrawImage_Transparent+0x31e>
    if ((x + w) > ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 80015e0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015e4:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 80015e8:	881a      	ldrh	r2, [r3, #0]
 80015ea:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80015ee:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 80015f2:	881b      	ldrh	r3, [r3, #0]
 80015f4:	4413      	add	r3, r2
 80015f6:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80015fa:	dd0b      	ble.n	8001614 <ILI9488_DrawImage_Transparent+0xaa>
 80015fc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001600:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8001604:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 8001608:	f2a2 225a 	subw	r2, r2, #602	@ 0x25a
 800160c:	8812      	ldrh	r2, [r2, #0]
 800160e:	f5c2 72f0 	rsb	r2, r2, #480	@ 0x1e0
 8001612:	801a      	strh	r2, [r3, #0]
    if ((y + h) > ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 8001614:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001618:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800161c:	881a      	ldrh	r2, [r3, #0]
 800161e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001622:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001626:	881b      	ldrh	r3, [r3, #0]
 8001628:	4413      	add	r3, r2
 800162a:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 800162e:	dd0b      	ble.n	8001648 <ILI9488_DrawImage_Transparent+0xde>
 8001630:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001634:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001638:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 800163c:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8001640:	8812      	ldrh	r2, [r2, #0]
 8001642:	f5c2 72a0 	rsb	r2, r2, #320	@ 0x140
 8001646:	801a      	strh	r2, [r3, #0]

    // 2. Prepara Buffer de Linha
    uint32_t line_size_bytes = (uint32_t)w * 3;
 8001648:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800164c:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8001650:	881a      	ldrh	r2, [r3, #0]
 8001652:	4613      	mov	r3, r2
 8001654:	005b      	lsls	r3, r3, #1
 8001656:	4413      	add	r3, r2
 8001658:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
    // VLA (Variable Length Array) na stack. Se der estouro, use static ou malloc.
    uint8_t line_buffer[line_size_bytes]; 
 800165c:	f8d7 1254 	ldr.w	r1, [r7, #596]	@ 0x254
 8001660:	460b      	mov	r3, r1
 8001662:	3b01      	subs	r3, #1
 8001664:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
 8001668:	2300      	movs	r3, #0
 800166a:	4688      	mov	r8, r1
 800166c:	4699      	mov	r9, r3
 800166e:	f04f 0200 	mov.w	r2, #0
 8001672:	f04f 0300 	mov.w	r3, #0
 8001676:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800167a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800167e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001682:	2300      	movs	r3, #0
 8001684:	460c      	mov	r4, r1
 8001686:	461d      	mov	r5, r3
 8001688:	f04f 0200 	mov.w	r2, #0
 800168c:	f04f 0300 	mov.w	r3, #0
 8001690:	00eb      	lsls	r3, r5, #3
 8001692:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001696:	00e2      	lsls	r2, r4, #3
 8001698:	1dcb      	adds	r3, r1, #7
 800169a:	08db      	lsrs	r3, r3, #3
 800169c:	00db      	lsls	r3, r3, #3
 800169e:	ebad 0d03 	sub.w	sp, sp, r3
 80016a2:	466b      	mov	r3, sp
 80016a4:	3300      	adds	r3, #0
 80016a6:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c

    // 3. Abre Arquivo
    res = f_open(&file, filepath, FA_READ);
 80016aa:	f107 0310 	add.w	r3, r7, #16
 80016ae:	2201      	movs	r2, #1
 80016b0:	f8d7 1280 	ldr.w	r1, [r7, #640]	@ 0x280
 80016b4:	4618      	mov	r0, r3
 80016b6:	f00c ffd1 	bl	800e65c <f_open>
 80016ba:	4603      	mov	r3, r0
 80016bc:	f887 324b 	strb.w	r3, [r7, #587]	@ 0x24b
    if (res != FR_OK) return 0;
 80016c0:	f897 324b 	ldrb.w	r3, [r7, #587]	@ 0x24b
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d001      	beq.n	80016cc <ILI9488_DrawImage_Transparent+0x162>
 80016c8:	2300      	movs	r3, #0
 80016ca:	e0dd      	b.n	8001888 <ILI9488_DrawImage_Transparent+0x31e>

    ILI9488_Select();
 80016cc:	f7ff fad4 	bl	8000c78 <ILI9488_Select>

    // 4. Loop Linha por Linha (Y)
    for (uint16_t i = 0; i < h; i++) {
 80016d0:	2300      	movs	r3, #0
 80016d2:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
 80016d6:	e0c5      	b.n	8001864 <ILI9488_DrawImage_Transparent+0x2fa>
        
        // Lê a linha inteira do SD para o buffer
        res = f_read(&file, line_buffer, line_size_bytes, &br);
 80016d8:	f107 030c 	add.w	r3, r7, #12
 80016dc:	f107 0010 	add.w	r0, r7, #16
 80016e0:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 80016e4:	f8d7 124c 	ldr.w	r1, [r7, #588]	@ 0x24c
 80016e8:	f00d f979 	bl	800e9de <f_read>
 80016ec:	4603      	mov	r3, r0
 80016ee:	f887 324b 	strb.w	r3, [r7, #587]	@ 0x24b
        if (res != FR_OK || br < line_size_bytes) break;
 80016f2:	f897 324b 	ldrb.w	r3, [r7, #587]	@ 0x24b
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	f040 80be 	bne.w	8001878 <ILI9488_DrawImage_Transparent+0x30e>
 80016fc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001700:	f5a3 7315 	sub.w	r3, r3, #596	@ 0x254
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f8d7 2254 	ldr.w	r2, [r7, #596]	@ 0x254
 800170a:	429a      	cmp	r2, r3
 800170c:	f200 80b4 	bhi.w	8001878 <ILI9488_DrawImage_Transparent+0x30e>

        // Processa a linha horizontalmente (X) procurando BLOCOS de pixels opacos
        for (uint16_t j = 0; j < w; j++) {
 8001710:	2300      	movs	r3, #0
 8001712:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
 8001716:	e096      	b.n	8001846 <ILI9488_DrawImage_Transparent+0x2dc>
            
            uint8_t* p_pixel = &line_buffer[j * 3];
 8001718:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 800171c:	4613      	mov	r3, r2
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	4413      	add	r3, r2
 8001722:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 8001726:	4413      	add	r3, r2
 8001728:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
            
            // Verifica se é a Cor Chave (Magenta: 0xFF, 0x00, 0xFF)
            if (p_pixel[0] == ILI9488_COLOR_KEY_R && 
 800172c:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	2bff      	cmp	r3, #255	@ 0xff
 8001734:	d10b      	bne.n	800174e <ILI9488_DrawImage_Transparent+0x1e4>
                p_pixel[1] == ILI9488_COLOR_KEY_G && 
 8001736:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 800173a:	3301      	adds	r3, #1
 800173c:	781b      	ldrb	r3, [r3, #0]
            if (p_pixel[0] == ILI9488_COLOR_KEY_R && 
 800173e:	2b00      	cmp	r3, #0
 8001740:	d105      	bne.n	800174e <ILI9488_DrawImage_Transparent+0x1e4>
                p_pixel[2] == ILI9488_COLOR_KEY_B) {
 8001742:	f8d7 3244 	ldr.w	r3, [r7, #580]	@ 0x244
 8001746:	3302      	adds	r3, #2
 8001748:	781b      	ldrb	r3, [r3, #0]
                p_pixel[1] == ILI9488_COLOR_KEY_G && 
 800174a:	2bff      	cmp	r3, #255	@ 0xff
 800174c:	d075      	beq.n	800183a <ILI9488_DrawImage_Transparent+0x2d0>
                // É transparente: Pula este pixel e continua o loop
                continue; 
            } 
            
            // SE É OPACO: Calcula o tamanho do bloco contínuo (run_len)
            uint16_t run_len = 1;
 800174e:	2301      	movs	r3, #1
 8001750:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a
            while ((j + run_len) < w) {
 8001754:	e022      	b.n	800179c <ILI9488_DrawImage_Transparent+0x232>
                uint8_t* p_next = &line_buffer[(j + run_len) * 3];
 8001756:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 800175a:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 800175e:	441a      	add	r2, r3
 8001760:	4613      	mov	r3, r2
 8001762:	005b      	lsls	r3, r3, #1
 8001764:	4413      	add	r3, r2
 8001766:	f8d7 224c 	ldr.w	r2, [r7, #588]	@ 0x24c
 800176a:	4413      	add	r3, r2
 800176c:	f8c7 3240 	str.w	r3, [r7, #576]	@ 0x240
                
                // Se encontrar um pixel transparente, o bloco acaba.
                if (p_next[0] == ILI9488_COLOR_KEY_R && 
 8001770:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 8001774:	781b      	ldrb	r3, [r3, #0]
 8001776:	2bff      	cmp	r3, #255	@ 0xff
 8001778:	d10b      	bne.n	8001792 <ILI9488_DrawImage_Transparent+0x228>
                    p_next[1] == ILI9488_COLOR_KEY_G && 
 800177a:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 800177e:	3301      	adds	r3, #1
 8001780:	781b      	ldrb	r3, [r3, #0]
                if (p_next[0] == ILI9488_COLOR_KEY_R && 
 8001782:	2b00      	cmp	r3, #0
 8001784:	d105      	bne.n	8001792 <ILI9488_DrawImage_Transparent+0x228>
                    p_next[2] == ILI9488_COLOR_KEY_B) {
 8001786:	f8d7 3240 	ldr.w	r3, [r7, #576]	@ 0x240
 800178a:	3302      	adds	r3, #2
 800178c:	781b      	ldrb	r3, [r3, #0]
                    p_next[1] == ILI9488_COLOR_KEY_G && 
 800178e:	2bff      	cmp	r3, #255	@ 0xff
 8001790:	d011      	beq.n	80017b6 <ILI9488_DrawImage_Transparent+0x24c>
                    break;
                }
                run_len++;
 8001792:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 8001796:	3301      	adds	r3, #1
 8001798:	f8a7 325a 	strh.w	r3, [r7, #602]	@ 0x25a
            while ((j + run_len) < w) {
 800179c:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 80017a0:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 80017a4:	441a      	add	r2, r3
 80017a6:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017aa:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 80017ae:	881b      	ldrh	r3, [r3, #0]
 80017b0:	429a      	cmp	r2, r3
 80017b2:	dbd0      	blt.n	8001756 <ILI9488_DrawImage_Transparent+0x1ec>
 80017b4:	e000      	b.n	80017b8 <ILI9488_DrawImage_Transparent+0x24e>
                    break;
 80017b6:	bf00      	nop
            }

            // DESENHA O BLOCO OPACO
            // 1. Define a janela para o tamanho exato do bloco (run_len pixels)
            ILI9488_SetAddressWindow(x + j, y + i, x + j + run_len - 1, y + i);
 80017b8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017bc:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 80017c0:	881a      	ldrh	r2, [r3, #0]
 80017c2:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 80017c6:	4413      	add	r3, r2
 80017c8:	b298      	uxth	r0, r3
 80017ca:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017ce:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80017d2:	881a      	ldrh	r2, [r3, #0]
 80017d4:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 80017d8:	4413      	add	r3, r2
 80017da:	b299      	uxth	r1, r3
 80017dc:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017e0:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 80017e4:	881a      	ldrh	r2, [r3, #0]
 80017e6:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 80017ea:	4413      	add	r3, r2
 80017ec:	b29a      	uxth	r2, r3
 80017ee:	f8b7 325a 	ldrh.w	r3, [r7, #602]	@ 0x25a
 80017f2:	4413      	add	r3, r2
 80017f4:	b29b      	uxth	r3, r3
 80017f6:	3b01      	subs	r3, #1
 80017f8:	b29c      	uxth	r4, r3
 80017fa:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80017fe:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8001802:	881a      	ldrh	r2, [r3, #0]
 8001804:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001808:	4413      	add	r3, r2
 800180a:	b29b      	uxth	r3, r3
 800180c:	4622      	mov	r2, r4
 800180e:	f7ff fad7 	bl	8000dc0 <ILI9488_SetAddressWindow>
            
            // 2. Envia os dados usando sua função DMA encapsulada
            // Passamos o ponteiro do início do bloco e o tamanho total em bytes
            ILI9488_WriteDataDMA(p_pixel, run_len * 3);
 8001812:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 8001816:	4613      	mov	r3, r2
 8001818:	005b      	lsls	r3, r3, #1
 800181a:	4413      	add	r3, r2
 800181c:	4619      	mov	r1, r3
 800181e:	f8d7 0244 	ldr.w	r0, [r7, #580]	@ 0x244
 8001822:	f7ff fa8b 	bl	8000d3c <ILI9488_WriteDataDMA>
            
            // 3. Avança o índice 'j' para pular os pixels que já enviamos neste bloco
            j += (run_len - 1); 
 8001826:	f8b7 225a 	ldrh.w	r2, [r7, #602]	@ 0x25a
 800182a:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 800182e:	4413      	add	r3, r2
 8001830:	b29b      	uxth	r3, r3
 8001832:	3b01      	subs	r3, #1
 8001834:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
 8001838:	e000      	b.n	800183c <ILI9488_DrawImage_Transparent+0x2d2>
                continue; 
 800183a:	bf00      	nop
        for (uint16_t j = 0; j < w; j++) {
 800183c:	f8b7 325c 	ldrh.w	r3, [r7, #604]	@ 0x25c
 8001840:	3301      	adds	r3, #1
 8001842:	f8a7 325c 	strh.w	r3, [r7, #604]	@ 0x25c
 8001846:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800184a:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 800184e:	f8b7 225c 	ldrh.w	r2, [r7, #604]	@ 0x25c
 8001852:	881b      	ldrh	r3, [r3, #0]
 8001854:	429a      	cmp	r2, r3
 8001856:	f4ff af5f 	bcc.w	8001718 <ILI9488_DrawImage_Transparent+0x1ae>
    for (uint16_t i = 0; i < h; i++) {
 800185a:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 800185e:	3301      	adds	r3, #1
 8001860:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
 8001864:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001868:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800186c:	f8b7 225e 	ldrh.w	r2, [r7, #606]	@ 0x25e
 8001870:	881b      	ldrh	r3, [r3, #0]
 8001872:	429a      	cmp	r2, r3
 8001874:	f4ff af30 	bcc.w	80016d8 <ILI9488_DrawImage_Transparent+0x16e>
        }
    }

    ILI9488_Unselect();
 8001878:	f7ff fa0a 	bl	8000c90 <ILI9488_Unselect>
    f_close(&file);
 800187c:	f107 0310 	add.w	r3, r7, #16
 8001880:	4618      	mov	r0, r3
 8001882:	f00d faa3 	bl	800edcc <f_close>
    return 1;
 8001886:	2301      	movs	r3, #1
 8001888:	46b5      	mov	sp, r6
}
 800188a:	4618      	mov	r0, r3
 800188c:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 8001890:	46bd      	mov	sp, r7
 8001892:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
	...

08001898 <ILI9488_RestoreRect>:

// ILI9488.c

// Restaura uma área retangular da tela usando pixels do arquivo de background (480x320)
uint8_t ILI9488_RestoreRect(uint16_t x, uint16_t y, uint16_t w, uint16_t h, const char* filepath) {
 8001898:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800189c:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 80018a0:	af00      	add	r7, sp, #0
 80018a2:	4684      	mov	ip, r0
 80018a4:	460e      	mov	r6, r1
 80018a6:	4610      	mov	r0, r2
 80018a8:	4619      	mov	r1, r3
 80018aa:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80018ae:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 80018b2:	4662      	mov	r2, ip
 80018b4:	801a      	strh	r2, [r3, #0]
 80018b6:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80018ba:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80018be:	4632      	mov	r2, r6
 80018c0:	801a      	strh	r2, [r3, #0]
 80018c2:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80018c6:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 80018ca:	4602      	mov	r2, r0
 80018cc:	801a      	strh	r2, [r3, #0]
 80018ce:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80018d2:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 80018d6:	460a      	mov	r2, r1
 80018d8:	801a      	strh	r2, [r3, #0]
 80018da:	466b      	mov	r3, sp
 80018dc:	461e      	mov	r6, r3
    FIL file;
    FRESULT res;
    UINT br;

    // 1. Verifica limites
    if ((x >= ILI9488_WIDTH) || (y >= ILI9488_HEIGHT)) return 0;
 80018de:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80018e2:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 80018e6:	881b      	ldrh	r3, [r3, #0]
 80018e8:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 80018ec:	d207      	bcs.n	80018fe <ILI9488_RestoreRect+0x66>
 80018ee:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 80018f2:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 80018f6:	881b      	ldrh	r3, [r3, #0]
 80018f8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 80018fc:	d301      	bcc.n	8001902 <ILI9488_RestoreRect+0x6a>
 80018fe:	2300      	movs	r3, #0
 8001900:	e12b      	b.n	8001b5a <ILI9488_RestoreRect+0x2c2>
    if ((x + w) > ILI9488_WIDTH) w = ILI9488_WIDTH - x;
 8001902:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001906:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 800190a:	881a      	ldrh	r2, [r3, #0]
 800190c:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001910:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8001914:	881b      	ldrh	r3, [r3, #0]
 8001916:	4413      	add	r3, r2
 8001918:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 800191c:	dd0b      	ble.n	8001936 <ILI9488_RestoreRect+0x9e>
 800191e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001922:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8001926:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 800192a:	f2a2 225a 	subw	r2, r2, #602	@ 0x25a
 800192e:	8812      	ldrh	r2, [r2, #0]
 8001930:	f5c2 72f0 	rsb	r2, r2, #480	@ 0x1e0
 8001934:	801a      	strh	r2, [r3, #0]
    if ((y + h) > ILI9488_HEIGHT) h = ILI9488_HEIGHT - y;
 8001936:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800193a:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 800193e:	881a      	ldrh	r2, [r3, #0]
 8001940:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001944:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001948:	881b      	ldrh	r3, [r3, #0]
 800194a:	4413      	add	r3, r2
 800194c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001950:	dd0b      	ble.n	800196a <ILI9488_RestoreRect+0xd2>
 8001952:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001956:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 800195a:	f507 7218 	add.w	r2, r7, #608	@ 0x260
 800195e:	f5a2 7217 	sub.w	r2, r2, #604	@ 0x25c
 8001962:	8812      	ldrh	r2, [r2, #0]
 8001964:	f5c2 72a0 	rsb	r2, r2, #320	@ 0x140
 8001968:	801a      	strh	r2, [r3, #0]

    // 2. Abre o arquivo de background
    res = f_open(&file, filepath, FA_READ);
 800196a:	f107 0314 	add.w	r3, r7, #20
 800196e:	2201      	movs	r2, #1
 8001970:	f8d7 1280 	ldr.w	r1, [r7, #640]	@ 0x280
 8001974:	4618      	mov	r0, r3
 8001976:	f00c fe71 	bl	800e65c <f_open>
 800197a:	4603      	mov	r3, r0
 800197c:	f887 325d 	strb.w	r3, [r7, #605]	@ 0x25d
    if (res != FR_OK) return 0;
 8001980:	f897 325d 	ldrb.w	r3, [r7, #605]	@ 0x25d
 8001984:	2b00      	cmp	r3, #0
 8001986:	d001      	beq.n	800198c <ILI9488_RestoreRect+0xf4>
 8001988:	2300      	movs	r3, #0
 800198a:	e0e6      	b.n	8001b5a <ILI9488_RestoreRect+0x2c2>

    // 3. Preparações
    uint32_t full_image_width = 480; // Largura original do bgm.bin
 800198c:	f44f 73f0 	mov.w	r3, #480	@ 0x1e0
 8001990:	f8c7 3258 	str.w	r3, [r7, #600]	@ 0x258
    uint32_t bytes_per_pixel = 3;
 8001994:	2303      	movs	r3, #3
 8001996:	f8c7 3254 	str.w	r3, [r7, #596]	@ 0x254
    
    // Buffer para ler uma linha do RECORTE
    uint32_t line_size = w * bytes_per_pixel;
 800199a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 800199e:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 80019a2:	881a      	ldrh	r2, [r3, #0]
 80019a4:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 80019a8:	fb02 f303 	mul.w	r3, r2, r3
 80019ac:	f8c7 3250 	str.w	r3, [r7, #592]	@ 0x250
    uint8_t line_buffer[line_size];
 80019b0:	f8d7 1250 	ldr.w	r1, [r7, #592]	@ 0x250
 80019b4:	460b      	mov	r3, r1
 80019b6:	3b01      	subs	r3, #1
 80019b8:	f8c7 324c 	str.w	r3, [r7, #588]	@ 0x24c
 80019bc:	2300      	movs	r3, #0
 80019be:	4688      	mov	r8, r1
 80019c0:	4699      	mov	r9, r3
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	f04f 0300 	mov.w	r3, #0
 80019ca:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80019ce:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80019d2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80019d6:	2300      	movs	r3, #0
 80019d8:	460c      	mov	r4, r1
 80019da:	461d      	mov	r5, r3
 80019dc:	f04f 0200 	mov.w	r2, #0
 80019e0:	f04f 0300 	mov.w	r3, #0
 80019e4:	00eb      	lsls	r3, r5, #3
 80019e6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80019ea:	00e2      	lsls	r2, r4, #3
 80019ec:	1dcb      	adds	r3, r1, #7
 80019ee:	08db      	lsrs	r3, r3, #3
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	ebad 0d03 	sub.w	sp, sp, r3
 80019f6:	466b      	mov	r3, sp
 80019f8:	3300      	adds	r3, #0
 80019fa:	f8c7 3248 	str.w	r3, [r7, #584]	@ 0x248

    ILI9488_Select();
 80019fe:	f7ff f93b 	bl	8000c78 <ILI9488_Select>

    // Define a janela de escrita no display para o tamanho do recorte
    ILI9488_SetAddressWindow(x, y, x + w - 1, y + h - 1);
 8001a02:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a06:	f2a3 225a 	subw	r2, r3, #602	@ 0x25a
 8001a0a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a0e:	f2a3 235e 	subw	r3, r3, #606	@ 0x25e
 8001a12:	8812      	ldrh	r2, [r2, #0]
 8001a14:	881b      	ldrh	r3, [r3, #0]
 8001a16:	4413      	add	r3, r2
 8001a18:	b29b      	uxth	r3, r3
 8001a1a:	3b01      	subs	r3, #1
 8001a1c:	b29c      	uxth	r4, r3
 8001a1e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a22:	f5a3 7217 	sub.w	r2, r3, #604	@ 0x25c
 8001a26:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a2a:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001a2e:	8812      	ldrh	r2, [r2, #0]
 8001a30:	881b      	ldrh	r3, [r3, #0]
 8001a32:	4413      	add	r3, r2
 8001a34:	b29b      	uxth	r3, r3
 8001a36:	3b01      	subs	r3, #1
 8001a38:	b29a      	uxth	r2, r3
 8001a3a:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a3e:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8001a42:	8819      	ldrh	r1, [r3, #0]
 8001a44:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a48:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 8001a4c:	8818      	ldrh	r0, [r3, #0]
 8001a4e:	4613      	mov	r3, r2
 8001a50:	4622      	mov	r2, r4
 8001a52:	f7ff f9b5 	bl	8000dc0 <ILI9488_SetAddressWindow>

    // Envia o comando de escrita de memória UMA vez antes do loop
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_RESET);
 8001a56:	2200      	movs	r2, #0
 8001a58:	2102      	movs	r1, #2
 8001a5a:	4843      	ldr	r0, [pc, #268]	@ (8001b68 <ILI9488_RestoreRect+0x2d0>)
 8001a5c:	f003 fc6a 	bl	8005334 <HAL_GPIO_WritePin>
    uint8_t cmd = 0x2C;
 8001a60:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a64:	f2a3 2351 	subw	r3, r3, #593	@ 0x251
 8001a68:	222c      	movs	r2, #44	@ 0x2c
 8001a6a:	701a      	strb	r2, [r3, #0]
    HAL_SPI_Transmit(&ILI9488_SPI_PORT, &cmd, 1, HAL_MAX_DELAY);
 8001a6c:	f107 010f 	add.w	r1, r7, #15
 8001a70:	f04f 33ff 	mov.w	r3, #4294967295
 8001a74:	2201      	movs	r2, #1
 8001a76:	483d      	ldr	r0, [pc, #244]	@ (8001b6c <ILI9488_RestoreRect+0x2d4>)
 8001a78:	f008 fa1b 	bl	8009eb2 <HAL_SPI_Transmit>
    HAL_GPIO_WritePin(ILI9488_DC_GPIO_Port, ILI9488_DC_Pin, GPIO_PIN_SET);
 8001a7c:	2201      	movs	r2, #1
 8001a7e:	2102      	movs	r1, #2
 8001a80:	4839      	ldr	r0, [pc, #228]	@ (8001b68 <ILI9488_RestoreRect+0x2d0>)
 8001a82:	f003 fc57 	bl	8005334 <HAL_GPIO_WritePin>

    // 4. Loop Linha por Linha
    for (uint16_t i = 0; i < h; i++) {
 8001a86:	2300      	movs	r3, #0
 8001a88:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
 8001a8c:	e054      	b.n	8001b38 <ILI9488_RestoreRect+0x2a0>
        
        // Calcula onde começa esta linha específica dentro do arquivo bgm.bin
        // Offset = (Linha Atual Y * Largura Total * 3) + (Coluna Inicial X * 3)
        uint32_t file_offset = ((y + i) * full_image_width * bytes_per_pixel) + (x * bytes_per_pixel);
 8001a8e:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001a92:	f5a3 7317 	sub.w	r3, r3, #604	@ 0x25c
 8001a96:	881a      	ldrh	r2, [r3, #0]
 8001a98:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001a9c:	4413      	add	r3, r2
 8001a9e:	461a      	mov	r2, r3
 8001aa0:	f8d7 3258 	ldr.w	r3, [r7, #600]	@ 0x258
 8001aa4:	fb03 f202 	mul.w	r2, r3, r2
 8001aa8:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001aac:	f2a3 235a 	subw	r3, r3, #602	@ 0x25a
 8001ab0:	881b      	ldrh	r3, [r3, #0]
 8001ab2:	441a      	add	r2, r3
 8001ab4:	f8d7 3254 	ldr.w	r3, [r7, #596]	@ 0x254
 8001ab8:	fb02 f303 	mul.w	r3, r2, r3
 8001abc:	f8c7 3244 	str.w	r3, [r7, #580]	@ 0x244
        
        // Move o cursor do arquivo para o ponto exato
        f_lseek(&file, file_offset);
 8001ac0:	f107 0314 	add.w	r3, r7, #20
 8001ac4:	f8d7 1244 	ldr.w	r1, [r7, #580]	@ 0x244
 8001ac8:	4618      	mov	r0, r3
 8001aca:	f00d f9ae 	bl	800ee2a <f_lseek>
        
        // Lê apenas a largura do recorte
        res = f_read(&file, line_buffer, line_size, &br);
 8001ace:	f107 0310 	add.w	r3, r7, #16
 8001ad2:	f107 0014 	add.w	r0, r7, #20
 8001ad6:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8001ada:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8001ade:	f00c ff7e 	bl	800e9de <f_read>
 8001ae2:	4603      	mov	r3, r0
 8001ae4:	f887 325d 	strb.w	r3, [r7, #605]	@ 0x25d
        if (res != FR_OK || br < line_size) break;
 8001ae8:	f897 325d 	ldrb.w	r3, [r7, #605]	@ 0x25d
 8001aec:	2b00      	cmp	r3, #0
 8001aee:	d12c      	bne.n	8001b4a <ILI9488_RestoreRect+0x2b2>
 8001af0:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001af4:	f5a3 7314 	sub.w	r3, r3, #592	@ 0x250
 8001af8:	681b      	ldr	r3, [r3, #0]
 8001afa:	f8d7 2250 	ldr.w	r2, [r7, #592]	@ 0x250
 8001afe:	429a      	cmp	r2, r3
 8001b00:	d823      	bhi.n	8001b4a <ILI9488_RestoreRect+0x2b2>

        // Envia para o display (pode usar a função DMA ou Síncrona aqui)
        // Como estamos com f_lseek, DMA pode não ser tão vantajoso, mas vamos usar para manter o padrão
        // Se der erro, troque por HAL_SPI_Transmit
        osSemaphoreWait(spiTxSemaHandle, 0); // Limpa semáforo
 8001b02:	4b1b      	ldr	r3, [pc, #108]	@ (8001b70 <ILI9488_RestoreRect+0x2d8>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	2100      	movs	r1, #0
 8001b08:	4618      	mov	r0, r3
 8001b0a:	f00d fe03 	bl	800f714 <osSemaphoreWait>
        HAL_SPI_Transmit_DMA(&ILI9488_SPI_PORT, line_buffer, line_size);
 8001b0e:	f8d7 3250 	ldr.w	r3, [r7, #592]	@ 0x250
 8001b12:	b29b      	uxth	r3, r3
 8001b14:	461a      	mov	r2, r3
 8001b16:	f8d7 1248 	ldr.w	r1, [r7, #584]	@ 0x248
 8001b1a:	4814      	ldr	r0, [pc, #80]	@ (8001b6c <ILI9488_RestoreRect+0x2d4>)
 8001b1c:	f008 fb0e 	bl	800a13c <HAL_SPI_Transmit_DMA>
        osSemaphoreWait(spiTxSemaHandle, osWaitForever); // Espera terminar
 8001b20:	4b13      	ldr	r3, [pc, #76]	@ (8001b70 <ILI9488_RestoreRect+0x2d8>)
 8001b22:	681b      	ldr	r3, [r3, #0]
 8001b24:	f04f 31ff 	mov.w	r1, #4294967295
 8001b28:	4618      	mov	r0, r3
 8001b2a:	f00d fdf3 	bl	800f714 <osSemaphoreWait>
    for (uint16_t i = 0; i < h; i++) {
 8001b2e:	f8b7 325e 	ldrh.w	r3, [r7, #606]	@ 0x25e
 8001b32:	3301      	adds	r3, #1
 8001b34:	f8a7 325e 	strh.w	r3, [r7, #606]	@ 0x25e
 8001b38:	f507 7318 	add.w	r3, r7, #608	@ 0x260
 8001b3c:	f5a3 7318 	sub.w	r3, r3, #608	@ 0x260
 8001b40:	f8b7 225e 	ldrh.w	r2, [r7, #606]	@ 0x25e
 8001b44:	881b      	ldrh	r3, [r3, #0]
 8001b46:	429a      	cmp	r2, r3
 8001b48:	d3a1      	bcc.n	8001a8e <ILI9488_RestoreRect+0x1f6>
    }

    ILI9488_Unselect();
 8001b4a:	f7ff f8a1 	bl	8000c90 <ILI9488_Unselect>
    f_close(&file);
 8001b4e:	f107 0314 	add.w	r3, r7, #20
 8001b52:	4618      	mov	r0, r3
 8001b54:	f00d f93a 	bl	800edcc <f_close>
    return 1;
 8001b58:	2301      	movs	r3, #1
 8001b5a:	46b5      	mov	sp, r6
}
 8001b5c:	4618      	mov	r0, r3
 8001b5e:	f507 7719 	add.w	r7, r7, #612	@ 0x264
 8001b62:	46bd      	mov	sp, r7
 8001b64:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8001b68:	40020400 	.word	0x40020400
 8001b6c:	20015ca8 	.word	0x20015ca8
 8001b70:	20015e78 	.word	0x20015e78

08001b74 <ILI9488_DrawCachedSprite_Transparent>:

uint8_t ILI9488_DrawCachedSprite_Transparent(uint16_t x_start, uint16_t y_start, uint16_t w, uint16_t h, const uint8_t* pData) {
 8001b74:	b590      	push	{r4, r7, lr}
 8001b76:	b08b      	sub	sp, #44	@ 0x2c
 8001b78:	af00      	add	r7, sp, #0
 8001b7a:	4604      	mov	r4, r0
 8001b7c:	4608      	mov	r0, r1
 8001b7e:	4611      	mov	r1, r2
 8001b80:	461a      	mov	r2, r3
 8001b82:	4623      	mov	r3, r4
 8001b84:	80fb      	strh	r3, [r7, #6]
 8001b86:	4603      	mov	r3, r0
 8001b88:	80bb      	strh	r3, [r7, #4]
 8001b8a:	460b      	mov	r3, r1
 8001b8c:	807b      	strh	r3, [r7, #2]
 8001b8e:	4613      	mov	r3, r2
 8001b90:	803b      	strh	r3, [r7, #0]
    
    // 1. Verificações de limites
    if ((x_start >= ILI9488_WIDTH) || (y_start >= ILI9488_HEIGHT)) return 0;
 8001b92:	88fb      	ldrh	r3, [r7, #6]
 8001b94:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001b98:	d203      	bcs.n	8001ba2 <ILI9488_DrawCachedSprite_Transparent+0x2e>
 8001b9a:	88bb      	ldrh	r3, [r7, #4]
 8001b9c:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001ba0:	d301      	bcc.n	8001ba6 <ILI9488_DrawCachedSprite_Transparent+0x32>
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	e0a0      	b.n	8001ce8 <ILI9488_DrawCachedSprite_Transparent+0x174>
    
    // Ajustes simples de recorte (clipping)
    uint16_t draw_w = w;
 8001ba6:	887b      	ldrh	r3, [r7, #2]
 8001ba8:	84fb      	strh	r3, [r7, #38]	@ 0x26
    uint16_t draw_h = h;
 8001baa:	883b      	ldrh	r3, [r7, #0]
 8001bac:	84bb      	strh	r3, [r7, #36]	@ 0x24
    if ((x_start + w) > ILI9488_WIDTH) draw_w = ILI9488_WIDTH - x_start;
 8001bae:	88fa      	ldrh	r2, [r7, #6]
 8001bb0:	887b      	ldrh	r3, [r7, #2]
 8001bb2:	4413      	add	r3, r2
 8001bb4:	f5b3 7ff0 	cmp.w	r3, #480	@ 0x1e0
 8001bb8:	dd03      	ble.n	8001bc2 <ILI9488_DrawCachedSprite_Transparent+0x4e>
 8001bba:	88fb      	ldrh	r3, [r7, #6]
 8001bbc:	f5c3 73f0 	rsb	r3, r3, #480	@ 0x1e0
 8001bc0:	84fb      	strh	r3, [r7, #38]	@ 0x26
    if ((y_start + h) > ILI9488_HEIGHT) draw_h = ILI9488_HEIGHT - y_start;
 8001bc2:	88ba      	ldrh	r2, [r7, #4]
 8001bc4:	883b      	ldrh	r3, [r7, #0]
 8001bc6:	4413      	add	r3, r2
 8001bc8:	f5b3 7fa0 	cmp.w	r3, #320	@ 0x140
 8001bcc:	dd03      	ble.n	8001bd6 <ILI9488_DrawCachedSprite_Transparent+0x62>
 8001bce:	88bb      	ldrh	r3, [r7, #4]
 8001bd0:	f5c3 73a0 	rsb	r3, r3, #320	@ 0x140
 8001bd4:	84bb      	strh	r3, [r7, #36]	@ 0x24

    uint32_t line_stride = w * 3; // Tamanho real de uma linha na imagem original
 8001bd6:	887a      	ldrh	r2, [r7, #2]
 8001bd8:	4613      	mov	r3, r2
 8001bda:	005b      	lsls	r3, r3, #1
 8001bdc:	4413      	add	r3, r2
 8001bde:	61bb      	str	r3, [r7, #24]

    ILI9488_Select();
 8001be0:	f7ff f84a 	bl	8000c78 <ILI9488_Select>

    // 2. Loop Linha por Linha (Y)
    for (uint16_t i = 0; i < draw_h; i++) {
 8001be4:	2300      	movs	r3, #0
 8001be6:	847b      	strh	r3, [r7, #34]	@ 0x22
 8001be8:	e077      	b.n	8001cda <ILI9488_DrawCachedSprite_Transparent+0x166>
        
        // Ponteiro para o início da linha atual dentro do buffer da RAM
        const uint8_t* p_line_start = pData + (i * line_stride);
 8001bea:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001bec:	69ba      	ldr	r2, [r7, #24]
 8001bee:	fb02 f303 	mul.w	r3, r2, r3
 8001bf2:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001bf4:	4413      	add	r3, r2
 8001bf6:	617b      	str	r3, [r7, #20]

        // Processa a linha horizontalmente (X)
        for (uint16_t j = 0; j < draw_w; j++) {
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	843b      	strh	r3, [r7, #32]
 8001bfc:	e066      	b.n	8001ccc <ILI9488_DrawCachedSprite_Transparent+0x158>
            
            const uint8_t* p_pixel = p_line_start + (j * 3);
 8001bfe:	8c3a      	ldrh	r2, [r7, #32]
 8001c00:	4613      	mov	r3, r2
 8001c02:	005b      	lsls	r3, r3, #1
 8001c04:	4413      	add	r3, r2
 8001c06:	461a      	mov	r2, r3
 8001c08:	697b      	ldr	r3, [r7, #20]
 8001c0a:	4413      	add	r3, r2
 8001c0c:	613b      	str	r3, [r7, #16]
            
            // Verifica Cor Chave (Magenta: 0xFF, 0x00, 0xFF)
            if (p_pixel[0] == 0xFF && p_pixel[1] == 0x00 && p_pixel[2] == 0xFF) {
 8001c0e:	693b      	ldr	r3, [r7, #16]
 8001c10:	781b      	ldrb	r3, [r3, #0]
 8001c12:	2bff      	cmp	r3, #255	@ 0xff
 8001c14:	d109      	bne.n	8001c2a <ILI9488_DrawCachedSprite_Transparent+0xb6>
 8001c16:	693b      	ldr	r3, [r7, #16]
 8001c18:	3301      	adds	r3, #1
 8001c1a:	781b      	ldrb	r3, [r3, #0]
 8001c1c:	2b00      	cmp	r3, #0
 8001c1e:	d104      	bne.n	8001c2a <ILI9488_DrawCachedSprite_Transparent+0xb6>
 8001c20:	693b      	ldr	r3, [r7, #16]
 8001c22:	3302      	adds	r3, #2
 8001c24:	781b      	ldrb	r3, [r3, #0]
 8001c26:	2bff      	cmp	r3, #255	@ 0xff
 8001c28:	d04c      	beq.n	8001cc4 <ILI9488_DrawCachedSprite_Transparent+0x150>
                continue; // Pula pixel transparente
            } 
            
            // É OPACO: Calcula tamanho do bloco contínuo (run_len)
            uint16_t run_len = 1;
 8001c2a:	2301      	movs	r3, #1
 8001c2c:	83fb      	strh	r3, [r7, #30]
            while ((j + run_len) < draw_w) {
 8001c2e:	e01a      	b.n	8001c66 <ILI9488_DrawCachedSprite_Transparent+0xf2>
                const uint8_t* p_next = p_line_start + ((j + run_len) * 3);
 8001c30:	8c3a      	ldrh	r2, [r7, #32]
 8001c32:	8bfb      	ldrh	r3, [r7, #30]
 8001c34:	441a      	add	r2, r3
 8001c36:	4613      	mov	r3, r2
 8001c38:	005b      	lsls	r3, r3, #1
 8001c3a:	4413      	add	r3, r2
 8001c3c:	461a      	mov	r2, r3
 8001c3e:	697b      	ldr	r3, [r7, #20]
 8001c40:	4413      	add	r3, r2
 8001c42:	60fb      	str	r3, [r7, #12]
                if (p_next[0] == 0xFF && p_next[1] == 0x00 && p_next[2] == 0xFF) {
 8001c44:	68fb      	ldr	r3, [r7, #12]
 8001c46:	781b      	ldrb	r3, [r3, #0]
 8001c48:	2bff      	cmp	r3, #255	@ 0xff
 8001c4a:	d109      	bne.n	8001c60 <ILI9488_DrawCachedSprite_Transparent+0xec>
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	3301      	adds	r3, #1
 8001c50:	781b      	ldrb	r3, [r3, #0]
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d104      	bne.n	8001c60 <ILI9488_DrawCachedSprite_Transparent+0xec>
 8001c56:	68fb      	ldr	r3, [r7, #12]
 8001c58:	3302      	adds	r3, #2
 8001c5a:	781b      	ldrb	r3, [r3, #0]
 8001c5c:	2bff      	cmp	r3, #255	@ 0xff
 8001c5e:	d009      	beq.n	8001c74 <ILI9488_DrawCachedSprite_Transparent+0x100>
                    break; // Fim do bloco opaco
                }
                run_len++;
 8001c60:	8bfb      	ldrh	r3, [r7, #30]
 8001c62:	3301      	adds	r3, #1
 8001c64:	83fb      	strh	r3, [r7, #30]
            while ((j + run_len) < draw_w) {
 8001c66:	8c3a      	ldrh	r2, [r7, #32]
 8001c68:	8bfb      	ldrh	r3, [r7, #30]
 8001c6a:	441a      	add	r2, r3
 8001c6c:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001c6e:	429a      	cmp	r2, r3
 8001c70:	dbde      	blt.n	8001c30 <ILI9488_DrawCachedSprite_Transparent+0xbc>
 8001c72:	e000      	b.n	8001c76 <ILI9488_DrawCachedSprite_Transparent+0x102>
                    break; // Fim do bloco opaco
 8001c74:	bf00      	nop
            }

            // DESENHA O BLOCO
            ILI9488_SetAddressWindow(x_start + j, y_start + i, x_start + j + run_len - 1, y_start + i);
 8001c76:	88fa      	ldrh	r2, [r7, #6]
 8001c78:	8c3b      	ldrh	r3, [r7, #32]
 8001c7a:	4413      	add	r3, r2
 8001c7c:	b298      	uxth	r0, r3
 8001c7e:	88ba      	ldrh	r2, [r7, #4]
 8001c80:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001c82:	4413      	add	r3, r2
 8001c84:	b299      	uxth	r1, r3
 8001c86:	88fa      	ldrh	r2, [r7, #6]
 8001c88:	8c3b      	ldrh	r3, [r7, #32]
 8001c8a:	4413      	add	r3, r2
 8001c8c:	b29a      	uxth	r2, r3
 8001c8e:	8bfb      	ldrh	r3, [r7, #30]
 8001c90:	4413      	add	r3, r2
 8001c92:	b29b      	uxth	r3, r3
 8001c94:	3b01      	subs	r3, #1
 8001c96:	b29c      	uxth	r4, r3
 8001c98:	88ba      	ldrh	r2, [r7, #4]
 8001c9a:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001c9c:	4413      	add	r3, r2
 8001c9e:	b29b      	uxth	r3, r3
 8001ca0:	4622      	mov	r2, r4
 8001ca2:	f7ff f88d 	bl	8000dc0 <ILI9488_SetAddressWindow>
            
            // Envia via DMA (usando sua função encapsulada com semáforo)
            // Precisamos fazer um cast para (uint8_t*) pois pData é const
            ILI9488_WriteDataDMA((uint8_t*)p_pixel, run_len * 3);
 8001ca6:	8bfa      	ldrh	r2, [r7, #30]
 8001ca8:	4613      	mov	r3, r2
 8001caa:	005b      	lsls	r3, r3, #1
 8001cac:	4413      	add	r3, r2
 8001cae:	4619      	mov	r1, r3
 8001cb0:	6938      	ldr	r0, [r7, #16]
 8001cb2:	f7ff f843 	bl	8000d3c <ILI9488_WriteDataDMA>
            
            // Avança o índice
            j += (run_len - 1); 
 8001cb6:	8bfa      	ldrh	r2, [r7, #30]
 8001cb8:	8c3b      	ldrh	r3, [r7, #32]
 8001cba:	4413      	add	r3, r2
 8001cbc:	b29b      	uxth	r3, r3
 8001cbe:	3b01      	subs	r3, #1
 8001cc0:	843b      	strh	r3, [r7, #32]
 8001cc2:	e000      	b.n	8001cc6 <ILI9488_DrawCachedSprite_Transparent+0x152>
                continue; // Pula pixel transparente
 8001cc4:	bf00      	nop
        for (uint16_t j = 0; j < draw_w; j++) {
 8001cc6:	8c3b      	ldrh	r3, [r7, #32]
 8001cc8:	3301      	adds	r3, #1
 8001cca:	843b      	strh	r3, [r7, #32]
 8001ccc:	8c3a      	ldrh	r2, [r7, #32]
 8001cce:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8001cd0:	429a      	cmp	r2, r3
 8001cd2:	d394      	bcc.n	8001bfe <ILI9488_DrawCachedSprite_Transparent+0x8a>
    for (uint16_t i = 0; i < draw_h; i++) {
 8001cd4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8001cd6:	3301      	adds	r3, #1
 8001cd8:	847b      	strh	r3, [r7, #34]	@ 0x22
 8001cda:	8c7a      	ldrh	r2, [r7, #34]	@ 0x22
 8001cdc:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8001cde:	429a      	cmp	r2, r3
 8001ce0:	d383      	bcc.n	8001bea <ILI9488_DrawCachedSprite_Transparent+0x76>
        }
    }

    ILI9488_Unselect();
 8001ce2:	f7fe ffd5 	bl	8000c90 <ILI9488_Unselect>
    return 1;
 8001ce6:	2301      	movs	r3, #1
 8001ce8:	4618      	mov	r0, r3
 8001cea:	372c      	adds	r7, #44	@ 0x2c
 8001cec:	46bd      	mov	sp, r7
 8001cee:	bd90      	pop	{r4, r7, pc}

08001cf0 <TCA9548A_SelectChannel>:
#include "TCA9548A.h"

HAL_StatusTypeDef TCA9548A_SelectChannel(I2C_HandleTypeDef *hi2c, uint8_t channel)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b086      	sub	sp, #24
 8001cf4:	af02      	add	r7, sp, #8
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	460b      	mov	r3, r1
 8001cfa:	70fb      	strb	r3, [r7, #3]
    if (channel > 7) return HAL_ERROR; // O multiplexador tem 8 canais (0-7)
 8001cfc:	78fb      	ldrb	r3, [r7, #3]
 8001cfe:	2b07      	cmp	r3, #7
 8001d00:	d901      	bls.n	8001d06 <TCA9548A_SelectChannel+0x16>
 8001d02:	2301      	movs	r3, #1
 8001d04:	e010      	b.n	8001d28 <TCA9548A_SelectChannel+0x38>

    uint8_t buffer = 1 << channel;
 8001d06:	78fb      	ldrb	r3, [r7, #3]
 8001d08:	2201      	movs	r2, #1
 8001d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	73fb      	strb	r3, [r7, #15]
    return HAL_I2C_Master_Transmit(hi2c, MUX_ADDR, &buffer, 1, HAL_MAX_DELAY);
 8001d12:	f107 020f 	add.w	r2, r7, #15
 8001d16:	f04f 33ff 	mov.w	r3, #4294967295
 8001d1a:	9300      	str	r3, [sp, #0]
 8001d1c:	2301      	movs	r3, #1
 8001d1e:	21e0      	movs	r1, #224	@ 0xe0
 8001d20:	6878      	ldr	r0, [r7, #4]
 8001d22:	f003 fc7b 	bl	800561c <HAL_I2C_Master_Transmit>
 8001d26:	4603      	mov	r3, r0
 8001d28:	4618      	mov	r0, r3
 8001d2a:	3710      	adds	r7, #16
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd80      	pop	{r7, pc}

08001d30 <TCS3472_Init>:

// Configurações de inicialização
#define TCS3472_ENABLE_PON       0x01 // Power ON
#define TCS3472_ENABLE_AEN       0x02 // RGBC ADC Enable

bool TCS3472_Init(I2C_HandleTypeDef *hi2c, uint8_t channel) {
 8001d30:	b580      	push	{r7, lr}
 8001d32:	b088      	sub	sp, #32
 8001d34:	af04      	add	r7, sp, #16
 8001d36:	6078      	str	r0, [r7, #4]
 8001d38:	460b      	mov	r3, r1
 8001d3a:	70fb      	strb	r3, [r7, #3]
    uint8_t reg_data;

    // Seleciona o canal do sensor no multiplexador
    if (TCA9548A_SelectChannel(hi2c, channel) != HAL_OK) {
 8001d3c:	78fb      	ldrb	r3, [r7, #3]
 8001d3e:	4619      	mov	r1, r3
 8001d40:	6878      	ldr	r0, [r7, #4]
 8001d42:	f7ff ffd5 	bl	8001cf0 <TCA9548A_SelectChannel>
 8001d46:	4603      	mov	r3, r0
 8001d48:	2b00      	cmp	r3, #0
 8001d4a:	d001      	beq.n	8001d50 <TCS3472_Init+0x20>
        return false; // Falha ao selecionar o canal
 8001d4c:	2300      	movs	r3, #0
 8001d4e:	e064      	b.n	8001e1a <TCS3472_Init+0xea>
    }
    HAL_Delay(1); // Pequeno delay para estabilização
 8001d50:	2001      	movs	r0, #1
 8001d52:	f002 fa85 	bl	8004260 <HAL_Delay>

    // 1. Verifica se o sensor está a responder lendo o seu ID
    if (HAL_I2C_Mem_Read(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ID), 1, &reg_data, 1, HAL_MAX_DELAY) != HAL_OK) {
 8001d56:	f04f 33ff 	mov.w	r3, #4294967295
 8001d5a:	9302      	str	r3, [sp, #8]
 8001d5c:	2301      	movs	r3, #1
 8001d5e:	9301      	str	r3, [sp, #4]
 8001d60:	f107 030f 	add.w	r3, r7, #15
 8001d64:	9300      	str	r3, [sp, #0]
 8001d66:	2301      	movs	r3, #1
 8001d68:	2292      	movs	r2, #146	@ 0x92
 8001d6a:	2152      	movs	r1, #82	@ 0x52
 8001d6c:	6878      	ldr	r0, [r7, #4]
 8001d6e:	f003 fe4d 	bl	8005a0c <HAL_I2C_Mem_Read>
 8001d72:	4603      	mov	r3, r0
 8001d74:	2b00      	cmp	r3, #0
 8001d76:	d001      	beq.n	8001d7c <TCS3472_Init+0x4c>
        return false; // Falha na comunicação I2C
 8001d78:	2300      	movs	r3, #0
 8001d7a:	e04e      	b.n	8001e1a <TCS3472_Init+0xea>
    }
    if (reg_data != 0x44 && reg_data != 0x4D) {
 8001d7c:	7bfb      	ldrb	r3, [r7, #15]
 8001d7e:	2b44      	cmp	r3, #68	@ 0x44
 8001d80:	d004      	beq.n	8001d8c <TCS3472_Init+0x5c>
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
 8001d84:	2b4d      	cmp	r3, #77	@ 0x4d
 8001d86:	d001      	beq.n	8001d8c <TCS3472_Init+0x5c>
        return false; // ID do sensor incorreto
 8001d88:	2300      	movs	r3, #0
 8001d8a:	e046      	b.n	8001e1a <TCS3472_Init+0xea>
    }

    // 2. Configura o tempo de integração do sensor
    reg_data = 0xEB; // 70ms
 8001d8c:	23eb      	movs	r3, #235	@ 0xeb
 8001d8e:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ATIME), 1, &reg_data, 1, HAL_MAX_DELAY);
 8001d90:	f04f 33ff 	mov.w	r3, #4294967295
 8001d94:	9302      	str	r3, [sp, #8]
 8001d96:	2301      	movs	r3, #1
 8001d98:	9301      	str	r3, [sp, #4]
 8001d9a:	f107 030f 	add.w	r3, r7, #15
 8001d9e:	9300      	str	r3, [sp, #0]
 8001da0:	2301      	movs	r3, #1
 8001da2:	2281      	movs	r2, #129	@ 0x81
 8001da4:	2152      	movs	r1, #82	@ 0x52
 8001da6:	6878      	ldr	r0, [r7, #4]
 8001da8:	f003 fd36 	bl	8005818 <HAL_I2C_Mem_Write>

    // 3. Configura o ganho do sensor
    reg_data = 0x00; // Ganho 1x
 8001dac:	2300      	movs	r3, #0
 8001dae:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_CONTROL), 1, &reg_data, 1, HAL_MAX_DELAY);
 8001db0:	f04f 33ff 	mov.w	r3, #4294967295
 8001db4:	9302      	str	r3, [sp, #8]
 8001db6:	2301      	movs	r3, #1
 8001db8:	9301      	str	r3, [sp, #4]
 8001dba:	f107 030f 	add.w	r3, r7, #15
 8001dbe:	9300      	str	r3, [sp, #0]
 8001dc0:	2301      	movs	r3, #1
 8001dc2:	228f      	movs	r2, #143	@ 0x8f
 8001dc4:	2152      	movs	r1, #82	@ 0x52
 8001dc6:	6878      	ldr	r0, [r7, #4]
 8001dc8:	f003 fd26 	bl	8005818 <HAL_I2C_Mem_Write>

    // 4. Ativa o oscilador interno e o conversor ADC de cor
    reg_data = TCS3472_ENABLE_PON;
 8001dcc:	2301      	movs	r3, #1
 8001dce:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ENABLE), 1, &reg_data, 1, HAL_MAX_DELAY);
 8001dd0:	f04f 33ff 	mov.w	r3, #4294967295
 8001dd4:	9302      	str	r3, [sp, #8]
 8001dd6:	2301      	movs	r3, #1
 8001dd8:	9301      	str	r3, [sp, #4]
 8001dda:	f107 030f 	add.w	r3, r7, #15
 8001dde:	9300      	str	r3, [sp, #0]
 8001de0:	2301      	movs	r3, #1
 8001de2:	2280      	movs	r2, #128	@ 0x80
 8001de4:	2152      	movs	r1, #82	@ 0x52
 8001de6:	6878      	ldr	r0, [r7, #4]
 8001de8:	f003 fd16 	bl	8005818 <HAL_I2C_Mem_Write>
    HAL_Delay(3); // Espera o oscilador estabilizar
 8001dec:	2003      	movs	r0, #3
 8001dee:	f002 fa37 	bl	8004260 <HAL_Delay>
    reg_data |= TCS3472_ENABLE_AEN;
 8001df2:	7bfb      	ldrb	r3, [r7, #15]
 8001df4:	f043 0302 	orr.w	r3, r3, #2
 8001df8:	b2db      	uxtb	r3, r3
 8001dfa:	73fb      	strb	r3, [r7, #15]
    HAL_I2C_Mem_Write(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_ENABLE), 1, &reg_data, 1, HAL_MAX_DELAY);
 8001dfc:	f04f 33ff 	mov.w	r3, #4294967295
 8001e00:	9302      	str	r3, [sp, #8]
 8001e02:	2301      	movs	r3, #1
 8001e04:	9301      	str	r3, [sp, #4]
 8001e06:	f107 030f 	add.w	r3, r7, #15
 8001e0a:	9300      	str	r3, [sp, #0]
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	2280      	movs	r2, #128	@ 0x80
 8001e10:	2152      	movs	r1, #82	@ 0x52
 8001e12:	6878      	ldr	r0, [r7, #4]
 8001e14:	f003 fd00 	bl	8005818 <HAL_I2C_Mem_Write>

    return true; // Sucesso
 8001e18:	2301      	movs	r3, #1
}
 8001e1a:	4618      	mov	r0, r3
 8001e1c:	3710      	adds	r7, #16
 8001e1e:	46bd      	mov	sp, r7
 8001e20:	bd80      	pop	{r7, pc}

08001e22 <TCS3472_ReadData>:


void TCS3472_ReadData(I2C_HandleTypeDef *hi2c, uint8_t channel, TCS3472_Data* color_data) {
 8001e22:	b580      	push	{r7, lr}
 8001e24:	b08a      	sub	sp, #40	@ 0x28
 8001e26:	af04      	add	r7, sp, #16
 8001e28:	60f8      	str	r0, [r7, #12]
 8001e2a:	460b      	mov	r3, r1
 8001e2c:	607a      	str	r2, [r7, #4]
 8001e2e:	72fb      	strb	r3, [r7, #11]
    uint8_t buffer[8];

    // Tenta selecionar o canal do sensor no multiplexador
    if (TCA9548A_SelectChannel(hi2c, channel) != HAL_OK) {
 8001e30:	7afb      	ldrb	r3, [r7, #11]
 8001e32:	4619      	mov	r1, r3
 8001e34:	68f8      	ldr	r0, [r7, #12]
 8001e36:	f7ff ff5b 	bl	8001cf0 <TCA9548A_SelectChannel>
 8001e3a:	4603      	mov	r3, r0
 8001e3c:	2b00      	cmp	r3, #0
 8001e3e:	d010      	beq.n	8001e62 <TCS3472_ReadData+0x40>
        // Se falhar, define um padrão de erro e retorna
        color_data->clear = 1111;
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	f240 4257 	movw	r2, #1111	@ 0x457
 8001e46:	80da      	strh	r2, [r3, #6]
        color_data->red   = 1111;
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	f240 4257 	movw	r2, #1111	@ 0x457
 8001e4e:	801a      	strh	r2, [r3, #0]
        color_data->green = 1111;
 8001e50:	687b      	ldr	r3, [r7, #4]
 8001e52:	f240 4257 	movw	r2, #1111	@ 0x457
 8001e56:	805a      	strh	r2, [r3, #2]
        color_data->blue  = 1111;
 8001e58:	687b      	ldr	r3, [r7, #4]
 8001e5a:	f240 4257 	movw	r2, #1111	@ 0x457
 8001e5e:	809a      	strh	r2, [r3, #4]
        return;
 8001e60:	e050      	b.n	8001f04 <TCS3472_ReadData+0xe2>
    }
    HAL_Delay(1);
 8001e62:	2001      	movs	r0, #1
 8001e64:	f002 f9fc 	bl	8004260 <HAL_Delay>

    // Lê os 8 bytes de dados de cor (Clear, Red, Green, Blue - 2 bytes cada)
    // VERIFICA O RETORNO DA FUNÇÃO DE LEITURA
    if (HAL_I2C_Mem_Read(hi2c, TCS3472_ADDRESS, (TCS3472_COMMAND_BIT | TCS3472_REG_CDATAL), 1, buffer, 8, HAL_MAX_DELAY) != HAL_OK)
 8001e68:	f04f 33ff 	mov.w	r3, #4294967295
 8001e6c:	9302      	str	r3, [sp, #8]
 8001e6e:	2308      	movs	r3, #8
 8001e70:	9301      	str	r3, [sp, #4]
 8001e72:	f107 0310 	add.w	r3, r7, #16
 8001e76:	9300      	str	r3, [sp, #0]
 8001e78:	2301      	movs	r3, #1
 8001e7a:	2294      	movs	r2, #148	@ 0x94
 8001e7c:	2152      	movs	r1, #82	@ 0x52
 8001e7e:	68f8      	ldr	r0, [r7, #12]
 8001e80:	f003 fdc4 	bl	8005a0c <HAL_I2C_Mem_Read>
 8001e84:	4603      	mov	r3, r0
 8001e86:	2b00      	cmp	r3, #0
 8001e88:	d010      	beq.n	8001eac <TCS3472_ReadData+0x8a>
    {
        // Se a leitura I2C falhar, define um padrão de erro diferente
        color_data->clear = 2222;
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001e90:	80da      	strh	r2, [r3, #6]
        color_data->red   = 2222;
 8001e92:	687b      	ldr	r3, [r7, #4]
 8001e94:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001e98:	801a      	strh	r2, [r3, #0]
        color_data->green = 2222;
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001ea0:	805a      	strh	r2, [r3, #2]
        color_data->blue  = 2222;
 8001ea2:	687b      	ldr	r3, [r7, #4]
 8001ea4:	f640 02ae 	movw	r2, #2222	@ 0x8ae
 8001ea8:	809a      	strh	r2, [r3, #4]
        return;
 8001eaa:	e02b      	b.n	8001f04 <TCS3472_ReadData+0xe2>
    }   

    // Se a leitura for bem-sucedida, processa os dados
    color_data->clear = (buffer[1] << 8) | buffer[0];
 8001eac:	7c7b      	ldrb	r3, [r7, #17]
 8001eae:	b21b      	sxth	r3, r3
 8001eb0:	021b      	lsls	r3, r3, #8
 8001eb2:	b21a      	sxth	r2, r3
 8001eb4:	7c3b      	ldrb	r3, [r7, #16]
 8001eb6:	b21b      	sxth	r3, r3
 8001eb8:	4313      	orrs	r3, r2
 8001eba:	b21b      	sxth	r3, r3
 8001ebc:	b29a      	uxth	r2, r3
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	80da      	strh	r2, [r3, #6]
    color_data->red   = (buffer[3] << 8) | buffer[2];
 8001ec2:	7cfb      	ldrb	r3, [r7, #19]
 8001ec4:	b21b      	sxth	r3, r3
 8001ec6:	021b      	lsls	r3, r3, #8
 8001ec8:	b21a      	sxth	r2, r3
 8001eca:	7cbb      	ldrb	r3, [r7, #18]
 8001ecc:	b21b      	sxth	r3, r3
 8001ece:	4313      	orrs	r3, r2
 8001ed0:	b21b      	sxth	r3, r3
 8001ed2:	b29a      	uxth	r2, r3
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	801a      	strh	r2, [r3, #0]
    color_data->green = (buffer[5] << 8) | buffer[4];
 8001ed8:	7d7b      	ldrb	r3, [r7, #21]
 8001eda:	b21b      	sxth	r3, r3
 8001edc:	021b      	lsls	r3, r3, #8
 8001ede:	b21a      	sxth	r2, r3
 8001ee0:	7d3b      	ldrb	r3, [r7, #20]
 8001ee2:	b21b      	sxth	r3, r3
 8001ee4:	4313      	orrs	r3, r2
 8001ee6:	b21b      	sxth	r3, r3
 8001ee8:	b29a      	uxth	r2, r3
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	805a      	strh	r2, [r3, #2]
    color_data->blue  = (buffer[7] << 8) | buffer[6];
 8001eee:	7dfb      	ldrb	r3, [r7, #23]
 8001ef0:	b21b      	sxth	r3, r3
 8001ef2:	021b      	lsls	r3, r3, #8
 8001ef4:	b21a      	sxth	r2, r3
 8001ef6:	7dbb      	ldrb	r3, [r7, #22]
 8001ef8:	b21b      	sxth	r3, r3
 8001efa:	4313      	orrs	r3, r2
 8001efc:	b21b      	sxth	r3, r3
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	687b      	ldr	r3, [r7, #4]
 8001f02:	809a      	strh	r2, [r3, #4]
}
 8001f04:	3718      	adds	r7, #24
 8001f06:	46bd      	mov	sp, r7
 8001f08:	bd80      	pop	{r7, pc}
	...

08001f0c <TCS3472_DetectColor>:

EColor TCS3472_DetectColor(TCS3472_Data data) {
 8001f0c:	b5b0      	push	{r4, r5, r7, lr}
 8001f0e:	b084      	sub	sp, #16
 8001f10:	af00      	add	r7, sp, #0
 8001f12:	463b      	mov	r3, r7
 8001f14:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t red = data.red;
 8001f18:	883b      	ldrh	r3, [r7, #0]
 8001f1a:	81fb      	strh	r3, [r7, #14]
    uint16_t green = data.green;
 8001f1c:	887b      	ldrh	r3, [r7, #2]
 8001f1e:	81bb      	strh	r3, [r7, #12]
    uint16_t blue = data.blue;
 8001f20:	88bb      	ldrh	r3, [r7, #4]
 8001f22:	817b      	strh	r3, [r7, #10]
    uint16_t clear = data.clear;
 8001f24:	88fb      	ldrh	r3, [r7, #6]
 8001f26:	813b      	strh	r3, [r7, #8]

    // REGRA 1: Detetar ausência de cor (Preto ou Vazio)
    // Se a intensidade da luz (clear) for muito baixa, não há cor.
    // Baseado nos seus dados, um limiar de 150 parece seguro.
    if (clear < 150) {
 8001f28:	893b      	ldrh	r3, [r7, #8]
 8001f2a:	2b95      	cmp	r3, #149	@ 0x95
 8001f2c:	d801      	bhi.n	8001f32 <TCS3472_DetectColor+0x26>
        return eBlack;
 8001f2e:	2305      	movs	r3, #5
 8001f30:	e05a      	b.n	8001fe8 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 2: Detetar Amarelo
    // Baseado nos seus dados (R=518, G=443, B=152), R e G são altos e B é baixo.
    // Verificamos se R e G são pelo menos 2 vezes maiores que B.
    if (red > blue * 2 && green > blue * 2) {
 8001f32:	89fa      	ldrh	r2, [r7, #14]
 8001f34:	897b      	ldrh	r3, [r7, #10]
 8001f36:	005b      	lsls	r3, r3, #1
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	dd06      	ble.n	8001f4a <TCS3472_DetectColor+0x3e>
 8001f3c:	89ba      	ldrh	r2, [r7, #12]
 8001f3e:	897b      	ldrh	r3, [r7, #10]
 8001f40:	005b      	lsls	r3, r3, #1
 8001f42:	429a      	cmp	r2, r3
 8001f44:	dd01      	ble.n	8001f4a <TCS3472_DetectColor+0x3e>
        return eYellow;
 8001f46:	2303      	movs	r3, #3
 8001f48:	e04e      	b.n	8001fe8 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 3: Detetar Vermelho
    // Baseado nos seus dados (R=277, G=97, B=74), R é muito maior que G e B.
    // Verificamos se R é pelo menos 2 vezes maior que G e B.
    if (red > green * 2 && red > blue * 2) {
 8001f4a:	89fa      	ldrh	r2, [r7, #14]
 8001f4c:	89bb      	ldrh	r3, [r7, #12]
 8001f4e:	005b      	lsls	r3, r3, #1
 8001f50:	429a      	cmp	r2, r3
 8001f52:	dd06      	ble.n	8001f62 <TCS3472_DetectColor+0x56>
 8001f54:	89fa      	ldrh	r2, [r7, #14]
 8001f56:	897b      	ldrh	r3, [r7, #10]
 8001f58:	005b      	lsls	r3, r3, #1
 8001f5a:	429a      	cmp	r2, r3
 8001f5c:	dd01      	ble.n	8001f62 <TCS3472_DetectColor+0x56>
        return eRed;
 8001f5e:	2300      	movs	r3, #0
 8001f60:	e042      	b.n	8001fe8 <TCS3472_DetectColor+0xdc>
    }
    
    // REGRA 4: Detetar Verde
    // Baseado nos seus dados (G=148, R=69, B=68), G é muito maior que R e B.
    // Verificamos se G é pelo menos 1.5 vezes maior que R e B.
    if (green > red * 1.5 && green > blue * 1.5) {
 8001f62:	89bb      	ldrh	r3, [r7, #12]
 8001f64:	4618      	mov	r0, r3
 8001f66:	f7fe fbff 	bl	8000768 <__aeabi_i2d>
 8001f6a:	4604      	mov	r4, r0
 8001f6c:	460d      	mov	r5, r1
 8001f6e:	89fb      	ldrh	r3, [r7, #14]
 8001f70:	4618      	mov	r0, r3
 8001f72:	f7fe fbf9 	bl	8000768 <__aeabi_i2d>
 8001f76:	f04f 0200 	mov.w	r2, #0
 8001f7a:	4b1d      	ldr	r3, [pc, #116]	@ (8001ff0 <TCS3472_DetectColor+0xe4>)
 8001f7c:	f7fe f978 	bl	8000270 <__aeabi_dmul>
 8001f80:	4602      	mov	r2, r0
 8001f82:	460b      	mov	r3, r1
 8001f84:	4620      	mov	r0, r4
 8001f86:	4629      	mov	r1, r5
 8001f88:	f7fe fcd6 	bl	8000938 <__aeabi_dcmpgt>
 8001f8c:	4603      	mov	r3, r0
 8001f8e:	2b00      	cmp	r3, #0
 8001f90:	d019      	beq.n	8001fc6 <TCS3472_DetectColor+0xba>
 8001f92:	89bb      	ldrh	r3, [r7, #12]
 8001f94:	4618      	mov	r0, r3
 8001f96:	f7fe fbe7 	bl	8000768 <__aeabi_i2d>
 8001f9a:	4604      	mov	r4, r0
 8001f9c:	460d      	mov	r5, r1
 8001f9e:	897b      	ldrh	r3, [r7, #10]
 8001fa0:	4618      	mov	r0, r3
 8001fa2:	f7fe fbe1 	bl	8000768 <__aeabi_i2d>
 8001fa6:	f04f 0200 	mov.w	r2, #0
 8001faa:	4b11      	ldr	r3, [pc, #68]	@ (8001ff0 <TCS3472_DetectColor+0xe4>)
 8001fac:	f7fe f960 	bl	8000270 <__aeabi_dmul>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	460b      	mov	r3, r1
 8001fb4:	4620      	mov	r0, r4
 8001fb6:	4629      	mov	r1, r5
 8001fb8:	f7fe fcbe 	bl	8000938 <__aeabi_dcmpgt>
 8001fbc:	4603      	mov	r3, r0
 8001fbe:	2b00      	cmp	r3, #0
 8001fc0:	d001      	beq.n	8001fc6 <TCS3472_DetectColor+0xba>
        return eGreen;
 8001fc2:	2302      	movs	r3, #2
 8001fc4:	e010      	b.n	8001fe8 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 5: Detetar Azul (no seu caso, um Ciano/Azul-Esverdeado)
    // Baseado nos seus dados (G=153, B=136, R=67), G e B são altos e R é baixo.
    // Verificamos se G e B são maiores que R.
    if (green > red && blue > red) {
 8001fc6:	89ba      	ldrh	r2, [r7, #12]
 8001fc8:	89fb      	ldrh	r3, [r7, #14]
 8001fca:	429a      	cmp	r2, r3
 8001fcc:	d905      	bls.n	8001fda <TCS3472_DetectColor+0xce>
 8001fce:	897a      	ldrh	r2, [r7, #10]
 8001fd0:	89fb      	ldrh	r3, [r7, #14]
 8001fd2:	429a      	cmp	r2, r3
 8001fd4:	d901      	bls.n	8001fda <TCS3472_DetectColor+0xce>
        return eBlue;
 8001fd6:	2301      	movs	r3, #1
 8001fd8:	e006      	b.n	8001fe8 <TCS3472_DetectColor+0xdc>
    }

    // REGRA 6: Detetar Branco
    // Baseado nos seus dados, todos os valores são muito altos.
    // Usamos um limiar alto no clear para identificar o branco.
    if (clear > 2000) {
 8001fda:	893b      	ldrh	r3, [r7, #8]
 8001fdc:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001fe0:	d901      	bls.n	8001fe6 <TCS3472_DetectColor+0xda>
        return eWhite;
 8001fe2:	2304      	movs	r3, #4
 8001fe4:	e000      	b.n	8001fe8 <TCS3472_DetectColor+0xdc>
    }       

    // Se nenhuma cor dominar claramente, pode ser branco
    return eBlack;
 8001fe6:	2305      	movs	r3, #5
}
 8001fe8:	4618      	mov	r0, r3
 8001fea:	3710      	adds	r7, #16
 8001fec:	46bd      	mov	sp, r7
 8001fee:	bdb0      	pop	{r4, r5, r7, pc}
 8001ff0:	3ff80000 	.word	0x3ff80000

08001ff4 <vApplicationGetIdleTaskMemory>:
/* USER CODE BEGIN GET_IDLE_TASK_MEMORY */
static StaticTask_t xIdleTaskTCBBuffer;
static StackType_t xIdleStack[configMINIMAL_STACK_SIZE];

void vApplicationGetIdleTaskMemory( StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize )
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	60f8      	str	r0, [r7, #12]
 8001ffc:	60b9      	str	r1, [r7, #8]
 8001ffe:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer = &xIdleTaskTCBBuffer;
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	4a07      	ldr	r2, [pc, #28]	@ (8002020 <vApplicationGetIdleTaskMemory+0x2c>)
 8002004:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &xIdleStack[0];
 8002006:	68bb      	ldr	r3, [r7, #8]
 8002008:	4a06      	ldr	r2, [pc, #24]	@ (8002024 <vApplicationGetIdleTaskMemory+0x30>)
 800200a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2280      	movs	r2, #128	@ 0x80
 8002010:	601a      	str	r2, [r3, #0]
  /* place for user code */
}
 8002012:	bf00      	nop
 8002014:	3714      	adds	r7, #20
 8002016:	46bd      	mov	sp, r7
 8002018:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201c:	4770      	bx	lr
 800201e:	bf00      	nop
 8002020:	200000f4 	.word	0x200000f4
 8002024:	20000148 	.word	0x20000148

08002028 <vInitBattle>:
 * @brief Executa a lógica de batalha turno a turno, atualizando a vida dos jogadores.
 * @param pUserPlayer: Ponteiro para o jogador do usuário.
 * @param pCpuPlayer: Ponteiro para o jogador da CPU.
 */
void vInitBattle(EWizard* pUserPlayer, EWizard* pCpuPlayer)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b086      	sub	sp, #24
 800202c:	af00      	add	r7, sp, #0
 800202e:	60f8      	str	r0, [r7, #12]
 8002030:	60b9      	str	r1, [r7, #8]
  for (uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8002032:	2300      	movs	r3, #0
 8002034:	75fb      	strb	r3, [r7, #23]
 8002036:	e092      	b.n	800215e <vInitBattle+0x136>
  {
    // Pega os ataques deste turno
    EColor userAttack = pUserPlayer->eAttackSequential[u8Idx];
 8002038:	7dfb      	ldrb	r3, [r7, #23]
 800203a:	68fa      	ldr	r2, [r7, #12]
 800203c:	4413      	add	r3, r2
 800203e:	789b      	ldrb	r3, [r3, #2]
 8002040:	753b      	strb	r3, [r7, #20]
    EColor cpuAttack = pCpuPlayer->eAttackSequential[u8Idx];
 8002042:	7dfb      	ldrb	r3, [r7, #23]
 8002044:	68ba      	ldr	r2, [r7, #8]
 8002046:	4413      	add	r3, r2
 8002048:	789b      	ldrb	r3, [r3, #2]
 800204a:	74fb      	strb	r3, [r7, #19]

    // Calcula o resultado do ataque do Jogador -> CPU
    EAttackOutcome userOutcome = eGetAttackOutcome(userAttack, cpuAttack);
 800204c:	7cfa      	ldrb	r2, [r7, #19]
 800204e:	7d3b      	ldrb	r3, [r7, #20]
 8002050:	4611      	mov	r1, r2
 8002052:	4618      	mov	r0, r3
 8002054:	f000 f88c 	bl	8002170 <eGetAttackOutcome>
 8002058:	4603      	mov	r3, r0
 800205a:	74bb      	strb	r3, [r7, #18]
    uint8_t userDamage = BASE_ATTACK_DAMAGE;
 800205c:	230a      	movs	r3, #10
 800205e:	75bb      	strb	r3, [r7, #22]

    if (userOutcome == eOutcome_SuperEffective)
 8002060:	7cbb      	ldrb	r3, [r7, #18]
 8002062:	2b01      	cmp	r3, #1
 8002064:	d10f      	bne.n	8002086 <vInitBattle+0x5e>
    {
      userDamage *= SUPER_EFFECTIVE_MODIFIER;
 8002066:	7dbb      	ldrb	r3, [r7, #22]
 8002068:	ee07 3a90 	vmov	s15, r3
 800206c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002070:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 8002074:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002078:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800207c:	edc7 7a01 	vstr	s15, [r7, #4]
 8002080:	793b      	ldrb	r3, [r7, #4]
 8002082:	75bb      	strb	r3, [r7, #22]
 8002084:	e011      	b.n	80020aa <vInitBattle+0x82>
    }
    else if (userOutcome == eOutcome_NotEffective)
 8002086:	7cbb      	ldrb	r3, [r7, #18]
 8002088:	2b02      	cmp	r3, #2
 800208a:	d10e      	bne.n	80020aa <vInitBattle+0x82>
    {
      userDamage *= NOT_EFFECTIVE_MODIFIER;
 800208c:	7dbb      	ldrb	r3, [r7, #22]
 800208e:	ee07 3a90 	vmov	s15, r3
 8002092:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002096:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800209a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800209e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020a2:	edc7 7a01 	vstr	s15, [r7, #4]
 80020a6:	793b      	ldrb	r3, [r7, #4]
 80020a8:	75bb      	strb	r3, [r7, #22]
    }

    // Calcula o resultado do ataque da CPU -> Jogador
    EAttackOutcome cpuOutcome = eGetAttackOutcome(cpuAttack, userAttack);
 80020aa:	7d3a      	ldrb	r2, [r7, #20]
 80020ac:	7cfb      	ldrb	r3, [r7, #19]
 80020ae:	4611      	mov	r1, r2
 80020b0:	4618      	mov	r0, r3
 80020b2:	f000 f85d 	bl	8002170 <eGetAttackOutcome>
 80020b6:	4603      	mov	r3, r0
 80020b8:	747b      	strb	r3, [r7, #17]
    uint8_t cpuDamage = BASE_ATTACK_DAMAGE;
 80020ba:	230a      	movs	r3, #10
 80020bc:	757b      	strb	r3, [r7, #21]

    if (cpuOutcome == eOutcome_SuperEffective)
 80020be:	7c7b      	ldrb	r3, [r7, #17]
 80020c0:	2b01      	cmp	r3, #1
 80020c2:	d10f      	bne.n	80020e4 <vInitBattle+0xbc>
    {
      cpuDamage *= SUPER_EFFECTIVE_MODIFIER;
 80020c4:	7d7b      	ldrb	r3, [r7, #21]
 80020c6:	ee07 3a90 	vmov	s15, r3
 80020ca:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020ce:	eeb7 7a08 	vmov.f32	s14, #120	@ 0x3fc00000  1.5
 80020d2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020d6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80020da:	edc7 7a01 	vstr	s15, [r7, #4]
 80020de:	793b      	ldrb	r3, [r7, #4]
 80020e0:	757b      	strb	r3, [r7, #21]
 80020e2:	e011      	b.n	8002108 <vInitBattle+0xe0>
    }
    else if (cpuOutcome == eOutcome_NotEffective)
 80020e4:	7c7b      	ldrb	r3, [r7, #17]
 80020e6:	2b02      	cmp	r3, #2
 80020e8:	d10e      	bne.n	8002108 <vInitBattle+0xe0>
    {
      cpuDamage *= NOT_EFFECTIVE_MODIFIER;
 80020ea:	7d7b      	ldrb	r3, [r7, #21]
 80020ec:	ee07 3a90 	vmov	s15, r3
 80020f0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80020f4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80020f8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80020fc:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002100:	edc7 7a01 	vstr	s15, [r7, #4]
 8002104:	793b      	ldrb	r3, [r7, #4]
 8002106:	757b      	strb	r3, [r7, #21]
    }

    // Aplica o dano, garantindo que a vida não fique negativa
    if (pCpuPlayer->u8HeartPoints >= userDamage)
 8002108:	68bb      	ldr	r3, [r7, #8]
 800210a:	781b      	ldrb	r3, [r3, #0]
 800210c:	7dba      	ldrb	r2, [r7, #22]
 800210e:	429a      	cmp	r2, r3
 8002110:	d807      	bhi.n	8002122 <vInitBattle+0xfa>
    {
      pCpuPlayer->u8HeartPoints -= userDamage;
 8002112:	68bb      	ldr	r3, [r7, #8]
 8002114:	781a      	ldrb	r2, [r3, #0]
 8002116:	7dbb      	ldrb	r3, [r7, #22]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	b2da      	uxtb	r2, r3
 800211c:	68bb      	ldr	r3, [r7, #8]
 800211e:	701a      	strb	r2, [r3, #0]
 8002120:	e002      	b.n	8002128 <vInitBattle+0x100>
    }
    else
    {
      pCpuPlayer->u8HeartPoints = 0;
 8002122:	68bb      	ldr	r3, [r7, #8]
 8002124:	2200      	movs	r2, #0
 8002126:	701a      	strb	r2, [r3, #0]
    }

    if (pUserPlayer->u8HeartPoints >= cpuDamage)
 8002128:	68fb      	ldr	r3, [r7, #12]
 800212a:	781b      	ldrb	r3, [r3, #0]
 800212c:	7d7a      	ldrb	r2, [r7, #21]
 800212e:	429a      	cmp	r2, r3
 8002130:	d807      	bhi.n	8002142 <vInitBattle+0x11a>
    {
      pUserPlayer->u8HeartPoints -= cpuDamage;
 8002132:	68fb      	ldr	r3, [r7, #12]
 8002134:	781a      	ldrb	r2, [r3, #0]
 8002136:	7d7b      	ldrb	r3, [r7, #21]
 8002138:	1ad3      	subs	r3, r2, r3
 800213a:	b2da      	uxtb	r2, r3
 800213c:	68fb      	ldr	r3, [r7, #12]
 800213e:	701a      	strb	r2, [r3, #0]
 8002140:	e002      	b.n	8002148 <vInitBattle+0x120>
    }
    else
    {
      pUserPlayer->u8HeartPoints = 0;
 8002142:	68fb      	ldr	r3, [r7, #12]
 8002144:	2200      	movs	r2, #0
 8002146:	701a      	strb	r2, [r3, #0]
    }
    
    // Se a vida de alguém chegar a 0, a batalha pode parar mais cedo
    if(pUserPlayer->u8HeartPoints == 0 || pCpuPlayer->u8HeartPoints == 0)
 8002148:	68fb      	ldr	r3, [r7, #12]
 800214a:	781b      	ldrb	r3, [r3, #0]
 800214c:	2b00      	cmp	r3, #0
 800214e:	d00a      	beq.n	8002166 <vInitBattle+0x13e>
 8002150:	68bb      	ldr	r3, [r7, #8]
 8002152:	781b      	ldrb	r3, [r3, #0]
 8002154:	2b00      	cmp	r3, #0
 8002156:	d006      	beq.n	8002166 <vInitBattle+0x13e>
  for (uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8002158:	7dfb      	ldrb	r3, [r7, #23]
 800215a:	3301      	adds	r3, #1
 800215c:	75fb      	strb	r3, [r7, #23]
 800215e:	7dfb      	ldrb	r3, [r7, #23]
 8002160:	2b03      	cmp	r3, #3
 8002162:	f67f af69 	bls.w	8002038 <vInitBattle+0x10>
    {
        break; // Encerra o loop for
    }
  }
}
 8002166:	bf00      	nop
 8002168:	3718      	adds	r7, #24
 800216a:	46bd      	mov	sp, r7
 800216c:	bd80      	pop	{r7, pc}
	...

08002170 <eGetAttackOutcome>:
 * @param eAttackerAttack: O elemento do atacante.
 * @param eDefenderAttack: O elemento do defensor no mesmo turno.
 * @retval EAttackOutcome: O resultado da interação.
 */
EAttackOutcome eGetAttackOutcome(EColor eAttackerAttack, EColor eDefenderAttack)
{
 8002170:	b480      	push	{r7}
 8002172:	b083      	sub	sp, #12
 8002174:	af00      	add	r7, sp, #0
 8002176:	4603      	mov	r3, r0
 8002178:	460a      	mov	r2, r1
 800217a:	71fb      	strb	r3, [r7, #7]
 800217c:	4613      	mov	r3, r2
 800217e:	71bb      	strb	r3, [r7, #6]
  switch (eAttackerAttack)
 8002180:	79fb      	ldrb	r3, [r7, #7]
 8002182:	2b05      	cmp	r3, #5
 8002184:	d859      	bhi.n	800223a <eGetAttackOutcome+0xca>
 8002186:	a201      	add	r2, pc, #4	@ (adr r2, 800218c <eGetAttackOutcome+0x1c>)
 8002188:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800218c:	080021a5 	.word	0x080021a5
 8002190:	080021c3 	.word	0x080021c3
 8002194:	080021ff 	.word	0x080021ff
 8002198:	080021e1 	.word	0x080021e1
 800219c:	08002213 	.word	0x08002213
 80021a0:	08002227 	.word	0x08002227
  {
    case eRed: // FOGO
      if (eDefenderAttack == eYellow) return eOutcome_SuperEffective; // Fogo > Terra
 80021a4:	79bb      	ldrb	r3, [r7, #6]
 80021a6:	2b03      	cmp	r3, #3
 80021a8:	d101      	bne.n	80021ae <eGetAttackOutcome+0x3e>
 80021aa:	2301      	movs	r3, #1
 80021ac:	e053      	b.n	8002256 <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eBlack) return eOutcome_SuperEffective;  //  Fogo > Sombra
 80021ae:	79bb      	ldrb	r3, [r7, #6]
 80021b0:	2b05      	cmp	r3, #5
 80021b2:	d101      	bne.n	80021b8 <eGetAttackOutcome+0x48>
 80021b4:	2301      	movs	r3, #1
 80021b6:	e04e      	b.n	8002256 <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eBlue) return eOutcome_NotEffective;     // Fogo < Agua
 80021b8:	79bb      	ldrb	r3, [r7, #6]
 80021ba:	2b01      	cmp	r3, #1
 80021bc:	d13f      	bne.n	800223e <eGetAttackOutcome+0xce>
 80021be:	2302      	movs	r3, #2
 80021c0:	e049      	b.n	8002256 <eGetAttackOutcome+0xe6>
      break;

    case eBlue: // ÁGUA
      if (eDefenderAttack == eRed) return eOutcome_SuperEffective;    // Agua > Fogo
 80021c2:	79bb      	ldrb	r3, [r7, #6]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d101      	bne.n	80021cc <eGetAttackOutcome+0x5c>
 80021c8:	2301      	movs	r3, #1
 80021ca:	e044      	b.n	8002256 <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eGreen) return eOutcome_SuperEffective;  // Agua > Ar
 80021cc:	79bb      	ldrb	r3, [r7, #6]
 80021ce:	2b02      	cmp	r3, #2
 80021d0:	d101      	bne.n	80021d6 <eGetAttackOutcome+0x66>
 80021d2:	2301      	movs	r3, #1
 80021d4:	e03f      	b.n	8002256 <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eYellow) return eOutcome_NotEffective;   // Agua < Terra
 80021d6:	79bb      	ldrb	r3, [r7, #6]
 80021d8:	2b03      	cmp	r3, #3
 80021da:	d132      	bne.n	8002242 <eGetAttackOutcome+0xd2>
 80021dc:	2302      	movs	r3, #2
 80021de:	e03a      	b.n	8002256 <eGetAttackOutcome+0xe6>
      break;

    case eYellow: // TERRA
      if (eDefenderAttack == eBlue) return eOutcome_SuperEffective;   // Terra > Agua
 80021e0:	79bb      	ldrb	r3, [r7, #6]
 80021e2:	2b01      	cmp	r3, #1
 80021e4:	d101      	bne.n	80021ea <eGetAttackOutcome+0x7a>
 80021e6:	2301      	movs	r3, #1
 80021e8:	e035      	b.n	8002256 <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eWhite) return eOutcome_SuperEffective;  // Terra > Luz
 80021ea:	79bb      	ldrb	r3, [r7, #6]
 80021ec:	2b04      	cmp	r3, #4
 80021ee:	d101      	bne.n	80021f4 <eGetAttackOutcome+0x84>
 80021f0:	2301      	movs	r3, #1
 80021f2:	e030      	b.n	8002256 <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;      // Terra < Fogo
 80021f4:	79bb      	ldrb	r3, [r7, #6]
 80021f6:	2b00      	cmp	r3, #0
 80021f8:	d125      	bne.n	8002246 <eGetAttackOutcome+0xd6>
 80021fa:	2302      	movs	r3, #2
 80021fc:	e02b      	b.n	8002256 <eGetAttackOutcome+0xe6>
      break;

    case eGreen: // AR
      if (eDefenderAttack == eYellow) return eOutcome_SuperEffective; // Ar > Terra
 80021fe:	79bb      	ldrb	r3, [r7, #6]
 8002200:	2b03      	cmp	r3, #3
 8002202:	d101      	bne.n	8002208 <eGetAttackOutcome+0x98>
 8002204:	2301      	movs	r3, #1
 8002206:	e026      	b.n	8002256 <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;      // Ar < Fogo
 8002208:	79bb      	ldrb	r3, [r7, #6]
 800220a:	2b00      	cmp	r3, #0
 800220c:	d11d      	bne.n	800224a <eGetAttackOutcome+0xda>
 800220e:	2302      	movs	r3, #2
 8002210:	e021      	b.n	8002256 <eGetAttackOutcome+0xe6>
      break;
    
    case eWhite: // LUZ
      if (eDefenderAttack == eBlack) return eOutcome_SuperEffective; // Luz > Sombra
 8002212:	79bb      	ldrb	r3, [r7, #6]
 8002214:	2b05      	cmp	r3, #5
 8002216:	d101      	bne.n	800221c <eGetAttackOutcome+0xac>
 8002218:	2301      	movs	r3, #1
 800221a:	e01c      	b.n	8002256 <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eYellow) return eOutcome_NotEffective;  // Luz < Terra
 800221c:	79bb      	ldrb	r3, [r7, #6]
 800221e:	2b03      	cmp	r3, #3
 8002220:	d115      	bne.n	800224e <eGetAttackOutcome+0xde>
 8002222:	2302      	movs	r3, #2
 8002224:	e017      	b.n	8002256 <eGetAttackOutcome+0xe6>
      break;

    case eBlack: // SOMBRA
      if (eDefenderAttack == eWhite) return eOutcome_SuperEffective; // Sombra > Luz
 8002226:	79bb      	ldrb	r3, [r7, #6]
 8002228:	2b04      	cmp	r3, #4
 800222a:	d101      	bne.n	8002230 <eGetAttackOutcome+0xc0>
 800222c:	2301      	movs	r3, #1
 800222e:	e012      	b.n	8002256 <eGetAttackOutcome+0xe6>
      if (eDefenderAttack == eRed) return eOutcome_NotEffective;     // Sombra < Fogo
 8002230:	79bb      	ldrb	r3, [r7, #6]
 8002232:	2b00      	cmp	r3, #0
 8002234:	d10d      	bne.n	8002252 <eGetAttackOutcome+0xe2>
 8002236:	2302      	movs	r3, #2
 8002238:	e00d      	b.n	8002256 <eGetAttackOutcome+0xe6>
      break;

    default:
      return eOutcome_Neutral;
 800223a:	2300      	movs	r3, #0
 800223c:	e00b      	b.n	8002256 <eGetAttackOutcome+0xe6>
      break;
 800223e:	bf00      	nop
 8002240:	e008      	b.n	8002254 <eGetAttackOutcome+0xe4>
      break;
 8002242:	bf00      	nop
 8002244:	e006      	b.n	8002254 <eGetAttackOutcome+0xe4>
      break;
 8002246:	bf00      	nop
 8002248:	e004      	b.n	8002254 <eGetAttackOutcome+0xe4>
      break;
 800224a:	bf00      	nop
 800224c:	e002      	b.n	8002254 <eGetAttackOutcome+0xe4>
      break;
 800224e:	bf00      	nop
 8002250:	e000      	b.n	8002254 <eGetAttackOutcome+0xe4>
      break;
 8002252:	bf00      	nop
  }
  return eOutcome_Neutral; // Retorno padrão se nenhuma regra se aplicar
 8002254:	2300      	movs	r3, #0
 8002256:	4618      	mov	r0, r3
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002260:	4770      	bx	lr
 8002262:	bf00      	nop

08002264 <ClearScreen>:

// =========================================================
// II. FUNÇÕES AUXILIARES
// =========================================================

void ClearScreen() {
 8002264:	b580      	push	{r7, lr}
 8002266:	b082      	sub	sp, #8
 8002268:	af02      	add	r7, sp, #8
    ILI9488_DrawImage_BIN(0, 0, 480, 320, "0:/bg.bin"); 
 800226a:	4b06      	ldr	r3, [pc, #24]	@ (8002284 <ClearScreen+0x20>)
 800226c:	9300      	str	r3, [sp, #0]
 800226e:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 8002272:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8002276:	2100      	movs	r1, #0
 8002278:	2000      	movs	r0, #0
 800227a:	f7ff f846 	bl	800130a <ILI9488_DrawImage_BIN>
}
 800227e:	bf00      	nop
 8002280:	46bd      	mov	sp, r7
 8002282:	bd80      	pop	{r7, pc}
 8002284:	08013978 	.word	0x08013978

08002288 <DrawCachedPlayerIcon>:

void DrawCachedPlayerIcon(uint16_t x, uint16_t y, EColor element) {
 8002288:	b580      	push	{r7, lr}
 800228a:	b084      	sub	sp, #16
 800228c:	af02      	add	r7, sp, #8
 800228e:	4603      	mov	r3, r0
 8002290:	80fb      	strh	r3, [r7, #6]
 8002292:	460b      	mov	r3, r1
 8002294:	80bb      	strh	r3, [r7, #4]
 8002296:	4613      	mov	r3, r2
 8002298:	70fb      	strb	r3, [r7, #3]
    ILI9488_DrawCachedSprite_Transparent(
        x, y, PLAYER_ICON_W, PLAYER_ICON_H, PlayerIconCache[element]);
 800229a:	78fb      	ldrb	r3, [r7, #3]
 800229c:	f643 126c 	movw	r2, #14700	@ 0x396c
 80022a0:	fb02 f303 	mul.w	r3, r2, r3
 80022a4:	4a06      	ldr	r2, [pc, #24]	@ (80022c0 <DrawCachedPlayerIcon+0x38>)
 80022a6:	4413      	add	r3, r2
    ILI9488_DrawCachedSprite_Transparent(
 80022a8:	88b9      	ldrh	r1, [r7, #4]
 80022aa:	88f8      	ldrh	r0, [r7, #6]
 80022ac:	9300      	str	r3, [sp, #0]
 80022ae:	2346      	movs	r3, #70	@ 0x46
 80022b0:	2246      	movs	r2, #70	@ 0x46
 80022b2:	f7ff fc5f 	bl	8001b74 <ILI9488_DrawCachedSprite_Transparent>
}
 80022b6:	bf00      	nop
 80022b8:	3708      	adds	r7, #8
 80022ba:	46bd      	mov	sp, r7
 80022bc:	bd80      	pop	{r7, pc}
 80022be:	bf00      	nop
 80022c0:	20000348 	.word	0x20000348

080022c4 <DrawDifficultyMenu>:

// =========================================================
// III. MENU DIFICULDADE
// =========================================================

void DrawDifficultyMenu(int currentSelection) {
 80022c4:	b590      	push	{r4, r7, lr}
 80022c6:	b095      	sub	sp, #84	@ 0x54
 80022c8:	af04      	add	r7, sp, #16
 80022ca:	6078      	str	r0, [r7, #4]
    char buffer[30];
    ILI9488_DrawImage_BIN(0, 0, 480, 320, "0:/bgd.bin"); 
 80022cc:	4b3f      	ldr	r3, [pc, #252]	@ (80023cc <DrawDifficultyMenu+0x108>)
 80022ce:	9300      	str	r3, [sp, #0]
 80022d0:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80022d4:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80022d8:	2100      	movs	r1, #0
 80022da:	2000      	movs	r0, #0
 80022dc:	f7ff f815 	bl	800130a <ILI9488_DrawImage_BIN>
    
    for (int i = 0; i < 3; i++) {
 80022e0:	2300      	movs	r3, #0
 80022e2:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80022e4:	e06a      	b.n	80023bc <DrawDifficultyMenu+0xf8>
        const DifficultyOptionData_t* option = &DIFFICULTY_DATA[i];
 80022e6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80022e8:	4613      	mov	r3, r2
 80022ea:	009b      	lsls	r3, r3, #2
 80022ec:	4413      	add	r3, r2
 80022ee:	009b      	lsls	r3, r3, #2
 80022f0:	4a37      	ldr	r2, [pc, #220]	@ (80023d0 <DrawDifficultyMenu+0x10c>)
 80022f2:	4413      	add	r3, r2
 80022f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
        
        uint16_t w_draw, h_draw, x_draw, y_draw;
        const char* path_draw;

        if (i == currentSelection) {
 80022f6:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	429a      	cmp	r2, r3
 80022fc:	d127      	bne.n	800234e <DrawDifficultyMenu+0x8a>
            path_draw = option->sel_path;
 80022fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002300:	685b      	ldr	r3, [r3, #4]
 8002302:	633b      	str	r3, [r7, #48]	@ 0x30
            w_draw = option->w_sel;
 8002304:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002306:	8a1b      	ldrh	r3, [r3, #16]
 8002308:	877b      	strh	r3, [r7, #58]	@ 0x3a
            h_draw = option->h_sel;
 800230a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800230c:	8a5b      	ldrh	r3, [r3, #18]
 800230e:	873b      	strh	r3, [r7, #56]	@ 0x38
            // Centraliza
            x_draw = option->x_norm - ((option->w_sel - option->w_norm) / 2);
 8002310:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002312:	891a      	ldrh	r2, [r3, #8]
 8002314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002316:	8a1b      	ldrh	r3, [r3, #16]
 8002318:	4619      	mov	r1, r3
 800231a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800231c:	899b      	ldrh	r3, [r3, #12]
 800231e:	1acb      	subs	r3, r1, r3
 8002320:	0fd9      	lsrs	r1, r3, #31
 8002322:	440b      	add	r3, r1
 8002324:	105b      	asrs	r3, r3, #1
 8002326:	425b      	negs	r3, r3
 8002328:	b29b      	uxth	r3, r3
 800232a:	4413      	add	r3, r2
 800232c:	86fb      	strh	r3, [r7, #54]	@ 0x36
            y_draw = option->y_norm - ((option->h_sel - option->h_norm) / 2);
 800232e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002330:	895a      	ldrh	r2, [r3, #10]
 8002332:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002334:	8a5b      	ldrh	r3, [r3, #18]
 8002336:	4619      	mov	r1, r3
 8002338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800233a:	89db      	ldrh	r3, [r3, #14]
 800233c:	1acb      	subs	r3, r1, r3
 800233e:	0fd9      	lsrs	r1, r3, #31
 8002340:	440b      	add	r3, r1
 8002342:	105b      	asrs	r3, r3, #1
 8002344:	425b      	negs	r3, r3
 8002346:	b29b      	uxth	r3, r3
 8002348:	4413      	add	r3, r2
 800234a:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800234c:	e00e      	b.n	800236c <DrawDifficultyMenu+0xa8>
        } else {
            path_draw = option->norm_path;
 800234e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	633b      	str	r3, [r7, #48]	@ 0x30
            w_draw = option->w_norm;
 8002354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002356:	899b      	ldrh	r3, [r3, #12]
 8002358:	877b      	strh	r3, [r7, #58]	@ 0x3a
            h_draw = option->h_norm;
 800235a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800235c:	89db      	ldrh	r3, [r3, #14]
 800235e:	873b      	strh	r3, [r7, #56]	@ 0x38
            x_draw = option->x_norm;
 8002360:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002362:	891b      	ldrh	r3, [r3, #8]
 8002364:	86fb      	strh	r3, [r7, #54]	@ 0x36
            y_draw = option->y_norm;
 8002366:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002368:	895b      	ldrh	r3, [r3, #10]
 800236a:	86bb      	strh	r3, [r7, #52]	@ 0x34
        }

        if (!ILI9488_DrawImage_Transparent(x_draw, y_draw, w_draw, h_draw, path_draw)) {
 800236c:	8f3c      	ldrh	r4, [r7, #56]	@ 0x38
 800236e:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8002370:	8eb9      	ldrh	r1, [r7, #52]	@ 0x34
 8002372:	8ef8      	ldrh	r0, [r7, #54]	@ 0x36
 8002374:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002376:	9300      	str	r3, [sp, #0]
 8002378:	4623      	mov	r3, r4
 800237a:	f7ff f8f6 	bl	800156a <ILI9488_DrawImage_Transparent>
 800237e:	4603      	mov	r3, r0
 8002380:	2b00      	cmp	r3, #0
 8002382:	d118      	bne.n	80023b6 <DrawDifficultyMenu+0xf2>
             sprintf(buffer, "Erro: %s", path_draw);
 8002384:	f107 030c 	add.w	r3, r7, #12
 8002388:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800238a:	4912      	ldr	r1, [pc, #72]	@ (80023d4 <DrawDifficultyMenu+0x110>)
 800238c:	4618      	mov	r0, r3
 800238e:	f010 f921 	bl	80125d4 <siprintf>
             ILI9488_WriteString(option->x_norm, option->y_norm, buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002392:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002394:	8918      	ldrh	r0, [r3, #8]
 8002396:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002398:	8959      	ldrh	r1, [r3, #10]
 800239a:	4b0f      	ldr	r3, [pc, #60]	@ (80023d8 <DrawDifficultyMenu+0x114>)
 800239c:	f107 040c 	add.w	r4, r7, #12
 80023a0:	2200      	movs	r2, #0
 80023a2:	9202      	str	r2, [sp, #8]
 80023a4:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80023a8:	9201      	str	r2, [sp, #4]
 80023aa:	685a      	ldr	r2, [r3, #4]
 80023ac:	9200      	str	r2, [sp, #0]
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	4622      	mov	r2, r4
 80023b2:	f7fe ff4b 	bl	800124c <ILI9488_WriteString>
    for (int i = 0; i < 3; i++) {
 80023b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80023b8:	3301      	adds	r3, #1
 80023ba:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80023bc:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80023be:	2b02      	cmp	r3, #2
 80023c0:	dd91      	ble.n	80022e6 <DrawDifficultyMenu+0x22>
        }
    }
}
 80023c2:	bf00      	nop
 80023c4:	bf00      	nop
 80023c6:	3744      	adds	r7, #68	@ 0x44
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd90      	pop	{r4, r7, pc}
 80023cc:	08013984 	.word	0x08013984
 80023d0:	08014438 	.word	0x08014438
 80023d4:	08013990 	.word	0x08013990
 80023d8:	20000000 	.word	0x20000000

080023dc <DrawSingleDifficultyOption>:

void DrawSingleDifficultyOption(int index, int isSelected) {
 80023dc:	b590      	push	{r4, r7, lr}
 80023de:	b089      	sub	sp, #36	@ 0x24
 80023e0:	af02      	add	r7, sp, #8
 80023e2:	6078      	str	r0, [r7, #4]
 80023e4:	6039      	str	r1, [r7, #0]
    const DifficultyOptionData_t* option = &DIFFICULTY_DATA[index];
 80023e6:	687a      	ldr	r2, [r7, #4]
 80023e8:	4613      	mov	r3, r2
 80023ea:	009b      	lsls	r3, r3, #2
 80023ec:	4413      	add	r3, r2
 80023ee:	009b      	lsls	r3, r3, #2
 80023f0:	4a35      	ldr	r2, [pc, #212]	@ (80024c8 <DrawSingleDifficultyOption+0xec>)
 80023f2:	4413      	add	r3, r2
 80023f4:	617b      	str	r3, [r7, #20]

    if (isSelected) {
 80023f6:	683b      	ldr	r3, [r7, #0]
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d02a      	beq.n	8002452 <DrawSingleDifficultyOption+0x76>
        uint16_t x = option->x_norm - ((option->w_sel - option->w_norm) / 2);
 80023fc:	697b      	ldr	r3, [r7, #20]
 80023fe:	891a      	ldrh	r2, [r3, #8]
 8002400:	697b      	ldr	r3, [r7, #20]
 8002402:	8a1b      	ldrh	r3, [r3, #16]
 8002404:	4619      	mov	r1, r3
 8002406:	697b      	ldr	r3, [r7, #20]
 8002408:	899b      	ldrh	r3, [r3, #12]
 800240a:	1acb      	subs	r3, r1, r3
 800240c:	0fd9      	lsrs	r1, r3, #31
 800240e:	440b      	add	r3, r1
 8002410:	105b      	asrs	r3, r3, #1
 8002412:	425b      	negs	r3, r3
 8002414:	b29b      	uxth	r3, r3
 8002416:	4413      	add	r3, r2
 8002418:	81fb      	strh	r3, [r7, #14]
        uint16_t y = option->y_norm - ((option->h_sel - option->h_norm) / 2);
 800241a:	697b      	ldr	r3, [r7, #20]
 800241c:	895a      	ldrh	r2, [r3, #10]
 800241e:	697b      	ldr	r3, [r7, #20]
 8002420:	8a5b      	ldrh	r3, [r3, #18]
 8002422:	4619      	mov	r1, r3
 8002424:	697b      	ldr	r3, [r7, #20]
 8002426:	89db      	ldrh	r3, [r3, #14]
 8002428:	1acb      	subs	r3, r1, r3
 800242a:	0fd9      	lsrs	r1, r3, #31
 800242c:	440b      	add	r3, r1
 800242e:	105b      	asrs	r3, r3, #1
 8002430:	425b      	negs	r3, r3
 8002432:	b29b      	uxth	r3, r3
 8002434:	4413      	add	r3, r2
 8002436:	81bb      	strh	r3, [r7, #12]
        ILI9488_DrawImage_Transparent(x, y, option->w_sel, option->h_sel, option->sel_path);
 8002438:	697b      	ldr	r3, [r7, #20]
 800243a:	8a1a      	ldrh	r2, [r3, #16]
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	8a5c      	ldrh	r4, [r3, #18]
 8002440:	697b      	ldr	r3, [r7, #20]
 8002442:	685b      	ldr	r3, [r3, #4]
 8002444:	89b9      	ldrh	r1, [r7, #12]
 8002446:	89f8      	ldrh	r0, [r7, #14]
 8002448:	9300      	str	r3, [sp, #0]
 800244a:	4623      	mov	r3, r4
 800244c:	f7ff f88d 	bl	800156a <ILI9488_DrawImage_Transparent>
        ILI9488_RestoreRect(x_sel, y_sel, option->w_sel, option->h_sel, "0:/bgd.bin");
        
        // Desenha pequeno
        ILI9488_DrawImage_Transparent(option->x_norm, option->y_norm, option->w_norm, option->h_norm, option->norm_path);
    }
}
 8002450:	e035      	b.n	80024be <DrawSingleDifficultyOption+0xe2>
        uint16_t x_sel = option->x_norm - ((option->w_sel - option->w_norm) / 2);
 8002452:	697b      	ldr	r3, [r7, #20]
 8002454:	891a      	ldrh	r2, [r3, #8]
 8002456:	697b      	ldr	r3, [r7, #20]
 8002458:	8a1b      	ldrh	r3, [r3, #16]
 800245a:	4619      	mov	r1, r3
 800245c:	697b      	ldr	r3, [r7, #20]
 800245e:	899b      	ldrh	r3, [r3, #12]
 8002460:	1acb      	subs	r3, r1, r3
 8002462:	0fd9      	lsrs	r1, r3, #31
 8002464:	440b      	add	r3, r1
 8002466:	105b      	asrs	r3, r3, #1
 8002468:	425b      	negs	r3, r3
 800246a:	b29b      	uxth	r3, r3
 800246c:	4413      	add	r3, r2
 800246e:	827b      	strh	r3, [r7, #18]
        uint16_t y_sel = option->y_norm - ((option->h_sel - option->h_norm) / 2);
 8002470:	697b      	ldr	r3, [r7, #20]
 8002472:	895a      	ldrh	r2, [r3, #10]
 8002474:	697b      	ldr	r3, [r7, #20]
 8002476:	8a5b      	ldrh	r3, [r3, #18]
 8002478:	4619      	mov	r1, r3
 800247a:	697b      	ldr	r3, [r7, #20]
 800247c:	89db      	ldrh	r3, [r3, #14]
 800247e:	1acb      	subs	r3, r1, r3
 8002480:	0fd9      	lsrs	r1, r3, #31
 8002482:	440b      	add	r3, r1
 8002484:	105b      	asrs	r3, r3, #1
 8002486:	425b      	negs	r3, r3
 8002488:	b29b      	uxth	r3, r3
 800248a:	4413      	add	r3, r2
 800248c:	823b      	strh	r3, [r7, #16]
        ILI9488_RestoreRect(x_sel, y_sel, option->w_sel, option->h_sel, "0:/bgd.bin");
 800248e:	697b      	ldr	r3, [r7, #20]
 8002490:	8a1a      	ldrh	r2, [r3, #16]
 8002492:	697b      	ldr	r3, [r7, #20]
 8002494:	8a5b      	ldrh	r3, [r3, #18]
 8002496:	8a39      	ldrh	r1, [r7, #16]
 8002498:	8a78      	ldrh	r0, [r7, #18]
 800249a:	4c0c      	ldr	r4, [pc, #48]	@ (80024cc <DrawSingleDifficultyOption+0xf0>)
 800249c:	9400      	str	r4, [sp, #0]
 800249e:	f7ff f9fb 	bl	8001898 <ILI9488_RestoreRect>
        ILI9488_DrawImage_Transparent(option->x_norm, option->y_norm, option->w_norm, option->h_norm, option->norm_path);
 80024a2:	697b      	ldr	r3, [r7, #20]
 80024a4:	8918      	ldrh	r0, [r3, #8]
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	8959      	ldrh	r1, [r3, #10]
 80024aa:	697b      	ldr	r3, [r7, #20]
 80024ac:	899a      	ldrh	r2, [r3, #12]
 80024ae:	697b      	ldr	r3, [r7, #20]
 80024b0:	89dc      	ldrh	r4, [r3, #14]
 80024b2:	697b      	ldr	r3, [r7, #20]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	9300      	str	r3, [sp, #0]
 80024b8:	4623      	mov	r3, r4
 80024ba:	f7ff f856 	bl	800156a <ILI9488_DrawImage_Transparent>
}
 80024be:	bf00      	nop
 80024c0:	371c      	adds	r7, #28
 80024c2:	46bd      	mov	sp, r7
 80024c4:	bd90      	pop	{r4, r7, pc}
 80024c6:	bf00      	nop
 80024c8:	08014438 	.word	0x08014438
 80024cc:	08013984 	.word	0x08013984

080024d0 <DrawPersonaCarousel>:

// =========================================================
// IV. MENU CARROSSEL (PERSONAGEM)
// =========================================================

void DrawPersonaCarousel(int selectedIndex) {
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b086      	sub	sp, #24
 80024d4:	af02      	add	r7, sp, #8
 80024d6:	6078      	str	r0, [r7, #4]
    int idx_left  = (selectedIndex - 1);
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	3b01      	subs	r3, #1
 80024dc:	60fb      	str	r3, [r7, #12]
    if (idx_left < 0) idx_left = 5; // Ajuste para 6 elementos (0 a 5)
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	da01      	bge.n	80024e8 <DrawPersonaCarousel+0x18>
 80024e4:	2305      	movs	r3, #5
 80024e6:	60fb      	str	r3, [r7, #12]

    int idx_right = (selectedIndex + 1);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	3301      	adds	r3, #1
 80024ec:	60bb      	str	r3, [r7, #8]
    if (idx_right >= 6) idx_right = 0;
 80024ee:	68bb      	ldr	r3, [r7, #8]
 80024f0:	2b05      	cmp	r3, #5
 80024f2:	dd01      	ble.n	80024f8 <DrawPersonaCarousel+0x28>
 80024f4:	2300      	movs	r3, #0
 80024f6:	60bb      	str	r3, [r7, #8]

    // Limpa áreas (Restaurando bg.bin)
    ILI9488_RestoreRect(X_LEFT, Y_POS_SMALL, WIZ_MENU_SM_W, WIZ_MENU_SM_H, "0:/bg.bin");
 80024f8:	4b22      	ldr	r3, [pc, #136]	@ (8002584 <DrawPersonaCarousel+0xb4>)
 80024fa:	9300      	str	r3, [sp, #0]
 80024fc:	23a7      	movs	r3, #167	@ 0xa7
 80024fe:	227b      	movs	r2, #123	@ 0x7b
 8002500:	2150      	movs	r1, #80	@ 0x50
 8002502:	2005      	movs	r0, #5
 8002504:	f7ff f9c8 	bl	8001898 <ILI9488_RestoreRect>
    ILI9488_RestoreRect(X_RIGHT, Y_POS_SMALL, WIZ_MENU_SM_W, WIZ_MENU_SM_H, "0:/bg.bin");
 8002508:	4b1e      	ldr	r3, [pc, #120]	@ (8002584 <DrawPersonaCarousel+0xb4>)
 800250a:	9300      	str	r3, [sp, #0]
 800250c:	23a7      	movs	r3, #167	@ 0xa7
 800250e:	227b      	movs	r2, #123	@ 0x7b
 8002510:	2150      	movs	r1, #80	@ 0x50
 8002512:	f44f 70b0 	mov.w	r0, #352	@ 0x160
 8002516:	f7ff f9bf 	bl	8001898 <ILI9488_RestoreRect>
    ILI9488_RestoreRect(X_CENTER, Y_POS_BIG, WIZ_PLAYER_W, WIZ_PLAYER_H, "0:/bg.bin");
 800251a:	4b1a      	ldr	r3, [pc, #104]	@ (8002584 <DrawPersonaCarousel+0xb4>)
 800251c:	9300      	str	r3, [sp, #0]
 800251e:	23e6      	movs	r3, #230	@ 0xe6
 8002520:	22aa      	movs	r2, #170	@ 0xaa
 8002522:	2132      	movs	r1, #50	@ 0x32
 8002524:	209b      	movs	r0, #155	@ 0x9b
 8002526:	f7ff f9b7 	bl	8001898 <ILI9488_RestoreRect>

    // Desenha Laterais (Pequenos -> path_menu_sm)
    // Agora com X_LEFT e X_RIGHT positivos, eles vão aparecer!
    ILI9488_DrawImage_Transparent(X_LEFT, Y_POS_SMALL, WIZ_MENU_SM_W, WIZ_MENU_SM_H, PERSONA_DATA[idx_left].path_menu_sm);
 800252a:	4a17      	ldr	r2, [pc, #92]	@ (8002588 <DrawPersonaCarousel+0xb8>)
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	011b      	lsls	r3, r3, #4
 8002530:	4413      	add	r3, r2
 8002532:	3304      	adds	r3, #4
 8002534:	681b      	ldr	r3, [r3, #0]
 8002536:	9300      	str	r3, [sp, #0]
 8002538:	23a7      	movs	r3, #167	@ 0xa7
 800253a:	227b      	movs	r2, #123	@ 0x7b
 800253c:	2150      	movs	r1, #80	@ 0x50
 800253e:	2005      	movs	r0, #5
 8002540:	f7ff f813 	bl	800156a <ILI9488_DrawImage_Transparent>
    ILI9488_DrawImage_Transparent(X_RIGHT, Y_POS_SMALL, WIZ_MENU_SM_W, WIZ_MENU_SM_H, PERSONA_DATA[idx_right].path_menu_sm);
 8002544:	4a10      	ldr	r2, [pc, #64]	@ (8002588 <DrawPersonaCarousel+0xb8>)
 8002546:	68bb      	ldr	r3, [r7, #8]
 8002548:	011b      	lsls	r3, r3, #4
 800254a:	4413      	add	r3, r2
 800254c:	3304      	adds	r3, #4
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	9300      	str	r3, [sp, #0]
 8002552:	23a7      	movs	r3, #167	@ 0xa7
 8002554:	227b      	movs	r2, #123	@ 0x7b
 8002556:	2150      	movs	r1, #80	@ 0x50
 8002558:	f44f 70b0 	mov.w	r0, #352	@ 0x160
 800255c:	f7ff f805 	bl	800156a <ILI9488_DrawImage_Transparent>

    // Desenha Centro (Grande -> path_menu_bg)
    ILI9488_DrawImage_Transparent(X_CENTER, Y_POS_BIG, WIZ_PLAYER_W, WIZ_PLAYER_H, PERSONA_DATA[selectedIndex].path_menu_bg);
 8002560:	4a09      	ldr	r2, [pc, #36]	@ (8002588 <DrawPersonaCarousel+0xb8>)
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	011b      	lsls	r3, r3, #4
 8002566:	4413      	add	r3, r2
 8002568:	3308      	adds	r3, #8
 800256a:	681b      	ldr	r3, [r3, #0]
 800256c:	9300      	str	r3, [sp, #0]
 800256e:	23e6      	movs	r3, #230	@ 0xe6
 8002570:	22aa      	movs	r2, #170	@ 0xaa
 8002572:	2132      	movs	r1, #50	@ 0x32
 8002574:	209b      	movs	r0, #155	@ 0x9b
 8002576:	f7fe fff8 	bl	800156a <ILI9488_DrawImage_Transparent>
}
 800257a:	bf00      	nop
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
 8002582:	bf00      	nop
 8002584:	08013978 	.word	0x08013978
 8002588:	080143d8 	.word	0x080143d8

0800258c <LoadAllIconsToCache>:

// =========================================================
// V. TELA DE BATALHA
// =========================================================

uint8_t LoadAllIconsToCache(void) {
 800258c:	b580      	push	{r7, lr}
 800258e:	f5ad 7d0e 	sub.w	sp, sp, #568	@ 0x238
 8002592:	af00      	add	r7, sp, #0
    FIL file;
    UINT br;
    
    // Carrega Ícones Player (70x70) para RAM
    for (int i = 0; i < NUM_ELEMENTS; i++) {
 8002594:	2300      	movs	r3, #0
 8002596:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 800259a:	e037      	b.n	800260c <LoadAllIconsToCache+0x80>
        if (f_open(&file, ICON_PATHS_BIG[i], FA_READ) != FR_OK) continue; 
 800259c:	4a20      	ldr	r2, [pc, #128]	@ (8002620 <LoadAllIconsToCache+0x94>)
 800259e:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 80025a2:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 80025a6:	1d3b      	adds	r3, r7, #4
 80025a8:	2201      	movs	r2, #1
 80025aa:	4618      	mov	r0, r3
 80025ac:	f00c f856 	bl	800e65c <f_open>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	d124      	bne.n	8002600 <LoadAllIconsToCache+0x74>
        
        if (f_read(&file, PlayerIconCache[i], ICON_SIZE_P_BYTES, &br) != FR_OK || br != ICON_SIZE_P_BYTES) {
 80025b6:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 80025ba:	f643 126c 	movw	r2, #14700	@ 0x396c
 80025be:	fb02 f303 	mul.w	r3, r2, r3
 80025c2:	4a18      	ldr	r2, [pc, #96]	@ (8002624 <LoadAllIconsToCache+0x98>)
 80025c4:	1899      	adds	r1, r3, r2
 80025c6:	463b      	mov	r3, r7
 80025c8:	1d38      	adds	r0, r7, #4
 80025ca:	f643 126c 	movw	r2, #14700	@ 0x396c
 80025ce:	f00c fa06 	bl	800e9de <f_read>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d108      	bne.n	80025ea <LoadAllIconsToCache+0x5e>
 80025d8:	f507 730e 	add.w	r3, r7, #568	@ 0x238
 80025dc:	f5a3 730e 	sub.w	r3, r3, #568	@ 0x238
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	f643 126c 	movw	r2, #14700	@ 0x396c
 80025e6:	4293      	cmp	r3, r2
 80025e8:	d005      	beq.n	80025f6 <LoadAllIconsToCache+0x6a>
            f_close(&file);
 80025ea:	1d3b      	adds	r3, r7, #4
 80025ec:	4618      	mov	r0, r3
 80025ee:	f00c fbed 	bl	800edcc <f_close>
            return 0; 
 80025f2:	2300      	movs	r3, #0
 80025f4:	e00f      	b.n	8002616 <LoadAllIconsToCache+0x8a>
        }
        f_close(&file);
 80025f6:	1d3b      	adds	r3, r7, #4
 80025f8:	4618      	mov	r0, r3
 80025fa:	f00c fbe7 	bl	800edcc <f_close>
 80025fe:	e000      	b.n	8002602 <LoadAllIconsToCache+0x76>
        if (f_open(&file, ICON_PATHS_BIG[i], FA_READ) != FR_OK) continue; 
 8002600:	bf00      	nop
    for (int i = 0; i < NUM_ELEMENTS; i++) {
 8002602:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 8002606:	3301      	adds	r3, #1
 8002608:	f8c7 3234 	str.w	r3, [r7, #564]	@ 0x234
 800260c:	f8d7 3234 	ldr.w	r3, [r7, #564]	@ 0x234
 8002610:	2b05      	cmp	r3, #5
 8002612:	ddc3      	ble.n	800259c <LoadAllIconsToCache+0x10>
    }
    return 1; 
 8002614:	2301      	movs	r3, #1
}
 8002616:	4618      	mov	r0, r3
 8002618:	f507 770e 	add.w	r7, r7, #568	@ 0x238
 800261c:	46bd      	mov	sp, r7
 800261e:	bd80      	pop	{r7, pc}
 8002620:	20000008 	.word	0x20000008
 8002624:	20000348 	.word	0x20000348

08002628 <DrawBattleLayout>:

void DrawBattleLayout(EDificult difficulty, const EWizard* user, const EWizard* cpu) {
 8002628:	b580      	push	{r7, lr}
 800262a:	b08c      	sub	sp, #48	@ 0x30
 800262c:	af02      	add	r7, sp, #8
 800262e:	4603      	mov	r3, r0
 8002630:	60b9      	str	r1, [r7, #8]
 8002632:	607a      	str	r2, [r7, #4]
 8002634:	73fb      	strb	r3, [r7, #15]
    
    // 1. Background da Batalha
    ILI9488_DrawImage_BIN(0, 0, 480, 320, "0:/bgc.bin"); 
 8002636:	4b40      	ldr	r3, [pc, #256]	@ (8002738 <DrawBattleLayout+0x110>)
 8002638:	9300      	str	r3, [sp, #0]
 800263a:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 800263e:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 8002642:	2100      	movs	r1, #0
 8002644:	2000      	movs	r0, #0
 8002646:	f7fe fe60 	bl	800130a <ILI9488_DrawImage_BIN>

    // 2. Mago Player (Grande 170x230)
    if (user->ePersonaElemental < NUM_ELEMENTS) {
 800264a:	68bb      	ldr	r3, [r7, #8]
 800264c:	785b      	ldrb	r3, [r3, #1]
 800264e:	2b05      	cmp	r3, #5
 8002650:	d80f      	bhi.n	8002672 <DrawBattleLayout+0x4a>
        const char* pPath = PERSONA_DATA[user->ePersonaElemental].path_menu_bg;
 8002652:	68bb      	ldr	r3, [r7, #8]
 8002654:	785b      	ldrb	r3, [r3, #1]
 8002656:	4a39      	ldr	r2, [pc, #228]	@ (800273c <DrawBattleLayout+0x114>)
 8002658:	011b      	lsls	r3, r3, #4
 800265a:	4413      	add	r3, r2
 800265c:	3308      	adds	r3, #8
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	61fb      	str	r3, [r7, #28]
        ILI9488_DrawImage_Transparent(BTL_PLAYER_X, BTL_PLAYER_Y, WIZ_PLAYER_W, WIZ_PLAYER_H, pPath);
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	9300      	str	r3, [sp, #0]
 8002666:	23e6      	movs	r3, #230	@ 0xe6
 8002668:	22aa      	movs	r2, #170	@ 0xaa
 800266a:	215a      	movs	r1, #90	@ 0x5a
 800266c:	2000      	movs	r0, #0
 800266e:	f7fe ff7c 	bl	800156a <ILI9488_DrawImage_Transparent>
    }

    // 3. Mago CPU (Pequeno 78x106)
    if (cpu->ePersonaElemental < NUM_ELEMENTS) {
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	785b      	ldrb	r3, [r3, #1]
 8002676:	2b05      	cmp	r3, #5
 8002678:	d810      	bhi.n	800269c <DrawBattleLayout+0x74>
        const char* cPath = PERSONA_DATA[cpu->ePersonaElemental].path_cpu;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	785b      	ldrb	r3, [r3, #1]
 800267e:	4a2f      	ldr	r2, [pc, #188]	@ (800273c <DrawBattleLayout+0x114>)
 8002680:	011b      	lsls	r3, r3, #4
 8002682:	4413      	add	r3, r2
 8002684:	330c      	adds	r3, #12
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	61bb      	str	r3, [r7, #24]
        ILI9488_DrawImage_Transparent(BTL_CPU_X, BTL_CPU_Y, WIZ_CPU_W, WIZ_CPU_H, cPath);
 800268a:	69bb      	ldr	r3, [r7, #24]
 800268c:	9300      	str	r3, [sp, #0]
 800268e:	236a      	movs	r3, #106	@ 0x6a
 8002690:	224e      	movs	r2, #78	@ 0x4e
 8002692:	2128      	movs	r1, #40	@ 0x28
 8002694:	f44f 70c3 	mov.w	r0, #390	@ 0x186
 8002698:	f7fe ff67 	bl	800156a <ILI9488_DrawImage_Transparent>
    }

    // 4. Ícones CPU (Estáticos 35x35)
    for (int i = 0; i < ATTACKS_NUMBERS; i++) {
 800269c:	2300      	movs	r3, #0
 800269e:	627b      	str	r3, [r7, #36]	@ 0x24
 80026a0:	e042      	b.n	8002728 <DrawBattleLayout+0x100>
        uint16_t x = SLOT_X_START + (i * SLOT_SPACING);
 80026a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026a4:	b29b      	uxth	r3, r3
 80026a6:	461a      	mov	r2, r3
 80026a8:	0092      	lsls	r2, r2, #2
 80026aa:	4413      	add	r3, r2
 80026ac:	461a      	mov	r2, r3
 80026ae:	0111      	lsls	r1, r2, #4
 80026b0:	461a      	mov	r2, r3
 80026b2:	460b      	mov	r3, r1
 80026b4:	4413      	add	r3, r2
 80026b6:	b29b      	uxth	r3, r3
 80026b8:	3350      	adds	r3, #80	@ 0x50
 80026ba:	82fb      	strh	r3, [r7, #22]
        bool draw = false;
 80026bc:	2300      	movs	r3, #0
 80026be:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        if (difficulty == eDificultEasy) draw = true;
 80026c2:	7bfb      	ldrb	r3, [r7, #15]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d103      	bne.n	80026d0 <DrawBattleLayout+0xa8>
 80026c8:	2301      	movs	r3, #1
 80026ca:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 80026ce:	e009      	b.n	80026e4 <DrawBattleLayout+0xbc>
        else if (difficulty == eDificultMedium) draw = (i < 2);
 80026d0:	7bfb      	ldrb	r3, [r7, #15]
 80026d2:	2b01      	cmp	r3, #1
 80026d4:	d106      	bne.n	80026e4 <DrawBattleLayout+0xbc>
 80026d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026d8:	2b01      	cmp	r3, #1
 80026da:	bfd4      	ite	le
 80026dc:	2301      	movle	r3, #1
 80026de:	2300      	movgt	r3, #0
 80026e0:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23

        if (draw && cpu->eAttackSequential[i] < NUM_ELEMENTS) {
 80026e4:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d01a      	beq.n	8002722 <DrawBattleLayout+0xfa>
 80026ec:	687a      	ldr	r2, [r7, #4]
 80026ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026f0:	4413      	add	r3, r2
 80026f2:	3302      	adds	r3, #2
 80026f4:	781b      	ldrb	r3, [r3, #0]
 80026f6:	2b05      	cmp	r3, #5
 80026f8:	d813      	bhi.n	8002722 <DrawBattleLayout+0xfa>
            const char* path_cpu_icon = ICON_PATHS_SMALL[cpu->eAttackSequential[i]];
 80026fa:	687a      	ldr	r2, [r7, #4]
 80026fc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80026fe:	4413      	add	r3, r2
 8002700:	3302      	adds	r3, #2
 8002702:	781b      	ldrb	r3, [r3, #0]
 8002704:	461a      	mov	r2, r3
 8002706:	4b0e      	ldr	r3, [pc, #56]	@ (8002740 <DrawBattleLayout+0x118>)
 8002708:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800270c:	613b      	str	r3, [r7, #16]
            // Ajuste centralizado (slot 85px, icone 35px -> offset 25)
            ILI9488_DrawImage_Transparent(x + 25, SLOT_CPU_Y, CPU_ICON_W, CPU_ICON_H, path_cpu_icon);
 800270e:	8afb      	ldrh	r3, [r7, #22]
 8002710:	3319      	adds	r3, #25
 8002712:	b298      	uxth	r0, r3
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	9300      	str	r3, [sp, #0]
 8002718:	2323      	movs	r3, #35	@ 0x23
 800271a:	2223      	movs	r2, #35	@ 0x23
 800271c:	215a      	movs	r1, #90	@ 0x5a
 800271e:	f7fe ff24 	bl	800156a <ILI9488_DrawImage_Transparent>
    for (int i = 0; i < ATTACKS_NUMBERS; i++) {
 8002722:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002724:	3301      	adds	r3, #1
 8002726:	627b      	str	r3, [r7, #36]	@ 0x24
 8002728:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800272a:	2b03      	cmp	r3, #3
 800272c:	ddb9      	ble.n	80026a2 <DrawBattleLayout+0x7a>
        }
    }
}
 800272e:	bf00      	nop
 8002730:	bf00      	nop
 8002732:	3728      	adds	r7, #40	@ 0x28
 8002734:	46bd      	mov	sp, r7
 8002736:	bd80      	pop	{r7, pc}
 8002738:	0801399c 	.word	0x0801399c
 800273c:	080143d8 	.word	0x080143d8
 8002740:	20000020 	.word	0x20000020

08002744 <UpdatePlayerAttacks>:

void UpdatePlayerAttacks(const EWizard* user) {
 8002744:	b580      	push	{r7, lr}
 8002746:	b086      	sub	sp, #24
 8002748:	af02      	add	r7, sp, #8
 800274a:	6078      	str	r0, [r7, #4]
    for (int i = 0; i < ATTACKS_NUMBERS; i++) {
 800274c:	2300      	movs	r3, #0
 800274e:	60fb      	str	r3, [r7, #12]
 8002750:	e02b      	b.n	80027aa <UpdatePlayerAttacks+0x66>
        uint16_t x = SLOT_X_START + (i * SLOT_SPACING);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	b29b      	uxth	r3, r3
 8002756:	461a      	mov	r2, r3
 8002758:	0092      	lsls	r2, r2, #2
 800275a:	4413      	add	r3, r2
 800275c:	461a      	mov	r2, r3
 800275e:	0111      	lsls	r1, r2, #4
 8002760:	461a      	mov	r2, r3
 8002762:	460b      	mov	r3, r1
 8002764:	4413      	add	r3, r2
 8002766:	b29b      	uxth	r3, r3
 8002768:	3350      	adds	r3, #80	@ 0x50
 800276a:	817b      	strh	r3, [r7, #10]
        EColor elem = user->eAttackSequential[i];
 800276c:	687a      	ldr	r2, [r7, #4]
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	4413      	add	r3, r2
 8002772:	3302      	adds	r3, #2
 8002774:	781b      	ldrb	r3, [r3, #0]
 8002776:	727b      	strb	r3, [r7, #9]

        if (elem < NUM_ELEMENTS) {
 8002778:	7a7b      	ldrb	r3, [r7, #9]
 800277a:	2b05      	cmp	r3, #5
 800277c:	d808      	bhi.n	8002790 <UpdatePlayerAttacks+0x4c>
            // Desenha do Cache RAM (70x70)
            // Ajuste centralizado (slot 85px, icone 70px -> offset 7)
            DrawCachedPlayerIcon(x + 7, SLOT_PLAYER_Y, elem);
 800277e:	897b      	ldrh	r3, [r7, #10]
 8002780:	3307      	adds	r3, #7
 8002782:	b29b      	uxth	r3, r3
 8002784:	7a7a      	ldrb	r2, [r7, #9]
 8002786:	21f0      	movs	r1, #240	@ 0xf0
 8002788:	4618      	mov	r0, r3
 800278a:	f7ff fd7d 	bl	8002288 <DrawCachedPlayerIcon>
 800278e:	e009      	b.n	80027a4 <UpdatePlayerAttacks+0x60>
        } else {
            // Limpa slot restaurando bgc.bin
            ILI9488_RestoreRect(x + 7, SLOT_PLAYER_Y, PLAYER_ICON_W, PLAYER_ICON_H, "0:/bgc.bin");
 8002790:	897b      	ldrh	r3, [r7, #10]
 8002792:	3307      	adds	r3, #7
 8002794:	b298      	uxth	r0, r3
 8002796:	4b09      	ldr	r3, [pc, #36]	@ (80027bc <UpdatePlayerAttacks+0x78>)
 8002798:	9300      	str	r3, [sp, #0]
 800279a:	2346      	movs	r3, #70	@ 0x46
 800279c:	2246      	movs	r2, #70	@ 0x46
 800279e:	21f0      	movs	r1, #240	@ 0xf0
 80027a0:	f7ff f87a 	bl	8001898 <ILI9488_RestoreRect>
    for (int i = 0; i < ATTACKS_NUMBERS; i++) {
 80027a4:	68fb      	ldr	r3, [r7, #12]
 80027a6:	3301      	adds	r3, #1
 80027a8:	60fb      	str	r3, [r7, #12]
 80027aa:	68fb      	ldr	r3, [r7, #12]
 80027ac:	2b03      	cmp	r3, #3
 80027ae:	ddd0      	ble.n	8002752 <UpdatePlayerAttacks+0xe>
        }
    }
 80027b0:	bf00      	nop
 80027b2:	bf00      	nop
 80027b4:	3710      	adds	r7, #16
 80027b6:	46bd      	mov	sp, r7
 80027b8:	bd80      	pop	{r7, pc}
 80027ba:	bf00      	nop
 80027bc:	0801399c 	.word	0x0801399c

080027c0 <KEYPAD_Scan>:
/**
 * @brief Função não-bloqueante que detecta a borda de descida (press) 
 * de botões momentâneos.
 * Esta função é chamada a cada 50ms pela StartInputHalTask.
 */
char KEYPAD_Scan(void) {
 80027c0:	b580      	push	{r7, lr}
 80027c2:	b082      	sub	sp, #8
 80027c4:	af00      	add	r7, sp, #0
    
    // ----- Lógica do Botão CIMA (Verde - PD6) -----
    // Usamos BTN_UP_PORT e BTN_UP_PIN direto de main.h
    uint8_t current_up = HAL_GPIO_ReadPin(BTN_UP_PORT, BTN_UP_PIN);
 80027c6:	2140      	movs	r1, #64	@ 0x40
 80027c8:	4839      	ldr	r0, [pc, #228]	@ (80028b0 <KEYPAD_Scan+0xf0>)
 80027ca:	f002 fd9b 	bl	8005304 <HAL_GPIO_ReadPin>
 80027ce:	4603      	mov	r3, r0
 80027d0:	71fb      	strb	r3, [r7, #7]
    if (current_up == GPIO_PIN_RESET && btn_up_state == 1) {
 80027d2:	79fb      	ldrb	r3, [r7, #7]
 80027d4:	2b00      	cmp	r3, #0
 80027d6:	d108      	bne.n	80027ea <KEYPAD_Scan+0x2a>
 80027d8:	4b36      	ldr	r3, [pc, #216]	@ (80028b4 <KEYPAD_Scan+0xf4>)
 80027da:	781b      	ldrb	r3, [r3, #0]
 80027dc:	2b01      	cmp	r3, #1
 80027de:	d104      	bne.n	80027ea <KEYPAD_Scan+0x2a>
        btn_up_state = 0;
 80027e0:	4b34      	ldr	r3, [pc, #208]	@ (80028b4 <KEYPAD_Scan+0xf4>)
 80027e2:	2200      	movs	r2, #0
 80027e4:	701a      	strb	r2, [r3, #0]
        return BUTTON_UP_CHAR; // Retorna '2'
 80027e6:	2332      	movs	r3, #50	@ 0x32
 80027e8:	e05e      	b.n	80028a8 <KEYPAD_Scan+0xe8>
    } 
    else if (current_up == GPIO_PIN_SET && btn_up_state == 0) {
 80027ea:	79fb      	ldrb	r3, [r7, #7]
 80027ec:	2b01      	cmp	r3, #1
 80027ee:	d106      	bne.n	80027fe <KEYPAD_Scan+0x3e>
 80027f0:	4b30      	ldr	r3, [pc, #192]	@ (80028b4 <KEYPAD_Scan+0xf4>)
 80027f2:	781b      	ldrb	r3, [r3, #0]
 80027f4:	2b00      	cmp	r3, #0
 80027f6:	d102      	bne.n	80027fe <KEYPAD_Scan+0x3e>
        btn_up_state = 1;
 80027f8:	4b2e      	ldr	r3, [pc, #184]	@ (80028b4 <KEYPAD_Scan+0xf4>)
 80027fa:	2201      	movs	r2, #1
 80027fc:	701a      	strb	r2, [r3, #0]
    }

    // ----- Lógica do Botão BAIXO (Amarelo - PD7) -----
    // Usamos BTN_DOWN_PORT e BTN_DOWN_PIN direto de main.h
    uint8_t current_down = HAL_GPIO_ReadPin(BTN_DOWN_PORT, BTN_DOWN_PIN);
 80027fe:	2180      	movs	r1, #128	@ 0x80
 8002800:	482b      	ldr	r0, [pc, #172]	@ (80028b0 <KEYPAD_Scan+0xf0>)
 8002802:	f002 fd7f 	bl	8005304 <HAL_GPIO_ReadPin>
 8002806:	4603      	mov	r3, r0
 8002808:	71bb      	strb	r3, [r7, #6]
    if (current_down == GPIO_PIN_RESET && btn_down_state == 1) {
 800280a:	79bb      	ldrb	r3, [r7, #6]
 800280c:	2b00      	cmp	r3, #0
 800280e:	d108      	bne.n	8002822 <KEYPAD_Scan+0x62>
 8002810:	4b29      	ldr	r3, [pc, #164]	@ (80028b8 <KEYPAD_Scan+0xf8>)
 8002812:	781b      	ldrb	r3, [r3, #0]
 8002814:	2b01      	cmp	r3, #1
 8002816:	d104      	bne.n	8002822 <KEYPAD_Scan+0x62>
        btn_down_state = 0;
 8002818:	4b27      	ldr	r3, [pc, #156]	@ (80028b8 <KEYPAD_Scan+0xf8>)
 800281a:	2200      	movs	r2, #0
 800281c:	701a      	strb	r2, [r3, #0]
        return BUTTON_DOWN_CHAR; // Retorna '8'
 800281e:	2338      	movs	r3, #56	@ 0x38
 8002820:	e042      	b.n	80028a8 <KEYPAD_Scan+0xe8>
    } 
    else if (current_down == GPIO_PIN_SET && btn_down_state == 0) {
 8002822:	79bb      	ldrb	r3, [r7, #6]
 8002824:	2b01      	cmp	r3, #1
 8002826:	d106      	bne.n	8002836 <KEYPAD_Scan+0x76>
 8002828:	4b23      	ldr	r3, [pc, #140]	@ (80028b8 <KEYPAD_Scan+0xf8>)
 800282a:	781b      	ldrb	r3, [r3, #0]
 800282c:	2b00      	cmp	r3, #0
 800282e:	d102      	bne.n	8002836 <KEYPAD_Scan+0x76>
        btn_down_state = 1;
 8002830:	4b21      	ldr	r3, [pc, #132]	@ (80028b8 <KEYPAD_Scan+0xf8>)
 8002832:	2201      	movs	r2, #1
 8002834:	701a      	strb	r2, [r3, #0]
    }

    // ----- Lógica do Botão CONFIRMAR (Vermelho - PD4) -----
    // Usamos BTN_CONFIRM_PORT e BTN_CONFIRM_PIN direto de main.h
    uint8_t current_confirm = HAL_GPIO_ReadPin(BTN_CONFIRM_PORT, BTN_CONFIRM_PIN);
 8002836:	2110      	movs	r1, #16
 8002838:	481d      	ldr	r0, [pc, #116]	@ (80028b0 <KEYPAD_Scan+0xf0>)
 800283a:	f002 fd63 	bl	8005304 <HAL_GPIO_ReadPin>
 800283e:	4603      	mov	r3, r0
 8002840:	717b      	strb	r3, [r7, #5]
    if (current_confirm == GPIO_PIN_RESET && btn_confirm_state == 1) {
 8002842:	797b      	ldrb	r3, [r7, #5]
 8002844:	2b00      	cmp	r3, #0
 8002846:	d108      	bne.n	800285a <KEYPAD_Scan+0x9a>
 8002848:	4b1c      	ldr	r3, [pc, #112]	@ (80028bc <KEYPAD_Scan+0xfc>)
 800284a:	781b      	ldrb	r3, [r3, #0]
 800284c:	2b01      	cmp	r3, #1
 800284e:	d104      	bne.n	800285a <KEYPAD_Scan+0x9a>
        btn_confirm_state = 0;
 8002850:	4b1a      	ldr	r3, [pc, #104]	@ (80028bc <KEYPAD_Scan+0xfc>)
 8002852:	2200      	movs	r2, #0
 8002854:	701a      	strb	r2, [r3, #0]
        return BUTTON_CONFIRM_CHAR; // Retorna '*'
 8002856:	232a      	movs	r3, #42	@ 0x2a
 8002858:	e026      	b.n	80028a8 <KEYPAD_Scan+0xe8>
    } 
    else if (current_confirm == GPIO_PIN_SET && btn_confirm_state == 0) {
 800285a:	797b      	ldrb	r3, [r7, #5]
 800285c:	2b01      	cmp	r3, #1
 800285e:	d106      	bne.n	800286e <KEYPAD_Scan+0xae>
 8002860:	4b16      	ldr	r3, [pc, #88]	@ (80028bc <KEYPAD_Scan+0xfc>)
 8002862:	781b      	ldrb	r3, [r3, #0]
 8002864:	2b00      	cmp	r3, #0
 8002866:	d102      	bne.n	800286e <KEYPAD_Scan+0xae>
        btn_confirm_state = 1;
 8002868:	4b14      	ldr	r3, [pc, #80]	@ (80028bc <KEYPAD_Scan+0xfc>)
 800286a:	2201      	movs	r2, #1
 800286c:	701a      	strb	r2, [r3, #0]
    }

    // ----- Lógica do Botão VOLTAR (Preto - PD5) -----
    // Usamos BTN_BACK_PORT e BTN_BACK_PIN direto de main.h
    uint8_t current_back = HAL_GPIO_ReadPin(BTN_BACK_PORT, BTN_BACK_PIN);
 800286e:	2120      	movs	r1, #32
 8002870:	480f      	ldr	r0, [pc, #60]	@ (80028b0 <KEYPAD_Scan+0xf0>)
 8002872:	f002 fd47 	bl	8005304 <HAL_GPIO_ReadPin>
 8002876:	4603      	mov	r3, r0
 8002878:	713b      	strb	r3, [r7, #4]
    if (current_back == GPIO_PIN_RESET && btn_back_state == 1) {
 800287a:	793b      	ldrb	r3, [r7, #4]
 800287c:	2b00      	cmp	r3, #0
 800287e:	d108      	bne.n	8002892 <KEYPAD_Scan+0xd2>
 8002880:	4b0f      	ldr	r3, [pc, #60]	@ (80028c0 <KEYPAD_Scan+0x100>)
 8002882:	781b      	ldrb	r3, [r3, #0]
 8002884:	2b01      	cmp	r3, #1
 8002886:	d104      	bne.n	8002892 <KEYPAD_Scan+0xd2>
        btn_back_state = 0;
 8002888:	4b0d      	ldr	r3, [pc, #52]	@ (80028c0 <KEYPAD_Scan+0x100>)
 800288a:	2200      	movs	r2, #0
 800288c:	701a      	strb	r2, [r3, #0]
        return BUTTON_BACK_CHAR; // Retorna '#'
 800288e:	2323      	movs	r3, #35	@ 0x23
 8002890:	e00a      	b.n	80028a8 <KEYPAD_Scan+0xe8>
    } 
    else if (current_back == GPIO_PIN_SET && btn_back_state == 0) {
 8002892:	793b      	ldrb	r3, [r7, #4]
 8002894:	2b01      	cmp	r3, #1
 8002896:	d106      	bne.n	80028a6 <KEYPAD_Scan+0xe6>
 8002898:	4b09      	ldr	r3, [pc, #36]	@ (80028c0 <KEYPAD_Scan+0x100>)
 800289a:	781b      	ldrb	r3, [r3, #0]
 800289c:	2b00      	cmp	r3, #0
 800289e:	d102      	bne.n	80028a6 <KEYPAD_Scan+0xe6>
        btn_back_state = 1;
 80028a0:	4b07      	ldr	r3, [pc, #28]	@ (80028c0 <KEYPAD_Scan+0x100>)
 80028a2:	2201      	movs	r2, #1
 80028a4:	701a      	strb	r2, [r3, #0]
    }

    return '\0'; // Retorna nulo se nenhuma *nova* tecla for pressionada
 80028a6:	2300      	movs	r3, #0
 80028a8:	4618      	mov	r0, r3
 80028aa:	3708      	adds	r7, #8
 80028ac:	46bd      	mov	sp, r7
 80028ae:	bd80      	pop	{r7, pc}
 80028b0:	40020c00 	.word	0x40020c00
 80028b4:	20000038 	.word	0x20000038
 80028b8:	20000039 	.word	0x20000039
 80028bc:	2000003a 	.word	0x2000003a
 80028c0:	2000003b 	.word	0x2000003b

080028c4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80028c4:	b5b0      	push	{r4, r5, r7, lr}
 80028c6:	b0a8      	sub	sp, #160	@ 0xa0
 80028c8:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80028ca:	f001 fc87 	bl	80041dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80028ce:	f000 f95d 	bl	8002b8c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80028d2:	f000 faa5 	bl	8002e20 <MX_GPIO_Init>
  MX_DMA_Init();
 80028d6:	f000 fa73 	bl	8002dc0 <MX_DMA_Init>
  MX_I2C2_Init();
 80028da:	f000 f9c1 	bl	8002c60 <MX_I2C2_Init>
  MX_SDIO_SD_Init();
 80028de:	f000 f9ed 	bl	8002cbc <MX_SDIO_SD_Init>
  MX_SPI1_Init();
 80028e2:	f000 fa0d 	bl	8002d00 <MX_SPI1_Init>
  MX_UART4_Init();
 80028e6:	f000 fa41 	bl	8002d6c <MX_UART4_Init>
  MX_FATFS_Init();
 80028ea:	f009 fe8f 	bl	800c60c <MX_FATFS_Init>
  // ETAPA DE INICIALIZAÇÃO
  //--------------------------------------------------------------------

  // 1. Inicializa o display. Ele usará a velocidade alta do SPI configurada
  //    no MX_SPI1_Init(), o que é ótimo para performance gráfica.
  ILI9488_Init();
 80028ee:	f7fe faaf 	bl	8000e50 <ILI9488_Init>

  // 2. Acende o backlight do display.
  //    (Assumindo que seu pino é o LCD_LED_Pin, como no seu MX_GPIO_Init)
  HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, GPIO_PIN_SET);
 80028f2:	2201      	movs	r2, #1
 80028f4:	2180      	movs	r1, #128	@ 0x80
 80028f6:	4893      	ldr	r0, [pc, #588]	@ (8002b44 <main+0x280>)
 80028f8:	f002 fd1c 	bl	8005334 <HAL_GPIO_WritePin>

  // 3. Prepara a tela para o usuário com uma mensagem de boas-vindas.
  ILI9488_FillScreen(ILI9488_BLACK);
 80028fc:	2000      	movs	r0, #0
 80028fe:	f7fe fcf1 	bl	80012e4 <ILI9488_FillScreen>
  
  char buffer[40];

  // 1. Verifica se o multiplexador TCA9548A está respondendo
  ILI9488_WriteString(10, 30, "Verificando MUX...", Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002902:	4b91      	ldr	r3, [pc, #580]	@ (8002b48 <main+0x284>)
 8002904:	2200      	movs	r2, #0
 8002906:	9202      	str	r2, [sp, #8]
 8002908:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800290c:	9201      	str	r2, [sp, #4]
 800290e:	685a      	ldr	r2, [r3, #4]
 8002910:	9200      	str	r2, [sp, #0]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	4a8d      	ldr	r2, [pc, #564]	@ (8002b4c <main+0x288>)
 8002916:	211e      	movs	r1, #30
 8002918:	200a      	movs	r0, #10
 800291a:	f7fe fc97 	bl	800124c <ILI9488_WriteString>
  if (HAL_I2C_IsDeviceReady(&hi2c2, MUX_ADDR, 2, 100) == HAL_OK)
 800291e:	2364      	movs	r3, #100	@ 0x64
 8002920:	2202      	movs	r2, #2
 8002922:	21e0      	movs	r1, #224	@ 0xe0
 8002924:	488a      	ldr	r0, [pc, #552]	@ (8002b50 <main+0x28c>)
 8002926:	f003 faa3 	bl	8005e70 <HAL_I2C_IsDeviceReady>
 800292a:	4603      	mov	r3, r0
 800292c:	2b00      	cmp	r3, #0
 800292e:	d111      	bne.n	8002954 <main+0x90>
  {
    ILI9488_WriteString(10, 50, "Multiplexador OK!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8002930:	4b85      	ldr	r3, [pc, #532]	@ (8002b48 <main+0x284>)
 8002932:	2200      	movs	r2, #0
 8002934:	9202      	str	r2, [sp, #8]
 8002936:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800293a:	9201      	str	r2, [sp, #4]
 800293c:	685a      	ldr	r2, [r3, #4]
 800293e:	9200      	str	r2, [sp, #0]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	4a84      	ldr	r2, [pc, #528]	@ (8002b54 <main+0x290>)
 8002944:	2132      	movs	r1, #50	@ 0x32
 8002946:	200a      	movs	r0, #10
 8002948:	f7fe fc80 	bl	800124c <ILI9488_WriteString>
    // Trava aqui se o MUX falhar, pois nada mais vai funcionar
    while (1);
  }

  // 2. Inicializa e verifica cada um dos 4 sensores de cor
  for (int i = 0; i < 4; i++)
 800294c:	2300      	movs	r3, #0
 800294e:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002952:	e088      	b.n	8002a66 <main+0x1a2>
    ILI9488_WriteString(10, 50, "Falha no Multiplexador!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002954:	4b7c      	ldr	r3, [pc, #496]	@ (8002b48 <main+0x284>)
 8002956:	2200      	movs	r2, #0
 8002958:	9202      	str	r2, [sp, #8]
 800295a:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 800295e:	9201      	str	r2, [sp, #4]
 8002960:	685a      	ldr	r2, [r3, #4]
 8002962:	9200      	str	r2, [sp, #0]
 8002964:	681b      	ldr	r3, [r3, #0]
 8002966:	4a7c      	ldr	r2, [pc, #496]	@ (8002b58 <main+0x294>)
 8002968:	2132      	movs	r1, #50	@ 0x32
 800296a:	200a      	movs	r0, #10
 800296c:	f7fe fc6e 	bl	800124c <ILI9488_WriteString>
    while (1);
 8002970:	bf00      	nop
 8002972:	e7fd      	b.n	8002970 <main+0xac>
  {
    sprintf(buffer, "Iniciando Sensor %d...", i + 1);
 8002974:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002978:	1c5a      	adds	r2, r3, #1
 800297a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800297e:	4977      	ldr	r1, [pc, #476]	@ (8002b5c <main+0x298>)
 8002980:	4618      	mov	r0, r3
 8002982:	f00f fe27 	bl	80125d4 <siprintf>
    ILI9488_WriteString(10, 80 + (i * 30), buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8002986:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800298a:	b29b      	uxth	r3, r3
 800298c:	461a      	mov	r2, r3
 800298e:	0112      	lsls	r2, r2, #4
 8002990:	1ad3      	subs	r3, r2, r3
 8002992:	005b      	lsls	r3, r3, #1
 8002994:	b29b      	uxth	r3, r3
 8002996:	3350      	adds	r3, #80	@ 0x50
 8002998:	b299      	uxth	r1, r3
 800299a:	4b6b      	ldr	r3, [pc, #428]	@ (8002b48 <main+0x284>)
 800299c:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 80029a0:	2200      	movs	r2, #0
 80029a2:	9202      	str	r2, [sp, #8]
 80029a4:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80029a8:	9201      	str	r2, [sp, #4]
 80029aa:	685a      	ldr	r2, [r3, #4]
 80029ac:	9200      	str	r2, [sp, #0]
 80029ae:	681b      	ldr	r3, [r3, #0]
 80029b0:	4602      	mov	r2, r0
 80029b2:	200a      	movs	r0, #10
 80029b4:	f7fe fc4a 	bl	800124c <ILI9488_WriteString>

    if (TCS3472_Init(&hi2c2, i))
 80029b8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029bc:	b2db      	uxtb	r3, r3
 80029be:	4619      	mov	r1, r3
 80029c0:	4863      	ldr	r0, [pc, #396]	@ (8002b50 <main+0x28c>)
 80029c2:	f7ff f9b5 	bl	8001d30 <TCS3472_Init>
 80029c6:	4603      	mov	r3, r0
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d022      	beq.n	8002a12 <main+0x14e>
    {
      sprintf(buffer, "Sensor de Cor %d OK!", i + 1);
 80029cc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029d0:	1c5a      	adds	r2, r3, #1
 80029d2:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80029d6:	4962      	ldr	r1, [pc, #392]	@ (8002b60 <main+0x29c>)
 80029d8:	4618      	mov	r0, r3
 80029da:	f00f fdfb 	bl	80125d4 <siprintf>
      ILI9488_WriteString(10, 95 + (i * 30), buffer, Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 80029de:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029e2:	b29b      	uxth	r3, r3
 80029e4:	461a      	mov	r2, r3
 80029e6:	0112      	lsls	r2, r2, #4
 80029e8:	1ad3      	subs	r3, r2, r3
 80029ea:	005b      	lsls	r3, r3, #1
 80029ec:	b29b      	uxth	r3, r3
 80029ee:	335f      	adds	r3, #95	@ 0x5f
 80029f0:	b299      	uxth	r1, r3
 80029f2:	4b55      	ldr	r3, [pc, #340]	@ (8002b48 <main+0x284>)
 80029f4:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 80029f8:	2200      	movs	r2, #0
 80029fa:	9202      	str	r2, [sp, #8]
 80029fc:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002a00:	9201      	str	r2, [sp, #4]
 8002a02:	685a      	ldr	r2, [r3, #4]
 8002a04:	9200      	str	r2, [sp, #0]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	4602      	mov	r2, r0
 8002a0a:	200a      	movs	r0, #10
 8002a0c:	f7fe fc1e 	bl	800124c <ILI9488_WriteString>
 8002a10:	e021      	b.n	8002a56 <main+0x192>
    }
    else
    {
      sprintf(buffer, "Erro no Sensor de Cor %d!", i + 1);
 8002a12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a16:	1c5a      	adds	r2, r3, #1
 8002a18:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002a1c:	4951      	ldr	r1, [pc, #324]	@ (8002b64 <main+0x2a0>)
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f00f fdd8 	bl	80125d4 <siprintf>
      ILI9488_WriteString(10, 95 + (i * 30), buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8002a24:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a28:	b29b      	uxth	r3, r3
 8002a2a:	461a      	mov	r2, r3
 8002a2c:	0112      	lsls	r2, r2, #4
 8002a2e:	1ad3      	subs	r3, r2, r3
 8002a30:	005b      	lsls	r3, r3, #1
 8002a32:	b29b      	uxth	r3, r3
 8002a34:	335f      	adds	r3, #95	@ 0x5f
 8002a36:	b299      	uxth	r1, r3
 8002a38:	4b43      	ldr	r3, [pc, #268]	@ (8002b48 <main+0x284>)
 8002a3a:	f107 0064 	add.w	r0, r7, #100	@ 0x64
 8002a3e:	2200      	movs	r2, #0
 8002a40:	9202      	str	r2, [sp, #8]
 8002a42:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8002a46:	9201      	str	r2, [sp, #4]
 8002a48:	685a      	ldr	r2, [r3, #4]
 8002a4a:	9200      	str	r2, [sp, #0]
 8002a4c:	681b      	ldr	r3, [r3, #0]
 8002a4e:	4602      	mov	r2, r0
 8002a50:	200a      	movs	r0, #10
 8002a52:	f7fe fbfb 	bl	800124c <ILI9488_WriteString>
    }
    HAL_Delay(250); // Aumenta o tempo para podermos ler
 8002a56:	20fa      	movs	r0, #250	@ 0xfa
 8002a58:	f001 fc02 	bl	8004260 <HAL_Delay>
  for (int i = 0; i < 4; i++)
 8002a5c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a60:	3301      	adds	r3, #1
 8002a62:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002a66:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a6a:	2b03      	cmp	r3, #3
 8002a6c:	dd82      	ble.n	8002974 <main+0xb0>
  }

  ILI9488_WriteString(20, 280, "Sistema Iniciado!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8002a6e:	4b36      	ldr	r3, [pc, #216]	@ (8002b48 <main+0x284>)
 8002a70:	2200      	movs	r2, #0
 8002a72:	9202      	str	r2, [sp, #8]
 8002a74:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8002a78:	9201      	str	r2, [sp, #4]
 8002a7a:	685a      	ldr	r2, [r3, #4]
 8002a7c:	9200      	str	r2, [sp, #0]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	4a39      	ldr	r2, [pc, #228]	@ (8002b68 <main+0x2a4>)
 8002a82:	f44f 718c 	mov.w	r1, #280	@ 0x118
 8002a86:	2014      	movs	r0, #20
 8002a88:	f7fe fbe0 	bl	800124c <ILI9488_WriteString>
  HAL_Delay(2000); // Uma pequena pausa para o usuário ler a mensagem.
 8002a8c:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8002a90:	f001 fbe6 	bl	8004260 <HAL_Delay>

  // 4. Limpa a tela para começar a desenhar.
  ILI9488_FillScreen(ILI9488_BLACK);
 8002a94:	2000      	movs	r0, #0
 8002a96:	f7fe fc25 	bl	80012e4 <ILI9488_FillScreen>
  /* USER CODE BEGIN RTOS_MUTEX */
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* USER CODE BEGIN RTOS_SEMAPHORES */
  osSemaphoreDef(spiTxSema);
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	663b      	str	r3, [r7, #96]	@ 0x60
  spiTxSemaHandle = osSemaphoreCreate(osSemaphore(spiTxSema), 1);
 8002aa2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002aa6:	2101      	movs	r1, #1
 8002aa8:	4618      	mov	r0, r3
 8002aaa:	f00c fe01 	bl	800f6b0 <osSemaphoreCreate>
 8002aae:	4603      	mov	r3, r0
 8002ab0:	4a2e      	ldr	r2, [pc, #184]	@ (8002b6c <main+0x2a8>)
 8002ab2:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osMutexDef(gameMutex);
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	657b      	str	r3, [r7, #84]	@ 0x54
 8002ab8:	2300      	movs	r3, #0
 8002aba:	65bb      	str	r3, [r7, #88]	@ 0x58
  gameMutexHandle = osMutexCreate(osMutex(gameMutex));
 8002abc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f00c fd59 	bl	800f578 <osMutexCreate>
 8002ac6:	4603      	mov	r3, r0
 8002ac8:	4a29      	ldr	r2, [pc, #164]	@ (8002b70 <main+0x2ac>)
 8002aca:	6013      	str	r3, [r2, #0]

  osThreadDef(initPutHalTask, StartInputHalTask, osPriorityNormal, 0, 128);
 8002acc:	4b29      	ldr	r3, [pc, #164]	@ (8002b74 <main+0x2b0>)
 8002ace:	f107 0438 	add.w	r4, r7, #56	@ 0x38
 8002ad2:	461d      	mov	r5, r3
 8002ad4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002ad6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002ad8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002adc:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  inputHalTaskHandle = osThreadCreate(osThread(initPutHalTask), NULL);
 8002ae0:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8002ae4:	2100      	movs	r1, #0
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	f00c fce6 	bl	800f4b8 <osThreadCreate>
 8002aec:	4603      	mov	r3, r0
 8002aee:	4a22      	ldr	r2, [pc, #136]	@ (8002b78 <main+0x2b4>)
 8002af0:	6013      	str	r3, [r2, #0]

  osThreadDef(gameTask, StartGameTask, osPriorityNormal, 0, 256);
 8002af2:	4b22      	ldr	r3, [pc, #136]	@ (8002b7c <main+0x2b8>)
 8002af4:	f107 041c 	add.w	r4, r7, #28
 8002af8:	461d      	mov	r5, r3
 8002afa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002afc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002afe:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b02:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  gameTaskHandle = osThreadCreate(osThread(gameTask), NULL);
 8002b06:	f107 031c 	add.w	r3, r7, #28
 8002b0a:	2100      	movs	r1, #0
 8002b0c:	4618      	mov	r0, r3
 8002b0e:	f00c fcd3 	bl	800f4b8 <osThreadCreate>
 8002b12:	4603      	mov	r3, r0
 8002b14:	4a1a      	ldr	r2, [pc, #104]	@ (8002b80 <main+0x2bc>)
 8002b16:	6013      	str	r3, [r2, #0]

  osThreadDef(displayTask, StartDisplayTask, osPriorityNormal, 0, 1024);
 8002b18:	4b1a      	ldr	r3, [pc, #104]	@ (8002b84 <main+0x2c0>)
 8002b1a:	463c      	mov	r4, r7
 8002b1c:	461d      	mov	r5, r3
 8002b1e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002b20:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002b22:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002b26:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 8002b2a:	463b      	mov	r3, r7
 8002b2c:	2100      	movs	r1, #0
 8002b2e:	4618      	mov	r0, r3
 8002b30:	f00c fcc2 	bl	800f4b8 <osThreadCreate>
 8002b34:	4603      	mov	r3, r0
 8002b36:	4a14      	ldr	r2, [pc, #80]	@ (8002b88 <main+0x2c4>)
 8002b38:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

  /* Start scheduler */
  osKernelStart();
 8002b3a:	f00c fc9a 	bl	800f472 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8002b3e:	bf00      	nop
 8002b40:	e7fd      	b.n	8002b3e <main+0x27a>
 8002b42:	bf00      	nop
 8002b44:	40020800 	.word	0x40020800
 8002b48:	20000000 	.word	0x20000000
 8002b4c:	08013a08 	.word	0x08013a08
 8002b50:	20015bd0 	.word	0x20015bd0
 8002b54:	08013a1c 	.word	0x08013a1c
 8002b58:	08013a30 	.word	0x08013a30
 8002b5c:	08013a48 	.word	0x08013a48
 8002b60:	08013a60 	.word	0x08013a60
 8002b64:	08013a78 	.word	0x08013a78
 8002b68:	08013a94 	.word	0x08013a94
 8002b6c:	20015e78 	.word	0x20015e78
 8002b70:	20015e74 	.word	0x20015e74
 8002b74:	08013ab8 	.word	0x08013ab8
 8002b78:	20015e68 	.word	0x20015e68
 8002b7c:	08013ae0 	.word	0x08013ae0
 8002b80:	20015e6c 	.word	0x20015e6c
 8002b84:	08013b08 	.word	0x08013b08
 8002b88:	20015e70 	.word	0x20015e70

08002b8c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b8c:	b580      	push	{r7, lr}
 8002b8e:	b094      	sub	sp, #80	@ 0x50
 8002b90:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b92:	f107 0320 	add.w	r3, r7, #32
 8002b96:	2230      	movs	r2, #48	@ 0x30
 8002b98:	2100      	movs	r1, #0
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	f00f fd7f 	bl	801269e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002ba0:	f107 030c 	add.w	r3, r7, #12
 8002ba4:	2200      	movs	r2, #0
 8002ba6:	601a      	str	r2, [r3, #0]
 8002ba8:	605a      	str	r2, [r3, #4]
 8002baa:	609a      	str	r2, [r3, #8]
 8002bac:	60da      	str	r2, [r3, #12]
 8002bae:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	60bb      	str	r3, [r7, #8]
 8002bb4:	4b28      	ldr	r3, [pc, #160]	@ (8002c58 <SystemClock_Config+0xcc>)
 8002bb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bb8:	4a27      	ldr	r2, [pc, #156]	@ (8002c58 <SystemClock_Config+0xcc>)
 8002bba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002bbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8002bc0:	4b25      	ldr	r3, [pc, #148]	@ (8002c58 <SystemClock_Config+0xcc>)
 8002bc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bc4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002bc8:	60bb      	str	r3, [r7, #8]
 8002bca:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002bcc:	2300      	movs	r3, #0
 8002bce:	607b      	str	r3, [r7, #4]
 8002bd0:	4b22      	ldr	r3, [pc, #136]	@ (8002c5c <SystemClock_Config+0xd0>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a21      	ldr	r2, [pc, #132]	@ (8002c5c <SystemClock_Config+0xd0>)
 8002bd6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bda:	6013      	str	r3, [r2, #0]
 8002bdc:	4b1f      	ldr	r3, [pc, #124]	@ (8002c5c <SystemClock_Config+0xd0>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002be4:	607b      	str	r3, [r7, #4]
 8002be6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002be8:	2301      	movs	r3, #1
 8002bea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002bec:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002bf0:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bf2:	2302      	movs	r3, #2
 8002bf4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002bf6:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002bfa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8002bfc:	2304      	movs	r3, #4
 8002bfe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8002c00:	23a8      	movs	r3, #168	@ 0xa8
 8002c02:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002c04:	2302      	movs	r3, #2
 8002c06:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002c08:	2307      	movs	r3, #7
 8002c0a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002c0c:	f107 0320 	add.w	r3, r7, #32
 8002c10:	4618      	mov	r0, r3
 8002c12:	f005 fba3 	bl	800835c <HAL_RCC_OscConfig>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8002c1c:	f000 fe6a 	bl	80038f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002c20:	230f      	movs	r3, #15
 8002c22:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c24:	2302      	movs	r3, #2
 8002c26:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002c2c:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002c30:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002c32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c36:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002c38:	f107 030c 	add.w	r3, r7, #12
 8002c3c:	2105      	movs	r1, #5
 8002c3e:	4618      	mov	r0, r3
 8002c40:	f005 fe04 	bl	800884c <HAL_RCC_ClockConfig>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d001      	beq.n	8002c4e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8002c4a:	f000 fe53 	bl	80038f4 <Error_Handler>
  }
}
 8002c4e:	bf00      	nop
 8002c50:	3750      	adds	r7, #80	@ 0x50
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
 8002c56:	bf00      	nop
 8002c58:	40023800 	.word	0x40023800
 8002c5c:	40007000 	.word	0x40007000

08002c60 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8002c60:	b580      	push	{r7, lr}
 8002c62:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8002c64:	4b12      	ldr	r3, [pc, #72]	@ (8002cb0 <MX_I2C2_Init+0x50>)
 8002c66:	4a13      	ldr	r2, [pc, #76]	@ (8002cb4 <MX_I2C2_Init+0x54>)
 8002c68:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8002c6a:	4b11      	ldr	r3, [pc, #68]	@ (8002cb0 <MX_I2C2_Init+0x50>)
 8002c6c:	4a12      	ldr	r2, [pc, #72]	@ (8002cb8 <MX_I2C2_Init+0x58>)
 8002c6e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8002c70:	4b0f      	ldr	r3, [pc, #60]	@ (8002cb0 <MX_I2C2_Init+0x50>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8002c76:	4b0e      	ldr	r3, [pc, #56]	@ (8002cb0 <MX_I2C2_Init+0x50>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8002c7c:	4b0c      	ldr	r3, [pc, #48]	@ (8002cb0 <MX_I2C2_Init+0x50>)
 8002c7e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002c82:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8002c84:	4b0a      	ldr	r3, [pc, #40]	@ (8002cb0 <MX_I2C2_Init+0x50>)
 8002c86:	2200      	movs	r2, #0
 8002c88:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8002c8a:	4b09      	ldr	r3, [pc, #36]	@ (8002cb0 <MX_I2C2_Init+0x50>)
 8002c8c:	2200      	movs	r2, #0
 8002c8e:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8002c90:	4b07      	ldr	r3, [pc, #28]	@ (8002cb0 <MX_I2C2_Init+0x50>)
 8002c92:	2200      	movs	r2, #0
 8002c94:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002c96:	4b06      	ldr	r3, [pc, #24]	@ (8002cb0 <MX_I2C2_Init+0x50>)
 8002c98:	2200      	movs	r2, #0
 8002c9a:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8002c9c:	4804      	ldr	r0, [pc, #16]	@ (8002cb0 <MX_I2C2_Init+0x50>)
 8002c9e:	f002 fb63 	bl	8005368 <HAL_I2C_Init>
 8002ca2:	4603      	mov	r3, r0
 8002ca4:	2b00      	cmp	r3, #0
 8002ca6:	d001      	beq.n	8002cac <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8002ca8:	f000 fe24 	bl	80038f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8002cac:	bf00      	nop
 8002cae:	bd80      	pop	{r7, pc}
 8002cb0:	20015bd0 	.word	0x20015bd0
 8002cb4:	40005800 	.word	0x40005800
 8002cb8:	000186a0 	.word	0x000186a0

08002cbc <MX_SDIO_SD_Init>:
  * @brief SDIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_SDIO_SD_Init(void)
{
 8002cbc:	b480      	push	{r7}
 8002cbe:	af00      	add	r7, sp, #0
  /* USER CODE END SDIO_Init 0 */

  /* USER CODE BEGIN SDIO_Init 1 */

  /* USER CODE END SDIO_Init 1 */
  hsd.Instance = SDIO;
 8002cc0:	4b0d      	ldr	r3, [pc, #52]	@ (8002cf8 <MX_SDIO_SD_Init+0x3c>)
 8002cc2:	4a0e      	ldr	r2, [pc, #56]	@ (8002cfc <MX_SDIO_SD_Init+0x40>)
 8002cc4:	601a      	str	r2, [r3, #0]
  hsd.Init.ClockEdge = SDIO_CLOCK_EDGE_RISING;
 8002cc6:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf8 <MX_SDIO_SD_Init+0x3c>)
 8002cc8:	2200      	movs	r2, #0
 8002cca:	605a      	str	r2, [r3, #4]
  hsd.Init.ClockBypass = SDIO_CLOCK_BYPASS_DISABLE;
 8002ccc:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf8 <MX_SDIO_SD_Init+0x3c>)
 8002cce:	2200      	movs	r2, #0
 8002cd0:	609a      	str	r2, [r3, #8]
  hsd.Init.ClockPowerSave = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8002cd2:	4b09      	ldr	r3, [pc, #36]	@ (8002cf8 <MX_SDIO_SD_Init+0x3c>)
 8002cd4:	2200      	movs	r2, #0
 8002cd6:	60da      	str	r2, [r3, #12]
  hsd.Init.BusWide = SDIO_BUS_WIDE_1B;
 8002cd8:	4b07      	ldr	r3, [pc, #28]	@ (8002cf8 <MX_SDIO_SD_Init+0x3c>)
 8002cda:	2200      	movs	r2, #0
 8002cdc:	611a      	str	r2, [r3, #16]
  hsd.Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_ENABLE;
 8002cde:	4b06      	ldr	r3, [pc, #24]	@ (8002cf8 <MX_SDIO_SD_Init+0x3c>)
 8002ce0:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002ce4:	615a      	str	r2, [r3, #20]
  hsd.Init.ClockDiv = 2;
 8002ce6:	4b04      	ldr	r3, [pc, #16]	@ (8002cf8 <MX_SDIO_SD_Init+0x3c>)
 8002ce8:	2202      	movs	r2, #2
 8002cea:	619a      	str	r2, [r3, #24]
  /* USER CODE BEGIN SDIO_Init 2 */

  /* USER CODE END SDIO_Init 2 */

}
 8002cec:	bf00      	nop
 8002cee:	46bd      	mov	sp, r7
 8002cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cf4:	4770      	bx	lr
 8002cf6:	bf00      	nop
 8002cf8:	20015c24 	.word	0x20015c24
 8002cfc:	40012c00 	.word	0x40012c00

08002d00 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8002d00:	b580      	push	{r7, lr}
 8002d02:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8002d04:	4b17      	ldr	r3, [pc, #92]	@ (8002d64 <MX_SPI1_Init+0x64>)
 8002d06:	4a18      	ldr	r2, [pc, #96]	@ (8002d68 <MX_SPI1_Init+0x68>)
 8002d08:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002d0a:	4b16      	ldr	r3, [pc, #88]	@ (8002d64 <MX_SPI1_Init+0x64>)
 8002d0c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002d10:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002d12:	4b14      	ldr	r3, [pc, #80]	@ (8002d64 <MX_SPI1_Init+0x64>)
 8002d14:	2200      	movs	r2, #0
 8002d16:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002d18:	4b12      	ldr	r3, [pc, #72]	@ (8002d64 <MX_SPI1_Init+0x64>)
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002d1e:	4b11      	ldr	r3, [pc, #68]	@ (8002d64 <MX_SPI1_Init+0x64>)
 8002d20:	2200      	movs	r2, #0
 8002d22:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002d24:	4b0f      	ldr	r3, [pc, #60]	@ (8002d64 <MX_SPI1_Init+0x64>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002d2a:	4b0e      	ldr	r3, [pc, #56]	@ (8002d64 <MX_SPI1_Init+0x64>)
 8002d2c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002d30:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002d32:	4b0c      	ldr	r3, [pc, #48]	@ (8002d64 <MX_SPI1_Init+0x64>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002d38:	4b0a      	ldr	r3, [pc, #40]	@ (8002d64 <MX_SPI1_Init+0x64>)
 8002d3a:	2200      	movs	r2, #0
 8002d3c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002d3e:	4b09      	ldr	r3, [pc, #36]	@ (8002d64 <MX_SPI1_Init+0x64>)
 8002d40:	2200      	movs	r2, #0
 8002d42:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002d44:	4b07      	ldr	r3, [pc, #28]	@ (8002d64 <MX_SPI1_Init+0x64>)
 8002d46:	2200      	movs	r2, #0
 8002d48:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002d4a:	4b06      	ldr	r3, [pc, #24]	@ (8002d64 <MX_SPI1_Init+0x64>)
 8002d4c:	220a      	movs	r2, #10
 8002d4e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8002d50:	4804      	ldr	r0, [pc, #16]	@ (8002d64 <MX_SPI1_Init+0x64>)
 8002d52:	f007 f825 	bl	8009da0 <HAL_SPI_Init>
 8002d56:	4603      	mov	r3, r0
 8002d58:	2b00      	cmp	r3, #0
 8002d5a:	d001      	beq.n	8002d60 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002d5c:	f000 fdca 	bl	80038f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8002d60:	bf00      	nop
 8002d62:	bd80      	pop	{r7, pc}
 8002d64:	20015ca8 	.word	0x20015ca8
 8002d68:	40013000 	.word	0x40013000

08002d6c <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8002d6c:	b580      	push	{r7, lr}
 8002d6e:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002d70:	4b11      	ldr	r3, [pc, #68]	@ (8002db8 <MX_UART4_Init+0x4c>)
 8002d72:	4a12      	ldr	r2, [pc, #72]	@ (8002dbc <MX_UART4_Init+0x50>)
 8002d74:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002d76:	4b10      	ldr	r3, [pc, #64]	@ (8002db8 <MX_UART4_Init+0x4c>)
 8002d78:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002d7c:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002d7e:	4b0e      	ldr	r3, [pc, #56]	@ (8002db8 <MX_UART4_Init+0x4c>)
 8002d80:	2200      	movs	r2, #0
 8002d82:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002d84:	4b0c      	ldr	r3, [pc, #48]	@ (8002db8 <MX_UART4_Init+0x4c>)
 8002d86:	2200      	movs	r2, #0
 8002d88:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002d8a:	4b0b      	ldr	r3, [pc, #44]	@ (8002db8 <MX_UART4_Init+0x4c>)
 8002d8c:	2200      	movs	r2, #0
 8002d8e:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002d90:	4b09      	ldr	r3, [pc, #36]	@ (8002db8 <MX_UART4_Init+0x4c>)
 8002d92:	220c      	movs	r2, #12
 8002d94:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d96:	4b08      	ldr	r3, [pc, #32]	@ (8002db8 <MX_UART4_Init+0x4c>)
 8002d98:	2200      	movs	r2, #0
 8002d9a:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d9c:	4b06      	ldr	r3, [pc, #24]	@ (8002db8 <MX_UART4_Init+0x4c>)
 8002d9e:	2200      	movs	r2, #0
 8002da0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002da2:	4805      	ldr	r0, [pc, #20]	@ (8002db8 <MX_UART4_Init+0x4c>)
 8002da4:	f007 ff9e 	bl	800ace4 <HAL_UART_Init>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d001      	beq.n	8002db2 <MX_UART4_Init+0x46>
  {
    Error_Handler();
 8002dae:	f000 fda1 	bl	80038f4 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002db2:	bf00      	nop
 8002db4:	bd80      	pop	{r7, pc}
 8002db6:	bf00      	nop
 8002db8:	20015d00 	.word	0x20015d00
 8002dbc:	40004c00 	.word	0x40004c00

08002dc0 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8002dc0:	b580      	push	{r7, lr}
 8002dc2:	b082      	sub	sp, #8
 8002dc4:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8002dc6:	2300      	movs	r3, #0
 8002dc8:	607b      	str	r3, [r7, #4]
 8002dca:	4b14      	ldr	r3, [pc, #80]	@ (8002e1c <MX_DMA_Init+0x5c>)
 8002dcc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dce:	4a13      	ldr	r2, [pc, #76]	@ (8002e1c <MX_DMA_Init+0x5c>)
 8002dd0:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002dd4:	6313      	str	r3, [r2, #48]	@ 0x30
 8002dd6:	4b11      	ldr	r3, [pc, #68]	@ (8002e1c <MX_DMA_Init+0x5c>)
 8002dd8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dda:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002dde:	607b      	str	r3, [r7, #4]
 8002de0:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 8002de2:	2200      	movs	r2, #0
 8002de4:	2105      	movs	r1, #5
 8002de6:	203b      	movs	r0, #59	@ 0x3b
 8002de8:	f001 fb16 	bl	8004418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8002dec:	203b      	movs	r0, #59	@ 0x3b
 8002dee:	f001 fb2f 	bl	8004450 <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream6_IRQn, 5, 0);
 8002df2:	2200      	movs	r2, #0
 8002df4:	2105      	movs	r1, #5
 8002df6:	2045      	movs	r0, #69	@ 0x45
 8002df8:	f001 fb0e 	bl	8004418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream6_IRQn);
 8002dfc:	2045      	movs	r0, #69	@ 0x45
 8002dfe:	f001 fb27 	bl	8004450 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0);
 8002e02:	2200      	movs	r2, #0
 8002e04:	2105      	movs	r1, #5
 8002e06:	2044      	movs	r0, #68	@ 0x44
 8002e08:	f001 fb06 	bl	8004418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8002e0c:	2044      	movs	r0, #68	@ 0x44
 8002e0e:	f001 fb1f 	bl	8004450 <HAL_NVIC_EnableIRQ>
}
 8002e12:	bf00      	nop
 8002e14:	3708      	adds	r7, #8
 8002e16:	46bd      	mov	sp, r7
 8002e18:	bd80      	pop	{r7, pc}
 8002e1a:	bf00      	nop
 8002e1c:	40023800 	.word	0x40023800

08002e20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002e20:	b580      	push	{r7, lr}
 8002e22:	b08a      	sub	sp, #40	@ 0x28
 8002e24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002e26:	f107 0314 	add.w	r3, r7, #20
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	601a      	str	r2, [r3, #0]
 8002e2e:	605a      	str	r2, [r3, #4]
 8002e30:	609a      	str	r2, [r3, #8]
 8002e32:	60da      	str	r2, [r3, #12]
 8002e34:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e36:	2300      	movs	r3, #0
 8002e38:	613b      	str	r3, [r7, #16]
 8002e3a:	4b3f      	ldr	r3, [pc, #252]	@ (8002f38 <MX_GPIO_Init+0x118>)
 8002e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e3e:	4a3e      	ldr	r2, [pc, #248]	@ (8002f38 <MX_GPIO_Init+0x118>)
 8002e40:	f043 0301 	orr.w	r3, r3, #1
 8002e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e46:	4b3c      	ldr	r3, [pc, #240]	@ (8002f38 <MX_GPIO_Init+0x118>)
 8002e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e4a:	f003 0301 	and.w	r3, r3, #1
 8002e4e:	613b      	str	r3, [r7, #16]
 8002e50:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e52:	2300      	movs	r3, #0
 8002e54:	60fb      	str	r3, [r7, #12]
 8002e56:	4b38      	ldr	r3, [pc, #224]	@ (8002f38 <MX_GPIO_Init+0x118>)
 8002e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5a:	4a37      	ldr	r2, [pc, #220]	@ (8002f38 <MX_GPIO_Init+0x118>)
 8002e5c:	f043 0302 	orr.w	r3, r3, #2
 8002e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e62:	4b35      	ldr	r3, [pc, #212]	@ (8002f38 <MX_GPIO_Init+0x118>)
 8002e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e66:	f003 0302 	and.w	r3, r3, #2
 8002e6a:	60fb      	str	r3, [r7, #12]
 8002e6c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e6e:	2300      	movs	r3, #0
 8002e70:	60bb      	str	r3, [r7, #8]
 8002e72:	4b31      	ldr	r3, [pc, #196]	@ (8002f38 <MX_GPIO_Init+0x118>)
 8002e74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e76:	4a30      	ldr	r2, [pc, #192]	@ (8002f38 <MX_GPIO_Init+0x118>)
 8002e78:	f043 0304 	orr.w	r3, r3, #4
 8002e7c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e7e:	4b2e      	ldr	r3, [pc, #184]	@ (8002f38 <MX_GPIO_Init+0x118>)
 8002e80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e82:	f003 0304 	and.w	r3, r3, #4
 8002e86:	60bb      	str	r3, [r7, #8]
 8002e88:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	607b      	str	r3, [r7, #4]
 8002e8e:	4b2a      	ldr	r3, [pc, #168]	@ (8002f38 <MX_GPIO_Init+0x118>)
 8002e90:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e92:	4a29      	ldr	r2, [pc, #164]	@ (8002f38 <MX_GPIO_Init+0x118>)
 8002e94:	f043 0308 	orr.w	r3, r3, #8
 8002e98:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e9a:	4b27      	ldr	r3, [pc, #156]	@ (8002f38 <MX_GPIO_Init+0x118>)
 8002e9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e9e:	f003 0308 	and.w	r3, r3, #8
 8002ea2:	607b      	str	r3, [r7, #4]
 8002ea4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_CS_GPIO_Port, LCD_CS_Pin, GPIO_PIN_RESET);
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	2110      	movs	r1, #16
 8002eaa:	4824      	ldr	r0, [pc, #144]	@ (8002f3c <MX_GPIO_Init+0x11c>)
 8002eac:	f002 fa42 	bl	8005334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LCD_RST_Pin|LCD_DC_Pin, GPIO_PIN_RESET);
 8002eb0:	2200      	movs	r2, #0
 8002eb2:	2103      	movs	r1, #3
 8002eb4:	4822      	ldr	r0, [pc, #136]	@ (8002f40 <MX_GPIO_Init+0x120>)
 8002eb6:	f002 fa3d 	bl	8005334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LCD_LED_GPIO_Port, LCD_LED_Pin, GPIO_PIN_RESET);
 8002eba:	2200      	movs	r2, #0
 8002ebc:	2180      	movs	r1, #128	@ 0x80
 8002ebe:	4821      	ldr	r0, [pc, #132]	@ (8002f44 <MX_GPIO_Init+0x124>)
 8002ec0:	f002 fa38 	bl	8005334 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LCD_CS_Pin */
  GPIO_InitStruct.Pin = LCD_CS_Pin;
 8002ec4:	2310      	movs	r3, #16
 8002ec6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ec8:	2301      	movs	r3, #1
 8002eca:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ecc:	2300      	movs	r3, #0
 8002ece:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_CS_GPIO_Port, &GPIO_InitStruct);
 8002ed4:	f107 0314 	add.w	r3, r7, #20
 8002ed8:	4619      	mov	r1, r3
 8002eda:	4818      	ldr	r0, [pc, #96]	@ (8002f3c <MX_GPIO_Init+0x11c>)
 8002edc:	f002 f876 	bl	8004fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : LCD_RST_Pin LCD_DC_Pin */
  GPIO_InitStruct.Pin = LCD_RST_Pin|LCD_DC_Pin;
 8002ee0:	2303      	movs	r3, #3
 8002ee2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002ee4:	2301      	movs	r3, #1
 8002ee6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002eec:	2300      	movs	r3, #0
 8002eee:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002ef0:	f107 0314 	add.w	r3, r7, #20
 8002ef4:	4619      	mov	r1, r3
 8002ef6:	4812      	ldr	r0, [pc, #72]	@ (8002f40 <MX_GPIO_Init+0x120>)
 8002ef8:	f002 f868 	bl	8004fcc <HAL_GPIO_Init>

  /*Configure GPIO pin : LCD_LED_Pin */
  GPIO_InitStruct.Pin = LCD_LED_Pin;
 8002efc:	2380      	movs	r3, #128	@ 0x80
 8002efe:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f00:	2301      	movs	r3, #1
 8002f02:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f04:	2300      	movs	r3, #0
 8002f06:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f08:	2300      	movs	r3, #0
 8002f0a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LCD_LED_GPIO_Port, &GPIO_InitStruct);
 8002f0c:	f107 0314 	add.w	r3, r7, #20
 8002f10:	4619      	mov	r1, r3
 8002f12:	480c      	ldr	r0, [pc, #48]	@ (8002f44 <MX_GPIO_Init+0x124>)
 8002f14:	f002 f85a 	bl	8004fcc <HAL_GPIO_Init>

  /*Configure GPIO pins : R1_Pin R2_Pin R3_Pin R4_Pin */
  GPIO_InitStruct.Pin = BTN_CONFIRM_PIN |BTN_BACK_PIN|BTN_UP_PIN|BTN_DOWN_PIN;
 8002f18:	23f0      	movs	r3, #240	@ 0xf0
 8002f1a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f1c:	2300      	movs	r3, #0
 8002f1e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002f20:	2301      	movs	r3, #1
 8002f22:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002f24:	f107 0314 	add.w	r3, r7, #20
 8002f28:	4619      	mov	r1, r3
 8002f2a:	4807      	ldr	r0, [pc, #28]	@ (8002f48 <MX_GPIO_Init+0x128>)
 8002f2c:	f002 f84e 	bl	8004fcc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002f30:	bf00      	nop
 8002f32:	3728      	adds	r7, #40	@ 0x28
 8002f34:	46bd      	mov	sp, r7
 8002f36:	bd80      	pop	{r7, pc}
 8002f38:	40023800 	.word	0x40023800
 8002f3c:	40020000 	.word	0x40020000
 8002f40:	40020400 	.word	0x40020400
 8002f44:	40020800 	.word	0x40020800
 8002f48:	40020c00 	.word	0x40020c00

08002f4c <StartInputHalTask>:
/* USER CODE BEGIN 4 */

/* USER CODE END 4 */

void StartInputHalTask(void const * argument)
{
 8002f4c:	b580      	push	{r7, lr}
 8002f4e:	b084      	sub	sp, #16
 8002f50:	af00      	add	r7, sp, #0
 8002f52:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */
  char cCurrent;
  /* Infinite loop */
  for(;;) // O loop infinito de uma tarefa RTOS é "for(;;)"
  {
    cCurrent = KEYPAD_Scan(); // Escaneia o teclado
 8002f54:	f7ff fc34 	bl	80027c0 <KEYPAD_Scan>
 8002f58:	4603      	mov	r3, r0
 8002f5a:	72fb      	strb	r3, [r7, #11]
    if(cCurrent != '\0')
 8002f5c:	7afb      	ldrb	r3, [r7, #11]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d002      	beq.n	8002f68 <StartInputHalTask+0x1c>
    {
      keyPressed = cCurrent;
 8002f62:	4a0d      	ldr	r2, [pc, #52]	@ (8002f98 <StartInputHalTask+0x4c>)
 8002f64:	7afb      	ldrb	r3, [r7, #11]
 8002f66:	7013      	strb	r3, [r2, #0]
    }
    for (int i = 0; i < 4; i++) {
 8002f68:	2300      	movs	r3, #0
 8002f6a:	60fb      	str	r3, [r7, #12]
 8002f6c:	e00c      	b.n	8002f88 <StartInputHalTask+0x3c>
        TCS3472_ReadData(&hi2c2, i, &colorData[i]);
 8002f6e:	68fb      	ldr	r3, [r7, #12]
 8002f70:	b2d9      	uxtb	r1, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	00db      	lsls	r3, r3, #3
 8002f76:	4a09      	ldr	r2, [pc, #36]	@ (8002f9c <StartInputHalTask+0x50>)
 8002f78:	4413      	add	r3, r2
 8002f7a:	461a      	mov	r2, r3
 8002f7c:	4808      	ldr	r0, [pc, #32]	@ (8002fa0 <StartInputHalTask+0x54>)
 8002f7e:	f7fe ff50 	bl	8001e22 <TCS3472_ReadData>
    for (int i = 0; i < 4; i++) {
 8002f82:	68fb      	ldr	r3, [r7, #12]
 8002f84:	3301      	adds	r3, #1
 8002f86:	60fb      	str	r3, [r7, #12]
 8002f88:	68fb      	ldr	r3, [r7, #12]
 8002f8a:	2b03      	cmp	r3, #3
 8002f8c:	ddef      	ble.n	8002f6e <StartInputHalTask+0x22>
    }
    osDelay(50);
 8002f8e:	2032      	movs	r0, #50	@ 0x32
 8002f90:	f00c fade 	bl	800f550 <osDelay>
    cCurrent = KEYPAD_Scan(); // Escaneia o teclado
 8002f94:	e7de      	b.n	8002f54 <StartInputHalTask+0x8>
 8002f96:	bf00      	nop
 8002f98:	20015e7c 	.word	0x20015e7c
 8002f9c:	20015e98 	.word	0x20015e98
 8002fa0:	20015bd0 	.word	0x20015bd0

08002fa4 <StartGameTask>:
  }
}

void StartGameTask(void const * argument)
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	b086      	sub	sp, #24
 8002fa8:	af00      	add	r7, sp, #0
 8002faa:	6078      	str	r0, [r7, #4]
  char cLocalKeyPressed;
  for(;;)
  {
    cLocalKeyPressed = NONE_KEY;
 8002fac:	2300      	movs	r3, #0
 8002fae:	75fb      	strb	r3, [r7, #23]
    
    osMutexWait(gameMutexHandle, osWaitForever);
 8002fb0:	4bb9      	ldr	r3, [pc, #740]	@ (8003298 <StartGameTask+0x2f4>)
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	f04f 31ff 	mov.w	r1, #4294967295
 8002fb8:	4618      	mov	r0, r3
 8002fba:	f00c faf5 	bl	800f5a8 <osMutexWait>
    if (keyPressed != NONE_KEY) {
 8002fbe:	4bb7      	ldr	r3, [pc, #732]	@ (800329c <StartGameTask+0x2f8>)
 8002fc0:	781b      	ldrb	r3, [r3, #0]
 8002fc2:	b2db      	uxtb	r3, r3
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d005      	beq.n	8002fd4 <StartGameTask+0x30>
      cLocalKeyPressed = keyPressed;
 8002fc8:	4bb4      	ldr	r3, [pc, #720]	@ (800329c <StartGameTask+0x2f8>)
 8002fca:	781b      	ldrb	r3, [r3, #0]
 8002fcc:	75fb      	strb	r3, [r7, #23]
      keyPressed = NONE_KEY; 
 8002fce:	4bb3      	ldr	r3, [pc, #716]	@ (800329c <StartGameTask+0x2f8>)
 8002fd0:	2200      	movs	r2, #0
 8002fd2:	701a      	strb	r2, [r3, #0]
    }
    osMutexRelease(gameMutexHandle);
 8002fd4:	4bb0      	ldr	r3, [pc, #704]	@ (8003298 <StartGameTask+0x2f4>)
 8002fd6:	681b      	ldr	r3, [r3, #0]
 8002fd8:	4618      	mov	r0, r3
 8002fda:	f00c fb33 	bl	800f644 <osMutexRelease>
    
    if (cLocalKeyPressed != NONE_KEY)
 8002fde:	7dfb      	ldrb	r3, [r7, #23]
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	f000 81fd 	beq.w	80033e0 <StartGameTask+0x43c>
    {
      osMutexWait(gameMutexHandle, osWaitForever);
 8002fe6:	4bac      	ldr	r3, [pc, #688]	@ (8003298 <StartGameTask+0x2f4>)
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	f04f 31ff 	mov.w	r1, #4294967295
 8002fee:	4618      	mov	r0, r3
 8002ff0:	f00c fada 	bl	800f5a8 <osMutexWait>
      switch(eCurrentState)
 8002ff4:	4baa      	ldr	r3, [pc, #680]	@ (80032a0 <StartGameTask+0x2fc>)
 8002ff6:	781b      	ldrb	r3, [r3, #0]
 8002ff8:	b2db      	uxtb	r3, r3
 8002ffa:	2b05      	cmp	r3, #5
 8002ffc:	f200 81df 	bhi.w	80033be <StartGameTask+0x41a>
 8003000:	a201      	add	r2, pc, #4	@ (adr r2, 8003008 <StartGameTask+0x64>)
 8003002:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003006:	bf00      	nop
 8003008:	08003021 	.word	0x08003021
 800300c:	08003049 	.word	0x08003049
 8003010:	08003111 	.word	0x08003111
 8003014:	080032c9 	.word	0x080032c9
 8003018:	0800332d 	.word	0x0800332d
 800301c:	080033ab 	.word	0x080033ab
      {
        case eInitGame:
        {
          eUserPlayer.u8HeartPoints = 100;
 8003020:	4ba0      	ldr	r3, [pc, #640]	@ (80032a4 <StartGameTask+0x300>)
 8003022:	2264      	movs	r2, #100	@ 0x64
 8003024:	701a      	strb	r2, [r3, #0]
          eCpuPlayer.u8HeartPoints = 100;
 8003026:	4ba0      	ldr	r3, [pc, #640]	@ (80032a8 <StartGameTask+0x304>)
 8003028:	2264      	movs	r2, #100	@ 0x64
 800302a:	701a      	strb	r2, [r3, #0]
          if(cLocalKeyPressed == CONFIRM_KEY)
 800302c:	7dfb      	ldrb	r3, [r7, #23]
 800302e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003030:	f040 81cc 	bne.w	80033cc <StartGameTask+0x428>
          {
            eCurrentState = eDificultSelect;
 8003034:	4b9a      	ldr	r3, [pc, #616]	@ (80032a0 <StartGameTask+0x2fc>)
 8003036:	2201      	movs	r2, #1
 8003038:	701a      	strb	r2, [r3, #0]
            selectedOption = 0;
 800303a:	4b9c      	ldr	r3, [pc, #624]	@ (80032ac <StartGameTask+0x308>)
 800303c:	2200      	movs	r2, #0
 800303e:	601a      	str	r2, [r3, #0]
            u8CleanScreen = TRUE;
 8003040:	4b9b      	ldr	r3, [pc, #620]	@ (80032b0 <StartGameTask+0x30c>)
 8003042:	2201      	movs	r2, #1
 8003044:	701a      	strb	r2, [r3, #0]
  }
          break;
 8003046:	e1c1      	b.n	80033cc <StartGameTask+0x428>
        }
        case eDificultSelect:
        {
          switch(cLocalKeyPressed)
 8003048:	7dfb      	ldrb	r3, [r7, #23]
 800304a:	3b23      	subs	r3, #35	@ 0x23
 800304c:	2b15      	cmp	r3, #21
 800304e:	d85d      	bhi.n	800310c <StartGameTask+0x168>
 8003050:	a201      	add	r2, pc, #4	@ (adr r2, 8003058 <StartGameTask+0xb4>)
 8003052:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003056:	bf00      	nop
 8003058:	080030e1 	.word	0x080030e1
 800305c:	0800310d 	.word	0x0800310d
 8003060:	0800310d 	.word	0x0800310d
 8003064:	0800310d 	.word	0x0800310d
 8003068:	0800310d 	.word	0x0800310d
 800306c:	0800310d 	.word	0x0800310d
 8003070:	0800310d 	.word	0x0800310d
 8003074:	080030ef 	.word	0x080030ef
 8003078:	0800310d 	.word	0x0800310d
 800307c:	0800310d 	.word	0x0800310d
 8003080:	0800310d 	.word	0x0800310d
 8003084:	0800310d 	.word	0x0800310d
 8003088:	0800310d 	.word	0x0800310d
 800308c:	0800310d 	.word	0x0800310d
 8003090:	0800310d 	.word	0x0800310d
 8003094:	080030c9 	.word	0x080030c9
 8003098:	0800310d 	.word	0x0800310d
 800309c:	0800310d 	.word	0x0800310d
 80030a0:	0800310d 	.word	0x0800310d
 80030a4:	0800310d 	.word	0x0800310d
 80030a8:	0800310d 	.word	0x0800310d
 80030ac:	080030b1 	.word	0x080030b1
          {
            case UP_KEY:
            {
              selectedOption = (selectedOption < MENU_OPTIONS_DIFFICULTY - 1) ? selectedOption + 1 : 0;
 80030b0:	4b7e      	ldr	r3, [pc, #504]	@ (80032ac <StartGameTask+0x308>)
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	2b01      	cmp	r3, #1
 80030b6:	dc03      	bgt.n	80030c0 <StartGameTask+0x11c>
 80030b8:	4b7c      	ldr	r3, [pc, #496]	@ (80032ac <StartGameTask+0x308>)
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	3301      	adds	r3, #1
 80030be:	e000      	b.n	80030c2 <StartGameTask+0x11e>
 80030c0:	2300      	movs	r3, #0
 80030c2:	4a7a      	ldr	r2, [pc, #488]	@ (80032ac <StartGameTask+0x308>)
 80030c4:	6013      	str	r3, [r2, #0]
              break;
 80030c6:	e022      	b.n	800310e <StartGameTask+0x16a>
  }
            case DOWN_KEY:
            {
              selectedOption = (selectedOption > 0) ? selectedOption - 1 : MENU_OPTIONS_DIFFICULTY - 1;
 80030c8:	4b78      	ldr	r3, [pc, #480]	@ (80032ac <StartGameTask+0x308>)
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	dd03      	ble.n	80030d8 <StartGameTask+0x134>
 80030d0:	4b76      	ldr	r3, [pc, #472]	@ (80032ac <StartGameTask+0x308>)
 80030d2:	681b      	ldr	r3, [r3, #0]
 80030d4:	3b01      	subs	r3, #1
 80030d6:	e000      	b.n	80030da <StartGameTask+0x136>
 80030d8:	2302      	movs	r3, #2
 80030da:	4a74      	ldr	r2, [pc, #464]	@ (80032ac <StartGameTask+0x308>)
 80030dc:	6013      	str	r3, [r2, #0]
              break;
 80030de:	e016      	b.n	800310e <StartGameTask+0x16a>
            }
            case BACK_KEY:
            {
              u8CleanScreen = TRUE;
 80030e0:	4b73      	ldr	r3, [pc, #460]	@ (80032b0 <StartGameTask+0x30c>)
 80030e2:	2201      	movs	r2, #1
 80030e4:	701a      	strb	r2, [r3, #0]
              eCurrentState = eInitGame;
 80030e6:	4b6e      	ldr	r3, [pc, #440]	@ (80032a0 <StartGameTask+0x2fc>)
 80030e8:	2200      	movs	r2, #0
 80030ea:	701a      	strb	r2, [r3, #0]
              break;
 80030ec:	e00f      	b.n	800310e <StartGameTask+0x16a>
            }
            case CONFIRM_KEY:
            {
              selectedDifficulty = (EDificult)selectedOption;
 80030ee:	4b6f      	ldr	r3, [pc, #444]	@ (80032ac <StartGameTask+0x308>)
 80030f0:	681b      	ldr	r3, [r3, #0]
 80030f2:	b2da      	uxtb	r2, r3
 80030f4:	4b6f      	ldr	r3, [pc, #444]	@ (80032b4 <StartGameTask+0x310>)
 80030f6:	701a      	strb	r2, [r3, #0]
              eCurrentState = ePersonaSelect;
 80030f8:	4b69      	ldr	r3, [pc, #420]	@ (80032a0 <StartGameTask+0x2fc>)
 80030fa:	2202      	movs	r2, #2
 80030fc:	701a      	strb	r2, [r3, #0]
              selectedOption = FALSE; // Reseta para o próximo menu
 80030fe:	4b6b      	ldr	r3, [pc, #428]	@ (80032ac <StartGameTask+0x308>)
 8003100:	2200      	movs	r2, #0
 8003102:	601a      	str	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8003104:	4b6a      	ldr	r3, [pc, #424]	@ (80032b0 <StartGameTask+0x30c>)
 8003106:	2201      	movs	r2, #1
 8003108:	701a      	strb	r2, [r3, #0]
              break;
 800310a:	e000      	b.n	800310e <StartGameTask+0x16a>
            }
            default:
            {
              break;
 800310c:	bf00      	nop
            }
          }
          break;
 800310e:	e162      	b.n	80033d6 <StartGameTask+0x432>
        }
        case ePersonaSelect:
        {
          switch(cLocalKeyPressed)
 8003110:	7dfb      	ldrb	r3, [r7, #23]
 8003112:	3b23      	subs	r3, #35	@ 0x23
 8003114:	2b15      	cmp	r3, #21
 8003116:	f200 80bd 	bhi.w	8003294 <StartGameTask+0x2f0>
 800311a:	a201      	add	r2, pc, #4	@ (adr r2, 8003120 <StartGameTask+0x17c>)
 800311c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003120:	080031b5 	.word	0x080031b5
 8003124:	08003295 	.word	0x08003295
 8003128:	08003295 	.word	0x08003295
 800312c:	08003295 	.word	0x08003295
 8003130:	08003295 	.word	0x08003295
 8003134:	08003295 	.word	0x08003295
 8003138:	08003295 	.word	0x08003295
 800313c:	080031c3 	.word	0x080031c3
 8003140:	08003295 	.word	0x08003295
 8003144:	08003295 	.word	0x08003295
 8003148:	08003295 	.word	0x08003295
 800314c:	08003295 	.word	0x08003295
 8003150:	08003295 	.word	0x08003295
 8003154:	08003295 	.word	0x08003295
 8003158:	08003295 	.word	0x08003295
 800315c:	08003197 	.word	0x08003197
 8003160:	08003295 	.word	0x08003295
 8003164:	08003295 	.word	0x08003295
 8003168:	08003295 	.word	0x08003295
 800316c:	08003295 	.word	0x08003295
 8003170:	08003295 	.word	0x08003295
 8003174:	08003179 	.word	0x08003179
          {
            case UP_KEY:
            {                  
              selectedOption = (selectedOption < MENU_OPTIONS_PERSONA - 1) ? selectedOption + 1 : 0;
 8003178:	4b4c      	ldr	r3, [pc, #304]	@ (80032ac <StartGameTask+0x308>)
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	2b03      	cmp	r3, #3
 800317e:	dc03      	bgt.n	8003188 <StartGameTask+0x1e4>
 8003180:	4b4a      	ldr	r3, [pc, #296]	@ (80032ac <StartGameTask+0x308>)
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	3301      	adds	r3, #1
 8003186:	e000      	b.n	800318a <StartGameTask+0x1e6>
 8003188:	2300      	movs	r3, #0
 800318a:	4a48      	ldr	r2, [pc, #288]	@ (80032ac <StartGameTask+0x308>)
 800318c:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 800318e:	4b48      	ldr	r3, [pc, #288]	@ (80032b0 <StartGameTask+0x30c>)
 8003190:	2201      	movs	r2, #1
 8003192:	701a      	strb	r2, [r3, #0]
              break;
 8003194:	e07f      	b.n	8003296 <StartGameTask+0x2f2>
            }
            case DOWN_KEY:
            {
              selectedOption = (selectedOption > 0) ? selectedOption - 1 : MENU_OPTIONS_PERSONA - 1;
 8003196:	4b45      	ldr	r3, [pc, #276]	@ (80032ac <StartGameTask+0x308>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	2b00      	cmp	r3, #0
 800319c:	dd03      	ble.n	80031a6 <StartGameTask+0x202>
 800319e:	4b43      	ldr	r3, [pc, #268]	@ (80032ac <StartGameTask+0x308>)
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	3b01      	subs	r3, #1
 80031a4:	e000      	b.n	80031a8 <StartGameTask+0x204>
 80031a6:	2304      	movs	r3, #4
 80031a8:	4a40      	ldr	r2, [pc, #256]	@ (80032ac <StartGameTask+0x308>)
 80031aa:	6013      	str	r3, [r2, #0]
              u8CleanScreen = TRUE;
 80031ac:	4b40      	ldr	r3, [pc, #256]	@ (80032b0 <StartGameTask+0x30c>)
 80031ae:	2201      	movs	r2, #1
 80031b0:	701a      	strb	r2, [r3, #0]
              break;
 80031b2:	e070      	b.n	8003296 <StartGameTask+0x2f2>
            }
            case BACK_KEY:
            {
              u8CleanScreen = TRUE;
 80031b4:	4b3e      	ldr	r3, [pc, #248]	@ (80032b0 <StartGameTask+0x30c>)
 80031b6:	2201      	movs	r2, #1
 80031b8:	701a      	strb	r2, [r3, #0]
              eCurrentState = eDificultSelect;
 80031ba:	4b39      	ldr	r3, [pc, #228]	@ (80032a0 <StartGameTask+0x2fc>)
 80031bc:	2201      	movs	r2, #1
 80031be:	701a      	strb	r2, [r3, #0]
              break;
 80031c0:	e069      	b.n	8003296 <StartGameTask+0x2f2>
            }
            case CONFIRM_KEY:
            {
              eUserPlayer.ePersonaElemental = (EElemental)selectedOption; 
 80031c2:	4b3a      	ldr	r3, [pc, #232]	@ (80032ac <StartGameTask+0x308>)
 80031c4:	681b      	ldr	r3, [r3, #0]
 80031c6:	b2da      	uxtb	r2, r3
 80031c8:	4b36      	ldr	r3, [pc, #216]	@ (80032a4 <StartGameTask+0x300>)
 80031ca:	705a      	strb	r2, [r3, #1]
              
              // Agora sim mudamos de estado
              eCurrentState = eBattleInit;
 80031cc:	4b34      	ldr	r3, [pc, #208]	@ (80032a0 <StartGameTask+0x2fc>)
 80031ce:	2203      	movs	r2, #3
 80031d0:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 80031d2:	4b37      	ldr	r3, [pc, #220]	@ (80032b0 <StartGameTask+0x30c>)
 80031d4:	2201      	movs	r2, #1
 80031d6:	701a      	strb	r2, [r3, #0]
              u8ContAttack = 0;
 80031d8:	4b37      	ldr	r3, [pc, #220]	@ (80032b8 <StartGameTask+0x314>)
 80031da:	2200      	movs	r2, #0
 80031dc:	701a      	strb	r2, [r3, #0]
              selectedOption = 0;
 80031de:	4b33      	ldr	r3, [pc, #204]	@ (80032ac <StartGameTask+0x308>)
 80031e0:	2200      	movs	r2, #0
 80031e2:	601a      	str	r2, [r3, #0]

              memset((void*)eUserPlayer.eAttackSequential, 0, sizeof(eUserPlayer.eAttackSequential));
 80031e4:	2204      	movs	r2, #4
 80031e6:	2100      	movs	r1, #0
 80031e8:	4834      	ldr	r0, [pc, #208]	@ (80032bc <StartGameTask+0x318>)
 80031ea:	f00f fa58 	bl	801269e <memset>
              memset((void*)eCpuPlayer.eAttackSequential, 0, sizeof(eCpuPlayer.eAttackSequential));
 80031ee:	2204      	movs	r2, #4
 80031f0:	2100      	movs	r1, #0
 80031f2:	4833      	ldr	r0, [pc, #204]	@ (80032c0 <StartGameTask+0x31c>)
 80031f4:	f00f fa53 	bl	801269e <memset>

              srand(HAL_GetTick()); 
 80031f8:	f001 f826 	bl	8004248 <HAL_GetTick>
 80031fc:	4603      	mov	r3, r0
 80031fe:	4618      	mov	r0, r3
 8003200:	f00f f8ba 	bl	8012378 <srand>
              
              // 🛑 NOVA LÓGICA DE ESCOLHA DA PERSONA DA CPU (Baseado na Dificuldade)
              uint8_t u8RandRange = 0;
 8003204:	2300      	movs	r3, #0
 8003206:	75bb      	strb	r3, [r7, #22]
              uint8_t u8RandMin = 0;
 8003208:	2300      	movs	r3, #0
 800320a:	757b      	strb	r3, [r7, #21]
              
              if (selectedDifficulty == eDificultEasy) {
 800320c:	4b29      	ldr	r3, [pc, #164]	@ (80032b4 <StartGameTask+0x310>)
 800320e:	781b      	ldrb	r3, [r3, #0]
 8003210:	b2db      	uxtb	r3, r3
 8003212:	2b00      	cmp	r3, #0
 8003214:	d104      	bne.n	8003220 <StartGameTask+0x27c>
                  // Fácil: Apenas Fogo (0) ou Água (1). Range [0, 1]
                  u8RandRange = 2; // (1 - 0) + 1 = 2
 8003216:	2302      	movs	r3, #2
 8003218:	75bb      	strb	r3, [r7, #22]
                  u8RandMin = 0;
 800321a:	2300      	movs	r3, #0
 800321c:	757b      	strb	r3, [r7, #21]
 800321e:	e00d      	b.n	800323c <StartGameTask+0x298>
              } else if (selectedDifficulty == eDificultMedium) {
 8003220:	4b24      	ldr	r3, [pc, #144]	@ (80032b4 <StartGameTask+0x310>)
 8003222:	781b      	ldrb	r3, [r3, #0]
 8003224:	b2db      	uxtb	r3, r3
 8003226:	2b01      	cmp	r3, #1
 8003228:	d104      	bne.n	8003234 <StartGameTask+0x290>
                  // Médio: Fogo (0) a Ar (3). Range [0, 3]
                  u8RandRange = 4; // (3 - 0) + 1 = 4
 800322a:	2304      	movs	r3, #4
 800322c:	75bb      	strb	r3, [r7, #22]
                  u8RandMin = 0;
 800322e:	2300      	movs	r3, #0
 8003230:	757b      	strb	r3, [r7, #21]
 8003232:	e003      	b.n	800323c <StartGameTask+0x298>
              } else { // Difícil (eHard)
                  // Difícil: Apenas Luz (4) ou Sombra (5). Range [4, 5]
                  u8RandRange = 2; // (5 - 4) + 1 = 2
 8003234:	2302      	movs	r3, #2
 8003236:	75bb      	strb	r3, [r7, #22]
                  u8RandMin = 4;
 8003238:	2304      	movs	r3, #4
 800323a:	757b      	strb	r3, [r7, #21]
              }
              
              // Gera o índice aleatório dentro do range e ajusta pelo mínimo
              eCpuPlayer.ePersonaElemental = (EElemental)((rand() % u8RandRange) + u8RandMin);
 800323c:	f00f f8ca 	bl	80123d4 <rand>
 8003240:	4602      	mov	r2, r0
 8003242:	7dbb      	ldrb	r3, [r7, #22]
 8003244:	fb92 f1f3 	sdiv	r1, r2, r3
 8003248:	fb01 f303 	mul.w	r3, r1, r3
 800324c:	1ad3      	subs	r3, r2, r3
 800324e:	b2da      	uxtb	r2, r3
 8003250:	7d7b      	ldrb	r3, [r7, #21]
 8003252:	4413      	add	r3, r2
 8003254:	b2da      	uxtb	r2, r3
 8003256:	4b14      	ldr	r3, [pc, #80]	@ (80032a8 <StartGameTask+0x304>)
 8003258:	705a      	strb	r2, [r3, #1]

              // ... (O restante da geração dos ataques da CPU permanece, mas deve usar a nova Persona Elemental para coerência se necessário)
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 800325a:	2300      	movs	r3, #0
 800325c:	753b      	strb	r3, [r7, #20]
 800325e:	e015      	b.n	800328c <StartGameTask+0x2e8>
              {
                eCpuPlayer.eAttackSequential[u8Idx] = (EColor)(rand() % 6); // Pode manter o ataque aleatório de 0-5
 8003260:	f00f f8b8 	bl	80123d4 <rand>
 8003264:	4602      	mov	r2, r0
 8003266:	4b17      	ldr	r3, [pc, #92]	@ (80032c4 <StartGameTask+0x320>)
 8003268:	fb83 3102 	smull	r3, r1, r3, r2
 800326c:	17d3      	asrs	r3, r2, #31
 800326e:	1ac9      	subs	r1, r1, r3
 8003270:	460b      	mov	r3, r1
 8003272:	005b      	lsls	r3, r3, #1
 8003274:	440b      	add	r3, r1
 8003276:	005b      	lsls	r3, r3, #1
 8003278:	1ad1      	subs	r1, r2, r3
 800327a:	7d3b      	ldrb	r3, [r7, #20]
 800327c:	b2c9      	uxtb	r1, r1
 800327e:	4a0a      	ldr	r2, [pc, #40]	@ (80032a8 <StartGameTask+0x304>)
 8003280:	4413      	add	r3, r2
 8003282:	460a      	mov	r2, r1
 8003284:	709a      	strb	r2, [r3, #2]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8003286:	7d3b      	ldrb	r3, [r7, #20]
 8003288:	3301      	adds	r3, #1
 800328a:	753b      	strb	r3, [r7, #20]
 800328c:	7d3b      	ldrb	r3, [r7, #20]
 800328e:	2b03      	cmp	r3, #3
 8003290:	d9e6      	bls.n	8003260 <StartGameTask+0x2bc>
              }
              break;            }
 8003292:	e000      	b.n	8003296 <StartGameTask+0x2f2>
            default:
            {
              break;
 8003294:	bf00      	nop
            }
          }
          break;
 8003296:	e09e      	b.n	80033d6 <StartGameTask+0x432>
 8003298:	20015e74 	.word	0x20015e74
 800329c:	20015e7c 	.word	0x20015e7c
 80032a0:	20015e7d 	.word	0x20015e7d
 80032a4:	20015e88 	.word	0x20015e88
 80032a8:	20015e90 	.word	0x20015e90
 80032ac:	20015e80 	.word	0x20015e80
 80032b0:	2000003c 	.word	0x2000003c
 80032b4:	20015e84 	.word	0x20015e84
 80032b8:	20015eb8 	.word	0x20015eb8
 80032bc:	20015e8a 	.word	0x20015e8a
 80032c0:	20015e92 	.word	0x20015e92
 80032c4:	2aaaaaab 	.word	0x2aaaaaab
        }
        case eBattleInit:
        {
          // A lógica de ataque agora só depende das teclas CONFIRM e BACK
          switch (cLocalKeyPressed)
 80032c8:	7dfb      	ldrb	r3, [r7, #23]
 80032ca:	2b23      	cmp	r3, #35	@ 0x23
 80032cc:	d025      	beq.n	800331a <StartGameTask+0x376>
 80032ce:	2b2a      	cmp	r3, #42	@ 0x2a
 80032d0:	d12a      	bne.n	8003328 <StartGameTask+0x384>
          {
            case CONFIRM_KEY:
            {
              // Lê a cor de cada um dos 4 sensores e define a sequência de ataque
              for (int i = 0; i < ATTACKS_NUMBERS; i++)
 80032d2:	2300      	movs	r3, #0
 80032d4:	613b      	str	r3, [r7, #16]
 80032d6:	e012      	b.n	80032fe <StartGameTask+0x35a>
              {
                  eUserPlayer.eAttackSequential[i] = TCS3472_DetectColor(colorData[i]);
 80032d8:	4a43      	ldr	r2, [pc, #268]	@ (80033e8 <StartGameTask+0x444>)
 80032da:	693b      	ldr	r3, [r7, #16]
 80032dc:	00db      	lsls	r3, r3, #3
 80032de:	4413      	add	r3, r2
 80032e0:	e893 0003 	ldmia.w	r3, {r0, r1}
 80032e4:	f7fe fe12 	bl	8001f0c <TCS3472_DetectColor>
 80032e8:	4603      	mov	r3, r0
 80032ea:	4619      	mov	r1, r3
 80032ec:	4a3f      	ldr	r2, [pc, #252]	@ (80033ec <StartGameTask+0x448>)
 80032ee:	693b      	ldr	r3, [r7, #16]
 80032f0:	4413      	add	r3, r2
 80032f2:	3302      	adds	r3, #2
 80032f4:	460a      	mov	r2, r1
 80032f6:	701a      	strb	r2, [r3, #0]
              for (int i = 0; i < ATTACKS_NUMBERS; i++)
 80032f8:	693b      	ldr	r3, [r7, #16]
 80032fa:	3301      	adds	r3, #1
 80032fc:	613b      	str	r3, [r7, #16]
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	2b03      	cmp	r3, #3
 8003302:	dde9      	ble.n	80032d8 <StartGameTask+0x334>
              }

              // Prepara e inicia a batalha
              vInitBattle(&eUserPlayer, &eCpuPlayer);
 8003304:	493a      	ldr	r1, [pc, #232]	@ (80033f0 <StartGameTask+0x44c>)
 8003306:	4839      	ldr	r0, [pc, #228]	@ (80033ec <StartGameTask+0x448>)
 8003308:	f7fe fe8e 	bl	8002028 <vInitBattle>
              eCurrentState = ePlayerTurn;
 800330c:	4b39      	ldr	r3, [pc, #228]	@ (80033f4 <StartGameTask+0x450>)
 800330e:	2204      	movs	r2, #4
 8003310:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8003312:	4b39      	ldr	r3, [pc, #228]	@ (80033f8 <StartGameTask+0x454>)
 8003314:	2201      	movs	r2, #1
 8003316:	701a      	strb	r2, [r3, #0]
              break;
 8003318:	e007      	b.n	800332a <StartGameTask+0x386>
            } 
            case BACK_KEY:
            {
              eCurrentState = ePersonaSelect;
 800331a:	4b36      	ldr	r3, [pc, #216]	@ (80033f4 <StartGameTask+0x450>)
 800331c:	2202      	movs	r2, #2
 800331e:	701a      	strb	r2, [r3, #0]
              u8CleanScreen = TRUE;
 8003320:	4b35      	ldr	r3, [pc, #212]	@ (80033f8 <StartGameTask+0x454>)
 8003322:	2201      	movs	r2, #1
 8003324:	701a      	strb	r2, [r3, #0]
              break;
 8003326:	e000      	b.n	800332a <StartGameTask+0x386>
            }
            default:
              // Ignora outras teclas, pois a tela se atualiza sozinha
              break;
 8003328:	bf00      	nop
          }
          break;
 800332a:	e054      	b.n	80033d6 <StartGameTask+0x432>
        }
        case ePlayerTurn:
        {
          if(cLocalKeyPressed == CONFIRM_KEY)
 800332c:	7dfb      	ldrb	r3, [r7, #23]
 800332e:	2b2a      	cmp	r3, #42	@ 0x2a
 8003330:	d14e      	bne.n	80033d0 <StartGameTask+0x42c>
          {            
            if (eUserPlayer.u8HeartPoints == 0 || eCpuPlayer.u8HeartPoints == 0)
 8003332:	4b2e      	ldr	r3, [pc, #184]	@ (80033ec <StartGameTask+0x448>)
 8003334:	781b      	ldrb	r3, [r3, #0]
 8003336:	b2db      	uxtb	r3, r3
 8003338:	2b00      	cmp	r3, #0
 800333a:	d004      	beq.n	8003346 <StartGameTask+0x3a2>
 800333c:	4b2c      	ldr	r3, [pc, #176]	@ (80033f0 <StartGameTask+0x44c>)
 800333e:	781b      	ldrb	r3, [r3, #0]
 8003340:	b2db      	uxtb	r3, r3
 8003342:	2b00      	cmp	r3, #0
 8003344:	d103      	bne.n	800334e <StartGameTask+0x3aa>
            {
              eCurrentState = eEndGame; 
 8003346:	4b2b      	ldr	r3, [pc, #172]	@ (80033f4 <StartGameTask+0x450>)
 8003348:	2205      	movs	r2, #5
 800334a:	701a      	strb	r2, [r3, #0]
 800334c:	e029      	b.n	80033a2 <StartGameTask+0x3fe>
            }
            else
            {
              // Ninguém perdeu, volta para selecionar novos ataques
              eCurrentState = eBattleInit;
 800334e:	4b29      	ldr	r3, [pc, #164]	@ (80033f4 <StartGameTask+0x450>)
 8003350:	2203      	movs	r2, #3
 8003352:	701a      	strb	r2, [r3, #0]
              u8ContAttack = 0; // Prepara para o novo round
 8003354:	4b29      	ldr	r3, [pc, #164]	@ (80033fc <StartGameTask+0x458>)
 8003356:	2200      	movs	r2, #0
 8003358:	701a      	strb	r2, [r3, #0]
              selectedOption = 0;
 800335a:	4b29      	ldr	r3, [pc, #164]	@ (8003400 <StartGameTask+0x45c>)
 800335c:	2200      	movs	r2, #0
 800335e:	601a      	str	r2, [r3, #0]
              memset((void*)eUserPlayer.eAttackSequential, 0, sizeof(eUserPlayer.eAttackSequential));
 8003360:	2204      	movs	r2, #4
 8003362:	2100      	movs	r1, #0
 8003364:	4827      	ldr	r0, [pc, #156]	@ (8003404 <StartGameTask+0x460>)
 8003366:	f00f f99a 	bl	801269e <memset>
              
              // Gera novos ataques para a CPU para o próximo round
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 800336a:	2300      	movs	r3, #0
 800336c:	73fb      	strb	r3, [r7, #15]
 800336e:	e015      	b.n	800339c <StartGameTask+0x3f8>
              {
                eCpuPlayer.eAttackSequential[u8Idx] = (EColor)(rand() % 6);
 8003370:	f00f f830 	bl	80123d4 <rand>
 8003374:	4602      	mov	r2, r0
 8003376:	4b24      	ldr	r3, [pc, #144]	@ (8003408 <StartGameTask+0x464>)
 8003378:	fb83 3102 	smull	r3, r1, r3, r2
 800337c:	17d3      	asrs	r3, r2, #31
 800337e:	1ac9      	subs	r1, r1, r3
 8003380:	460b      	mov	r3, r1
 8003382:	005b      	lsls	r3, r3, #1
 8003384:	440b      	add	r3, r1
 8003386:	005b      	lsls	r3, r3, #1
 8003388:	1ad1      	subs	r1, r2, r3
 800338a:	7bfb      	ldrb	r3, [r7, #15]
 800338c:	b2c9      	uxtb	r1, r1
 800338e:	4a18      	ldr	r2, [pc, #96]	@ (80033f0 <StartGameTask+0x44c>)
 8003390:	4413      	add	r3, r2
 8003392:	460a      	mov	r2, r1
 8003394:	709a      	strb	r2, [r3, #2]
              for(uint8_t u8Idx = 0; u8Idx < ATTACKS_NUMBERS; u8Idx++)
 8003396:	7bfb      	ldrb	r3, [r7, #15]
 8003398:	3301      	adds	r3, #1
 800339a:	73fb      	strb	r3, [r7, #15]
 800339c:	7bfb      	ldrb	r3, [r7, #15]
 800339e:	2b03      	cmp	r3, #3
 80033a0:	d9e6      	bls.n	8003370 <StartGameTask+0x3cc>
              }
            }
            u8CleanScreen = TRUE;
 80033a2:	4b15      	ldr	r3, [pc, #84]	@ (80033f8 <StartGameTask+0x454>)
 80033a4:	2201      	movs	r2, #1
 80033a6:	701a      	strb	r2, [r3, #0]
          }
          break;
 80033a8:	e012      	b.n	80033d0 <StartGameTask+0x42c>
        }
        case eEndGame:
        {
          if(cLocalKeyPressed == CONFIRM_KEY)
 80033aa:	7dfb      	ldrb	r3, [r7, #23]
 80033ac:	2b2a      	cmp	r3, #42	@ 0x2a
 80033ae:	d111      	bne.n	80033d4 <StartGameTask+0x430>
          {
            eCurrentState = eInitGame;
 80033b0:	4b10      	ldr	r3, [pc, #64]	@ (80033f4 <StartGameTask+0x450>)
 80033b2:	2200      	movs	r2, #0
 80033b4:	701a      	strb	r2, [r3, #0]
            u8CleanScreen = TRUE;
 80033b6:	4b10      	ldr	r3, [pc, #64]	@ (80033f8 <StartGameTask+0x454>)
 80033b8:	2201      	movs	r2, #1
 80033ba:	701a      	strb	r2, [r3, #0]
          }
          break;
 80033bc:	e00a      	b.n	80033d4 <StartGameTask+0x430>
        }
        default:
        {
          // Estado desconhecido, volta para o início por segurança
          eCurrentState = eInitGame;
 80033be:	4b0d      	ldr	r3, [pc, #52]	@ (80033f4 <StartGameTask+0x450>)
 80033c0:	2200      	movs	r2, #0
 80033c2:	701a      	strb	r2, [r3, #0]
          u8CleanScreen = TRUE;
 80033c4:	4b0c      	ldr	r3, [pc, #48]	@ (80033f8 <StartGameTask+0x454>)
 80033c6:	2201      	movs	r2, #1
 80033c8:	701a      	strb	r2, [r3, #0]
          break;
 80033ca:	e004      	b.n	80033d6 <StartGameTask+0x432>
          break;
 80033cc:	bf00      	nop
 80033ce:	e002      	b.n	80033d6 <StartGameTask+0x432>
          break;
 80033d0:	bf00      	nop
 80033d2:	e000      	b.n	80033d6 <StartGameTask+0x432>
          break;
 80033d4:	bf00      	nop
        }
      }
      osMutexRelease(gameMutexHandle);
 80033d6:	4b0d      	ldr	r3, [pc, #52]	@ (800340c <StartGameTask+0x468>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4618      	mov	r0, r3
 80033dc:	f00c f932 	bl	800f644 <osMutexRelease>
    }
    osDelay(50);
 80033e0:	2032      	movs	r0, #50	@ 0x32
 80033e2:	f00c f8b5 	bl	800f550 <osDelay>
    cLocalKeyPressed = NONE_KEY;
 80033e6:	e5e1      	b.n	8002fac <StartGameTask+0x8>
 80033e8:	20015e98 	.word	0x20015e98
 80033ec:	20015e88 	.word	0x20015e88
 80033f0:	20015e90 	.word	0x20015e90
 80033f4:	20015e7d 	.word	0x20015e7d
 80033f8:	2000003c 	.word	0x2000003c
 80033fc:	20015eb8 	.word	0x20015eb8
 8003400:	20015e80 	.word	0x20015e80
 8003404:	20015e8a 	.word	0x20015e8a
 8003408:	2aaaaaab 	.word	0x2aaaaaab
 800340c:	20015e74 	.word	0x20015e74

08003410 <StartDisplayTask>:
  }
}

void StartDisplayTask(void const * argument)
{
 8003410:	b580      	push	{r7, lr}
 8003412:	b092      	sub	sp, #72	@ 0x48
 8003414:	af04      	add	r7, sp, #16
 8003416:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDisplayTask */
  char buffer[30];
  static int lastSelectedOption = -1;
  static int lastSelectedPersona = -1;
  EGameStates ePreviousState = eInitGame;
 8003418:	2300      	movs	r3, #0
 800341a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  FRESULT fres;

  // Damos um pequeno delay para garantir que tudo estabilizou
  osDelay(500); 
 800341e:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 8003422:	f00c f895 	bl	800f550 <osDelay>

  // Tenta montar o SD (o "1" significa montar imediatamente)
  fres = f_mount(&SDFatFS, (TCHAR const*)SDPath, 1);
 8003426:	2201      	movs	r2, #1
 8003428:	4993      	ldr	r1, [pc, #588]	@ (8003678 <StartDisplayTask+0x268>)
 800342a:	4894      	ldr	r0, [pc, #592]	@ (800367c <StartDisplayTask+0x26c>)
 800342c:	f00b f8b2 	bl	800e594 <f_mount>
 8003430:	4603      	mov	r3, r0
 8003432:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  
  if (fres == FR_OK)
 8003436:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800343a:	2b00      	cmp	r3, #0
 800343c:	d111      	bne.n	8003462 <StartDisplayTask+0x52>
  {
      // Sucesso!
      sdCardMounted = 1; 
 800343e:	4b90      	ldr	r3, [pc, #576]	@ (8003680 <StartDisplayTask+0x270>)
 8003440:	2201      	movs	r2, #1
 8003442:	701a      	strb	r2, [r3, #0]
      ILI9488_WriteString(10, 10, "Cartao SD Montado!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 8003444:	4b8f      	ldr	r3, [pc, #572]	@ (8003684 <StartDisplayTask+0x274>)
 8003446:	2200      	movs	r2, #0
 8003448:	9202      	str	r2, [sp, #8]
 800344a:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 800344e:	9201      	str	r2, [sp, #4]
 8003450:	685a      	ldr	r2, [r3, #4]
 8003452:	9200      	str	r2, [sp, #0]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	4a8c      	ldr	r2, [pc, #560]	@ (8003688 <StartDisplayTask+0x278>)
 8003458:	210a      	movs	r1, #10
 800345a:	200a      	movs	r0, #10
 800345c:	f7fd fef6 	bl	800124c <ILI9488_WriteString>
 8003460:	e02c      	b.n	80034bc <StartDisplayTask+0xac>
  }
  else
  {
      // Falha!
      sdCardMounted = 0;
 8003462:	4b87      	ldr	r3, [pc, #540]	@ (8003680 <StartDisplayTask+0x270>)
 8003464:	2200      	movs	r2, #0
 8003466:	701a      	strb	r2, [r3, #0]
      sprintf(buffer, "Falha SD: %d", (int)fres); // Exibe o código de erro
 8003468:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 800346c:	f107 030c 	add.w	r3, r7, #12
 8003470:	4986      	ldr	r1, [pc, #536]	@ (800368c <StartDisplayTask+0x27c>)
 8003472:	4618      	mov	r0, r3
 8003474:	f00f f8ae 	bl	80125d4 <siprintf>
      ILI9488_WriteString(10, 10, buffer, Font_7x10, ILI9488_RED, ILI9488_BLACK);
 8003478:	4b82      	ldr	r3, [pc, #520]	@ (8003684 <StartDisplayTask+0x274>)
 800347a:	f107 010c 	add.w	r1, r7, #12
 800347e:	2200      	movs	r2, #0
 8003480:	9202      	str	r2, [sp, #8]
 8003482:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003486:	9201      	str	r2, [sp, #4]
 8003488:	685a      	ldr	r2, [r3, #4]
 800348a:	9200      	str	r2, [sp, #0]
 800348c:	681b      	ldr	r3, [r3, #0]
 800348e:	460a      	mov	r2, r1
 8003490:	210a      	movs	r1, #10
 8003492:	200a      	movs	r0, #10
 8003494:	f7fd feda 	bl	800124c <ILI9488_WriteString>
      
      if (fres == FR_NOT_READY) {
 8003498:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800349c:	2b03      	cmp	r3, #3
 800349e:	d10d      	bne.n	80034bc <StartDisplayTask+0xac>
          ILI9488_WriteString(10, 25, "FR_NOT_READY", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 80034a0:	4b78      	ldr	r3, [pc, #480]	@ (8003684 <StartDisplayTask+0x274>)
 80034a2:	2200      	movs	r2, #0
 80034a4:	9202      	str	r2, [sp, #8]
 80034a6:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80034aa:	9201      	str	r2, [sp, #4]
 80034ac:	685a      	ldr	r2, [r3, #4]
 80034ae:	9200      	str	r2, [sp, #0]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	4a77      	ldr	r2, [pc, #476]	@ (8003690 <StartDisplayTask+0x280>)
 80034b4:	2119      	movs	r1, #25
 80034b6:	200a      	movs	r0, #10
 80034b8:	f7fd fec8 	bl	800124c <ILI9488_WriteString>
      }
  }
  if (sdCardMounted) {
 80034bc:	4b70      	ldr	r3, [pc, #448]	@ (8003680 <StartDisplayTask+0x270>)
 80034be:	781b      	ldrb	r3, [r3, #0]
 80034c0:	b2db      	uxtb	r3, r3
 80034c2:	2b00      	cmp	r3, #0
 80034c4:	d012      	beq.n	80034ec <StartDisplayTask+0xdc>
    if(LoadAllIconsToCache()) {
 80034c6:	f7ff f861 	bl	800258c <LoadAllIconsToCache>
 80034ca:	4603      	mov	r3, r0
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d00d      	beq.n	80034ec <StartDisplayTask+0xdc>
        ILI9488_WriteString(10,50,"Cache OK", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 80034d0:	4b6c      	ldr	r3, [pc, #432]	@ (8003684 <StartDisplayTask+0x274>)
 80034d2:	2200      	movs	r2, #0
 80034d4:	9202      	str	r2, [sp, #8]
 80034d6:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 80034da:	9201      	str	r2, [sp, #4]
 80034dc:	685a      	ldr	r2, [r3, #4]
 80034de:	9200      	str	r2, [sp, #0]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	4a6c      	ldr	r2, [pc, #432]	@ (8003694 <StartDisplayTask+0x284>)
 80034e4:	2132      	movs	r1, #50	@ 0x32
 80034e6:	200a      	movs	r0, #10
 80034e8:	f7fd feb0 	bl	800124c <ILI9488_WriteString>
    }
  }

  // A flag u8CleanScreen deve estar TRUE por padrão no início para forçar o primeiro desenho
  osMutexWait(gameMutexHandle, osWaitForever);
 80034ec:	4b6a      	ldr	r3, [pc, #424]	@ (8003698 <StartDisplayTask+0x288>)
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f04f 31ff 	mov.w	r1, #4294967295
 80034f4:	4618      	mov	r0, r3
 80034f6:	f00c f857 	bl	800f5a8 <osMutexWait>
  u8CleanScreen = TRUE;
 80034fa:	4b68      	ldr	r3, [pc, #416]	@ (800369c <StartDisplayTask+0x28c>)
 80034fc:	2201      	movs	r2, #1
 80034fe:	701a      	strb	r2, [r3, #0]
  osMutexRelease(gameMutexHandle);
 8003500:	4b65      	ldr	r3, [pc, #404]	@ (8003698 <StartDisplayTask+0x288>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4618      	mov	r0, r3
 8003506:	f00c f89d 	bl	800f644 <osMutexRelease>


  for(;;)
  {
    // --- Leitura segura das variáveis globais ---
    osMutexWait(gameMutexHandle, osWaitForever);
 800350a:	4b63      	ldr	r3, [pc, #396]	@ (8003698 <StartDisplayTask+0x288>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f04f 31ff 	mov.w	r1, #4294967295
 8003512:	4618      	mov	r0, r3
 8003514:	f00c f848 	bl	800f5a8 <osMutexWait>
    EGameStates eLocalCurrentState = eCurrentState;
 8003518:	4b61      	ldr	r3, [pc, #388]	@ (80036a0 <StartDisplayTask+0x290>)
 800351a:	781b      	ldrb	r3, [r3, #0]
 800351c:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
    uint8_t bNeedsRedraw = u8CleanScreen; // Verifica a flag que a GameTask define
 8003520:	4b5e      	ldr	r3, [pc, #376]	@ (800369c <StartDisplayTask+0x28c>)
 8003522:	781b      	ldrb	r3, [r3, #0]
 8003524:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
    osMutexRelease(gameMutexHandle);
 8003528:	4b5b      	ldr	r3, [pc, #364]	@ (8003698 <StartDisplayTask+0x288>)
 800352a:	681b      	ldr	r3, [r3, #0]
 800352c:	4618      	mov	r0, r3
 800352e:	f00c f889 	bl	800f644 <osMutexRelease>
    // --- Fim da leitura segura ---

    // CONDIÇÃO DE REDESENHO CORRIGIDA:
    // Redesenha se o estado mudou (ex: menu -> jogo) OU
    // se a lógica do jogo (GameTask) pediu (ex: mudou a opção do menu)
    if(eLocalCurrentState != ePreviousState || bNeedsRedraw == TRUE)
 8003532:	f897 202e 	ldrb.w	r2, [r7, #46]	@ 0x2e
 8003536:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800353a:	429a      	cmp	r2, r3
 800353c:	d104      	bne.n	8003548 <StartDisplayTask+0x138>
 800353e:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003542:	2b01      	cmp	r3, #1
 8003544:	f040 8128 	bne.w	8003798 <StartDisplayTask+0x388>
    {
      // Limpa a tela
      ClearScreen(); 
 8003548:	f7fe fe8c 	bl	8002264 <ClearScreen>
      lastSelectedOption = selectedOption;    
 800354c:	4b55      	ldr	r3, [pc, #340]	@ (80036a4 <StartDisplayTask+0x294>)
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	4a55      	ldr	r2, [pc, #340]	@ (80036a8 <StartDisplayTask+0x298>)
 8003552:	6013      	str	r3, [r2, #0]
      lastSelectedPersona = -1;
 8003554:	4b55      	ldr	r3, [pc, #340]	@ (80036ac <StartDisplayTask+0x29c>)
 8003556:	f04f 32ff 	mov.w	r2, #4294967295
 800355a:	601a      	str	r2, [r3, #0]
      // --- Reseta a flag ---
      // Já que vamos redesenhar, precisamos zerar a flag.
      if (bNeedsRedraw == TRUE) {
 800355c:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8003560:	2b01      	cmp	r3, #1
 8003562:	d10e      	bne.n	8003582 <StartDisplayTask+0x172>
        osMutexWait(gameMutexHandle, osWaitForever);
 8003564:	4b4c      	ldr	r3, [pc, #304]	@ (8003698 <StartDisplayTask+0x288>)
 8003566:	681b      	ldr	r3, [r3, #0]
 8003568:	f04f 31ff 	mov.w	r1, #4294967295
 800356c:	4618      	mov	r0, r3
 800356e:	f00c f81b 	bl	800f5a8 <osMutexWait>
        u8CleanScreen = FALSE; // Flag tratada!
 8003572:	4b4a      	ldr	r3, [pc, #296]	@ (800369c <StartDisplayTask+0x28c>)
 8003574:	2200      	movs	r2, #0
 8003576:	701a      	strb	r2, [r3, #0]
        osMutexRelease(gameMutexHandle);
 8003578:	4b47      	ldr	r3, [pc, #284]	@ (8003698 <StartDisplayTask+0x288>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	4618      	mov	r0, r3
 800357e:	f00c f861 	bl	800f644 <osMutexRelease>
      }
      // --- Fim do reset da flag ---

      switch(eLocalCurrentState)
 8003582:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003586:	2b05      	cmp	r3, #5
 8003588:	f200 80f1 	bhi.w	800376e <StartDisplayTask+0x35e>
 800358c:	a201      	add	r2, pc, #4	@ (adr r2, 8003594 <StartDisplayTask+0x184>)
 800358e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003592:	bf00      	nop
 8003594:	080035ad 	.word	0x080035ad
 8003598:	0800360f 	.word	0x0800360f
 800359c:	0800361b 	.word	0x0800361b
 80035a0:	0800362f 	.word	0x0800362f
 80035a4:	08003649 	.word	0x08003649
 80035a8:	08003651 	.word	0x08003651
      {
          case eInitGame:
          {
            if (sdCardMounted) {
 80035ac:	4b34      	ldr	r3, [pc, #208]	@ (8003680 <StartDisplayTask+0x270>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	b2db      	uxtb	r3, r3
 80035b2:	2b00      	cmp	r3, #0
 80035b4:	d01c      	beq.n	80035f0 <StartDisplayTask+0x1e0>
                // Tenta ler do SD
                if (!ILI9488_DrawImage_BIN(0, 0, 480, 320, "0:/bgm.bin")) {
 80035b6:	4b3e      	ldr	r3, [pc, #248]	@ (80036b0 <StartDisplayTask+0x2a0>)
 80035b8:	9300      	str	r3, [sp, #0]
 80035ba:	f44f 73a0 	mov.w	r3, #320	@ 0x140
 80035be:	f44f 72f0 	mov.w	r2, #480	@ 0x1e0
 80035c2:	2100      	movs	r1, #0
 80035c4:	2000      	movs	r0, #0
 80035c6:	f7fd fea0 	bl	800130a <ILI9488_DrawImage_BIN>
 80035ca:	4603      	mov	r3, r0
 80035cc:	2b00      	cmp	r3, #0
 80035ce:	f040 80dd 	bne.w	800378c <StartDisplayTask+0x37c>
                    ILI9488_WriteString(0, 10, "Falha ao ler background.bin", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 80035d2:	4b2c      	ldr	r3, [pc, #176]	@ (8003684 <StartDisplayTask+0x274>)
 80035d4:	2200      	movs	r2, #0
 80035d6:	9202      	str	r2, [sp, #8]
 80035d8:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80035dc:	9201      	str	r2, [sp, #4]
 80035de:	685a      	ldr	r2, [r3, #4]
 80035e0:	9200      	str	r2, [sp, #0]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	4a33      	ldr	r2, [pc, #204]	@ (80036b4 <StartDisplayTask+0x2a4>)
 80035e6:	210a      	movs	r1, #10
 80035e8:	2000      	movs	r0, #0
 80035ea:	f7fd fe2f 	bl	800124c <ILI9488_WriteString>
                }
            } else {
                // Fallback: Se o SD falhou, usa a imagem da flash
                ILI9488_WriteString(10, 10, "SD Falhou. Lendo flash.", Font_7x10, ILI9488_RED, ILI9488_BLACK);
            }
            break;
 80035ee:	e0cd      	b.n	800378c <StartDisplayTask+0x37c>
                ILI9488_WriteString(10, 10, "SD Falhou. Lendo flash.", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 80035f0:	4b24      	ldr	r3, [pc, #144]	@ (8003684 <StartDisplayTask+0x274>)
 80035f2:	2200      	movs	r2, #0
 80035f4:	9202      	str	r2, [sp, #8]
 80035f6:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80035fa:	9201      	str	r2, [sp, #4]
 80035fc:	685a      	ldr	r2, [r3, #4]
 80035fe:	9200      	str	r2, [sp, #0]
 8003600:	681b      	ldr	r3, [r3, #0]
 8003602:	4a2d      	ldr	r2, [pc, #180]	@ (80036b8 <StartDisplayTask+0x2a8>)
 8003604:	210a      	movs	r1, #10
 8003606:	200a      	movs	r0, #10
 8003608:	f7fd fe20 	bl	800124c <ILI9488_WriteString>
            break;
 800360c:	e0be      	b.n	800378c <StartDisplayTask+0x37c>
          }
          case eDificultSelect:
          {

            DrawDifficultyMenu(selectedOption);
 800360e:	4b25      	ldr	r3, [pc, #148]	@ (80036a4 <StartDisplayTask+0x294>)
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	4618      	mov	r0, r3
 8003614:	f7fe fe56 	bl	80022c4 <DrawDifficultyMenu>
            break;
 8003618:	e0b9      	b.n	800378e <StartDisplayTask+0x37e>
          }
          case ePersonaSelect:
          {

            DrawPersonaCarousel(selectedOption);
 800361a:	4b22      	ldr	r3, [pc, #136]	@ (80036a4 <StartDisplayTask+0x294>)
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	4618      	mov	r0, r3
 8003620:	f7fe ff56 	bl	80024d0 <DrawPersonaCarousel>
            lastSelectedPersona = selectedOption;
 8003624:	4b1f      	ldr	r3, [pc, #124]	@ (80036a4 <StartDisplayTask+0x294>)
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	4a20      	ldr	r2, [pc, #128]	@ (80036ac <StartDisplayTask+0x29c>)
 800362a:	6013      	str	r3, [r2, #0]
            break;
 800362c:	e0af      	b.n	800378e <StartDisplayTask+0x37e>
          }
          case eBattleInit:
          {
            DrawBattleLayout(selectedDifficulty, &eUserPlayer, &eCpuPlayer); 
 800362e:	4b23      	ldr	r3, [pc, #140]	@ (80036bc <StartDisplayTask+0x2ac>)
 8003630:	781b      	ldrb	r3, [r3, #0]
 8003632:	b2db      	uxtb	r3, r3
 8003634:	4a22      	ldr	r2, [pc, #136]	@ (80036c0 <StartDisplayTask+0x2b0>)
 8003636:	4923      	ldr	r1, [pc, #140]	@ (80036c4 <StartDisplayTask+0x2b4>)
 8003638:	4618      	mov	r0, r3
 800363a:	f7fe fff5 	bl	8002628 <DrawBattleLayout>
    
            // Muda o estado "anterior" para evitar redesenho do layout
            ePreviousState = eLocalCurrentState;
 800363e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003642:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
            break;
 8003646:	e0a2      	b.n	800378e <StartDisplayTask+0x37e>
          }
          case ePlayerTurn:
          {
            UpdatePlayerAttacks(&eUserPlayer);
 8003648:	481e      	ldr	r0, [pc, #120]	@ (80036c4 <StartDisplayTask+0x2b4>)
 800364a:	f7ff f87b 	bl	8002744 <UpdatePlayerAttacks>
            break;
 800364e:	e09e      	b.n	800378e <StartDisplayTask+0x37e>
          }
          case eEndGame:
          {
            if (eUserPlayer.u8HeartPoints > 0) {
 8003650:	4b1c      	ldr	r3, [pc, #112]	@ (80036c4 <StartDisplayTask+0x2b4>)
 8003652:	781b      	ldrb	r3, [r3, #0]
 8003654:	b2db      	uxtb	r3, r3
 8003656:	2b00      	cmp	r3, #0
 8003658:	d038      	beq.n	80036cc <StartDisplayTask+0x2bc>
                ILI9488_WriteString(70, 80, "VITORIA!", Font_7x10, ILI9488_GREEN, ILI9488_BLACK);
 800365a:	4b0a      	ldr	r3, [pc, #40]	@ (8003684 <StartDisplayTask+0x274>)
 800365c:	2200      	movs	r2, #0
 800365e:	9202      	str	r2, [sp, #8]
 8003660:	f44f 62fc 	mov.w	r2, #2016	@ 0x7e0
 8003664:	9201      	str	r2, [sp, #4]
 8003666:	685a      	ldr	r2, [r3, #4]
 8003668:	9200      	str	r2, [sp, #0]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a16      	ldr	r2, [pc, #88]	@ (80036c8 <StartDisplayTask+0x2b8>)
 800366e:	2150      	movs	r1, #80	@ 0x50
 8003670:	2046      	movs	r0, #70	@ 0x46
 8003672:	f7fd fdeb 	bl	800124c <ILI9488_WriteString>
 8003676:	e037      	b.n	80036e8 <StartDisplayTask+0x2d8>
 8003678:	20015f10 	.word	0x20015f10
 800367c:	20015f14 	.word	0x20015f14
 8003680:	20015eb9 	.word	0x20015eb9
 8003684:	20000000 	.word	0x20000000
 8003688:	08013b24 	.word	0x08013b24
 800368c:	08013b38 	.word	0x08013b38
 8003690:	08013b48 	.word	0x08013b48
 8003694:	08013b58 	.word	0x08013b58
 8003698:	20015e74 	.word	0x20015e74
 800369c:	2000003c 	.word	0x2000003c
 80036a0:	20015e7d 	.word	0x20015e7d
 80036a4:	20015e80 	.word	0x20015e80
 80036a8:	20000040 	.word	0x20000040
 80036ac:	20000044 	.word	0x20000044
 80036b0:	08013b64 	.word	0x08013b64
 80036b4:	08013b70 	.word	0x08013b70
 80036b8:	08013b8c 	.word	0x08013b8c
 80036bc:	20015e84 	.word	0x20015e84
 80036c0:	20015e90 	.word	0x20015e90
 80036c4:	20015e88 	.word	0x20015e88
 80036c8:	08013ba4 	.word	0x08013ba4
            } else {
                ILI9488_WriteString(70, 80, "DERROTA!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 80036cc:	4b5f      	ldr	r3, [pc, #380]	@ (800384c <StartDisplayTask+0x43c>)
 80036ce:	2200      	movs	r2, #0
 80036d0:	9202      	str	r2, [sp, #8]
 80036d2:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 80036d6:	9201      	str	r2, [sp, #4]
 80036d8:	685a      	ldr	r2, [r3, #4]
 80036da:	9200      	str	r2, [sp, #0]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	4a5c      	ldr	r2, [pc, #368]	@ (8003850 <StartDisplayTask+0x440>)
 80036e0:	2150      	movs	r1, #80	@ 0x50
 80036e2:	2046      	movs	r0, #70	@ 0x46
 80036e4:	f7fd fdb2 	bl	800124c <ILI9488_WriteString>
            }
            sprintf(buffer, "Sua Vida Final: %d", eUserPlayer.u8HeartPoints);
 80036e8:	4b5a      	ldr	r3, [pc, #360]	@ (8003854 <StartDisplayTask+0x444>)
 80036ea:	781b      	ldrb	r3, [r3, #0]
 80036ec:	b2db      	uxtb	r3, r3
 80036ee:	461a      	mov	r2, r3
 80036f0:	f107 030c 	add.w	r3, r7, #12
 80036f4:	4958      	ldr	r1, [pc, #352]	@ (8003858 <StartDisplayTask+0x448>)
 80036f6:	4618      	mov	r0, r3
 80036f8:	f00e ff6c 	bl	80125d4 <siprintf>
            ILI9488_WriteString(10, 140, buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 80036fc:	4b53      	ldr	r3, [pc, #332]	@ (800384c <StartDisplayTask+0x43c>)
 80036fe:	f107 010c 	add.w	r1, r7, #12
 8003702:	2200      	movs	r2, #0
 8003704:	9202      	str	r2, [sp, #8]
 8003706:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800370a:	9201      	str	r2, [sp, #4]
 800370c:	685a      	ldr	r2, [r3, #4]
 800370e:	9200      	str	r2, [sp, #0]
 8003710:	681b      	ldr	r3, [r3, #0]
 8003712:	460a      	mov	r2, r1
 8003714:	218c      	movs	r1, #140	@ 0x8c
 8003716:	200a      	movs	r0, #10
 8003718:	f7fd fd98 	bl	800124c <ILI9488_WriteString>
            sprintf(buffer, "Vida Final CPU: %d", eCpuPlayer.u8HeartPoints);
 800371c:	4b4f      	ldr	r3, [pc, #316]	@ (800385c <StartDisplayTask+0x44c>)
 800371e:	781b      	ldrb	r3, [r3, #0]
 8003720:	b2db      	uxtb	r3, r3
 8003722:	461a      	mov	r2, r3
 8003724:	f107 030c 	add.w	r3, r7, #12
 8003728:	494d      	ldr	r1, [pc, #308]	@ (8003860 <StartDisplayTask+0x450>)
 800372a:	4618      	mov	r0, r3
 800372c:	f00e ff52 	bl	80125d4 <siprintf>
            ILI9488_WriteString(10, 160, buffer, Font_7x10, ILI9488_WHITE, ILI9488_BLACK);
 8003730:	4b46      	ldr	r3, [pc, #280]	@ (800384c <StartDisplayTask+0x43c>)
 8003732:	f107 010c 	add.w	r1, r7, #12
 8003736:	2200      	movs	r2, #0
 8003738:	9202      	str	r2, [sp, #8]
 800373a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800373e:	9201      	str	r2, [sp, #4]
 8003740:	685a      	ldr	r2, [r3, #4]
 8003742:	9200      	str	r2, [sp, #0]
 8003744:	681b      	ldr	r3, [r3, #0]
 8003746:	460a      	mov	r2, r1
 8003748:	21a0      	movs	r1, #160	@ 0xa0
 800374a:	200a      	movs	r0, #10
 800374c:	f7fd fd7e 	bl	800124c <ILI9488_WriteString>
            ILI9488_WriteString(10, 250, "Pressione * para recomecar", Font_7x10, ILI9488_YELLOW, ILI9488_BLACK);
 8003750:	4b3e      	ldr	r3, [pc, #248]	@ (800384c <StartDisplayTask+0x43c>)
 8003752:	2200      	movs	r2, #0
 8003754:	9202      	str	r2, [sp, #8]
 8003756:	f64f 72e0 	movw	r2, #65504	@ 0xffe0
 800375a:	9201      	str	r2, [sp, #4]
 800375c:	685a      	ldr	r2, [r3, #4]
 800375e:	9200      	str	r2, [sp, #0]
 8003760:	681b      	ldr	r3, [r3, #0]
 8003762:	4a40      	ldr	r2, [pc, #256]	@ (8003864 <StartDisplayTask+0x454>)
 8003764:	21fa      	movs	r1, #250	@ 0xfa
 8003766:	200a      	movs	r0, #10
 8003768:	f7fd fd70 	bl	800124c <ILI9488_WriteString>
            break;
 800376c:	e00f      	b.n	800378e <StartDisplayTask+0x37e>
          }
          default:
          {
            ILI9488_WriteString(10, 10, "Erro de Estado!", Font_7x10, ILI9488_RED, ILI9488_BLACK);
 800376e:	4b37      	ldr	r3, [pc, #220]	@ (800384c <StartDisplayTask+0x43c>)
 8003770:	2200      	movs	r2, #0
 8003772:	9202      	str	r2, [sp, #8]
 8003774:	f44f 4278 	mov.w	r2, #63488	@ 0xf800
 8003778:	9201      	str	r2, [sp, #4]
 800377a:	685a      	ldr	r2, [r3, #4]
 800377c:	9200      	str	r2, [sp, #0]
 800377e:	681b      	ldr	r3, [r3, #0]
 8003780:	4a39      	ldr	r2, [pc, #228]	@ (8003868 <StartDisplayTask+0x458>)
 8003782:	210a      	movs	r1, #10
 8003784:	200a      	movs	r0, #10
 8003786:	f7fd fd61 	bl	800124c <ILI9488_WriteString>
            break;
 800378a:	e000      	b.n	800378e <StartDisplayTask+0x37e>
            break;
 800378c:	bf00      	nop
          }
      }
      ePreviousState = eLocalCurrentState;    
 800378e:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003792:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8003796:	e032      	b.n	80037fe <StartDisplayTask+0x3ee>
    }
    else if (eLocalCurrentState == eDificultSelect && selectedOption != lastSelectedOption)
 8003798:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800379c:	2b01      	cmp	r3, #1
 800379e:	d11b      	bne.n	80037d8 <StartDisplayTask+0x3c8>
 80037a0:	4b32      	ldr	r3, [pc, #200]	@ (800386c <StartDisplayTask+0x45c>)
 80037a2:	681a      	ldr	r2, [r3, #0]
 80037a4:	4b32      	ldr	r3, [pc, #200]	@ (8003870 <StartDisplayTask+0x460>)
 80037a6:	681b      	ldr	r3, [r3, #0]
 80037a8:	429a      	cmp	r2, r3
 80037aa:	d015      	beq.n	80037d8 <StartDisplayTask+0x3c8>
    {
        // 1. O botão que ERA selecionado volta ao normal (Pequeno)
        if (lastSelectedOption != -1) {
 80037ac:	4b30      	ldr	r3, [pc, #192]	@ (8003870 <StartDisplayTask+0x460>)
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b4:	d005      	beq.n	80037c2 <StartDisplayTask+0x3b2>
            DrawSingleDifficultyOption(lastSelectedOption, FALSE); // FALSE = Normal
 80037b6:	4b2e      	ldr	r3, [pc, #184]	@ (8003870 <StartDisplayTask+0x460>)
 80037b8:	681b      	ldr	r3, [r3, #0]
 80037ba:	2100      	movs	r1, #0
 80037bc:	4618      	mov	r0, r3
 80037be:	f7fe fe0d 	bl	80023dc <DrawSingleDifficultyOption>
        }

        // 2. O NOVO botão selecionado fica grande
        DrawSingleDifficultyOption(selectedOption, TRUE); // TRUE = Selecionado
 80037c2:	4b2a      	ldr	r3, [pc, #168]	@ (800386c <StartDisplayTask+0x45c>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	2101      	movs	r1, #1
 80037c8:	4618      	mov	r0, r3
 80037ca:	f7fe fe07 	bl	80023dc <DrawSingleDifficultyOption>

        // 3. Atualiza a memória
        lastSelectedOption = selectedOption;
 80037ce:	4b27      	ldr	r3, [pc, #156]	@ (800386c <StartDisplayTask+0x45c>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	4a27      	ldr	r2, [pc, #156]	@ (8003870 <StartDisplayTask+0x460>)
 80037d4:	6013      	str	r3, [r2, #0]
 80037d6:	e012      	b.n	80037fe <StartDisplayTask+0x3ee>
    }
    else if (eLocalCurrentState == ePersonaSelect && selectedOption != lastSelectedPersona)
 80037d8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80037dc:	2b02      	cmp	r3, #2
 80037de:	d10e      	bne.n	80037fe <StartDisplayTask+0x3ee>
 80037e0:	4b22      	ldr	r3, [pc, #136]	@ (800386c <StartDisplayTask+0x45c>)
 80037e2:	681a      	ldr	r2, [r3, #0]
 80037e4:	4b23      	ldr	r3, [pc, #140]	@ (8003874 <StartDisplayTask+0x464>)
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	429a      	cmp	r2, r3
 80037ea:	d008      	beq.n	80037fe <StartDisplayTask+0x3ee>
    {
        // A seleção mudou! O carrossel precisa girar.
        // A função DrawPersonaCarousel já cuida de limpar as áreas e desenhar as novas posições.
        DrawPersonaCarousel(selectedOption);
 80037ec:	4b1f      	ldr	r3, [pc, #124]	@ (800386c <StartDisplayTask+0x45c>)
 80037ee:	681b      	ldr	r3, [r3, #0]
 80037f0:	4618      	mov	r0, r3
 80037f2:	f7fe fe6d 	bl	80024d0 <DrawPersonaCarousel>
        
        lastSelectedPersona = selectedOption;
 80037f6:	4b1d      	ldr	r3, [pc, #116]	@ (800386c <StartDisplayTask+0x45c>)
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	4a1e      	ldr	r2, [pc, #120]	@ (8003874 <StartDisplayTask+0x464>)
 80037fc:	6013      	str	r3, [r2, #0]
    }
    if (eLocalCurrentState == eBattleInit)
 80037fe:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8003802:	2b03      	cmp	r3, #3
 8003804:	d11d      	bne.n	8003842 <StartDisplayTask+0x432>
      {
          // 1. Ler sensores e atualizar a estrutura do jogador em tempo real
          // Isso permite que UpdatePlayerAttacks saiba o que desenhar
          for (int i = 0; i < ATTACKS_NUMBERS; i++) {
 8003806:	2300      	movs	r3, #0
 8003808:	633b      	str	r3, [r7, #48]	@ 0x30
 800380a:	e014      	b.n	8003836 <StartDisplayTask+0x426>
              // Converte a leitura do sensor para o Enum de cor do jogo
              EColor detectedColor = TCS3472_DetectColor(colorData[i]);
 800380c:	4a1a      	ldr	r2, [pc, #104]	@ (8003878 <StartDisplayTask+0x468>)
 800380e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003810:	00db      	lsls	r3, r3, #3
 8003812:	4413      	add	r3, r2
 8003814:	e893 0003 	ldmia.w	r3, {r0, r1}
 8003818:	f7fe fb78 	bl	8001f0c <TCS3472_DetectColor>
 800381c:	4603      	mov	r3, r0
 800381e:	f887 302c 	strb.w	r3, [r7, #44]	@ 0x2c
              
              // Atualiza a estrutura volante (usada apenas para visualização neste momento)
              eUserPlayer.eAttackSequential[i] = detectedColor;
 8003822:	4a0c      	ldr	r2, [pc, #48]	@ (8003854 <StartDisplayTask+0x444>)
 8003824:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003826:	4413      	add	r3, r2
 8003828:	3302      	adds	r3, #2
 800382a:	f897 202c 	ldrb.w	r2, [r7, #44]	@ 0x2c
 800382e:	701a      	strb	r2, [r3, #0]
          for (int i = 0; i < ATTACKS_NUMBERS; i++) {
 8003830:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003832:	3301      	adds	r3, #1
 8003834:	633b      	str	r3, [r7, #48]	@ 0x30
 8003836:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003838:	2b03      	cmp	r3, #3
 800383a:	dde7      	ble.n	800380c <StartDisplayTask+0x3fc>
          }

          // 2. Desenhar os ícones (Sprites 70x70) baseados nos sensores
          // Esta função já cuida de desenhar o ícone ou restaurar o fundo se for vazio
          UpdatePlayerAttacks(&eUserPlayer);
 800383c:	4805      	ldr	r0, [pc, #20]	@ (8003854 <StartDisplayTask+0x444>)
 800383e:	f7fe ff81 	bl	8002744 <UpdatePlayerAttacks>
      }
      
      // A atualização dos debugs (retângulos coloridos e texto) foi removida
      // pois ela desenhava POR CIMA dos ícones do jogo.

      osDelay(10); // Delay para não travar a CPU
 8003842:	200a      	movs	r0, #10
 8003844:	f00b fe84 	bl	800f550 <osDelay>
  {
 8003848:	e65f      	b.n	800350a <StartDisplayTask+0xfa>
 800384a:	bf00      	nop
 800384c:	20000000 	.word	0x20000000
 8003850:	08013bb0 	.word	0x08013bb0
 8003854:	20015e88 	.word	0x20015e88
 8003858:	08013bbc 	.word	0x08013bbc
 800385c:	20015e90 	.word	0x20015e90
 8003860:	08013bd0 	.word	0x08013bd0
 8003864:	08013be4 	.word	0x08013be4
 8003868:	08013c00 	.word	0x08013c00
 800386c:	20015e80 	.word	0x20015e80
 8003870:	20000040 	.word	0x20000040
 8003874:	20000044 	.word	0x20000044
 8003878:	20015e98 	.word	0x20015e98

0800387c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b082      	sub	sp, #8
 8003880:	af00      	add	r7, sp, #0
 8003882:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	4a04      	ldr	r2, [pc, #16]	@ (800389c <HAL_TIM_PeriodElapsedCallback+0x20>)
 800388a:	4293      	cmp	r3, r2
 800388c:	d101      	bne.n	8003892 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800388e:	f000 fcc7 	bl	8004220 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8003892:	bf00      	nop
 8003894:	3708      	adds	r7, #8
 8003896:	46bd      	mov	sp, r7
 8003898:	bd80      	pop	{r7, pc}
 800389a:	bf00      	nop
 800389c:	40001000 	.word	0x40001000

080038a0 <HAL_SPI_TxCpltCallback>:

void HAL_SPI_TxCpltCallback(SPI_HandleTypeDef *hspi) {
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	6078      	str	r0, [r7, #4]
    // Verifica se a interrupção é do SPI do display
    if(hspi->Instance == hspi1.Instance) {
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681a      	ldr	r2, [r3, #0]
 80038ac:	4b0e      	ldr	r3, [pc, #56]	@ (80038e8 <HAL_SPI_TxCpltCallback+0x48>)
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	429a      	cmp	r2, r3
 80038b2:	d114      	bne.n	80038de <HAL_SPI_TxCpltCallback+0x3e>
        // Libera o semáforo/notificação no contexto de interrupção
        BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80038b4:	2300      	movs	r3, #0
 80038b6:	60fb      	str	r3, [r7, #12]
        xSemaphoreGiveFromISR(spiTxSemaHandle, &xHigherPriorityTaskWoken);
 80038b8:	4b0c      	ldr	r3, [pc, #48]	@ (80038ec <HAL_SPI_TxCpltCallback+0x4c>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	f107 020c 	add.w	r2, r7, #12
 80038c0:	4611      	mov	r1, r2
 80038c2:	4618      	mov	r0, r3
 80038c4:	f00c fc7c 	bl	80101c0 <xQueueGiveFromISR>
        portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	d007      	beq.n	80038de <HAL_SPI_TxCpltCallback+0x3e>
 80038ce:	4b08      	ldr	r3, [pc, #32]	@ (80038f0 <HAL_SPI_TxCpltCallback+0x50>)
 80038d0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038d4:	601a      	str	r2, [r3, #0]
 80038d6:	f3bf 8f4f 	dsb	sy
 80038da:	f3bf 8f6f 	isb	sy
    }
}
 80038de:	bf00      	nop
 80038e0:	3710      	adds	r7, #16
 80038e2:	46bd      	mov	sp, r7
 80038e4:	bd80      	pop	{r7, pc}
 80038e6:	bf00      	nop
 80038e8:	20015ca8 	.word	0x20015ca8
 80038ec:	20015e78 	.word	0x20015e78
 80038f0:	e000ed04 	.word	0xe000ed04

080038f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80038f4:	b480      	push	{r7}
 80038f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80038f8:	b672      	cpsid	i
}
 80038fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80038fc:	bf00      	nop
 80038fe:	e7fd      	b.n	80038fc <Error_Handler+0x8>

08003900 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003906:	2300      	movs	r3, #0
 8003908:	607b      	str	r3, [r7, #4]
 800390a:	4b22      	ldr	r3, [pc, #136]	@ (8003994 <HAL_MspInit+0x94>)
 800390c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800390e:	4a21      	ldr	r2, [pc, #132]	@ (8003994 <HAL_MspInit+0x94>)
 8003910:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003914:	6453      	str	r3, [r2, #68]	@ 0x44
 8003916:	4b1f      	ldr	r3, [pc, #124]	@ (8003994 <HAL_MspInit+0x94>)
 8003918:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800391a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800391e:	607b      	str	r3, [r7, #4]
 8003920:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003922:	2300      	movs	r3, #0
 8003924:	603b      	str	r3, [r7, #0]
 8003926:	4b1b      	ldr	r3, [pc, #108]	@ (8003994 <HAL_MspInit+0x94>)
 8003928:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800392a:	4a1a      	ldr	r2, [pc, #104]	@ (8003994 <HAL_MspInit+0x94>)
 800392c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003930:	6413      	str	r3, [r2, #64]	@ 0x40
 8003932:	4b18      	ldr	r3, [pc, #96]	@ (8003994 <HAL_MspInit+0x94>)
 8003934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003936:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800393a:	603b      	str	r3, [r7, #0]
 800393c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800393e:	2200      	movs	r2, #0
 8003940:	210f      	movs	r1, #15
 8003942:	f06f 0001 	mvn.w	r0, #1
 8003946:	f000 fd67 	bl	8004418 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* PVD_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_IRQn, 5, 0);
 800394a:	2200      	movs	r2, #0
 800394c:	2105      	movs	r1, #5
 800394e:	2001      	movs	r0, #1
 8003950:	f000 fd62 	bl	8004418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_IRQn);
 8003954:	2001      	movs	r0, #1
 8003956:	f000 fd7b 	bl	8004450 <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 5, 0);
 800395a:	2200      	movs	r2, #0
 800395c:	2105      	movs	r1, #5
 800395e:	2004      	movs	r0, #4
 8003960:	f000 fd5a 	bl	8004418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8003964:	2004      	movs	r0, #4
 8003966:	f000 fd73 	bl	8004450 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 800396a:	2200      	movs	r2, #0
 800396c:	2105      	movs	r1, #5
 800396e:	2005      	movs	r0, #5
 8003970:	f000 fd52 	bl	8004418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8003974:	2005      	movs	r0, #5
 8003976:	f000 fd6b 	bl	8004450 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 5, 0);
 800397a:	2200      	movs	r2, #0
 800397c:	2105      	movs	r1, #5
 800397e:	2051      	movs	r0, #81	@ 0x51
 8003980:	f000 fd4a 	bl	8004418 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8003984:	2051      	movs	r0, #81	@ 0x51
 8003986:	f000 fd63 	bl	8004450 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800398a:	bf00      	nop
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
 8003992:	bf00      	nop
 8003994:	40023800 	.word	0x40023800

08003998 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003998:	b580      	push	{r7, lr}
 800399a:	b08a      	sub	sp, #40	@ 0x28
 800399c:	af00      	add	r7, sp, #0
 800399e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80039a0:	f107 0314 	add.w	r3, r7, #20
 80039a4:	2200      	movs	r2, #0
 80039a6:	601a      	str	r2, [r3, #0]
 80039a8:	605a      	str	r2, [r3, #4]
 80039aa:	609a      	str	r2, [r3, #8]
 80039ac:	60da      	str	r2, [r3, #12]
 80039ae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	681b      	ldr	r3, [r3, #0]
 80039b4:	4a21      	ldr	r2, [pc, #132]	@ (8003a3c <HAL_I2C_MspInit+0xa4>)
 80039b6:	4293      	cmp	r3, r2
 80039b8:	d13c      	bne.n	8003a34 <HAL_I2C_MspInit+0x9c>
  {
    /* USER CODE BEGIN I2C2_MspInit 0 */

    /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80039ba:	2300      	movs	r3, #0
 80039bc:	613b      	str	r3, [r7, #16]
 80039be:	4b20      	ldr	r3, [pc, #128]	@ (8003a40 <HAL_I2C_MspInit+0xa8>)
 80039c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039c2:	4a1f      	ldr	r2, [pc, #124]	@ (8003a40 <HAL_I2C_MspInit+0xa8>)
 80039c4:	f043 0302 	orr.w	r3, r3, #2
 80039c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80039ca:	4b1d      	ldr	r3, [pc, #116]	@ (8003a40 <HAL_I2C_MspInit+0xa8>)
 80039cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80039ce:	f003 0302 	and.w	r3, r3, #2
 80039d2:	613b      	str	r3, [r7, #16]
 80039d4:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 80039d6:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 80039da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80039dc:	2312      	movs	r3, #18
 80039de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80039e0:	2300      	movs	r3, #0
 80039e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80039e4:	2303      	movs	r3, #3
 80039e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80039e8:	2304      	movs	r3, #4
 80039ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80039ec:	f107 0314 	add.w	r3, r7, #20
 80039f0:	4619      	mov	r1, r3
 80039f2:	4814      	ldr	r0, [pc, #80]	@ (8003a44 <HAL_I2C_MspInit+0xac>)
 80039f4:	f001 faea 	bl	8004fcc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80039f8:	2300      	movs	r3, #0
 80039fa:	60fb      	str	r3, [r7, #12]
 80039fc:	4b10      	ldr	r3, [pc, #64]	@ (8003a40 <HAL_I2C_MspInit+0xa8>)
 80039fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a00:	4a0f      	ldr	r2, [pc, #60]	@ (8003a40 <HAL_I2C_MspInit+0xa8>)
 8003a02:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8003a06:	6413      	str	r3, [r2, #64]	@ 0x40
 8003a08:	4b0d      	ldr	r3, [pc, #52]	@ (8003a40 <HAL_I2C_MspInit+0xa8>)
 8003a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a0c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a10:	60fb      	str	r3, [r7, #12]
 8003a12:	68fb      	ldr	r3, [r7, #12]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 5, 0);
 8003a14:	2200      	movs	r2, #0
 8003a16:	2105      	movs	r1, #5
 8003a18:	2021      	movs	r0, #33	@ 0x21
 8003a1a:	f000 fcfd 	bl	8004418 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8003a1e:	2021      	movs	r0, #33	@ 0x21
 8003a20:	f000 fd16 	bl	8004450 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 5, 0);
 8003a24:	2200      	movs	r2, #0
 8003a26:	2105      	movs	r1, #5
 8003a28:	2022      	movs	r0, #34	@ 0x22
 8003a2a:	f000 fcf5 	bl	8004418 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8003a2e:	2022      	movs	r0, #34	@ 0x22
 8003a30:	f000 fd0e 	bl	8004450 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8003a34:	bf00      	nop
 8003a36:	3728      	adds	r7, #40	@ 0x28
 8003a38:	46bd      	mov	sp, r7
 8003a3a:	bd80      	pop	{r7, pc}
 8003a3c:	40005800 	.word	0x40005800
 8003a40:	40023800 	.word	0x40023800
 8003a44:	40020400 	.word	0x40020400

08003a48 <HAL_SD_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hsd: SD handle pointer
  * @retval None
  */
void HAL_SD_MspInit(SD_HandleTypeDef* hsd)
{
 8003a48:	b580      	push	{r7, lr}
 8003a4a:	b08a      	sub	sp, #40	@ 0x28
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003a50:	f107 0314 	add.w	r3, r7, #20
 8003a54:	2200      	movs	r2, #0
 8003a56:	601a      	str	r2, [r3, #0]
 8003a58:	605a      	str	r2, [r3, #4]
 8003a5a:	609a      	str	r2, [r3, #8]
 8003a5c:	60da      	str	r2, [r3, #12]
 8003a5e:	611a      	str	r2, [r3, #16]
  if(hsd->Instance==SDIO)
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	681b      	ldr	r3, [r3, #0]
 8003a64:	4a64      	ldr	r2, [pc, #400]	@ (8003bf8 <HAL_SD_MspInit+0x1b0>)
 8003a66:	4293      	cmp	r3, r2
 8003a68:	f040 80c1 	bne.w	8003bee <HAL_SD_MspInit+0x1a6>
  {
    /* USER CODE BEGIN SDIO_MspInit 0 */

    /* USER CODE END SDIO_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SDIO_CLK_ENABLE();
 8003a6c:	2300      	movs	r3, #0
 8003a6e:	613b      	str	r3, [r7, #16]
 8003a70:	4b62      	ldr	r3, [pc, #392]	@ (8003bfc <HAL_SD_MspInit+0x1b4>)
 8003a72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a74:	4a61      	ldr	r2, [pc, #388]	@ (8003bfc <HAL_SD_MspInit+0x1b4>)
 8003a76:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003a7a:	6453      	str	r3, [r2, #68]	@ 0x44
 8003a7c:	4b5f      	ldr	r3, [pc, #380]	@ (8003bfc <HAL_SD_MspInit+0x1b4>)
 8003a7e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a80:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003a84:	613b      	str	r3, [r7, #16]
 8003a86:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003a88:	2300      	movs	r3, #0
 8003a8a:	60fb      	str	r3, [r7, #12]
 8003a8c:	4b5b      	ldr	r3, [pc, #364]	@ (8003bfc <HAL_SD_MspInit+0x1b4>)
 8003a8e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a90:	4a5a      	ldr	r2, [pc, #360]	@ (8003bfc <HAL_SD_MspInit+0x1b4>)
 8003a92:	f043 0304 	orr.w	r3, r3, #4
 8003a96:	6313      	str	r3, [r2, #48]	@ 0x30
 8003a98:	4b58      	ldr	r3, [pc, #352]	@ (8003bfc <HAL_SD_MspInit+0x1b4>)
 8003a9a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003a9c:	f003 0304 	and.w	r3, r3, #4
 8003aa0:	60fb      	str	r3, [r7, #12]
 8003aa2:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8003aa4:	2300      	movs	r3, #0
 8003aa6:	60bb      	str	r3, [r7, #8]
 8003aa8:	4b54      	ldr	r3, [pc, #336]	@ (8003bfc <HAL_SD_MspInit+0x1b4>)
 8003aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003aac:	4a53      	ldr	r2, [pc, #332]	@ (8003bfc <HAL_SD_MspInit+0x1b4>)
 8003aae:	f043 0308 	orr.w	r3, r3, #8
 8003ab2:	6313      	str	r3, [r2, #48]	@ 0x30
 8003ab4:	4b51      	ldr	r3, [pc, #324]	@ (8003bfc <HAL_SD_MspInit+0x1b4>)
 8003ab6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003ab8:	f003 0308 	and.w	r3, r3, #8
 8003abc:	60bb      	str	r3, [r7, #8]
 8003abe:	68bb      	ldr	r3, [r7, #8]
    PC10     ------> SDIO_D2
    PC11     ------> SDIO_D3
    PC12     ------> SDIO_CK
    PD2     ------> SDIO_CMD
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 8003ac0:	f44f 53f8 	mov.w	r3, #7936	@ 0x1f00
 8003ac4:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_12;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ac6:	2302      	movs	r3, #2
 8003ac8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003aca:	2301      	movs	r3, #1
 8003acc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003ace:	2303      	movs	r3, #3
 8003ad0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003ad2:	230c      	movs	r3, #12
 8003ad4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8003ad6:	f107 0314 	add.w	r3, r7, #20
 8003ada:	4619      	mov	r1, r3
 8003adc:	4848      	ldr	r0, [pc, #288]	@ (8003c00 <HAL_SD_MspInit+0x1b8>)
 8003ade:	f001 fa75 	bl	8004fcc <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8003ae2:	2304      	movs	r3, #4
 8003ae4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003ae6:	2302      	movs	r3, #2
 8003ae8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003aea:	2301      	movs	r3, #1
 8003aec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003aee:	2303      	movs	r3, #3
 8003af0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF12_SDIO;
 8003af2:	230c      	movs	r3, #12
 8003af4:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003af6:	f107 0314 	add.w	r3, r7, #20
 8003afa:	4619      	mov	r1, r3
 8003afc:	4841      	ldr	r0, [pc, #260]	@ (8003c04 <HAL_SD_MspInit+0x1bc>)
 8003afe:	f001 fa65 	bl	8004fcc <HAL_GPIO_Init>

    /* SDIO DMA Init */
    /* SDIO_RX Init */
    hdma_sdio_rx.Instance = DMA2_Stream3;
 8003b02:	4b41      	ldr	r3, [pc, #260]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b04:	4a41      	ldr	r2, [pc, #260]	@ (8003c0c <HAL_SD_MspInit+0x1c4>)
 8003b06:	601a      	str	r2, [r3, #0]
    hdma_sdio_rx.Init.Channel = DMA_CHANNEL_4;
 8003b08:	4b3f      	ldr	r3, [pc, #252]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b0a:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003b0e:	605a      	str	r2, [r3, #4]
    hdma_sdio_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003b10:	4b3d      	ldr	r3, [pc, #244]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b12:	2200      	movs	r2, #0
 8003b14:	609a      	str	r2, [r3, #8]
    hdma_sdio_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b16:	4b3c      	ldr	r3, [pc, #240]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	60da      	str	r2, [r3, #12]
    hdma_sdio_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003b1c:	4b3a      	ldr	r3, [pc, #232]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b1e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b22:	611a      	str	r2, [r3, #16]
    hdma_sdio_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003b24:	4b38      	ldr	r3, [pc, #224]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b26:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003b2a:	615a      	str	r2, [r3, #20]
    hdma_sdio_rx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003b2c:	4b36      	ldr	r3, [pc, #216]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b2e:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003b32:	619a      	str	r2, [r3, #24]
    hdma_sdio_rx.Init.Mode = DMA_PFCTRL;
 8003b34:	4b34      	ldr	r3, [pc, #208]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b36:	2220      	movs	r2, #32
 8003b38:	61da      	str	r2, [r3, #28]
    hdma_sdio_rx.Init.Priority = DMA_PRIORITY_LOW;
 8003b3a:	4b33      	ldr	r3, [pc, #204]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b3c:	2200      	movs	r2, #0
 8003b3e:	621a      	str	r2, [r3, #32]
    hdma_sdio_rx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003b40:	4b31      	ldr	r3, [pc, #196]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b42:	2204      	movs	r2, #4
 8003b44:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_rx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003b46:	4b30      	ldr	r3, [pc, #192]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b48:	2203      	movs	r2, #3
 8003b4a:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_rx.Init.MemBurst = DMA_MBURST_INC4;
 8003b4c:	4b2e      	ldr	r3, [pc, #184]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b4e:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003b52:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_rx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003b54:	4b2c      	ldr	r3, [pc, #176]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b56:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003b5a:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_rx) != HAL_OK)
 8003b5c:	482a      	ldr	r0, [pc, #168]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b5e:	f000 fc85 	bl	800446c <HAL_DMA_Init>
 8003b62:	4603      	mov	r3, r0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d001      	beq.n	8003b6c <HAL_SD_MspInit+0x124>
    {
      Error_Handler();
 8003b68:	f7ff fec4 	bl	80038f4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmarx,hdma_sdio_rx);
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	4a26      	ldr	r2, [pc, #152]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b70:	641a      	str	r2, [r3, #64]	@ 0x40
 8003b72:	4a25      	ldr	r2, [pc, #148]	@ (8003c08 <HAL_SD_MspInit+0x1c0>)
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6393      	str	r3, [r2, #56]	@ 0x38

    /* SDIO_TX Init */
    hdma_sdio_tx.Instance = DMA2_Stream6;
 8003b78:	4b25      	ldr	r3, [pc, #148]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003b7a:	4a26      	ldr	r2, [pc, #152]	@ (8003c14 <HAL_SD_MspInit+0x1cc>)
 8003b7c:	601a      	str	r2, [r3, #0]
    hdma_sdio_tx.Init.Channel = DMA_CHANNEL_4;
 8003b7e:	4b24      	ldr	r3, [pc, #144]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003b80:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 8003b84:	605a      	str	r2, [r3, #4]
    hdma_sdio_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8003b86:	4b22      	ldr	r3, [pc, #136]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003b88:	2240      	movs	r2, #64	@ 0x40
 8003b8a:	609a      	str	r2, [r3, #8]
    hdma_sdio_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8003b8c:	4b20      	ldr	r3, [pc, #128]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003b8e:	2200      	movs	r2, #0
 8003b90:	60da      	str	r2, [r3, #12]
    hdma_sdio_tx.Init.MemInc = DMA_MINC_ENABLE;
 8003b92:	4b1f      	ldr	r3, [pc, #124]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003b94:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003b98:	611a      	str	r2, [r3, #16]
    hdma_sdio_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8003b9a:	4b1d      	ldr	r3, [pc, #116]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003b9c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8003ba0:	615a      	str	r2, [r3, #20]
    hdma_sdio_tx.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8003ba2:	4b1b      	ldr	r3, [pc, #108]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003ba4:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8003ba8:	619a      	str	r2, [r3, #24]
    hdma_sdio_tx.Init.Mode = DMA_PFCTRL;
 8003baa:	4b19      	ldr	r3, [pc, #100]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003bac:	2220      	movs	r2, #32
 8003bae:	61da      	str	r2, [r3, #28]
    hdma_sdio_tx.Init.Priority = DMA_PRIORITY_LOW;
 8003bb0:	4b17      	ldr	r3, [pc, #92]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	621a      	str	r2, [r3, #32]
    hdma_sdio_tx.Init.FIFOMode = DMA_FIFOMODE_ENABLE;
 8003bb6:	4b16      	ldr	r3, [pc, #88]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003bb8:	2204      	movs	r2, #4
 8003bba:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_sdio_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_FULL;
 8003bbc:	4b14      	ldr	r3, [pc, #80]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003bbe:	2203      	movs	r2, #3
 8003bc0:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_sdio_tx.Init.MemBurst = DMA_MBURST_INC4;
 8003bc2:	4b13      	ldr	r3, [pc, #76]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003bc4:	f44f 0200 	mov.w	r2, #8388608	@ 0x800000
 8003bc8:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_sdio_tx.Init.PeriphBurst = DMA_PBURST_INC4;
 8003bca:	4b11      	ldr	r3, [pc, #68]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003bcc:	f44f 1200 	mov.w	r2, #2097152	@ 0x200000
 8003bd0:	631a      	str	r2, [r3, #48]	@ 0x30
    if (HAL_DMA_Init(&hdma_sdio_tx) != HAL_OK)
 8003bd2:	480f      	ldr	r0, [pc, #60]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003bd4:	f000 fc4a 	bl	800446c <HAL_DMA_Init>
 8003bd8:	4603      	mov	r3, r0
 8003bda:	2b00      	cmp	r3, #0
 8003bdc:	d001      	beq.n	8003be2 <HAL_SD_MspInit+0x19a>
    {
      Error_Handler();
 8003bde:	f7ff fe89 	bl	80038f4 <Error_Handler>
    }

    __HAL_LINKDMA(hsd,hdmatx,hdma_sdio_tx);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	4a0a      	ldr	r2, [pc, #40]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003be6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003be8:	4a09      	ldr	r2, [pc, #36]	@ (8003c10 <HAL_SD_MspInit+0x1c8>)
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USER CODE END SDIO_MspInit 1 */

  }

}
 8003bee:	bf00      	nop
 8003bf0:	3728      	adds	r7, #40	@ 0x28
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	bd80      	pop	{r7, pc}
 8003bf6:	bf00      	nop
 8003bf8:	40012c00 	.word	0x40012c00
 8003bfc:	40023800 	.word	0x40023800
 8003c00:	40020800 	.word	0x40020800
 8003c04:	40020c00 	.word	0x40020c00
 8003c08:	20015d48 	.word	0x20015d48
 8003c0c:	40026458 	.word	0x40026458
 8003c10:	20015da8 	.word	0x20015da8
 8003c14:	400264a0 	.word	0x400264a0

08003c18 <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b08a      	sub	sp, #40	@ 0x28
 8003c1c:	af00      	add	r7, sp, #0
 8003c1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003c20:	f107 0314 	add.w	r3, r7, #20
 8003c24:	2200      	movs	r2, #0
 8003c26:	601a      	str	r2, [r3, #0]
 8003c28:	605a      	str	r2, [r3, #4]
 8003c2a:	609a      	str	r2, [r3, #8]
 8003c2c:	60da      	str	r2, [r3, #12]
 8003c2e:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8003c30:	687b      	ldr	r3, [r7, #4]
 8003c32:	681b      	ldr	r3, [r3, #0]
 8003c34:	4a3a      	ldr	r2, [pc, #232]	@ (8003d20 <HAL_SPI_MspInit+0x108>)
 8003c36:	4293      	cmp	r3, r2
 8003c38:	d16e      	bne.n	8003d18 <HAL_SPI_MspInit+0x100>
  {
    /* USER CODE BEGIN SPI1_MspInit 0 */

    /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	613b      	str	r3, [r7, #16]
 8003c3e:	4b39      	ldr	r3, [pc, #228]	@ (8003d24 <HAL_SPI_MspInit+0x10c>)
 8003c40:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c42:	4a38      	ldr	r2, [pc, #224]	@ (8003d24 <HAL_SPI_MspInit+0x10c>)
 8003c44:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003c48:	6453      	str	r3, [r2, #68]	@ 0x44
 8003c4a:	4b36      	ldr	r3, [pc, #216]	@ (8003d24 <HAL_SPI_MspInit+0x10c>)
 8003c4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c4e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003c52:	613b      	str	r3, [r7, #16]
 8003c54:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c56:	2300      	movs	r3, #0
 8003c58:	60fb      	str	r3, [r7, #12]
 8003c5a:	4b32      	ldr	r3, [pc, #200]	@ (8003d24 <HAL_SPI_MspInit+0x10c>)
 8003c5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c5e:	4a31      	ldr	r2, [pc, #196]	@ (8003d24 <HAL_SPI_MspInit+0x10c>)
 8003c60:	f043 0301 	orr.w	r3, r3, #1
 8003c64:	6313      	str	r3, [r2, #48]	@ 0x30
 8003c66:	4b2f      	ldr	r3, [pc, #188]	@ (8003d24 <HAL_SPI_MspInit+0x10c>)
 8003c68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003c6a:	f003 0301 	and.w	r3, r3, #1
 8003c6e:	60fb      	str	r3, [r7, #12]
 8003c70:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = LCD_SCK_Pin|LCD_MISO_Pin|LCD_MOSI_Pin;
 8003c72:	23e0      	movs	r3, #224	@ 0xe0
 8003c74:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003c76:	2302      	movs	r3, #2
 8003c78:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c7a:	2300      	movs	r3, #0
 8003c7c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003c7e:	2303      	movs	r3, #3
 8003c80:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8003c82:	2305      	movs	r3, #5
 8003c84:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003c86:	f107 0314 	add.w	r3, r7, #20
 8003c8a:	4619      	mov	r1, r3
 8003c8c:	4826      	ldr	r0, [pc, #152]	@ (8003d28 <HAL_SPI_MspInit+0x110>)
 8003c8e:	f001 f99d 	bl	8004fcc <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    hspi->hdmatx = &hdma_spi1_tx; // Assume que você declarou hdma_spi1_tx extern
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a25      	ldr	r2, [pc, #148]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003c96:	649a      	str	r2, [r3, #72]	@ 0x48
    
    hdma_spi1_tx.Instance = DMA2_Stream5; // Stream 3 (ou outro disponível)
 8003c98:	4b24      	ldr	r3, [pc, #144]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003c9a:	4a25      	ldr	r2, [pc, #148]	@ (8003d30 <HAL_SPI_MspInit+0x118>)
 8003c9c:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3; // Canal 3 para SPI1 TX
 8003c9e:	4b23      	ldr	r3, [pc, #140]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003ca0:	f04f 62c0 	mov.w	r2, #100663296	@ 0x6000000
 8003ca4:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH; // RAM -> SPI
 8003ca6:	4b21      	ldr	r3, [pc, #132]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003ca8:	2240      	movs	r2, #64	@ 0x40
 8003caa:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE; // Endereço do SPI não muda
 8003cac:	4b1f      	ldr	r3, [pc, #124]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003cae:	2200      	movs	r2, #0
 8003cb0:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE; // Endereço da RAM avança
 8003cb2:	4b1e      	ldr	r3, [pc, #120]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003cb4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003cb8:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE; // 8-bit (DataSize = 8BIT)
 8003cba:	4b1c      	ldr	r3, [pc, #112]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003cbc:	2200      	movs	r2, #0
 8003cbe:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE; // 8-bit
 8003cc0:	4b1a      	ldr	r3, [pc, #104]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003cc2:	2200      	movs	r2, #0
 8003cc4:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL; // Modo normal de transferência
 8003cc6:	4b19      	ldr	r3, [pc, #100]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003cc8:	2200      	movs	r2, #0
 8003cca:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_MEDIUM; // Prioridade Média
 8003ccc:	4b17      	ldr	r3, [pc, #92]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003cce:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8003cd2:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003cd4:	4b15      	ldr	r3, [pc, #84]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003cd6:	2200      	movs	r2, #0
 8003cd8:	625a      	str	r2, [r3, #36]	@ 0x24
    hdma_spi1_tx.Init.FIFOThreshold = DMA_FIFO_THRESHOLD_1QUARTERFULL;
 8003cda:	4b14      	ldr	r3, [pc, #80]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003cdc:	2200      	movs	r2, #0
 8003cde:	629a      	str	r2, [r3, #40]	@ 0x28
    hdma_spi1_tx.Init.MemBurst = DMA_MBURST_SINGLE; // Transferência em pacotes de 4
 8003ce0:	4b12      	ldr	r3, [pc, #72]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003ce2:	2200      	movs	r2, #0
 8003ce4:	62da      	str	r2, [r3, #44]	@ 0x2c
    hdma_spi1_tx.Init.PeriphBurst = DMA_PBURST_SINGLE;
 8003ce6:	4b11      	ldr	r3, [pc, #68]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003ce8:	2200      	movs	r2, #0
 8003cea:	631a      	str	r2, [r3, #48]	@ 0x30
    
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8003cec:	480f      	ldr	r0, [pc, #60]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003cee:	f000 fbbd 	bl	800446c <HAL_DMA_Init>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	2b00      	cmp	r3, #0
 8003cf6:	d001      	beq.n	8003cfc <HAL_SPI_MspInit+0xe4>
    {
      Error_Handler();
 8003cf8:	f7ff fdfc 	bl	80038f4 <Error_Handler>
    }

    __HAL_LINKDMA(hspi, hdmatx, hdma_spi1_tx); // Liga o DMA ao handle SPI
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4a0b      	ldr	r2, [pc, #44]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003d00:	649a      	str	r2, [r3, #72]	@ 0x48
 8003d02:	4a0a      	ldr	r2, [pc, #40]	@ (8003d2c <HAL_SPI_MspInit+0x114>)
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	6393      	str	r3, [r2, #56]	@ 0x38

    /* Configuração da Interrupção DMA */
    HAL_NVIC_SetPriority(DMA2_Stream5_IRQn, 5, 0); // Ajuste a prioridade conforme seu RTOS
 8003d08:	2200      	movs	r2, #0
 8003d0a:	2105      	movs	r1, #5
 8003d0c:	2044      	movs	r0, #68	@ 0x44
 8003d0e:	f000 fb83 	bl	8004418 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(DMA2_Stream5_IRQn);
 8003d12:	2044      	movs	r0, #68	@ 0x44
 8003d14:	f000 fb9c 	bl	8004450 <HAL_NVIC_EnableIRQ>

    /* USER CODE END SPI1_MspInit 1 */

  }

}
 8003d18:	bf00      	nop
 8003d1a:	3728      	adds	r7, #40	@ 0x28
 8003d1c:	46bd      	mov	sp, r7
 8003d1e:	bd80      	pop	{r7, pc}
 8003d20:	40013000 	.word	0x40013000
 8003d24:	40023800 	.word	0x40023800
 8003d28:	40020000 	.word	0x40020000
 8003d2c:	20015e08 	.word	0x20015e08
 8003d30:	40026488 	.word	0x40026488

08003d34 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003d34:	b580      	push	{r7, lr}
 8003d36:	b08a      	sub	sp, #40	@ 0x28
 8003d38:	af00      	add	r7, sp, #0
 8003d3a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003d3c:	f107 0314 	add.w	r3, r7, #20
 8003d40:	2200      	movs	r2, #0
 8003d42:	601a      	str	r2, [r3, #0]
 8003d44:	605a      	str	r2, [r3, #4]
 8003d46:	609a      	str	r2, [r3, #8]
 8003d48:	60da      	str	r2, [r3, #12]
 8003d4a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART4)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	4a1d      	ldr	r2, [pc, #116]	@ (8003dc8 <HAL_UART_MspInit+0x94>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d133      	bne.n	8003dbe <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN UART4_MspInit 0 */

    /* USER CODE END UART4_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8003d56:	2300      	movs	r3, #0
 8003d58:	613b      	str	r3, [r7, #16]
 8003d5a:	4b1c      	ldr	r3, [pc, #112]	@ (8003dcc <HAL_UART_MspInit+0x98>)
 8003d5c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5e:	4a1b      	ldr	r2, [pc, #108]	@ (8003dcc <HAL_UART_MspInit+0x98>)
 8003d60:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8003d64:	6413      	str	r3, [r2, #64]	@ 0x40
 8003d66:	4b19      	ldr	r3, [pc, #100]	@ (8003dcc <HAL_UART_MspInit+0x98>)
 8003d68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d6a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d6e:	613b      	str	r3, [r7, #16]
 8003d70:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003d72:	2300      	movs	r3, #0
 8003d74:	60fb      	str	r3, [r7, #12]
 8003d76:	4b15      	ldr	r3, [pc, #84]	@ (8003dcc <HAL_UART_MspInit+0x98>)
 8003d78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d7a:	4a14      	ldr	r2, [pc, #80]	@ (8003dcc <HAL_UART_MspInit+0x98>)
 8003d7c:	f043 0301 	orr.w	r3, r3, #1
 8003d80:	6313      	str	r3, [r2, #48]	@ 0x30
 8003d82:	4b12      	ldr	r3, [pc, #72]	@ (8003dcc <HAL_UART_MspInit+0x98>)
 8003d84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d86:	f003 0301 	and.w	r3, r3, #1
 8003d8a:	60fb      	str	r3, [r7, #12]
 8003d8c:	68fb      	ldr	r3, [r7, #12]
    /**UART4 GPIO Configuration
    PA0-WKUP     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8003d8e:	2303      	movs	r3, #3
 8003d90:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003d92:	2302      	movs	r3, #2
 8003d94:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003d96:	2300      	movs	r3, #0
 8003d98:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003d9a:	2303      	movs	r3, #3
 8003d9c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8003d9e:	2308      	movs	r3, #8
 8003da0:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003da2:	f107 0314 	add.w	r3, r7, #20
 8003da6:	4619      	mov	r1, r3
 8003da8:	4809      	ldr	r0, [pc, #36]	@ (8003dd0 <HAL_UART_MspInit+0x9c>)
 8003daa:	f001 f90f 	bl	8004fcc <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8003dae:	2200      	movs	r2, #0
 8003db0:	2105      	movs	r1, #5
 8003db2:	2034      	movs	r0, #52	@ 0x34
 8003db4:	f000 fb30 	bl	8004418 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8003db8:	2034      	movs	r0, #52	@ 0x34
 8003dba:	f000 fb49 	bl	8004450 <HAL_NVIC_EnableIRQ>

    /* USER CODE END UART4_MspInit 1 */

  }

}
 8003dbe:	bf00      	nop
 8003dc0:	3728      	adds	r7, #40	@ 0x28
 8003dc2:	46bd      	mov	sp, r7
 8003dc4:	bd80      	pop	{r7, pc}
 8003dc6:	bf00      	nop
 8003dc8:	40004c00 	.word	0x40004c00
 8003dcc:	40023800 	.word	0x40023800
 8003dd0:	40020000 	.word	0x40020000

08003dd4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003dd4:	b580      	push	{r7, lr}
 8003dd6:	b08e      	sub	sp, #56	@ 0x38
 8003dd8:	af00      	add	r7, sp, #0
 8003dda:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8003ddc:	2300      	movs	r3, #0
 8003dde:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8003de0:	2300      	movs	r3, #0
 8003de2:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003de4:	2300      	movs	r3, #0
 8003de6:	60fb      	str	r3, [r7, #12]
 8003de8:	4b33      	ldr	r3, [pc, #204]	@ (8003eb8 <HAL_InitTick+0xe4>)
 8003dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dec:	4a32      	ldr	r2, [pc, #200]	@ (8003eb8 <HAL_InitTick+0xe4>)
 8003dee:	f043 0310 	orr.w	r3, r3, #16
 8003df2:	6413      	str	r3, [r2, #64]	@ 0x40
 8003df4:	4b30      	ldr	r3, [pc, #192]	@ (8003eb8 <HAL_InitTick+0xe4>)
 8003df6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003df8:	f003 0310 	and.w	r3, r3, #16
 8003dfc:	60fb      	str	r3, [r7, #12]
 8003dfe:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8003e00:	f107 0210 	add.w	r2, r7, #16
 8003e04:	f107 0314 	add.w	r3, r7, #20
 8003e08:	4611      	mov	r1, r2
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f004 fefe 	bl	8008c0c <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8003e10:	6a3b      	ldr	r3, [r7, #32]
 8003e12:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8003e14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003e16:	2b00      	cmp	r3, #0
 8003e18:	d103      	bne.n	8003e22 <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8003e1a:	f004 fecf 	bl	8008bbc <HAL_RCC_GetPCLK1Freq>
 8003e1e:	6378      	str	r0, [r7, #52]	@ 0x34
 8003e20:	e004      	b.n	8003e2c <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8003e22:	f004 fecb 	bl	8008bbc <HAL_RCC_GetPCLK1Freq>
 8003e26:	4603      	mov	r3, r0
 8003e28:	005b      	lsls	r3, r3, #1
 8003e2a:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e2e:	4a23      	ldr	r2, [pc, #140]	@ (8003ebc <HAL_InitTick+0xe8>)
 8003e30:	fba2 2303 	umull	r2, r3, r2, r3
 8003e34:	0c9b      	lsrs	r3, r3, #18
 8003e36:	3b01      	subs	r3, #1
 8003e38:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003e3a:	4b21      	ldr	r3, [pc, #132]	@ (8003ec0 <HAL_InitTick+0xec>)
 8003e3c:	4a21      	ldr	r2, [pc, #132]	@ (8003ec4 <HAL_InitTick+0xf0>)
 8003e3e:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8003e40:	4b1f      	ldr	r3, [pc, #124]	@ (8003ec0 <HAL_InitTick+0xec>)
 8003e42:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8003e46:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003e48:	4a1d      	ldr	r2, [pc, #116]	@ (8003ec0 <HAL_InitTick+0xec>)
 8003e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e4c:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003e4e:	4b1c      	ldr	r3, [pc, #112]	@ (8003ec0 <HAL_InitTick+0xec>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8003e54:	4b1a      	ldr	r3, [pc, #104]	@ (8003ec0 <HAL_InitTick+0xec>)
 8003e56:	2200      	movs	r2, #0
 8003e58:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8003e5a:	4b19      	ldr	r3, [pc, #100]	@ (8003ec0 <HAL_InitTick+0xec>)
 8003e5c:	2200      	movs	r2, #0
 8003e5e:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8003e60:	4817      	ldr	r0, [pc, #92]	@ (8003ec0 <HAL_InitTick+0xec>)
 8003e62:	f006 fca3 	bl	800a7ac <HAL_TIM_Base_Init>
 8003e66:	4603      	mov	r3, r0
 8003e68:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8003e6c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d11b      	bne.n	8003eac <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8003e74:	4812      	ldr	r0, [pc, #72]	@ (8003ec0 <HAL_InitTick+0xec>)
 8003e76:	f006 fcf3 	bl	800a860 <HAL_TIM_Base_Start_IT>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8003e80:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d111      	bne.n	8003eac <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8003e88:	2036      	movs	r0, #54	@ 0x36
 8003e8a:	f000 fae1 	bl	8004450 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	2b0f      	cmp	r3, #15
 8003e92:	d808      	bhi.n	8003ea6 <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8003e94:	2200      	movs	r2, #0
 8003e96:	6879      	ldr	r1, [r7, #4]
 8003e98:	2036      	movs	r0, #54	@ 0x36
 8003e9a:	f000 fabd 	bl	8004418 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8003e9e:	4a0a      	ldr	r2, [pc, #40]	@ (8003ec8 <HAL_InitTick+0xf4>)
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	6013      	str	r3, [r2, #0]
 8003ea4:	e002      	b.n	8003eac <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8003ea6:	2301      	movs	r3, #1
 8003ea8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8003eac:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	3738      	adds	r7, #56	@ 0x38
 8003eb4:	46bd      	mov	sp, r7
 8003eb6:	bd80      	pop	{r7, pc}
 8003eb8:	40023800 	.word	0x40023800
 8003ebc:	431bde83 	.word	0x431bde83
 8003ec0:	20015ebc 	.word	0x20015ebc
 8003ec4:	40001000 	.word	0x40001000
 8003ec8:	2000004c 	.word	0x2000004c

08003ecc <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003ecc:	b480      	push	{r7}
 8003ece:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8003ed0:	bf00      	nop
 8003ed2:	e7fd      	b.n	8003ed0 <NMI_Handler+0x4>

08003ed4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003ed4:	b480      	push	{r7}
 8003ed6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003ed8:	bf00      	nop
 8003eda:	e7fd      	b.n	8003ed8 <HardFault_Handler+0x4>

08003edc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003edc:	b480      	push	{r7}
 8003ede:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003ee0:	bf00      	nop
 8003ee2:	e7fd      	b.n	8003ee0 <MemManage_Handler+0x4>

08003ee4 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003ee8:	bf00      	nop
 8003eea:	e7fd      	b.n	8003ee8 <BusFault_Handler+0x4>

08003eec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003eec:	b480      	push	{r7}
 8003eee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003ef0:	bf00      	nop
 8003ef2:	e7fd      	b.n	8003ef0 <UsageFault_Handler+0x4>

08003ef4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003ef4:	b480      	push	{r7}
 8003ef6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003ef8:	bf00      	nop
 8003efa:	46bd      	mov	sp, r7
 8003efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f00:	4770      	bx	lr

08003f02 <PVD_IRQHandler>:

/**
  * @brief This function handles PVD interrupt through EXTI line 16.
  */
void PVD_IRQHandler(void)
{
 8003f02:	b580      	push	{r7, lr}
 8003f04:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_IRQn 0 */

  /* USER CODE END PVD_IRQn 0 */
  HAL_PWR_PVD_IRQHandler();
 8003f06:	f004 fa0f 	bl	8008328 <HAL_PWR_PVD_IRQHandler>
  /* USER CODE BEGIN PVD_IRQn 1 */

  /* USER CODE END PVD_IRQn 1 */
}
 8003f0a:	bf00      	nop
 8003f0c:	bd80      	pop	{r7, pc}

08003f0e <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 8003f0e:	b580      	push	{r7, lr}
 8003f10:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 8003f12:	f000 fec7 	bl	8004ca4 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8003f16:	bf00      	nop
 8003f18:	bd80      	pop	{r7, pc}

08003f1a <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8003f1a:	b480      	push	{r7}
 8003f1c:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 8003f1e:	bf00      	nop
 8003f20:	46bd      	mov	sp, r7
 8003f22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f26:	4770      	bx	lr

08003f28 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8003f28:	b580      	push	{r7, lr}
 8003f2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8003f2c:	4802      	ldr	r0, [pc, #8]	@ (8003f38 <I2C2_EV_IRQHandler+0x10>)
 8003f2e:	f002 f8cd 	bl	80060cc <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8003f32:	bf00      	nop
 8003f34:	bd80      	pop	{r7, pc}
 8003f36:	bf00      	nop
 8003f38:	20015bd0 	.word	0x20015bd0

08003f3c <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8003f3c:	b580      	push	{r7, lr}
 8003f3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8003f40:	4802      	ldr	r0, [pc, #8]	@ (8003f4c <I2C2_ER_IRQHandler+0x10>)
 8003f42:	f002 fa34 	bl	80063ae <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8003f46:	bf00      	nop
 8003f48:	bd80      	pop	{r7, pc}
 8003f4a:	bf00      	nop
 8003f4c:	20015bd0 	.word	0x20015bd0

08003f50 <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8003f50:	b580      	push	{r7, lr}
 8003f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8003f54:	4802      	ldr	r0, [pc, #8]	@ (8003f60 <SPI1_IRQHandler+0x10>)
 8003f56:	f006 f9a3 	bl	800a2a0 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8003f5a:	bf00      	nop
 8003f5c:	bd80      	pop	{r7, pc}
 8003f5e:	bf00      	nop
 8003f60:	20015ca8 	.word	0x20015ca8

08003f64 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8003f68:	4802      	ldr	r0, [pc, #8]	@ (8003f74 <UART4_IRQHandler+0x10>)
 8003f6a:	f006 ff0b 	bl	800ad84 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8003f6e:	bf00      	nop
 8003f70:	bd80      	pop	{r7, pc}
 8003f72:	bf00      	nop
 8003f74:	20015d00 	.word	0x20015d00

08003f78 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003f78:	b580      	push	{r7, lr}
 8003f7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003f7c:	4802      	ldr	r0, [pc, #8]	@ (8003f88 <TIM6_DAC_IRQHandler+0x10>)
 8003f7e:	f006 fcdf 	bl	800a940 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8003f82:	bf00      	nop
 8003f84:	bd80      	pop	{r7, pc}
 8003f86:	bf00      	nop
 8003f88:	20015ebc 	.word	0x20015ebc

08003f8c <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 8003f8c:	b480      	push	{r7}
 8003f8e:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 8003f90:	bf00      	nop
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
	...

08003f9c <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8003f9c:	b580      	push	{r7, lr}
 8003f9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_rx);
 8003fa0:	4802      	ldr	r0, [pc, #8]	@ (8003fac <DMA2_Stream3_IRQHandler+0x10>)
 8003fa2:	f000 fbfb 	bl	800479c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8003fa6:	bf00      	nop
 8003fa8:	bd80      	pop	{r7, pc}
 8003faa:	bf00      	nop
 8003fac:	20015d48 	.word	0x20015d48

08003fb0 <DMA2_Stream5_IRQHandler>:
/**
  * @brief This function handles DMA2 stream5 global interrupt.
  */
void DMA2_Stream5_IRQHandler(void)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream5_IRQn 0 */

  /* USER CODE END DMA2_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8003fb4:	4802      	ldr	r0, [pc, #8]	@ (8003fc0 <DMA2_Stream5_IRQHandler+0x10>)
 8003fb6:	f000 fbf1 	bl	800479c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream5_IRQn 1 */

  /* USER CODE END DMA2_Stream5_IRQn 1 */
}
 8003fba:	bf00      	nop
 8003fbc:	bd80      	pop	{r7, pc}
 8003fbe:	bf00      	nop
 8003fc0:	20015e08 	.word	0x20015e08

08003fc4 <DMA2_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA2 stream6 global interrupt.
  */
void DMA2_Stream6_IRQHandler(void)
{
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream6_IRQn 0 */

  /* USER CODE END DMA2_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_sdio_tx);
 8003fc8:	4802      	ldr	r0, [pc, #8]	@ (8003fd4 <DMA2_Stream6_IRQHandler+0x10>)
 8003fca:	f000 fbe7 	bl	800479c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream6_IRQn 1 */

  /* USER CODE END DMA2_Stream6_IRQn 1 */
}
 8003fce:	bf00      	nop
 8003fd0:	bd80      	pop	{r7, pc}
 8003fd2:	bf00      	nop
 8003fd4:	20015da8 	.word	0x20015da8

08003fd8 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003fd8:	b480      	push	{r7}
 8003fda:	af00      	add	r7, sp, #0
  return 1;
 8003fdc:	2301      	movs	r3, #1
}
 8003fde:	4618      	mov	r0, r3
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe6:	4770      	bx	lr

08003fe8 <_kill>:

int _kill(int pid, int sig)
{
 8003fe8:	b580      	push	{r7, lr}
 8003fea:	b082      	sub	sp, #8
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8003ff2:	f00e fba3 	bl	801273c <__errno>
 8003ff6:	4603      	mov	r3, r0
 8003ff8:	2216      	movs	r2, #22
 8003ffa:	601a      	str	r2, [r3, #0]
  return -1;
 8003ffc:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004000:	4618      	mov	r0, r3
 8004002:	3708      	adds	r7, #8
 8004004:	46bd      	mov	sp, r7
 8004006:	bd80      	pop	{r7, pc}

08004008 <_exit>:

void _exit (int status)
{
 8004008:	b580      	push	{r7, lr}
 800400a:	b082      	sub	sp, #8
 800400c:	af00      	add	r7, sp, #0
 800400e:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004010:	f04f 31ff 	mov.w	r1, #4294967295
 8004014:	6878      	ldr	r0, [r7, #4]
 8004016:	f7ff ffe7 	bl	8003fe8 <_kill>
  while (1) {}    /* Make sure we hang here */
 800401a:	bf00      	nop
 800401c:	e7fd      	b.n	800401a <_exit+0x12>

0800401e <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800401e:	b580      	push	{r7, lr}
 8004020:	b086      	sub	sp, #24
 8004022:	af00      	add	r7, sp, #0
 8004024:	60f8      	str	r0, [r7, #12]
 8004026:	60b9      	str	r1, [r7, #8]
 8004028:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800402a:	2300      	movs	r3, #0
 800402c:	617b      	str	r3, [r7, #20]
 800402e:	e00a      	b.n	8004046 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004030:	f3af 8000 	nop.w
 8004034:	4601      	mov	r1, r0
 8004036:	68bb      	ldr	r3, [r7, #8]
 8004038:	1c5a      	adds	r2, r3, #1
 800403a:	60ba      	str	r2, [r7, #8]
 800403c:	b2ca      	uxtb	r2, r1
 800403e:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004040:	697b      	ldr	r3, [r7, #20]
 8004042:	3301      	adds	r3, #1
 8004044:	617b      	str	r3, [r7, #20]
 8004046:	697a      	ldr	r2, [r7, #20]
 8004048:	687b      	ldr	r3, [r7, #4]
 800404a:	429a      	cmp	r2, r3
 800404c:	dbf0      	blt.n	8004030 <_read+0x12>
  }

  return len;
 800404e:	687b      	ldr	r3, [r7, #4]
}
 8004050:	4618      	mov	r0, r3
 8004052:	3718      	adds	r7, #24
 8004054:	46bd      	mov	sp, r7
 8004056:	bd80      	pop	{r7, pc}

08004058 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004058:	b580      	push	{r7, lr}
 800405a:	b086      	sub	sp, #24
 800405c:	af00      	add	r7, sp, #0
 800405e:	60f8      	str	r0, [r7, #12]
 8004060:	60b9      	str	r1, [r7, #8]
 8004062:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004064:	2300      	movs	r3, #0
 8004066:	617b      	str	r3, [r7, #20]
 8004068:	e009      	b.n	800407e <_write+0x26>
  {
    __io_putchar(*ptr++);
 800406a:	68bb      	ldr	r3, [r7, #8]
 800406c:	1c5a      	adds	r2, r3, #1
 800406e:	60ba      	str	r2, [r7, #8]
 8004070:	781b      	ldrb	r3, [r3, #0]
 8004072:	4618      	mov	r0, r3
 8004074:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004078:	697b      	ldr	r3, [r7, #20]
 800407a:	3301      	adds	r3, #1
 800407c:	617b      	str	r3, [r7, #20]
 800407e:	697a      	ldr	r2, [r7, #20]
 8004080:	687b      	ldr	r3, [r7, #4]
 8004082:	429a      	cmp	r2, r3
 8004084:	dbf1      	blt.n	800406a <_write+0x12>
  }
  return len;
 8004086:	687b      	ldr	r3, [r7, #4]
}
 8004088:	4618      	mov	r0, r3
 800408a:	3718      	adds	r7, #24
 800408c:	46bd      	mov	sp, r7
 800408e:	bd80      	pop	{r7, pc}

08004090 <_close>:

int _close(int file)
{
 8004090:	b480      	push	{r7}
 8004092:	b083      	sub	sp, #12
 8004094:	af00      	add	r7, sp, #0
 8004096:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004098:	f04f 33ff 	mov.w	r3, #4294967295
}
 800409c:	4618      	mov	r0, r3
 800409e:	370c      	adds	r7, #12
 80040a0:	46bd      	mov	sp, r7
 80040a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040a6:	4770      	bx	lr

080040a8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80040a8:	b480      	push	{r7}
 80040aa:	b083      	sub	sp, #12
 80040ac:	af00      	add	r7, sp, #0
 80040ae:	6078      	str	r0, [r7, #4]
 80040b0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80040b2:	683b      	ldr	r3, [r7, #0]
 80040b4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80040b8:	605a      	str	r2, [r3, #4]
  return 0;
 80040ba:	2300      	movs	r3, #0
}
 80040bc:	4618      	mov	r0, r3
 80040be:	370c      	adds	r7, #12
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr

080040c8 <_isatty>:

int _isatty(int file)
{
 80040c8:	b480      	push	{r7}
 80040ca:	b083      	sub	sp, #12
 80040cc:	af00      	add	r7, sp, #0
 80040ce:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80040d0:	2301      	movs	r3, #1
}
 80040d2:	4618      	mov	r0, r3
 80040d4:	370c      	adds	r7, #12
 80040d6:	46bd      	mov	sp, r7
 80040d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040dc:	4770      	bx	lr

080040de <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80040de:	b480      	push	{r7}
 80040e0:	b085      	sub	sp, #20
 80040e2:	af00      	add	r7, sp, #0
 80040e4:	60f8      	str	r0, [r7, #12]
 80040e6:	60b9      	str	r1, [r7, #8]
 80040e8:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80040ea:	2300      	movs	r3, #0
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3714      	adds	r7, #20
 80040f0:	46bd      	mov	sp, r7
 80040f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040f6:	4770      	bx	lr

080040f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80040f8:	b580      	push	{r7, lr}
 80040fa:	b086      	sub	sp, #24
 80040fc:	af00      	add	r7, sp, #0
 80040fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004100:	4a14      	ldr	r2, [pc, #80]	@ (8004154 <_sbrk+0x5c>)
 8004102:	4b15      	ldr	r3, [pc, #84]	@ (8004158 <_sbrk+0x60>)
 8004104:	1ad3      	subs	r3, r2, r3
 8004106:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004108:	697b      	ldr	r3, [r7, #20]
 800410a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800410c:	4b13      	ldr	r3, [pc, #76]	@ (800415c <_sbrk+0x64>)
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	2b00      	cmp	r3, #0
 8004112:	d102      	bne.n	800411a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004114:	4b11      	ldr	r3, [pc, #68]	@ (800415c <_sbrk+0x64>)
 8004116:	4a12      	ldr	r2, [pc, #72]	@ (8004160 <_sbrk+0x68>)
 8004118:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800411a:	4b10      	ldr	r3, [pc, #64]	@ (800415c <_sbrk+0x64>)
 800411c:	681a      	ldr	r2, [r3, #0]
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	4413      	add	r3, r2
 8004122:	693a      	ldr	r2, [r7, #16]
 8004124:	429a      	cmp	r2, r3
 8004126:	d207      	bcs.n	8004138 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004128:	f00e fb08 	bl	801273c <__errno>
 800412c:	4603      	mov	r3, r0
 800412e:	220c      	movs	r2, #12
 8004130:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004132:	f04f 33ff 	mov.w	r3, #4294967295
 8004136:	e009      	b.n	800414c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004138:	4b08      	ldr	r3, [pc, #32]	@ (800415c <_sbrk+0x64>)
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800413e:	4b07      	ldr	r3, [pc, #28]	@ (800415c <_sbrk+0x64>)
 8004140:	681a      	ldr	r2, [r3, #0]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	4413      	add	r3, r2
 8004146:	4a05      	ldr	r2, [pc, #20]	@ (800415c <_sbrk+0x64>)
 8004148:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800414a:	68fb      	ldr	r3, [r7, #12]
}
 800414c:	4618      	mov	r0, r3
 800414e:	3718      	adds	r7, #24
 8004150:	46bd      	mov	sp, r7
 8004152:	bd80      	pop	{r7, pc}
 8004154:	20020000 	.word	0x20020000
 8004158:	00001000 	.word	0x00001000
 800415c:	20015f04 	.word	0x20015f04
 8004160:	2001a060 	.word	0x2001a060

08004164 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004164:	b480      	push	{r7}
 8004166:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8004168:	4b06      	ldr	r3, [pc, #24]	@ (8004184 <SystemInit+0x20>)
 800416a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800416e:	4a05      	ldr	r2, [pc, #20]	@ (8004184 <SystemInit+0x20>)
 8004170:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004174:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004178:	bf00      	nop
 800417a:	46bd      	mov	sp, r7
 800417c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004180:	4770      	bx	lr
 8004182:	bf00      	nop
 8004184:	e000ed00 	.word	0xe000ed00

08004188 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8004188:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80041c0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800418c:	f7ff ffea 	bl	8004164 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8004190:	480c      	ldr	r0, [pc, #48]	@ (80041c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8004192:	490d      	ldr	r1, [pc, #52]	@ (80041c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8004194:	4a0d      	ldr	r2, [pc, #52]	@ (80041cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8004196:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8004198:	e002      	b.n	80041a0 <LoopCopyDataInit>

0800419a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800419a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800419c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800419e:	3304      	adds	r3, #4

080041a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80041a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80041a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80041a4:	d3f9      	bcc.n	800419a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80041a6:	4a0a      	ldr	r2, [pc, #40]	@ (80041d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80041a8:	4c0a      	ldr	r4, [pc, #40]	@ (80041d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80041aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80041ac:	e001      	b.n	80041b2 <LoopFillZerobss>

080041ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80041ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80041b0:	3204      	adds	r2, #4

080041b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80041b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80041b4:	d3fb      	bcc.n	80041ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80041b6:	f00e fac7 	bl	8012748 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80041ba:	f7fe fb83 	bl	80028c4 <main>
  bx  lr    
 80041be:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80041c0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80041c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80041c8:	200000d8 	.word	0x200000d8
  ldr r2, =_sidata
 80041cc:	08014618 	.word	0x08014618
  ldr r2, =_sbss
 80041d0:	200000d8 	.word	0x200000d8
  ldr r4, =_ebss
 80041d4:	2001a060 	.word	0x2001a060

080041d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80041d8:	e7fe      	b.n	80041d8 <ADC_IRQHandler>
	...

080041dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80041e0:	4b0e      	ldr	r3, [pc, #56]	@ (800421c <HAL_Init+0x40>)
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	4a0d      	ldr	r2, [pc, #52]	@ (800421c <HAL_Init+0x40>)
 80041e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80041ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80041ec:	4b0b      	ldr	r3, [pc, #44]	@ (800421c <HAL_Init+0x40>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a0a      	ldr	r2, [pc, #40]	@ (800421c <HAL_Init+0x40>)
 80041f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80041f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80041f8:	4b08      	ldr	r3, [pc, #32]	@ (800421c <HAL_Init+0x40>)
 80041fa:	681b      	ldr	r3, [r3, #0]
 80041fc:	4a07      	ldr	r2, [pc, #28]	@ (800421c <HAL_Init+0x40>)
 80041fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004202:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8004204:	2003      	movs	r0, #3
 8004206:	f000 f8fc 	bl	8004402 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800420a:	200f      	movs	r0, #15
 800420c:	f7ff fde2 	bl	8003dd4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8004210:	f7ff fb76 	bl	8003900 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8004214:	2300      	movs	r3, #0
}
 8004216:	4618      	mov	r0, r3
 8004218:	bd80      	pop	{r7, pc}
 800421a:	bf00      	nop
 800421c:	40023c00 	.word	0x40023c00

08004220 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8004220:	b480      	push	{r7}
 8004222:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004224:	4b06      	ldr	r3, [pc, #24]	@ (8004240 <HAL_IncTick+0x20>)
 8004226:	781b      	ldrb	r3, [r3, #0]
 8004228:	461a      	mov	r2, r3
 800422a:	4b06      	ldr	r3, [pc, #24]	@ (8004244 <HAL_IncTick+0x24>)
 800422c:	681b      	ldr	r3, [r3, #0]
 800422e:	4413      	add	r3, r2
 8004230:	4a04      	ldr	r2, [pc, #16]	@ (8004244 <HAL_IncTick+0x24>)
 8004232:	6013      	str	r3, [r2, #0]
}
 8004234:	bf00      	nop
 8004236:	46bd      	mov	sp, r7
 8004238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800423c:	4770      	bx	lr
 800423e:	bf00      	nop
 8004240:	20000050 	.word	0x20000050
 8004244:	20015f08 	.word	0x20015f08

08004248 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004248:	b480      	push	{r7}
 800424a:	af00      	add	r7, sp, #0
  return uwTick;
 800424c:	4b03      	ldr	r3, [pc, #12]	@ (800425c <HAL_GetTick+0x14>)
 800424e:	681b      	ldr	r3, [r3, #0]
}
 8004250:	4618      	mov	r0, r3
 8004252:	46bd      	mov	sp, r7
 8004254:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004258:	4770      	bx	lr
 800425a:	bf00      	nop
 800425c:	20015f08 	.word	0x20015f08

08004260 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004260:	b580      	push	{r7, lr}
 8004262:	b084      	sub	sp, #16
 8004264:	af00      	add	r7, sp, #0
 8004266:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004268:	f7ff ffee 	bl	8004248 <HAL_GetTick>
 800426c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800426e:	687b      	ldr	r3, [r7, #4]
 8004270:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004278:	d005      	beq.n	8004286 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800427a:	4b0a      	ldr	r3, [pc, #40]	@ (80042a4 <HAL_Delay+0x44>)
 800427c:	781b      	ldrb	r3, [r3, #0]
 800427e:	461a      	mov	r2, r3
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	4413      	add	r3, r2
 8004284:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8004286:	bf00      	nop
 8004288:	f7ff ffde 	bl	8004248 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	68bb      	ldr	r3, [r7, #8]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	429a      	cmp	r2, r3
 8004296:	d8f7      	bhi.n	8004288 <HAL_Delay+0x28>
  {
  }
}
 8004298:	bf00      	nop
 800429a:	bf00      	nop
 800429c:	3710      	adds	r7, #16
 800429e:	46bd      	mov	sp, r7
 80042a0:	bd80      	pop	{r7, pc}
 80042a2:	bf00      	nop
 80042a4:	20000050 	.word	0x20000050

080042a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80042a8:	b480      	push	{r7}
 80042aa:	b085      	sub	sp, #20
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	f003 0307 	and.w	r3, r3, #7
 80042b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80042b8:	4b0c      	ldr	r3, [pc, #48]	@ (80042ec <__NVIC_SetPriorityGrouping+0x44>)
 80042ba:	68db      	ldr	r3, [r3, #12]
 80042bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80042be:	68ba      	ldr	r2, [r7, #8]
 80042c0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80042c4:	4013      	ands	r3, r2
 80042c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80042c8:	68fb      	ldr	r3, [r7, #12]
 80042ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80042cc:	68bb      	ldr	r3, [r7, #8]
 80042ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80042d0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80042d4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80042d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80042da:	4a04      	ldr	r2, [pc, #16]	@ (80042ec <__NVIC_SetPriorityGrouping+0x44>)
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	60d3      	str	r3, [r2, #12]
}
 80042e0:	bf00      	nop
 80042e2:	3714      	adds	r7, #20
 80042e4:	46bd      	mov	sp, r7
 80042e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ea:	4770      	bx	lr
 80042ec:	e000ed00 	.word	0xe000ed00

080042f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80042f0:	b480      	push	{r7}
 80042f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80042f4:	4b04      	ldr	r3, [pc, #16]	@ (8004308 <__NVIC_GetPriorityGrouping+0x18>)
 80042f6:	68db      	ldr	r3, [r3, #12]
 80042f8:	0a1b      	lsrs	r3, r3, #8
 80042fa:	f003 0307 	and.w	r3, r3, #7
}
 80042fe:	4618      	mov	r0, r3
 8004300:	46bd      	mov	sp, r7
 8004302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004306:	4770      	bx	lr
 8004308:	e000ed00 	.word	0xe000ed00

0800430c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800430c:	b480      	push	{r7}
 800430e:	b083      	sub	sp, #12
 8004310:	af00      	add	r7, sp, #0
 8004312:	4603      	mov	r3, r0
 8004314:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004316:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800431a:	2b00      	cmp	r3, #0
 800431c:	db0b      	blt.n	8004336 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800431e:	79fb      	ldrb	r3, [r7, #7]
 8004320:	f003 021f 	and.w	r2, r3, #31
 8004324:	4907      	ldr	r1, [pc, #28]	@ (8004344 <__NVIC_EnableIRQ+0x38>)
 8004326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800432a:	095b      	lsrs	r3, r3, #5
 800432c:	2001      	movs	r0, #1
 800432e:	fa00 f202 	lsl.w	r2, r0, r2
 8004332:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004336:	bf00      	nop
 8004338:	370c      	adds	r7, #12
 800433a:	46bd      	mov	sp, r7
 800433c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004340:	4770      	bx	lr
 8004342:	bf00      	nop
 8004344:	e000e100 	.word	0xe000e100

08004348 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004348:	b480      	push	{r7}
 800434a:	b083      	sub	sp, #12
 800434c:	af00      	add	r7, sp, #0
 800434e:	4603      	mov	r3, r0
 8004350:	6039      	str	r1, [r7, #0]
 8004352:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004354:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004358:	2b00      	cmp	r3, #0
 800435a:	db0a      	blt.n	8004372 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	b2da      	uxtb	r2, r3
 8004360:	490c      	ldr	r1, [pc, #48]	@ (8004394 <__NVIC_SetPriority+0x4c>)
 8004362:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004366:	0112      	lsls	r2, r2, #4
 8004368:	b2d2      	uxtb	r2, r2
 800436a:	440b      	add	r3, r1
 800436c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8004370:	e00a      	b.n	8004388 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	b2da      	uxtb	r2, r3
 8004376:	4908      	ldr	r1, [pc, #32]	@ (8004398 <__NVIC_SetPriority+0x50>)
 8004378:	79fb      	ldrb	r3, [r7, #7]
 800437a:	f003 030f 	and.w	r3, r3, #15
 800437e:	3b04      	subs	r3, #4
 8004380:	0112      	lsls	r2, r2, #4
 8004382:	b2d2      	uxtb	r2, r2
 8004384:	440b      	add	r3, r1
 8004386:	761a      	strb	r2, [r3, #24]
}
 8004388:	bf00      	nop
 800438a:	370c      	adds	r7, #12
 800438c:	46bd      	mov	sp, r7
 800438e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004392:	4770      	bx	lr
 8004394:	e000e100 	.word	0xe000e100
 8004398:	e000ed00 	.word	0xe000ed00

0800439c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800439c:	b480      	push	{r7}
 800439e:	b089      	sub	sp, #36	@ 0x24
 80043a0:	af00      	add	r7, sp, #0
 80043a2:	60f8      	str	r0, [r7, #12]
 80043a4:	60b9      	str	r1, [r7, #8]
 80043a6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043a8:	68fb      	ldr	r3, [r7, #12]
 80043aa:	f003 0307 	and.w	r3, r3, #7
 80043ae:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043b0:	69fb      	ldr	r3, [r7, #28]
 80043b2:	f1c3 0307 	rsb	r3, r3, #7
 80043b6:	2b04      	cmp	r3, #4
 80043b8:	bf28      	it	cs
 80043ba:	2304      	movcs	r3, #4
 80043bc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043be:	69fb      	ldr	r3, [r7, #28]
 80043c0:	3304      	adds	r3, #4
 80043c2:	2b06      	cmp	r3, #6
 80043c4:	d902      	bls.n	80043cc <NVIC_EncodePriority+0x30>
 80043c6:	69fb      	ldr	r3, [r7, #28]
 80043c8:	3b03      	subs	r3, #3
 80043ca:	e000      	b.n	80043ce <NVIC_EncodePriority+0x32>
 80043cc:	2300      	movs	r3, #0
 80043ce:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043d0:	f04f 32ff 	mov.w	r2, #4294967295
 80043d4:	69bb      	ldr	r3, [r7, #24]
 80043d6:	fa02 f303 	lsl.w	r3, r2, r3
 80043da:	43da      	mvns	r2, r3
 80043dc:	68bb      	ldr	r3, [r7, #8]
 80043de:	401a      	ands	r2, r3
 80043e0:	697b      	ldr	r3, [r7, #20]
 80043e2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80043e4:	f04f 31ff 	mov.w	r1, #4294967295
 80043e8:	697b      	ldr	r3, [r7, #20]
 80043ea:	fa01 f303 	lsl.w	r3, r1, r3
 80043ee:	43d9      	mvns	r1, r3
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80043f4:	4313      	orrs	r3, r2
         );
}
 80043f6:	4618      	mov	r0, r3
 80043f8:	3724      	adds	r7, #36	@ 0x24
 80043fa:	46bd      	mov	sp, r7
 80043fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004400:	4770      	bx	lr

08004402 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004402:	b580      	push	{r7, lr}
 8004404:	b082      	sub	sp, #8
 8004406:	af00      	add	r7, sp, #0
 8004408:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800440a:	6878      	ldr	r0, [r7, #4]
 800440c:	f7ff ff4c 	bl	80042a8 <__NVIC_SetPriorityGrouping>
}
 8004410:	bf00      	nop
 8004412:	3708      	adds	r7, #8
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}

08004418 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8004418:	b580      	push	{r7, lr}
 800441a:	b086      	sub	sp, #24
 800441c:	af00      	add	r7, sp, #0
 800441e:	4603      	mov	r3, r0
 8004420:	60b9      	str	r1, [r7, #8]
 8004422:	607a      	str	r2, [r7, #4]
 8004424:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004426:	2300      	movs	r3, #0
 8004428:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800442a:	f7ff ff61 	bl	80042f0 <__NVIC_GetPriorityGrouping>
 800442e:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004430:	687a      	ldr	r2, [r7, #4]
 8004432:	68b9      	ldr	r1, [r7, #8]
 8004434:	6978      	ldr	r0, [r7, #20]
 8004436:	f7ff ffb1 	bl	800439c <NVIC_EncodePriority>
 800443a:	4602      	mov	r2, r0
 800443c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8004440:	4611      	mov	r1, r2
 8004442:	4618      	mov	r0, r3
 8004444:	f7ff ff80 	bl	8004348 <__NVIC_SetPriority>
}
 8004448:	bf00      	nop
 800444a:	3718      	adds	r7, #24
 800444c:	46bd      	mov	sp, r7
 800444e:	bd80      	pop	{r7, pc}

08004450 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004450:	b580      	push	{r7, lr}
 8004452:	b082      	sub	sp, #8
 8004454:	af00      	add	r7, sp, #0
 8004456:	4603      	mov	r3, r0
 8004458:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800445a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800445e:	4618      	mov	r0, r3
 8004460:	f7ff ff54 	bl	800430c <__NVIC_EnableIRQ>
}
 8004464:	bf00      	nop
 8004466:	3708      	adds	r7, #8
 8004468:	46bd      	mov	sp, r7
 800446a:	bd80      	pop	{r7, pc}

0800446c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800446c:	b580      	push	{r7, lr}
 800446e:	b086      	sub	sp, #24
 8004470:	af00      	add	r7, sp, #0
 8004472:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004474:	2300      	movs	r3, #0
 8004476:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8004478:	f7ff fee6 	bl	8004248 <HAL_GetTick>
 800447c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	2b00      	cmp	r3, #0
 8004482:	d101      	bne.n	8004488 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004484:	2301      	movs	r3, #1
 8004486:	e099      	b.n	80045bc <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	2202      	movs	r2, #2
 800448c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2200      	movs	r2, #0
 8004494:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	681a      	ldr	r2, [r3, #0]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f022 0201 	bic.w	r2, r2, #1
 80044a6:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044a8:	e00f      	b.n	80044ca <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80044aa:	f7ff fecd 	bl	8004248 <HAL_GetTick>
 80044ae:	4602      	mov	r2, r0
 80044b0:	693b      	ldr	r3, [r7, #16]
 80044b2:	1ad3      	subs	r3, r2, r3
 80044b4:	2b05      	cmp	r3, #5
 80044b6:	d908      	bls.n	80044ca <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	2220      	movs	r2, #32
 80044bc:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	2203      	movs	r2, #3
 80044c2:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 80044c6:	2303      	movs	r3, #3
 80044c8:	e078      	b.n	80045bc <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80044ca:	687b      	ldr	r3, [r7, #4]
 80044cc:	681b      	ldr	r3, [r3, #0]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	f003 0301 	and.w	r3, r3, #1
 80044d4:	2b00      	cmp	r3, #0
 80044d6:	d1e8      	bne.n	80044aa <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	681b      	ldr	r3, [r3, #0]
 80044de:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80044e0:	697a      	ldr	r2, [r7, #20]
 80044e2:	4b38      	ldr	r3, [pc, #224]	@ (80045c4 <HAL_DMA_Init+0x158>)
 80044e4:	4013      	ands	r3, r2
 80044e6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044e8:	687b      	ldr	r3, [r7, #4]
 80044ea:	685a      	ldr	r2, [r3, #4]
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80044f6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80044f8:	687b      	ldr	r3, [r7, #4]
 80044fa:	691b      	ldr	r3, [r3, #16]
 80044fc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004502:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	699b      	ldr	r3, [r3, #24]
 8004508:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800450e:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	6a1b      	ldr	r3, [r3, #32]
 8004514:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8004516:	697a      	ldr	r2, [r7, #20]
 8004518:	4313      	orrs	r3, r2
 800451a:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004520:	2b04      	cmp	r3, #4
 8004522:	d107      	bne.n	8004534 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800452c:	4313      	orrs	r3, r2
 800452e:	697a      	ldr	r2, [r7, #20]
 8004530:	4313      	orrs	r3, r2
 8004532:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004534:	687b      	ldr	r3, [r7, #4]
 8004536:	681b      	ldr	r3, [r3, #0]
 8004538:	697a      	ldr	r2, [r7, #20]
 800453a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	695b      	ldr	r3, [r3, #20]
 8004542:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004544:	697b      	ldr	r3, [r7, #20]
 8004546:	f023 0307 	bic.w	r3, r3, #7
 800454a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004550:	697a      	ldr	r2, [r7, #20]
 8004552:	4313      	orrs	r3, r2
 8004554:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800455a:	2b04      	cmp	r3, #4
 800455c:	d117      	bne.n	800458e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004562:	697a      	ldr	r2, [r7, #20]
 8004564:	4313      	orrs	r3, r2
 8004566:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800456c:	2b00      	cmp	r3, #0
 800456e:	d00e      	beq.n	800458e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004570:	6878      	ldr	r0, [r7, #4]
 8004572:	f000 fb1b 	bl	8004bac <DMA_CheckFifoParam>
 8004576:	4603      	mov	r3, r0
 8004578:	2b00      	cmp	r3, #0
 800457a:	d008      	beq.n	800458e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2240      	movs	r2, #64	@ 0x40
 8004580:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	2201      	movs	r2, #1
 8004586:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800458a:	2301      	movs	r3, #1
 800458c:	e016      	b.n	80045bc <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800458e:	687b      	ldr	r3, [r7, #4]
 8004590:	681b      	ldr	r3, [r3, #0]
 8004592:	697a      	ldr	r2, [r7, #20]
 8004594:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8004596:	6878      	ldr	r0, [r7, #4]
 8004598:	f000 fad2 	bl	8004b40 <DMA_CalcBaseAndBitshift>
 800459c:	4603      	mov	r3, r0
 800459e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045a4:	223f      	movs	r2, #63	@ 0x3f
 80045a6:	409a      	lsls	r2, r3
 80045a8:	68fb      	ldr	r3, [r7, #12]
 80045aa:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	2201      	movs	r2, #1
 80045b6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 80045ba:	2300      	movs	r3, #0
}
 80045bc:	4618      	mov	r0, r3
 80045be:	3718      	adds	r7, #24
 80045c0:	46bd      	mov	sp, r7
 80045c2:	bd80      	pop	{r7, pc}
 80045c4:	f010803f 	.word	0xf010803f

080045c8 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80045c8:	b580      	push	{r7, lr}
 80045ca:	b086      	sub	sp, #24
 80045cc:	af00      	add	r7, sp, #0
 80045ce:	60f8      	str	r0, [r7, #12]
 80045d0:	60b9      	str	r1, [r7, #8]
 80045d2:	607a      	str	r2, [r7, #4]
 80045d4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80045d6:	2300      	movs	r3, #0
 80045d8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80045de:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d101      	bne.n	80045ee <HAL_DMA_Start_IT+0x26>
 80045ea:	2302      	movs	r3, #2
 80045ec:	e040      	b.n	8004670 <HAL_DMA_Start_IT+0xa8>
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	2201      	movs	r2, #1
 80045f2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045fc:	b2db      	uxtb	r3, r3
 80045fe:	2b01      	cmp	r3, #1
 8004600:	d12f      	bne.n	8004662 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	2202      	movs	r2, #2
 8004606:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800460a:	68fb      	ldr	r3, [r7, #12]
 800460c:	2200      	movs	r2, #0
 800460e:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004610:	683b      	ldr	r3, [r7, #0]
 8004612:	687a      	ldr	r2, [r7, #4]
 8004614:	68b9      	ldr	r1, [r7, #8]
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	f000 fa64 	bl	8004ae4 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 800461c:	68fb      	ldr	r3, [r7, #12]
 800461e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004620:	223f      	movs	r2, #63	@ 0x3f
 8004622:	409a      	lsls	r2, r3
 8004624:	693b      	ldr	r3, [r7, #16]
 8004626:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8004628:	68fb      	ldr	r3, [r7, #12]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	681a      	ldr	r2, [r3, #0]
 800462e:	68fb      	ldr	r3, [r7, #12]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f042 0216 	orr.w	r2, r2, #22
 8004636:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8004638:	68fb      	ldr	r3, [r7, #12]
 800463a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800463c:	2b00      	cmp	r3, #0
 800463e:	d007      	beq.n	8004650 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	681a      	ldr	r2, [r3, #0]
 8004646:	68fb      	ldr	r3, [r7, #12]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f042 0208 	orr.w	r2, r2, #8
 800464e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004650:	68fb      	ldr	r3, [r7, #12]
 8004652:	681b      	ldr	r3, [r3, #0]
 8004654:	681a      	ldr	r2, [r3, #0]
 8004656:	68fb      	ldr	r3, [r7, #12]
 8004658:	681b      	ldr	r3, [r3, #0]
 800465a:	f042 0201 	orr.w	r2, r2, #1
 800465e:	601a      	str	r2, [r3, #0]
 8004660:	e005      	b.n	800466e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	2200      	movs	r2, #0
 8004666:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800466a:	2302      	movs	r3, #2
 800466c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800466e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004670:	4618      	mov	r0, r3
 8004672:	3718      	adds	r7, #24
 8004674:	46bd      	mov	sp, r7
 8004676:	bd80      	pop	{r7, pc}

08004678 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8004678:	b580      	push	{r7, lr}
 800467a:	b084      	sub	sp, #16
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004684:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8004686:	f7ff fddf 	bl	8004248 <HAL_GetTick>
 800468a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004692:	b2db      	uxtb	r3, r3
 8004694:	2b02      	cmp	r3, #2
 8004696:	d008      	beq.n	80046aa <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2280      	movs	r2, #128	@ 0x80
 800469c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	2200      	movs	r2, #0
 80046a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 80046a6:	2301      	movs	r3, #1
 80046a8:	e052      	b.n	8004750 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	681a      	ldr	r2, [r3, #0]
 80046b0:	687b      	ldr	r3, [r7, #4]
 80046b2:	681b      	ldr	r3, [r3, #0]
 80046b4:	f022 0216 	bic.w	r2, r2, #22
 80046b8:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	695a      	ldr	r2, [r3, #20]
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80046c8:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d103      	bne.n	80046da <HAL_DMA_Abort+0x62>
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80046d6:	2b00      	cmp	r3, #0
 80046d8:	d007      	beq.n	80046ea <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	681b      	ldr	r3, [r3, #0]
 80046de:	681a      	ldr	r2, [r3, #0]
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	681b      	ldr	r3, [r3, #0]
 80046e4:	f022 0208 	bic.w	r2, r2, #8
 80046e8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	681a      	ldr	r2, [r3, #0]
 80046f0:	687b      	ldr	r3, [r7, #4]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	f022 0201 	bic.w	r2, r2, #1
 80046f8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80046fa:	e013      	b.n	8004724 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80046fc:	f7ff fda4 	bl	8004248 <HAL_GetTick>
 8004700:	4602      	mov	r2, r0
 8004702:	68bb      	ldr	r3, [r7, #8]
 8004704:	1ad3      	subs	r3, r2, r3
 8004706:	2b05      	cmp	r3, #5
 8004708:	d90c      	bls.n	8004724 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2220      	movs	r2, #32
 800470e:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	2203      	movs	r2, #3
 8004714:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	2200      	movs	r2, #0
 800471c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004720:	2303      	movs	r3, #3
 8004722:	e015      	b.n	8004750 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	681b      	ldr	r3, [r3, #0]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	f003 0301 	and.w	r3, r3, #1
 800472e:	2b00      	cmp	r3, #0
 8004730:	d1e4      	bne.n	80046fc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004736:	223f      	movs	r2, #63	@ 0x3f
 8004738:	409a      	lsls	r2, r3
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	2201      	movs	r2, #1
 8004742:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	2200      	movs	r2, #0
 800474a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800474e:	2300      	movs	r3, #0
}
 8004750:	4618      	mov	r0, r3
 8004752:	3710      	adds	r7, #16
 8004754:	46bd      	mov	sp, r7
 8004756:	bd80      	pop	{r7, pc}

08004758 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004758:	b480      	push	{r7}
 800475a:	b083      	sub	sp, #12
 800475c:	af00      	add	r7, sp, #0
 800475e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004766:	b2db      	uxtb	r3, r3
 8004768:	2b02      	cmp	r3, #2
 800476a:	d004      	beq.n	8004776 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800476c:	687b      	ldr	r3, [r7, #4]
 800476e:	2280      	movs	r2, #128	@ 0x80
 8004770:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e00c      	b.n	8004790 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	2205      	movs	r2, #5
 800477a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	681b      	ldr	r3, [r3, #0]
 8004782:	681a      	ldr	r2, [r3, #0]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	681b      	ldr	r3, [r3, #0]
 8004788:	f022 0201 	bic.w	r2, r2, #1
 800478c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800478e:	2300      	movs	r3, #0
}
 8004790:	4618      	mov	r0, r3
 8004792:	370c      	adds	r7, #12
 8004794:	46bd      	mov	sp, r7
 8004796:	f85d 7b04 	ldr.w	r7, [sp], #4
 800479a:	4770      	bx	lr

0800479c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800479c:	b580      	push	{r7, lr}
 800479e:	b086      	sub	sp, #24
 80047a0:	af00      	add	r7, sp, #0
 80047a2:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80047a4:	2300      	movs	r3, #0
 80047a6:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80047a8:	4b8e      	ldr	r3, [pc, #568]	@ (80049e4 <HAL_DMA_IRQHandler+0x248>)
 80047aa:	681b      	ldr	r3, [r3, #0]
 80047ac:	4a8e      	ldr	r2, [pc, #568]	@ (80049e8 <HAL_DMA_IRQHandler+0x24c>)
 80047ae:	fba2 2303 	umull	r2, r3, r2, r3
 80047b2:	0a9b      	lsrs	r3, r3, #10
 80047b4:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80047ba:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047c6:	2208      	movs	r2, #8
 80047c8:	409a      	lsls	r2, r3
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	4013      	ands	r3, r2
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d01a      	beq.n	8004808 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	f003 0304 	and.w	r3, r3, #4
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d013      	beq.n	8004808 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	687b      	ldr	r3, [r7, #4]
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f022 0204 	bic.w	r2, r2, #4
 80047ee:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80047f4:	2208      	movs	r2, #8
 80047f6:	409a      	lsls	r2, r3
 80047f8:	693b      	ldr	r3, [r7, #16]
 80047fa:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004800:	f043 0201 	orr.w	r2, r3, #1
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800480c:	2201      	movs	r2, #1
 800480e:	409a      	lsls	r2, r3
 8004810:	68fb      	ldr	r3, [r7, #12]
 8004812:	4013      	ands	r3, r2
 8004814:	2b00      	cmp	r3, #0
 8004816:	d012      	beq.n	800483e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	681b      	ldr	r3, [r3, #0]
 800481c:	695b      	ldr	r3, [r3, #20]
 800481e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004822:	2b00      	cmp	r3, #0
 8004824:	d00b      	beq.n	800483e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800482a:	2201      	movs	r2, #1
 800482c:	409a      	lsls	r2, r3
 800482e:	693b      	ldr	r3, [r7, #16]
 8004830:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004832:	687b      	ldr	r3, [r7, #4]
 8004834:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004836:	f043 0202 	orr.w	r2, r3, #2
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004842:	2204      	movs	r2, #4
 8004844:	409a      	lsls	r2, r3
 8004846:	68fb      	ldr	r3, [r7, #12]
 8004848:	4013      	ands	r3, r2
 800484a:	2b00      	cmp	r3, #0
 800484c:	d012      	beq.n	8004874 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800484e:	687b      	ldr	r3, [r7, #4]
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	681b      	ldr	r3, [r3, #0]
 8004854:	f003 0302 	and.w	r3, r3, #2
 8004858:	2b00      	cmp	r3, #0
 800485a:	d00b      	beq.n	8004874 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004860:	2204      	movs	r2, #4
 8004862:	409a      	lsls	r2, r3
 8004864:	693b      	ldr	r3, [r7, #16]
 8004866:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800486c:	f043 0204 	orr.w	r2, r3, #4
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004874:	687b      	ldr	r3, [r7, #4]
 8004876:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004878:	2210      	movs	r2, #16
 800487a:	409a      	lsls	r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	4013      	ands	r3, r2
 8004880:	2b00      	cmp	r3, #0
 8004882:	d043      	beq.n	800490c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	681b      	ldr	r3, [r3, #0]
 8004888:	681b      	ldr	r3, [r3, #0]
 800488a:	f003 0308 	and.w	r3, r3, #8
 800488e:	2b00      	cmp	r3, #0
 8004890:	d03c      	beq.n	800490c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004892:	687b      	ldr	r3, [r7, #4]
 8004894:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004896:	2210      	movs	r2, #16
 8004898:	409a      	lsls	r2, r3
 800489a:	693b      	ldr	r3, [r7, #16]
 800489c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d018      	beq.n	80048de <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80048ac:	687b      	ldr	r3, [r7, #4]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	d108      	bne.n	80048cc <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048be:	2b00      	cmp	r3, #0
 80048c0:	d024      	beq.n	800490c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80048c6:	6878      	ldr	r0, [r7, #4]
 80048c8:	4798      	blx	r3
 80048ca:	e01f      	b.n	800490c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d01b      	beq.n	800490c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	4798      	blx	r3
 80048dc:	e016      	b.n	800490c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	681b      	ldr	r3, [r3, #0]
 80048e2:	681b      	ldr	r3, [r3, #0]
 80048e4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d107      	bne.n	80048fc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	681a      	ldr	r2, [r3, #0]
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f022 0208 	bic.w	r2, r2, #8
 80048fa:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004900:	2b00      	cmp	r3, #0
 8004902:	d003      	beq.n	800490c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004908:	6878      	ldr	r0, [r7, #4]
 800490a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004910:	2220      	movs	r2, #32
 8004912:	409a      	lsls	r2, r3
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	4013      	ands	r3, r2
 8004918:	2b00      	cmp	r3, #0
 800491a:	f000 808f 	beq.w	8004a3c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	681b      	ldr	r3, [r3, #0]
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0310 	and.w	r3, r3, #16
 8004928:	2b00      	cmp	r3, #0
 800492a:	f000 8087 	beq.w	8004a3c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004932:	2220      	movs	r2, #32
 8004934:	409a      	lsls	r2, r3
 8004936:	693b      	ldr	r3, [r7, #16]
 8004938:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004940:	b2db      	uxtb	r3, r3
 8004942:	2b05      	cmp	r3, #5
 8004944:	d136      	bne.n	80049b4 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	681a      	ldr	r2, [r3, #0]
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	f022 0216 	bic.w	r2, r2, #22
 8004954:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	681b      	ldr	r3, [r3, #0]
 800495a:	695a      	ldr	r2, [r3, #20]
 800495c:	687b      	ldr	r3, [r7, #4]
 800495e:	681b      	ldr	r3, [r3, #0]
 8004960:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8004964:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800496a:	2b00      	cmp	r3, #0
 800496c:	d103      	bne.n	8004976 <HAL_DMA_IRQHandler+0x1da>
 800496e:	687b      	ldr	r3, [r7, #4]
 8004970:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004972:	2b00      	cmp	r3, #0
 8004974:	d007      	beq.n	8004986 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681b      	ldr	r3, [r3, #0]
 800497a:	681a      	ldr	r2, [r3, #0]
 800497c:	687b      	ldr	r3, [r7, #4]
 800497e:	681b      	ldr	r3, [r3, #0]
 8004980:	f022 0208 	bic.w	r2, r2, #8
 8004984:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800498a:	223f      	movs	r2, #63	@ 0x3f
 800498c:	409a      	lsls	r2, r3
 800498e:	693b      	ldr	r3, [r7, #16]
 8004990:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	2201      	movs	r2, #1
 8004996:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	2200      	movs	r2, #0
 800499e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049a6:	2b00      	cmp	r3, #0
 80049a8:	d07e      	beq.n	8004aa8 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80049ae:	6878      	ldr	r0, [r7, #4]
 80049b0:	4798      	blx	r3
        }
        return;
 80049b2:	e079      	b.n	8004aa8 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80049be:	2b00      	cmp	r3, #0
 80049c0:	d01d      	beq.n	80049fe <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	681b      	ldr	r3, [r3, #0]
 80049c6:	681b      	ldr	r3, [r3, #0]
 80049c8:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80049cc:	2b00      	cmp	r3, #0
 80049ce:	d10d      	bne.n	80049ec <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80049d0:	687b      	ldr	r3, [r7, #4]
 80049d2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049d4:	2b00      	cmp	r3, #0
 80049d6:	d031      	beq.n	8004a3c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80049dc:	6878      	ldr	r0, [r7, #4]
 80049de:	4798      	blx	r3
 80049e0:	e02c      	b.n	8004a3c <HAL_DMA_IRQHandler+0x2a0>
 80049e2:	bf00      	nop
 80049e4:	20000048 	.word	0x20000048
 80049e8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d023      	beq.n	8004a3c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80049f8:	6878      	ldr	r0, [r7, #4]
 80049fa:	4798      	blx	r3
 80049fc:	e01e      	b.n	8004a3c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	681b      	ldr	r3, [r3, #0]
 8004a04:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d10f      	bne.n	8004a2c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	681a      	ldr	r2, [r3, #0]
 8004a12:	687b      	ldr	r3, [r7, #4]
 8004a14:	681b      	ldr	r3, [r3, #0]
 8004a16:	f022 0210 	bic.w	r2, r2, #16
 8004a1a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	2201      	movs	r2, #1
 8004a20:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	2200      	movs	r2, #0
 8004a28:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	d003      	beq.n	8004a3c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d032      	beq.n	8004aaa <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004a48:	f003 0301 	and.w	r3, r3, #1
 8004a4c:	2b00      	cmp	r3, #0
 8004a4e:	d022      	beq.n	8004a96 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2205      	movs	r2, #5
 8004a54:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	681a      	ldr	r2, [r3, #0]
 8004a5e:	687b      	ldr	r3, [r7, #4]
 8004a60:	681b      	ldr	r3, [r3, #0]
 8004a62:	f022 0201 	bic.w	r2, r2, #1
 8004a66:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004a68:	68bb      	ldr	r3, [r7, #8]
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	60bb      	str	r3, [r7, #8]
 8004a6e:	697a      	ldr	r2, [r7, #20]
 8004a70:	429a      	cmp	r2, r3
 8004a72:	d307      	bcc.n	8004a84 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	f003 0301 	and.w	r3, r3, #1
 8004a7e:	2b00      	cmp	r3, #0
 8004a80:	d1f2      	bne.n	8004a68 <HAL_DMA_IRQHandler+0x2cc>
 8004a82:	e000      	b.n	8004a86 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004a84:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	2201      	movs	r2, #1
 8004a8a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004a8e:	687b      	ldr	r3, [r7, #4]
 8004a90:	2200      	movs	r2, #0
 8004a92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8004a96:	687b      	ldr	r3, [r7, #4]
 8004a98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d005      	beq.n	8004aaa <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	4798      	blx	r3
 8004aa6:	e000      	b.n	8004aaa <HAL_DMA_IRQHandler+0x30e>
        return;
 8004aa8:	bf00      	nop
    }
  }
}
 8004aaa:	3718      	adds	r7, #24
 8004aac:	46bd      	mov	sp, r7
 8004aae:	bd80      	pop	{r7, pc}

08004ab0 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b083      	sub	sp, #12
 8004ab4:	af00      	add	r7, sp, #0
 8004ab6:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8004ab8:	687b      	ldr	r3, [r7, #4]
 8004aba:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8004abe:	b2db      	uxtb	r3, r3
}
 8004ac0:	4618      	mov	r0, r3
 8004ac2:	370c      	adds	r7, #12
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aca:	4770      	bx	lr

08004acc <HAL_DMA_GetError>:
  * @param  hdma  pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8004acc:	b480      	push	{r7}
 8004ace:	b083      	sub	sp, #12
 8004ad0:	af00      	add	r7, sp, #0
 8004ad2:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 8004ad8:	4618      	mov	r0, r3
 8004ada:	370c      	adds	r7, #12
 8004adc:	46bd      	mov	sp, r7
 8004ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ae2:	4770      	bx	lr

08004ae4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004ae4:	b480      	push	{r7}
 8004ae6:	b085      	sub	sp, #20
 8004ae8:	af00      	add	r7, sp, #0
 8004aea:	60f8      	str	r0, [r7, #12]
 8004aec:	60b9      	str	r1, [r7, #8]
 8004aee:	607a      	str	r2, [r7, #4]
 8004af0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681a      	ldr	r2, [r3, #0]
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8004b00:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	683a      	ldr	r2, [r7, #0]
 8004b08:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8004b0a:	68fb      	ldr	r3, [r7, #12]
 8004b0c:	689b      	ldr	r3, [r3, #8]
 8004b0e:	2b40      	cmp	r3, #64	@ 0x40
 8004b10:	d108      	bne.n	8004b24 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	687a      	ldr	r2, [r7, #4]
 8004b18:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	68ba      	ldr	r2, [r7, #8]
 8004b20:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8004b22:	e007      	b.n	8004b34 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8004b24:	68fb      	ldr	r3, [r7, #12]
 8004b26:	681b      	ldr	r3, [r3, #0]
 8004b28:	68ba      	ldr	r2, [r7, #8]
 8004b2a:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	687a      	ldr	r2, [r7, #4]
 8004b32:	60da      	str	r2, [r3, #12]
}
 8004b34:	bf00      	nop
 8004b36:	3714      	adds	r7, #20
 8004b38:	46bd      	mov	sp, r7
 8004b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b3e:	4770      	bx	lr

08004b40 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004b40:	b480      	push	{r7}
 8004b42:	b085      	sub	sp, #20
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	b2db      	uxtb	r3, r3
 8004b4e:	3b10      	subs	r3, #16
 8004b50:	4a14      	ldr	r2, [pc, #80]	@ (8004ba4 <DMA_CalcBaseAndBitshift+0x64>)
 8004b52:	fba2 2303 	umull	r2, r3, r2, r3
 8004b56:	091b      	lsrs	r3, r3, #4
 8004b58:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004b5a:	4a13      	ldr	r2, [pc, #76]	@ (8004ba8 <DMA_CalcBaseAndBitshift+0x68>)
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	4413      	add	r3, r2
 8004b60:	781b      	ldrb	r3, [r3, #0]
 8004b62:	461a      	mov	r2, r3
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2b03      	cmp	r3, #3
 8004b6c:	d909      	bls.n	8004b82 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	681b      	ldr	r3, [r3, #0]
 8004b72:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004b76:	f023 0303 	bic.w	r3, r3, #3
 8004b7a:	1d1a      	adds	r2, r3, #4
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	659a      	str	r2, [r3, #88]	@ 0x58
 8004b80:	e007      	b.n	8004b92 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8004b8a:	f023 0303 	bic.w	r3, r3, #3
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004b96:	4618      	mov	r0, r3
 8004b98:	3714      	adds	r7, #20
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	aaaaaaab 	.word	0xaaaaaaab
 8004ba8:	0801448c 	.word	0x0801448c

08004bac <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b085      	sub	sp, #20
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004bb4:	2300      	movs	r3, #0
 8004bb6:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004bbc:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8004bbe:	687b      	ldr	r3, [r7, #4]
 8004bc0:	699b      	ldr	r3, [r3, #24]
 8004bc2:	2b00      	cmp	r3, #0
 8004bc4:	d11f      	bne.n	8004c06 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004bc6:	68bb      	ldr	r3, [r7, #8]
 8004bc8:	2b03      	cmp	r3, #3
 8004bca:	d856      	bhi.n	8004c7a <DMA_CheckFifoParam+0xce>
 8004bcc:	a201      	add	r2, pc, #4	@ (adr r2, 8004bd4 <DMA_CheckFifoParam+0x28>)
 8004bce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004bd2:	bf00      	nop
 8004bd4:	08004be5 	.word	0x08004be5
 8004bd8:	08004bf7 	.word	0x08004bf7
 8004bdc:	08004be5 	.word	0x08004be5
 8004be0:	08004c7b 	.word	0x08004c7b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004be8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d046      	beq.n	8004c7e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004bf4:	e043      	b.n	8004c7e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bfa:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004bfe:	d140      	bne.n	8004c82 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8004c00:	2301      	movs	r3, #1
 8004c02:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c04:	e03d      	b.n	8004c82 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	699b      	ldr	r3, [r3, #24]
 8004c0a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004c0e:	d121      	bne.n	8004c54 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8004c10:	68bb      	ldr	r3, [r7, #8]
 8004c12:	2b03      	cmp	r3, #3
 8004c14:	d837      	bhi.n	8004c86 <DMA_CheckFifoParam+0xda>
 8004c16:	a201      	add	r2, pc, #4	@ (adr r2, 8004c1c <DMA_CheckFifoParam+0x70>)
 8004c18:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c1c:	08004c2d 	.word	0x08004c2d
 8004c20:	08004c33 	.word	0x08004c33
 8004c24:	08004c2d 	.word	0x08004c2d
 8004c28:	08004c45 	.word	0x08004c45
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8004c2c:	2301      	movs	r3, #1
 8004c2e:	73fb      	strb	r3, [r7, #15]
      break;
 8004c30:	e030      	b.n	8004c94 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c32:	687b      	ldr	r3, [r7, #4]
 8004c34:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c36:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c3a:	2b00      	cmp	r3, #0
 8004c3c:	d025      	beq.n	8004c8a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8004c3e:	2301      	movs	r3, #1
 8004c40:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8004c42:	e022      	b.n	8004c8a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004c44:	687b      	ldr	r3, [r7, #4]
 8004c46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c48:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8004c4c:	d11f      	bne.n	8004c8e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8004c4e:	2301      	movs	r3, #1
 8004c50:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8004c52:	e01c      	b.n	8004c8e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	2b02      	cmp	r3, #2
 8004c58:	d903      	bls.n	8004c62 <DMA_CheckFifoParam+0xb6>
 8004c5a:	68bb      	ldr	r3, [r7, #8]
 8004c5c:	2b03      	cmp	r3, #3
 8004c5e:	d003      	beq.n	8004c68 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004c60:	e018      	b.n	8004c94 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004c62:	2301      	movs	r3, #1
 8004c64:	73fb      	strb	r3, [r7, #15]
      break;
 8004c66:	e015      	b.n	8004c94 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c6c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d00e      	beq.n	8004c92 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004c74:	2301      	movs	r3, #1
 8004c76:	73fb      	strb	r3, [r7, #15]
      break;
 8004c78:	e00b      	b.n	8004c92 <DMA_CheckFifoParam+0xe6>
      break;
 8004c7a:	bf00      	nop
 8004c7c:	e00a      	b.n	8004c94 <DMA_CheckFifoParam+0xe8>
      break;
 8004c7e:	bf00      	nop
 8004c80:	e008      	b.n	8004c94 <DMA_CheckFifoParam+0xe8>
      break;
 8004c82:	bf00      	nop
 8004c84:	e006      	b.n	8004c94 <DMA_CheckFifoParam+0xe8>
      break;
 8004c86:	bf00      	nop
 8004c88:	e004      	b.n	8004c94 <DMA_CheckFifoParam+0xe8>
      break;
 8004c8a:	bf00      	nop
 8004c8c:	e002      	b.n	8004c94 <DMA_CheckFifoParam+0xe8>
      break;   
 8004c8e:	bf00      	nop
 8004c90:	e000      	b.n	8004c94 <DMA_CheckFifoParam+0xe8>
      break;
 8004c92:	bf00      	nop
    }
  } 
  
  return status; 
 8004c94:	7bfb      	ldrb	r3, [r7, #15]
}
 8004c96:	4618      	mov	r0, r3
 8004c98:	3714      	adds	r7, #20
 8004c9a:	46bd      	mov	sp, r7
 8004c9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca0:	4770      	bx	lr
 8004ca2:	bf00      	nop

08004ca4 <HAL_FLASH_IRQHandler>:
/**
  * @brief This function handles FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 8004ca4:	b580      	push	{r7, lr}
 8004ca6:	b082      	sub	sp, #8
 8004ca8:	af00      	add	r7, sp, #0
  uint32_t addresstmp = 0U;
 8004caa:	2300      	movs	r3, #0
 8004cac:	607b      	str	r3, [r7, #4]
  /* Check FLASH operation error flags */
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004cae:	4b49      	ldr	r3, [pc, #292]	@ (8004dd4 <HAL_FLASH_IRQHandler+0x130>)
 8004cb0:	68db      	ldr	r3, [r3, #12]
 8004cb2:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 8004cb6:	2b00      	cmp	r3, #0
 8004cb8:	d020      	beq.n	8004cfc <HAL_FLASH_IRQHandler+0x58>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    if (pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8004cba:	4b47      	ldr	r3, [pc, #284]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004cbc:	781b      	ldrb	r3, [r3, #0]
 8004cbe:	b2db      	uxtb	r3, r3
 8004cc0:	2b01      	cmp	r3, #1
 8004cc2:	d107      	bne.n	8004cd4 <HAL_FLASH_IRQHandler+0x30>
    {
      /*return the faulty sector*/
      addresstmp = pFlash.Sector;
 8004cc4:	4b44      	ldr	r3, [pc, #272]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004cc6:	68db      	ldr	r3, [r3, #12]
 8004cc8:	607b      	str	r3, [r7, #4]
      pFlash.Sector = 0xFFFFFFFFU;
 8004cca:	4b43      	ldr	r3, [pc, #268]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004ccc:	f04f 32ff 	mov.w	r2, #4294967295
 8004cd0:	60da      	str	r2, [r3, #12]
 8004cd2:	e00b      	b.n	8004cec <HAL_FLASH_IRQHandler+0x48>
    }
    else if (pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8004cd4:	4b40      	ldr	r3, [pc, #256]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004cd6:	781b      	ldrb	r3, [r3, #0]
 8004cd8:	b2db      	uxtb	r3, r3
 8004cda:	2b02      	cmp	r3, #2
 8004cdc:	d103      	bne.n	8004ce6 <HAL_FLASH_IRQHandler+0x42>
    {
      /*return the faulty bank*/
      addresstmp = pFlash.Bank;
 8004cde:	4b3e      	ldr	r3, [pc, #248]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004ce0:	691b      	ldr	r3, [r3, #16]
 8004ce2:	607b      	str	r3, [r7, #4]
 8004ce4:	e002      	b.n	8004cec <HAL_FLASH_IRQHandler+0x48>
    }
    else
    {
      /*return the faulty address*/
      addresstmp = pFlash.Address;
 8004ce6:	4b3c      	ldr	r3, [pc, #240]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004ce8:	695b      	ldr	r3, [r3, #20]
 8004cea:	607b      	str	r3, [r7, #4]
    }

    /*Save the Error code*/
    FLASH_SetErrorCode();
 8004cec:	f000 f88a 	bl	8004e04 <FLASH_SetErrorCode>

    /* FLASH error interrupt user callback */
    HAL_FLASH_OperationErrorCallback(addresstmp);
 8004cf0:	6878      	ldr	r0, [r7, #4]
 8004cf2:	f000 f87d 	bl	8004df0 <HAL_FLASH_OperationErrorCallback>

    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004cf6:	4b38      	ldr	r3, [pc, #224]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	701a      	strb	r2, [r3, #0]
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004cfc:	4b35      	ldr	r3, [pc, #212]	@ (8004dd4 <HAL_FLASH_IRQHandler+0x130>)
 8004cfe:	68db      	ldr	r3, [r3, #12]
 8004d00:	f003 0301 	and.w	r3, r3, #1
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d04a      	beq.n	8004d9e <HAL_FLASH_IRQHandler+0xfa>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004d08:	4b32      	ldr	r3, [pc, #200]	@ (8004dd4 <HAL_FLASH_IRQHandler+0x130>)
 8004d0a:	2201      	movs	r2, #1
 8004d0c:	60da      	str	r2, [r3, #12]

    if (pFlash.ProcedureOnGoing == FLASH_PROC_SECTERASE)
 8004d0e:	4b32      	ldr	r3, [pc, #200]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d10:	781b      	ldrb	r3, [r3, #0]
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d12d      	bne.n	8004d74 <HAL_FLASH_IRQHandler+0xd0>
    {
      /*Nb of sector to erased can be decreased*/
      pFlash.NbSectorsToErase--;
 8004d18:	4b2f      	ldr	r3, [pc, #188]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d1a:	685b      	ldr	r3, [r3, #4]
 8004d1c:	3b01      	subs	r3, #1
 8004d1e:	4a2e      	ldr	r2, [pc, #184]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d20:	6053      	str	r3, [r2, #4]

      /* Check if there are still sectors to erase*/
      if (pFlash.NbSectorsToErase != 0U)
 8004d22:	4b2d      	ldr	r3, [pc, #180]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d24:	685b      	ldr	r3, [r3, #4]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d015      	beq.n	8004d56 <HAL_FLASH_IRQHandler+0xb2>
      {
        addresstmp = pFlash.Sector;
 8004d2a:	4b2b      	ldr	r3, [pc, #172]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d2c:	68db      	ldr	r3, [r3, #12]
 8004d2e:	607b      	str	r3, [r7, #4]
        /*Indicate user which sector has been erased*/
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8004d30:	6878      	ldr	r0, [r7, #4]
 8004d32:	f000 f853 	bl	8004ddc <HAL_FLASH_EndOfOperationCallback>

        /*Increment sector number*/
        pFlash.Sector++;
 8004d36:	4b28      	ldr	r3, [pc, #160]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d38:	68db      	ldr	r3, [r3, #12]
 8004d3a:	3301      	adds	r3, #1
 8004d3c:	4a26      	ldr	r2, [pc, #152]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d3e:	60d3      	str	r3, [r2, #12]
        addresstmp = pFlash.Sector;
 8004d40:	4b25      	ldr	r3, [pc, #148]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d42:	68db      	ldr	r3, [r3, #12]
 8004d44:	607b      	str	r3, [r7, #4]
        FLASH_Erase_Sector(addresstmp, pFlash.VoltageForErase);
 8004d46:	4b24      	ldr	r3, [pc, #144]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d48:	7a1b      	ldrb	r3, [r3, #8]
 8004d4a:	b2db      	uxtb	r3, r3
 8004d4c:	4619      	mov	r1, r3
 8004d4e:	6878      	ldr	r0, [r7, #4]
 8004d50:	f000 f8ae 	bl	8004eb0 <FLASH_Erase_Sector>
 8004d54:	e023      	b.n	8004d9e <HAL_FLASH_IRQHandler+0xfa>
      }
      else
      {
        /*No more sectors to Erase, user callback can be called.*/
        /*Reset Sector and stop Erase sectors procedure*/
        pFlash.Sector = addresstmp = 0xFFFFFFFFU;
 8004d56:	f04f 33ff 	mov.w	r3, #4294967295
 8004d5a:	607b      	str	r3, [r7, #4]
 8004d5c:	4a1e      	ldr	r2, [pc, #120]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	60d3      	str	r3, [r2, #12]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004d62:	4b1d      	ldr	r3, [pc, #116]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d64:	2200      	movs	r2, #0
 8004d66:	701a      	strb	r2, [r3, #0]

        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches();
 8004d68:	f000 f8ea 	bl	8004f40 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(addresstmp);
 8004d6c:	6878      	ldr	r0, [r7, #4]
 8004d6e:	f000 f835 	bl	8004ddc <HAL_FLASH_EndOfOperationCallback>
 8004d72:	e014      	b.n	8004d9e <HAL_FLASH_IRQHandler+0xfa>
      }
    }
    else
    {
      if (pFlash.ProcedureOnGoing == FLASH_PROC_MASSERASE)
 8004d74:	4b18      	ldr	r3, [pc, #96]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d76:	781b      	ldrb	r3, [r3, #0]
 8004d78:	b2db      	uxtb	r3, r3
 8004d7a:	2b02      	cmp	r3, #2
 8004d7c:	d107      	bne.n	8004d8e <HAL_FLASH_IRQHandler+0xea>
      {
        /* MassErase ended. Return the selected bank */
        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches();
 8004d7e:	f000 f8df 	bl	8004f40 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 8004d82:	4b15      	ldr	r3, [pc, #84]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d84:	691b      	ldr	r3, [r3, #16]
 8004d86:	4618      	mov	r0, r3
 8004d88:	f000 f828 	bl	8004ddc <HAL_FLASH_EndOfOperationCallback>
 8004d8c:	e004      	b.n	8004d98 <HAL_FLASH_IRQHandler+0xf4>
      }
      else
      {
        /*Program ended. Return the selected address*/
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8004d8e:	4b12      	ldr	r3, [pc, #72]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d90:	695b      	ldr	r3, [r3, #20]
 8004d92:	4618      	mov	r0, r3
 8004d94:	f000 f822 	bl	8004ddc <HAL_FLASH_EndOfOperationCallback>
      }
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8004d98:	4b0f      	ldr	r3, [pc, #60]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004d9a:	2200      	movs	r2, #0
 8004d9c:	701a      	strb	r2, [r3, #0]
    }
  }

  if (pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8004d9e:	4b0e      	ldr	r3, [pc, #56]	@ (8004dd8 <HAL_FLASH_IRQHandler+0x134>)
 8004da0:	781b      	ldrb	r3, [r3, #0]
 8004da2:	b2db      	uxtb	r3, r3
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d111      	bne.n	8004dcc <HAL_FLASH_IRQHandler+0x128>
  {
    /* Operation is completed, disable the PG, SER, SNB and MER Bits */
    CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_SER | FLASH_CR_SNB | FLASH_MER_BIT));
 8004da8:	4b0a      	ldr	r3, [pc, #40]	@ (8004dd4 <HAL_FLASH_IRQHandler+0x130>)
 8004daa:	691b      	ldr	r3, [r3, #16]
 8004dac:	4a09      	ldr	r2, [pc, #36]	@ (8004dd4 <HAL_FLASH_IRQHandler+0x130>)
 8004dae:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8004db2:	6113      	str	r3, [r2, #16]

    /* Disable End of FLASH Operation interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP);
 8004db4:	4b07      	ldr	r3, [pc, #28]	@ (8004dd4 <HAL_FLASH_IRQHandler+0x130>)
 8004db6:	691b      	ldr	r3, [r3, #16]
 8004db8:	4a06      	ldr	r2, [pc, #24]	@ (8004dd4 <HAL_FLASH_IRQHandler+0x130>)
 8004dba:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004dbe:	6113      	str	r3, [r2, #16]

    /* Disable Error source interrupt */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_ERR);
 8004dc0:	4b04      	ldr	r3, [pc, #16]	@ (8004dd4 <HAL_FLASH_IRQHandler+0x130>)
 8004dc2:	691b      	ldr	r3, [r3, #16]
 8004dc4:	4a03      	ldr	r2, [pc, #12]	@ (8004dd4 <HAL_FLASH_IRQHandler+0x130>)
 8004dc6:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8004dca:	6113      	str	r3, [r2, #16]
  }
}
 8004dcc:	bf00      	nop
 8004dce:	3708      	adds	r7, #8
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	40023c00 	.word	0x40023c00
 8004dd8:	20000054 	.word	0x20000054

08004ddc <HAL_FLASH_EndOfOperationCallback>:
  *                    (if 0xFFFFFFFFU, it means that all the selected sectors have been erased)
  *                  Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8004ddc:	b480      	push	{r7}
 8004dde:	b083      	sub	sp, #12
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 8004de4:	bf00      	nop
 8004de6:	370c      	adds	r7, #12
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr

08004df0 <HAL_FLASH_OperationErrorCallback>:
  *                 Sectors Erase: Sector number which returned an error
  *                 Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8004df0:	b480      	push	{r7}
 8004df2:	b083      	sub	sp, #12
 8004df4:	af00      	add	r7, sp, #0
 8004df6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(ReturnValue);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
 8004df8:	bf00      	nop
 8004dfa:	370c      	adds	r7, #12
 8004dfc:	46bd      	mov	sp, r7
 8004dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e02:	4770      	bx	lr

08004e04 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 8004e04:	b480      	push	{r7}
 8004e06:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004e08:	4b27      	ldr	r3, [pc, #156]	@ (8004ea8 <FLASH_SetErrorCode+0xa4>)
 8004e0a:	68db      	ldr	r3, [r3, #12]
 8004e0c:	f003 0310 	and.w	r3, r3, #16
 8004e10:	2b00      	cmp	r3, #0
 8004e12:	d008      	beq.n	8004e26 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004e14:	4b25      	ldr	r3, [pc, #148]	@ (8004eac <FLASH_SetErrorCode+0xa8>)
 8004e16:	69db      	ldr	r3, [r3, #28]
 8004e18:	f043 0310 	orr.w	r3, r3, #16
 8004e1c:	4a23      	ldr	r2, [pc, #140]	@ (8004eac <FLASH_SetErrorCode+0xa8>)
 8004e1e:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004e20:	4b21      	ldr	r3, [pc, #132]	@ (8004ea8 <FLASH_SetErrorCode+0xa4>)
 8004e22:	2210      	movs	r2, #16
 8004e24:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004e26:	4b20      	ldr	r3, [pc, #128]	@ (8004ea8 <FLASH_SetErrorCode+0xa4>)
 8004e28:	68db      	ldr	r3, [r3, #12]
 8004e2a:	f003 0320 	and.w	r3, r3, #32
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	d008      	beq.n	8004e44 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004e32:	4b1e      	ldr	r3, [pc, #120]	@ (8004eac <FLASH_SetErrorCode+0xa8>)
 8004e34:	69db      	ldr	r3, [r3, #28]
 8004e36:	f043 0308 	orr.w	r3, r3, #8
 8004e3a:	4a1c      	ldr	r2, [pc, #112]	@ (8004eac <FLASH_SetErrorCode+0xa8>)
 8004e3c:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004e3e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ea8 <FLASH_SetErrorCode+0xa4>)
 8004e40:	2220      	movs	r2, #32
 8004e42:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004e44:	4b18      	ldr	r3, [pc, #96]	@ (8004ea8 <FLASH_SetErrorCode+0xa4>)
 8004e46:	68db      	ldr	r3, [r3, #12]
 8004e48:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d008      	beq.n	8004e62 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004e50:	4b16      	ldr	r3, [pc, #88]	@ (8004eac <FLASH_SetErrorCode+0xa8>)
 8004e52:	69db      	ldr	r3, [r3, #28]
 8004e54:	f043 0304 	orr.w	r3, r3, #4
 8004e58:	4a14      	ldr	r2, [pc, #80]	@ (8004eac <FLASH_SetErrorCode+0xa8>)
 8004e5a:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004e5c:	4b12      	ldr	r3, [pc, #72]	@ (8004ea8 <FLASH_SetErrorCode+0xa4>)
 8004e5e:	2240      	movs	r2, #64	@ 0x40
 8004e60:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004e62:	4b11      	ldr	r3, [pc, #68]	@ (8004ea8 <FLASH_SetErrorCode+0xa4>)
 8004e64:	68db      	ldr	r3, [r3, #12]
 8004e66:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004e6a:	2b00      	cmp	r3, #0
 8004e6c:	d008      	beq.n	8004e80 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004e6e:	4b0f      	ldr	r3, [pc, #60]	@ (8004eac <FLASH_SetErrorCode+0xa8>)
 8004e70:	69db      	ldr	r3, [r3, #28]
 8004e72:	f043 0302 	orr.w	r3, r3, #2
 8004e76:	4a0d      	ldr	r2, [pc, #52]	@ (8004eac <FLASH_SetErrorCode+0xa8>)
 8004e78:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8004ea8 <FLASH_SetErrorCode+0xa4>)
 8004e7c:	2280      	movs	r2, #128	@ 0x80
 8004e7e:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004e80:	4b09      	ldr	r3, [pc, #36]	@ (8004ea8 <FLASH_SetErrorCode+0xa4>)
 8004e82:	68db      	ldr	r3, [r3, #12]
 8004e84:	f003 0302 	and.w	r3, r3, #2
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d008      	beq.n	8004e9e <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004e8c:	4b07      	ldr	r3, [pc, #28]	@ (8004eac <FLASH_SetErrorCode+0xa8>)
 8004e8e:	69db      	ldr	r3, [r3, #28]
 8004e90:	f043 0320 	orr.w	r3, r3, #32
 8004e94:	4a05      	ldr	r2, [pc, #20]	@ (8004eac <FLASH_SetErrorCode+0xa8>)
 8004e96:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004e98:	4b03      	ldr	r3, [pc, #12]	@ (8004ea8 <FLASH_SetErrorCode+0xa4>)
 8004e9a:	2202      	movs	r2, #2
 8004e9c:	60da      	str	r2, [r3, #12]
  }
}
 8004e9e:	bf00      	nop
 8004ea0:	46bd      	mov	sp, r7
 8004ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ea6:	4770      	bx	lr
 8004ea8:	40023c00 	.word	0x40023c00
 8004eac:	20000054 	.word	0x20000054

08004eb0 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004eb0:	b480      	push	{r7}
 8004eb2:	b085      	sub	sp, #20
 8004eb4:	af00      	add	r7, sp, #0
 8004eb6:	6078      	str	r0, [r7, #4]
 8004eb8:	460b      	mov	r3, r1
 8004eba:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004ebc:	2300      	movs	r3, #0
 8004ebe:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004ec0:	78fb      	ldrb	r3, [r7, #3]
 8004ec2:	2b00      	cmp	r3, #0
 8004ec4:	d102      	bne.n	8004ecc <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8004ec6:	2300      	movs	r3, #0
 8004ec8:	60fb      	str	r3, [r7, #12]
 8004eca:	e010      	b.n	8004eee <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004ecc:	78fb      	ldrb	r3, [r7, #3]
 8004ece:	2b01      	cmp	r3, #1
 8004ed0:	d103      	bne.n	8004eda <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004ed2:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004ed6:	60fb      	str	r3, [r7, #12]
 8004ed8:	e009      	b.n	8004eee <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004eda:	78fb      	ldrb	r3, [r7, #3]
 8004edc:	2b02      	cmp	r3, #2
 8004ede:	d103      	bne.n	8004ee8 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004ee0:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8004ee4:	60fb      	str	r3, [r7, #12]
 8004ee6:	e002      	b.n	8004eee <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004ee8:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8004eec:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004eee:	4b13      	ldr	r3, [pc, #76]	@ (8004f3c <FLASH_Erase_Sector+0x8c>)
 8004ef0:	691b      	ldr	r3, [r3, #16]
 8004ef2:	4a12      	ldr	r2, [pc, #72]	@ (8004f3c <FLASH_Erase_Sector+0x8c>)
 8004ef4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004ef8:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004efa:	4b10      	ldr	r3, [pc, #64]	@ (8004f3c <FLASH_Erase_Sector+0x8c>)
 8004efc:	691a      	ldr	r2, [r3, #16]
 8004efe:	490f      	ldr	r1, [pc, #60]	@ (8004f3c <FLASH_Erase_Sector+0x8c>)
 8004f00:	68fb      	ldr	r3, [r7, #12]
 8004f02:	4313      	orrs	r3, r2
 8004f04:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004f06:	4b0d      	ldr	r3, [pc, #52]	@ (8004f3c <FLASH_Erase_Sector+0x8c>)
 8004f08:	691b      	ldr	r3, [r3, #16]
 8004f0a:	4a0c      	ldr	r2, [pc, #48]	@ (8004f3c <FLASH_Erase_Sector+0x8c>)
 8004f0c:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 8004f10:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004f12:	4b0a      	ldr	r3, [pc, #40]	@ (8004f3c <FLASH_Erase_Sector+0x8c>)
 8004f14:	691a      	ldr	r2, [r3, #16]
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	00db      	lsls	r3, r3, #3
 8004f1a:	4313      	orrs	r3, r2
 8004f1c:	4a07      	ldr	r2, [pc, #28]	@ (8004f3c <FLASH_Erase_Sector+0x8c>)
 8004f1e:	f043 0302 	orr.w	r3, r3, #2
 8004f22:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004f24:	4b05      	ldr	r3, [pc, #20]	@ (8004f3c <FLASH_Erase_Sector+0x8c>)
 8004f26:	691b      	ldr	r3, [r3, #16]
 8004f28:	4a04      	ldr	r2, [pc, #16]	@ (8004f3c <FLASH_Erase_Sector+0x8c>)
 8004f2a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004f2e:	6113      	str	r3, [r2, #16]
}
 8004f30:	bf00      	nop
 8004f32:	3714      	adds	r7, #20
 8004f34:	46bd      	mov	sp, r7
 8004f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3a:	4770      	bx	lr
 8004f3c:	40023c00 	.word	0x40023c00

08004f40 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004f40:	b480      	push	{r7}
 8004f42:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_ICEN) != RESET)
 8004f44:	4b20      	ldr	r3, [pc, #128]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004f46:	681b      	ldr	r3, [r3, #0]
 8004f48:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004f4c:	2b00      	cmp	r3, #0
 8004f4e:	d017      	beq.n	8004f80 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004f50:	4b1d      	ldr	r3, [pc, #116]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004f52:	681b      	ldr	r3, [r3, #0]
 8004f54:	4a1c      	ldr	r2, [pc, #112]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004f56:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f5a:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004f5c:	4b1a      	ldr	r3, [pc, #104]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	4a19      	ldr	r2, [pc, #100]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004f62:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004f66:	6013      	str	r3, [r2, #0]
 8004f68:	4b17      	ldr	r3, [pc, #92]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004f6a:	681b      	ldr	r3, [r3, #0]
 8004f6c:	4a16      	ldr	r2, [pc, #88]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004f6e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004f72:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004f74:	4b14      	ldr	r3, [pc, #80]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	4a13      	ldr	r2, [pc, #76]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004f7a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004f7e:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if (READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004f80:	4b11      	ldr	r3, [pc, #68]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004f88:	2b00      	cmp	r3, #0
 8004f8a:	d017      	beq.n	8004fbc <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004f8c:	4b0e      	ldr	r3, [pc, #56]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004f8e:	681b      	ldr	r3, [r3, #0]
 8004f90:	4a0d      	ldr	r2, [pc, #52]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004f92:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004f96:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004f98:	4b0b      	ldr	r3, [pc, #44]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a0a      	ldr	r2, [pc, #40]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004f9e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8004fa2:	6013      	str	r3, [r2, #0]
 8004fa4:	4b08      	ldr	r3, [pc, #32]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a07      	ldr	r2, [pc, #28]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004faa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004fae:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8004fb0:	4b05      	ldr	r3, [pc, #20]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a04      	ldr	r2, [pc, #16]	@ (8004fc8 <FLASH_FlushCaches+0x88>)
 8004fb6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8004fba:	6013      	str	r3, [r2, #0]
  }
}
 8004fbc:	bf00      	nop
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fc4:	4770      	bx	lr
 8004fc6:	bf00      	nop
 8004fc8:	40023c00 	.word	0x40023c00

08004fcc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8004fcc:	b480      	push	{r7}
 8004fce:	b089      	sub	sp, #36	@ 0x24
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004fd6:	2300      	movs	r3, #0
 8004fd8:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004fda:	2300      	movs	r3, #0
 8004fdc:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004fde:	2300      	movs	r3, #0
 8004fe0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004fe2:	2300      	movs	r3, #0
 8004fe4:	61fb      	str	r3, [r7, #28]
 8004fe6:	e16b      	b.n	80052c0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004fe8:	2201      	movs	r2, #1
 8004fea:	69fb      	ldr	r3, [r7, #28]
 8004fec:	fa02 f303 	lsl.w	r3, r2, r3
 8004ff0:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004ff2:	683b      	ldr	r3, [r7, #0]
 8004ff4:	681b      	ldr	r3, [r3, #0]
 8004ff6:	697a      	ldr	r2, [r7, #20]
 8004ff8:	4013      	ands	r3, r2
 8004ffa:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004ffc:	693a      	ldr	r2, [r7, #16]
 8004ffe:	697b      	ldr	r3, [r7, #20]
 8005000:	429a      	cmp	r2, r3
 8005002:	f040 815a 	bne.w	80052ba <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	685b      	ldr	r3, [r3, #4]
 800500a:	f003 0303 	and.w	r3, r3, #3
 800500e:	2b01      	cmp	r3, #1
 8005010:	d005      	beq.n	800501e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	685b      	ldr	r3, [r3, #4]
 8005016:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800501a:	2b02      	cmp	r3, #2
 800501c:	d130      	bne.n	8005080 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	689b      	ldr	r3, [r3, #8]
 8005022:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005024:	69fb      	ldr	r3, [r7, #28]
 8005026:	005b      	lsls	r3, r3, #1
 8005028:	2203      	movs	r2, #3
 800502a:	fa02 f303 	lsl.w	r3, r2, r3
 800502e:	43db      	mvns	r3, r3
 8005030:	69ba      	ldr	r2, [r7, #24]
 8005032:	4013      	ands	r3, r2
 8005034:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005036:	683b      	ldr	r3, [r7, #0]
 8005038:	68da      	ldr	r2, [r3, #12]
 800503a:	69fb      	ldr	r3, [r7, #28]
 800503c:	005b      	lsls	r3, r3, #1
 800503e:	fa02 f303 	lsl.w	r3, r2, r3
 8005042:	69ba      	ldr	r2, [r7, #24]
 8005044:	4313      	orrs	r3, r2
 8005046:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	69ba      	ldr	r2, [r7, #24]
 800504c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	685b      	ldr	r3, [r3, #4]
 8005052:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8005054:	2201      	movs	r2, #1
 8005056:	69fb      	ldr	r3, [r7, #28]
 8005058:	fa02 f303 	lsl.w	r3, r2, r3
 800505c:	43db      	mvns	r3, r3
 800505e:	69ba      	ldr	r2, [r7, #24]
 8005060:	4013      	ands	r3, r2
 8005062:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8005064:	683b      	ldr	r3, [r7, #0]
 8005066:	685b      	ldr	r3, [r3, #4]
 8005068:	091b      	lsrs	r3, r3, #4
 800506a:	f003 0201 	and.w	r2, r3, #1
 800506e:	69fb      	ldr	r3, [r7, #28]
 8005070:	fa02 f303 	lsl.w	r3, r2, r3
 8005074:	69ba      	ldr	r2, [r7, #24]
 8005076:	4313      	orrs	r3, r2
 8005078:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	69ba      	ldr	r2, [r7, #24]
 800507e:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8005080:	683b      	ldr	r3, [r7, #0]
 8005082:	685b      	ldr	r3, [r3, #4]
 8005084:	f003 0303 	and.w	r3, r3, #3
 8005088:	2b03      	cmp	r3, #3
 800508a:	d017      	beq.n	80050bc <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800508c:	687b      	ldr	r3, [r7, #4]
 800508e:	68db      	ldr	r3, [r3, #12]
 8005090:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005092:	69fb      	ldr	r3, [r7, #28]
 8005094:	005b      	lsls	r3, r3, #1
 8005096:	2203      	movs	r2, #3
 8005098:	fa02 f303 	lsl.w	r3, r2, r3
 800509c:	43db      	mvns	r3, r3
 800509e:	69ba      	ldr	r2, [r7, #24]
 80050a0:	4013      	ands	r3, r2
 80050a2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	689a      	ldr	r2, [r3, #8]
 80050a8:	69fb      	ldr	r3, [r7, #28]
 80050aa:	005b      	lsls	r3, r3, #1
 80050ac:	fa02 f303 	lsl.w	r3, r2, r3
 80050b0:	69ba      	ldr	r2, [r7, #24]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	69ba      	ldr	r2, [r7, #24]
 80050ba:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80050bc:	683b      	ldr	r3, [r7, #0]
 80050be:	685b      	ldr	r3, [r3, #4]
 80050c0:	f003 0303 	and.w	r3, r3, #3
 80050c4:	2b02      	cmp	r3, #2
 80050c6:	d123      	bne.n	8005110 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80050c8:	69fb      	ldr	r3, [r7, #28]
 80050ca:	08da      	lsrs	r2, r3, #3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	3208      	adds	r2, #8
 80050d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80050d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80050d6:	69fb      	ldr	r3, [r7, #28]
 80050d8:	f003 0307 	and.w	r3, r3, #7
 80050dc:	009b      	lsls	r3, r3, #2
 80050de:	220f      	movs	r2, #15
 80050e0:	fa02 f303 	lsl.w	r3, r2, r3
 80050e4:	43db      	mvns	r3, r3
 80050e6:	69ba      	ldr	r2, [r7, #24]
 80050e8:	4013      	ands	r3, r2
 80050ea:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	691a      	ldr	r2, [r3, #16]
 80050f0:	69fb      	ldr	r3, [r7, #28]
 80050f2:	f003 0307 	and.w	r3, r3, #7
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	fa02 f303 	lsl.w	r3, r2, r3
 80050fc:	69ba      	ldr	r2, [r7, #24]
 80050fe:	4313      	orrs	r3, r2
 8005100:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005102:	69fb      	ldr	r3, [r7, #28]
 8005104:	08da      	lsrs	r2, r3, #3
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	3208      	adds	r2, #8
 800510a:	69b9      	ldr	r1, [r7, #24]
 800510c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005116:	69fb      	ldr	r3, [r7, #28]
 8005118:	005b      	lsls	r3, r3, #1
 800511a:	2203      	movs	r2, #3
 800511c:	fa02 f303 	lsl.w	r3, r2, r3
 8005120:	43db      	mvns	r3, r3
 8005122:	69ba      	ldr	r2, [r7, #24]
 8005124:	4013      	ands	r3, r2
 8005126:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8005128:	683b      	ldr	r3, [r7, #0]
 800512a:	685b      	ldr	r3, [r3, #4]
 800512c:	f003 0203 	and.w	r2, r3, #3
 8005130:	69fb      	ldr	r3, [r7, #28]
 8005132:	005b      	lsls	r3, r3, #1
 8005134:	fa02 f303 	lsl.w	r3, r2, r3
 8005138:	69ba      	ldr	r2, [r7, #24]
 800513a:	4313      	orrs	r3, r2
 800513c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800513e:	687b      	ldr	r3, [r7, #4]
 8005140:	69ba      	ldr	r2, [r7, #24]
 8005142:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	685b      	ldr	r3, [r3, #4]
 8005148:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800514c:	2b00      	cmp	r3, #0
 800514e:	f000 80b4 	beq.w	80052ba <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005152:	2300      	movs	r3, #0
 8005154:	60fb      	str	r3, [r7, #12]
 8005156:	4b60      	ldr	r3, [pc, #384]	@ (80052d8 <HAL_GPIO_Init+0x30c>)
 8005158:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800515a:	4a5f      	ldr	r2, [pc, #380]	@ (80052d8 <HAL_GPIO_Init+0x30c>)
 800515c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8005160:	6453      	str	r3, [r2, #68]	@ 0x44
 8005162:	4b5d      	ldr	r3, [pc, #372]	@ (80052d8 <HAL_GPIO_Init+0x30c>)
 8005164:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005166:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800516a:	60fb      	str	r3, [r7, #12]
 800516c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800516e:	4a5b      	ldr	r2, [pc, #364]	@ (80052dc <HAL_GPIO_Init+0x310>)
 8005170:	69fb      	ldr	r3, [r7, #28]
 8005172:	089b      	lsrs	r3, r3, #2
 8005174:	3302      	adds	r3, #2
 8005176:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800517a:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 800517c:	69fb      	ldr	r3, [r7, #28]
 800517e:	f003 0303 	and.w	r3, r3, #3
 8005182:	009b      	lsls	r3, r3, #2
 8005184:	220f      	movs	r2, #15
 8005186:	fa02 f303 	lsl.w	r3, r2, r3
 800518a:	43db      	mvns	r3, r3
 800518c:	69ba      	ldr	r2, [r7, #24]
 800518e:	4013      	ands	r3, r2
 8005190:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4a52      	ldr	r2, [pc, #328]	@ (80052e0 <HAL_GPIO_Init+0x314>)
 8005196:	4293      	cmp	r3, r2
 8005198:	d02b      	beq.n	80051f2 <HAL_GPIO_Init+0x226>
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	4a51      	ldr	r2, [pc, #324]	@ (80052e4 <HAL_GPIO_Init+0x318>)
 800519e:	4293      	cmp	r3, r2
 80051a0:	d025      	beq.n	80051ee <HAL_GPIO_Init+0x222>
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	4a50      	ldr	r2, [pc, #320]	@ (80052e8 <HAL_GPIO_Init+0x31c>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d01f      	beq.n	80051ea <HAL_GPIO_Init+0x21e>
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	4a4f      	ldr	r2, [pc, #316]	@ (80052ec <HAL_GPIO_Init+0x320>)
 80051ae:	4293      	cmp	r3, r2
 80051b0:	d019      	beq.n	80051e6 <HAL_GPIO_Init+0x21a>
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	4a4e      	ldr	r2, [pc, #312]	@ (80052f0 <HAL_GPIO_Init+0x324>)
 80051b6:	4293      	cmp	r3, r2
 80051b8:	d013      	beq.n	80051e2 <HAL_GPIO_Init+0x216>
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	4a4d      	ldr	r2, [pc, #308]	@ (80052f4 <HAL_GPIO_Init+0x328>)
 80051be:	4293      	cmp	r3, r2
 80051c0:	d00d      	beq.n	80051de <HAL_GPIO_Init+0x212>
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4a4c      	ldr	r2, [pc, #304]	@ (80052f8 <HAL_GPIO_Init+0x32c>)
 80051c6:	4293      	cmp	r3, r2
 80051c8:	d007      	beq.n	80051da <HAL_GPIO_Init+0x20e>
 80051ca:	687b      	ldr	r3, [r7, #4]
 80051cc:	4a4b      	ldr	r2, [pc, #300]	@ (80052fc <HAL_GPIO_Init+0x330>)
 80051ce:	4293      	cmp	r3, r2
 80051d0:	d101      	bne.n	80051d6 <HAL_GPIO_Init+0x20a>
 80051d2:	2307      	movs	r3, #7
 80051d4:	e00e      	b.n	80051f4 <HAL_GPIO_Init+0x228>
 80051d6:	2308      	movs	r3, #8
 80051d8:	e00c      	b.n	80051f4 <HAL_GPIO_Init+0x228>
 80051da:	2306      	movs	r3, #6
 80051dc:	e00a      	b.n	80051f4 <HAL_GPIO_Init+0x228>
 80051de:	2305      	movs	r3, #5
 80051e0:	e008      	b.n	80051f4 <HAL_GPIO_Init+0x228>
 80051e2:	2304      	movs	r3, #4
 80051e4:	e006      	b.n	80051f4 <HAL_GPIO_Init+0x228>
 80051e6:	2303      	movs	r3, #3
 80051e8:	e004      	b.n	80051f4 <HAL_GPIO_Init+0x228>
 80051ea:	2302      	movs	r3, #2
 80051ec:	e002      	b.n	80051f4 <HAL_GPIO_Init+0x228>
 80051ee:	2301      	movs	r3, #1
 80051f0:	e000      	b.n	80051f4 <HAL_GPIO_Init+0x228>
 80051f2:	2300      	movs	r3, #0
 80051f4:	69fa      	ldr	r2, [r7, #28]
 80051f6:	f002 0203 	and.w	r2, r2, #3
 80051fa:	0092      	lsls	r2, r2, #2
 80051fc:	4093      	lsls	r3, r2
 80051fe:	69ba      	ldr	r2, [r7, #24]
 8005200:	4313      	orrs	r3, r2
 8005202:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005204:	4935      	ldr	r1, [pc, #212]	@ (80052dc <HAL_GPIO_Init+0x310>)
 8005206:	69fb      	ldr	r3, [r7, #28]
 8005208:	089b      	lsrs	r3, r3, #2
 800520a:	3302      	adds	r3, #2
 800520c:	69ba      	ldr	r2, [r7, #24]
 800520e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005212:	4b3b      	ldr	r3, [pc, #236]	@ (8005300 <HAL_GPIO_Init+0x334>)
 8005214:	689b      	ldr	r3, [r3, #8]
 8005216:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005218:	693b      	ldr	r3, [r7, #16]
 800521a:	43db      	mvns	r3, r3
 800521c:	69ba      	ldr	r2, [r7, #24]
 800521e:	4013      	ands	r3, r2
 8005220:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8005222:	683b      	ldr	r3, [r7, #0]
 8005224:	685b      	ldr	r3, [r3, #4]
 8005226:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800522a:	2b00      	cmp	r3, #0
 800522c:	d003      	beq.n	8005236 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800522e:	69ba      	ldr	r2, [r7, #24]
 8005230:	693b      	ldr	r3, [r7, #16]
 8005232:	4313      	orrs	r3, r2
 8005234:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8005236:	4a32      	ldr	r2, [pc, #200]	@ (8005300 <HAL_GPIO_Init+0x334>)
 8005238:	69bb      	ldr	r3, [r7, #24]
 800523a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800523c:	4b30      	ldr	r3, [pc, #192]	@ (8005300 <HAL_GPIO_Init+0x334>)
 800523e:	68db      	ldr	r3, [r3, #12]
 8005240:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005242:	693b      	ldr	r3, [r7, #16]
 8005244:	43db      	mvns	r3, r3
 8005246:	69ba      	ldr	r2, [r7, #24]
 8005248:	4013      	ands	r3, r2
 800524a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800524c:	683b      	ldr	r3, [r7, #0]
 800524e:	685b      	ldr	r3, [r3, #4]
 8005250:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8005254:	2b00      	cmp	r3, #0
 8005256:	d003      	beq.n	8005260 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8005258:	69ba      	ldr	r2, [r7, #24]
 800525a:	693b      	ldr	r3, [r7, #16]
 800525c:	4313      	orrs	r3, r2
 800525e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8005260:	4a27      	ldr	r2, [pc, #156]	@ (8005300 <HAL_GPIO_Init+0x334>)
 8005262:	69bb      	ldr	r3, [r7, #24]
 8005264:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8005266:	4b26      	ldr	r3, [pc, #152]	@ (8005300 <HAL_GPIO_Init+0x334>)
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800526c:	693b      	ldr	r3, [r7, #16]
 800526e:	43db      	mvns	r3, r3
 8005270:	69ba      	ldr	r2, [r7, #24]
 8005272:	4013      	ands	r3, r2
 8005274:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8005276:	683b      	ldr	r3, [r7, #0]
 8005278:	685b      	ldr	r3, [r3, #4]
 800527a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800527e:	2b00      	cmp	r3, #0
 8005280:	d003      	beq.n	800528a <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8005282:	69ba      	ldr	r2, [r7, #24]
 8005284:	693b      	ldr	r3, [r7, #16]
 8005286:	4313      	orrs	r3, r2
 8005288:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800528a:	4a1d      	ldr	r2, [pc, #116]	@ (8005300 <HAL_GPIO_Init+0x334>)
 800528c:	69bb      	ldr	r3, [r7, #24]
 800528e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005290:	4b1b      	ldr	r3, [pc, #108]	@ (8005300 <HAL_GPIO_Init+0x334>)
 8005292:	681b      	ldr	r3, [r3, #0]
 8005294:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005296:	693b      	ldr	r3, [r7, #16]
 8005298:	43db      	mvns	r3, r3
 800529a:	69ba      	ldr	r2, [r7, #24]
 800529c:	4013      	ands	r3, r2
 800529e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	685b      	ldr	r3, [r3, #4]
 80052a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80052a8:	2b00      	cmp	r3, #0
 80052aa:	d003      	beq.n	80052b4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80052ac:	69ba      	ldr	r2, [r7, #24]
 80052ae:	693b      	ldr	r3, [r7, #16]
 80052b0:	4313      	orrs	r3, r2
 80052b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80052b4:	4a12      	ldr	r2, [pc, #72]	@ (8005300 <HAL_GPIO_Init+0x334>)
 80052b6:	69bb      	ldr	r3, [r7, #24]
 80052b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052ba:	69fb      	ldr	r3, [r7, #28]
 80052bc:	3301      	adds	r3, #1
 80052be:	61fb      	str	r3, [r7, #28]
 80052c0:	69fb      	ldr	r3, [r7, #28]
 80052c2:	2b0f      	cmp	r3, #15
 80052c4:	f67f ae90 	bls.w	8004fe8 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80052c8:	bf00      	nop
 80052ca:	bf00      	nop
 80052cc:	3724      	adds	r7, #36	@ 0x24
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr
 80052d6:	bf00      	nop
 80052d8:	40023800 	.word	0x40023800
 80052dc:	40013800 	.word	0x40013800
 80052e0:	40020000 	.word	0x40020000
 80052e4:	40020400 	.word	0x40020400
 80052e8:	40020800 	.word	0x40020800
 80052ec:	40020c00 	.word	0x40020c00
 80052f0:	40021000 	.word	0x40021000
 80052f4:	40021400 	.word	0x40021400
 80052f8:	40021800 	.word	0x40021800
 80052fc:	40021c00 	.word	0x40021c00
 8005300:	40013c00 	.word	0x40013c00

08005304 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005304:	b480      	push	{r7}
 8005306:	b085      	sub	sp, #20
 8005308:	af00      	add	r7, sp, #0
 800530a:	6078      	str	r0, [r7, #4]
 800530c:	460b      	mov	r3, r1
 800530e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	691a      	ldr	r2, [r3, #16]
 8005314:	887b      	ldrh	r3, [r7, #2]
 8005316:	4013      	ands	r3, r2
 8005318:	2b00      	cmp	r3, #0
 800531a:	d002      	beq.n	8005322 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800531c:	2301      	movs	r3, #1
 800531e:	73fb      	strb	r3, [r7, #15]
 8005320:	e001      	b.n	8005326 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8005322:	2300      	movs	r3, #0
 8005324:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005326:	7bfb      	ldrb	r3, [r7, #15]
}
 8005328:	4618      	mov	r0, r3
 800532a:	3714      	adds	r7, #20
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005334:	b480      	push	{r7}
 8005336:	b083      	sub	sp, #12
 8005338:	af00      	add	r7, sp, #0
 800533a:	6078      	str	r0, [r7, #4]
 800533c:	460b      	mov	r3, r1
 800533e:	807b      	strh	r3, [r7, #2]
 8005340:	4613      	mov	r3, r2
 8005342:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005344:	787b      	ldrb	r3, [r7, #1]
 8005346:	2b00      	cmp	r3, #0
 8005348:	d003      	beq.n	8005352 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800534a:	887a      	ldrh	r2, [r7, #2]
 800534c:	687b      	ldr	r3, [r7, #4]
 800534e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8005350:	e003      	b.n	800535a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8005352:	887b      	ldrh	r3, [r7, #2]
 8005354:	041a      	lsls	r2, r3, #16
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	619a      	str	r2, [r3, #24]
}
 800535a:	bf00      	nop
 800535c:	370c      	adds	r7, #12
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr
	...

08005368 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8005368:	b580      	push	{r7, lr}
 800536a:	b084      	sub	sp, #16
 800536c:	af00      	add	r7, sp, #0
 800536e:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	2b00      	cmp	r3, #0
 8005374:	d101      	bne.n	800537a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8005376:	2301      	movs	r3, #1
 8005378:	e12b      	b.n	80055d2 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800537a:	687b      	ldr	r3, [r7, #4]
 800537c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005380:	b2db      	uxtb	r3, r3
 8005382:	2b00      	cmp	r3, #0
 8005384:	d106      	bne.n	8005394 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	2200      	movs	r2, #0
 800538a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800538e:	6878      	ldr	r0, [r7, #4]
 8005390:	f7fe fb02 	bl	8003998 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	2224      	movs	r2, #36	@ 0x24
 8005398:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	681a      	ldr	r2, [r3, #0]
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f022 0201 	bic.w	r2, r2, #1
 80053aa:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80053ac:	687b      	ldr	r3, [r7, #4]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	681a      	ldr	r2, [r3, #0]
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80053ba:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	681a      	ldr	r2, [r3, #0]
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80053ca:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80053cc:	f003 fbf6 	bl	8008bbc <HAL_RCC_GetPCLK1Freq>
 80053d0:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	685b      	ldr	r3, [r3, #4]
 80053d6:	4a81      	ldr	r2, [pc, #516]	@ (80055dc <HAL_I2C_Init+0x274>)
 80053d8:	4293      	cmp	r3, r2
 80053da:	d807      	bhi.n	80053ec <HAL_I2C_Init+0x84>
 80053dc:	68fb      	ldr	r3, [r7, #12]
 80053de:	4a80      	ldr	r2, [pc, #512]	@ (80055e0 <HAL_I2C_Init+0x278>)
 80053e0:	4293      	cmp	r3, r2
 80053e2:	bf94      	ite	ls
 80053e4:	2301      	movls	r3, #1
 80053e6:	2300      	movhi	r3, #0
 80053e8:	b2db      	uxtb	r3, r3
 80053ea:	e006      	b.n	80053fa <HAL_I2C_Init+0x92>
 80053ec:	68fb      	ldr	r3, [r7, #12]
 80053ee:	4a7d      	ldr	r2, [pc, #500]	@ (80055e4 <HAL_I2C_Init+0x27c>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	bf94      	ite	ls
 80053f4:	2301      	movls	r3, #1
 80053f6:	2300      	movhi	r3, #0
 80053f8:	b2db      	uxtb	r3, r3
 80053fa:	2b00      	cmp	r3, #0
 80053fc:	d001      	beq.n	8005402 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80053fe:	2301      	movs	r3, #1
 8005400:	e0e7      	b.n	80055d2 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8005402:	68fb      	ldr	r3, [r7, #12]
 8005404:	4a78      	ldr	r2, [pc, #480]	@ (80055e8 <HAL_I2C_Init+0x280>)
 8005406:	fba2 2303 	umull	r2, r3, r2, r3
 800540a:	0c9b      	lsrs	r3, r3, #18
 800540c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	681b      	ldr	r3, [r3, #0]
 8005412:	685b      	ldr	r3, [r3, #4]
 8005414:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	681b      	ldr	r3, [r3, #0]
 800541c:	68ba      	ldr	r2, [r7, #8]
 800541e:	430a      	orrs	r2, r1
 8005420:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8005422:	687b      	ldr	r3, [r7, #4]
 8005424:	681b      	ldr	r3, [r3, #0]
 8005426:	6a1b      	ldr	r3, [r3, #32]
 8005428:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	685b      	ldr	r3, [r3, #4]
 8005430:	4a6a      	ldr	r2, [pc, #424]	@ (80055dc <HAL_I2C_Init+0x274>)
 8005432:	4293      	cmp	r3, r2
 8005434:	d802      	bhi.n	800543c <HAL_I2C_Init+0xd4>
 8005436:	68bb      	ldr	r3, [r7, #8]
 8005438:	3301      	adds	r3, #1
 800543a:	e009      	b.n	8005450 <HAL_I2C_Init+0xe8>
 800543c:	68bb      	ldr	r3, [r7, #8]
 800543e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8005442:	fb02 f303 	mul.w	r3, r2, r3
 8005446:	4a69      	ldr	r2, [pc, #420]	@ (80055ec <HAL_I2C_Init+0x284>)
 8005448:	fba2 2303 	umull	r2, r3, r2, r3
 800544c:	099b      	lsrs	r3, r3, #6
 800544e:	3301      	adds	r3, #1
 8005450:	687a      	ldr	r2, [r7, #4]
 8005452:	6812      	ldr	r2, [r2, #0]
 8005454:	430b      	orrs	r3, r1
 8005456:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	681b      	ldr	r3, [r3, #0]
 800545c:	69db      	ldr	r3, [r3, #28]
 800545e:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8005462:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	685b      	ldr	r3, [r3, #4]
 800546a:	495c      	ldr	r1, [pc, #368]	@ (80055dc <HAL_I2C_Init+0x274>)
 800546c:	428b      	cmp	r3, r1
 800546e:	d819      	bhi.n	80054a4 <HAL_I2C_Init+0x13c>
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	1e59      	subs	r1, r3, #1
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	685b      	ldr	r3, [r3, #4]
 8005478:	005b      	lsls	r3, r3, #1
 800547a:	fbb1 f3f3 	udiv	r3, r1, r3
 800547e:	1c59      	adds	r1, r3, #1
 8005480:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8005484:	400b      	ands	r3, r1
 8005486:	2b00      	cmp	r3, #0
 8005488:	d00a      	beq.n	80054a0 <HAL_I2C_Init+0x138>
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	1e59      	subs	r1, r3, #1
 800548e:	687b      	ldr	r3, [r7, #4]
 8005490:	685b      	ldr	r3, [r3, #4]
 8005492:	005b      	lsls	r3, r3, #1
 8005494:	fbb1 f3f3 	udiv	r3, r1, r3
 8005498:	3301      	adds	r3, #1
 800549a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800549e:	e051      	b.n	8005544 <HAL_I2C_Init+0x1dc>
 80054a0:	2304      	movs	r3, #4
 80054a2:	e04f      	b.n	8005544 <HAL_I2C_Init+0x1dc>
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	689b      	ldr	r3, [r3, #8]
 80054a8:	2b00      	cmp	r3, #0
 80054aa:	d111      	bne.n	80054d0 <HAL_I2C_Init+0x168>
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	1e58      	subs	r0, r3, #1
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	6859      	ldr	r1, [r3, #4]
 80054b4:	460b      	mov	r3, r1
 80054b6:	005b      	lsls	r3, r3, #1
 80054b8:	440b      	add	r3, r1
 80054ba:	fbb0 f3f3 	udiv	r3, r0, r3
 80054be:	3301      	adds	r3, #1
 80054c0:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	bf0c      	ite	eq
 80054c8:	2301      	moveq	r3, #1
 80054ca:	2300      	movne	r3, #0
 80054cc:	b2db      	uxtb	r3, r3
 80054ce:	e012      	b.n	80054f6 <HAL_I2C_Init+0x18e>
 80054d0:	68fb      	ldr	r3, [r7, #12]
 80054d2:	1e58      	subs	r0, r3, #1
 80054d4:	687b      	ldr	r3, [r7, #4]
 80054d6:	6859      	ldr	r1, [r3, #4]
 80054d8:	460b      	mov	r3, r1
 80054da:	009b      	lsls	r3, r3, #2
 80054dc:	440b      	add	r3, r1
 80054de:	0099      	lsls	r1, r3, #2
 80054e0:	440b      	add	r3, r1
 80054e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80054e6:	3301      	adds	r3, #1
 80054e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	bf0c      	ite	eq
 80054f0:	2301      	moveq	r3, #1
 80054f2:	2300      	movne	r3, #0
 80054f4:	b2db      	uxtb	r3, r3
 80054f6:	2b00      	cmp	r3, #0
 80054f8:	d001      	beq.n	80054fe <HAL_I2C_Init+0x196>
 80054fa:	2301      	movs	r3, #1
 80054fc:	e022      	b.n	8005544 <HAL_I2C_Init+0x1dc>
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	689b      	ldr	r3, [r3, #8]
 8005502:	2b00      	cmp	r3, #0
 8005504:	d10e      	bne.n	8005524 <HAL_I2C_Init+0x1bc>
 8005506:	68fb      	ldr	r3, [r7, #12]
 8005508:	1e58      	subs	r0, r3, #1
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6859      	ldr	r1, [r3, #4]
 800550e:	460b      	mov	r3, r1
 8005510:	005b      	lsls	r3, r3, #1
 8005512:	440b      	add	r3, r1
 8005514:	fbb0 f3f3 	udiv	r3, r0, r3
 8005518:	3301      	adds	r3, #1
 800551a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800551e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8005522:	e00f      	b.n	8005544 <HAL_I2C_Init+0x1dc>
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	1e58      	subs	r0, r3, #1
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	6859      	ldr	r1, [r3, #4]
 800552c:	460b      	mov	r3, r1
 800552e:	009b      	lsls	r3, r3, #2
 8005530:	440b      	add	r3, r1
 8005532:	0099      	lsls	r1, r3, #2
 8005534:	440b      	add	r3, r1
 8005536:	fbb0 f3f3 	udiv	r3, r0, r3
 800553a:	3301      	adds	r3, #1
 800553c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005540:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8005544:	6879      	ldr	r1, [r7, #4]
 8005546:	6809      	ldr	r1, [r1, #0]
 8005548:	4313      	orrs	r3, r2
 800554a:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	681b      	ldr	r3, [r3, #0]
 8005552:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8005556:	687b      	ldr	r3, [r7, #4]
 8005558:	69da      	ldr	r2, [r3, #28]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	6a1b      	ldr	r3, [r3, #32]
 800555e:	431a      	orrs	r2, r3
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	681b      	ldr	r3, [r3, #0]
 8005564:	430a      	orrs	r2, r1
 8005566:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	689b      	ldr	r3, [r3, #8]
 800556e:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8005572:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8005576:	687a      	ldr	r2, [r7, #4]
 8005578:	6911      	ldr	r1, [r2, #16]
 800557a:	687a      	ldr	r2, [r7, #4]
 800557c:	68d2      	ldr	r2, [r2, #12]
 800557e:	4311      	orrs	r1, r2
 8005580:	687a      	ldr	r2, [r7, #4]
 8005582:	6812      	ldr	r2, [r2, #0]
 8005584:	430b      	orrs	r3, r1
 8005586:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	68db      	ldr	r3, [r3, #12]
 800558e:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8005592:	687b      	ldr	r3, [r7, #4]
 8005594:	695a      	ldr	r2, [r3, #20]
 8005596:	687b      	ldr	r3, [r7, #4]
 8005598:	699b      	ldr	r3, [r3, #24]
 800559a:	431a      	orrs	r2, r3
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	430a      	orrs	r2, r1
 80055a2:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	681a      	ldr	r2, [r3, #0]
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f042 0201 	orr.w	r2, r2, #1
 80055b2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80055b4:	687b      	ldr	r3, [r7, #4]
 80055b6:	2200      	movs	r2, #0
 80055b8:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	2220      	movs	r2, #32
 80055be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	2200      	movs	r2, #0
 80055c6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 80055d0:	2300      	movs	r3, #0
}
 80055d2:	4618      	mov	r0, r3
 80055d4:	3710      	adds	r7, #16
 80055d6:	46bd      	mov	sp, r7
 80055d8:	bd80      	pop	{r7, pc}
 80055da:	bf00      	nop
 80055dc:	000186a0 	.word	0x000186a0
 80055e0:	001e847f 	.word	0x001e847f
 80055e4:	003d08ff 	.word	0x003d08ff
 80055e8:	431bde83 	.word	0x431bde83
 80055ec:	10624dd3 	.word	0x10624dd3

080055f0 <I2C_Flush_DR>:
  * @brief  I2C data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_DR(I2C_HandleTypeDef *hi2c)
{
 80055f0:	b480      	push	{r7}
 80055f2:	b083      	sub	sp, #12
 80055f4:	af00      	add	r7, sp, #0
 80055f6:	6078      	str	r0, [r7, #4]
  /* Write a dummy data in DR to clear TXE flag */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) != RESET)
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	695b      	ldr	r3, [r3, #20]
 80055fe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005602:	2b80      	cmp	r3, #128	@ 0x80
 8005604:	d103      	bne.n	800560e <I2C_Flush_DR+0x1e>
  {
    hi2c->Instance->DR = 0x00U;
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	2200      	movs	r2, #0
 800560c:	611a      	str	r2, [r3, #16]
  }
}
 800560e:	bf00      	nop
 8005610:	370c      	adds	r7, #12
 8005612:	46bd      	mov	sp, r7
 8005614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005618:	4770      	bx	lr
	...

0800561c <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800561c:	b580      	push	{r7, lr}
 800561e:	b088      	sub	sp, #32
 8005620:	af02      	add	r7, sp, #8
 8005622:	60f8      	str	r0, [r7, #12]
 8005624:	607a      	str	r2, [r7, #4]
 8005626:	461a      	mov	r2, r3
 8005628:	460b      	mov	r3, r1
 800562a:	817b      	strh	r3, [r7, #10]
 800562c:	4613      	mov	r3, r2
 800562e:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005630:	f7fe fe0a 	bl	8004248 <HAL_GetTick>
 8005634:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005636:	68fb      	ldr	r3, [r7, #12]
 8005638:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800563c:	b2db      	uxtb	r3, r3
 800563e:	2b20      	cmp	r3, #32
 8005640:	f040 80e0 	bne.w	8005804 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	9300      	str	r3, [sp, #0]
 8005648:	2319      	movs	r3, #25
 800564a:	2201      	movs	r2, #1
 800564c:	4970      	ldr	r1, [pc, #448]	@ (8005810 <HAL_I2C_Master_Transmit+0x1f4>)
 800564e:	68f8      	ldr	r0, [r7, #12]
 8005650:	f002 fbe6 	bl	8007e20 <I2C_WaitOnFlagUntilTimeout>
 8005654:	4603      	mov	r3, r0
 8005656:	2b00      	cmp	r3, #0
 8005658:	d001      	beq.n	800565e <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800565a:	2302      	movs	r3, #2
 800565c:	e0d3      	b.n	8005806 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800565e:	68fb      	ldr	r3, [r7, #12]
 8005660:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005664:	2b01      	cmp	r3, #1
 8005666:	d101      	bne.n	800566c <HAL_I2C_Master_Transmit+0x50>
 8005668:	2302      	movs	r3, #2
 800566a:	e0cc      	b.n	8005806 <HAL_I2C_Master_Transmit+0x1ea>
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	2201      	movs	r2, #1
 8005670:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	681b      	ldr	r3, [r3, #0]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	f003 0301 	and.w	r3, r3, #1
 800567e:	2b01      	cmp	r3, #1
 8005680:	d007      	beq.n	8005692 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005682:	68fb      	ldr	r3, [r7, #12]
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	681a      	ldr	r2, [r3, #0]
 8005688:	68fb      	ldr	r3, [r7, #12]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	f042 0201 	orr.w	r2, r2, #1
 8005690:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005692:	68fb      	ldr	r3, [r7, #12]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	681a      	ldr	r2, [r3, #0]
 8005698:	68fb      	ldr	r3, [r7, #12]
 800569a:	681b      	ldr	r3, [r3, #0]
 800569c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80056a0:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	2221      	movs	r2, #33	@ 0x21
 80056a6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	2210      	movs	r2, #16
 80056ae:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80056b2:	68fb      	ldr	r3, [r7, #12]
 80056b4:	2200      	movs	r2, #0
 80056b6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80056b8:	68fb      	ldr	r3, [r7, #12]
 80056ba:	687a      	ldr	r2, [r7, #4]
 80056bc:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	893a      	ldrh	r2, [r7, #8]
 80056c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80056c8:	b29a      	uxth	r2, r3
 80056ca:	68fb      	ldr	r3, [r7, #12]
 80056cc:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	4a50      	ldr	r2, [pc, #320]	@ (8005814 <HAL_I2C_Master_Transmit+0x1f8>)
 80056d2:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 80056d4:	8979      	ldrh	r1, [r7, #10]
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	6a3a      	ldr	r2, [r7, #32]
 80056da:	68f8      	ldr	r0, [r7, #12]
 80056dc:	f002 f8f8 	bl	80078d0 <I2C_MasterRequestWrite>
 80056e0:	4603      	mov	r3, r0
 80056e2:	2b00      	cmp	r3, #0
 80056e4:	d001      	beq.n	80056ea <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 80056e6:	2301      	movs	r3, #1
 80056e8:	e08d      	b.n	8005806 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80056ea:	2300      	movs	r3, #0
 80056ec:	613b      	str	r3, [r7, #16]
 80056ee:	68fb      	ldr	r3, [r7, #12]
 80056f0:	681b      	ldr	r3, [r3, #0]
 80056f2:	695b      	ldr	r3, [r3, #20]
 80056f4:	613b      	str	r3, [r7, #16]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	699b      	ldr	r3, [r3, #24]
 80056fc:	613b      	str	r3, [r7, #16]
 80056fe:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8005700:	e066      	b.n	80057d0 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005702:	697a      	ldr	r2, [r7, #20]
 8005704:	6a39      	ldr	r1, [r7, #32]
 8005706:	68f8      	ldr	r0, [r7, #12]
 8005708:	f002 fca4 	bl	8008054 <I2C_WaitOnTXEFlagUntilTimeout>
 800570c:	4603      	mov	r3, r0
 800570e:	2b00      	cmp	r3, #0
 8005710:	d00d      	beq.n	800572e <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005716:	2b04      	cmp	r3, #4
 8005718:	d107      	bne.n	800572a <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	681a      	ldr	r2, [r3, #0]
 8005720:	68fb      	ldr	r3, [r7, #12]
 8005722:	681b      	ldr	r3, [r3, #0]
 8005724:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005728:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800572a:	2301      	movs	r3, #1
 800572c:	e06b      	b.n	8005806 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800572e:	68fb      	ldr	r3, [r7, #12]
 8005730:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005732:	781a      	ldrb	r2, [r3, #0]
 8005734:	68fb      	ldr	r3, [r7, #12]
 8005736:	681b      	ldr	r3, [r3, #0]
 8005738:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800573a:	68fb      	ldr	r3, [r7, #12]
 800573c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800573e:	1c5a      	adds	r2, r3, #1
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005748:	b29b      	uxth	r3, r3
 800574a:	3b01      	subs	r3, #1
 800574c:	b29a      	uxth	r2, r3
 800574e:	68fb      	ldr	r3, [r7, #12]
 8005750:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8005752:	68fb      	ldr	r3, [r7, #12]
 8005754:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005756:	3b01      	subs	r3, #1
 8005758:	b29a      	uxth	r2, r3
 800575a:	68fb      	ldr	r3, [r7, #12]
 800575c:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800575e:	68fb      	ldr	r3, [r7, #12]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	695b      	ldr	r3, [r3, #20]
 8005764:	f003 0304 	and.w	r3, r3, #4
 8005768:	2b04      	cmp	r3, #4
 800576a:	d11b      	bne.n	80057a4 <HAL_I2C_Master_Transmit+0x188>
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005770:	2b00      	cmp	r3, #0
 8005772:	d017      	beq.n	80057a4 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005774:	68fb      	ldr	r3, [r7, #12]
 8005776:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005778:	781a      	ldrb	r2, [r3, #0]
 800577a:	68fb      	ldr	r3, [r7, #12]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005784:	1c5a      	adds	r2, r3, #1
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800578e:	b29b      	uxth	r3, r3
 8005790:	3b01      	subs	r3, #1
 8005792:	b29a      	uxth	r2, r3
 8005794:	68fb      	ldr	r3, [r7, #12]
 8005796:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8005798:	68fb      	ldr	r3, [r7, #12]
 800579a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800579c:	3b01      	subs	r3, #1
 800579e:	b29a      	uxth	r2, r3
 80057a0:	68fb      	ldr	r3, [r7, #12]
 80057a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80057a4:	697a      	ldr	r2, [r7, #20]
 80057a6:	6a39      	ldr	r1, [r7, #32]
 80057a8:	68f8      	ldr	r0, [r7, #12]
 80057aa:	f002 fc9b 	bl	80080e4 <I2C_WaitOnBTFFlagUntilTimeout>
 80057ae:	4603      	mov	r3, r0
 80057b0:	2b00      	cmp	r3, #0
 80057b2:	d00d      	beq.n	80057d0 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80057b8:	2b04      	cmp	r3, #4
 80057ba:	d107      	bne.n	80057cc <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	681a      	ldr	r2, [r3, #0]
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057ca:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80057cc:	2301      	movs	r3, #1
 80057ce:	e01a      	b.n	8005806 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80057d4:	2b00      	cmp	r3, #0
 80057d6:	d194      	bne.n	8005702 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80057d8:	68fb      	ldr	r3, [r7, #12]
 80057da:	681b      	ldr	r3, [r3, #0]
 80057dc:	681a      	ldr	r2, [r3, #0]
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80057e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	2220      	movs	r2, #32
 80057ec:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057f0:	68fb      	ldr	r3, [r7, #12]
 80057f2:	2200      	movs	r2, #0
 80057f4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2200      	movs	r2, #0
 80057fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005800:	2300      	movs	r3, #0
 8005802:	e000      	b.n	8005806 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8005804:	2302      	movs	r3, #2
  }
}
 8005806:	4618      	mov	r0, r3
 8005808:	3718      	adds	r7, #24
 800580a:	46bd      	mov	sp, r7
 800580c:	bd80      	pop	{r7, pc}
 800580e:	bf00      	nop
 8005810:	00100002 	.word	0x00100002
 8005814:	ffff0000 	.word	0xffff0000

08005818 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005818:	b580      	push	{r7, lr}
 800581a:	b088      	sub	sp, #32
 800581c:	af02      	add	r7, sp, #8
 800581e:	60f8      	str	r0, [r7, #12]
 8005820:	4608      	mov	r0, r1
 8005822:	4611      	mov	r1, r2
 8005824:	461a      	mov	r2, r3
 8005826:	4603      	mov	r3, r0
 8005828:	817b      	strh	r3, [r7, #10]
 800582a:	460b      	mov	r3, r1
 800582c:	813b      	strh	r3, [r7, #8]
 800582e:	4613      	mov	r3, r2
 8005830:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005832:	f7fe fd09 	bl	8004248 <HAL_GetTick>
 8005836:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800583e:	b2db      	uxtb	r3, r3
 8005840:	2b20      	cmp	r3, #32
 8005842:	f040 80d9 	bne.w	80059f8 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005846:	697b      	ldr	r3, [r7, #20]
 8005848:	9300      	str	r3, [sp, #0]
 800584a:	2319      	movs	r3, #25
 800584c:	2201      	movs	r2, #1
 800584e:	496d      	ldr	r1, [pc, #436]	@ (8005a04 <HAL_I2C_Mem_Write+0x1ec>)
 8005850:	68f8      	ldr	r0, [r7, #12]
 8005852:	f002 fae5 	bl	8007e20 <I2C_WaitOnFlagUntilTimeout>
 8005856:	4603      	mov	r3, r0
 8005858:	2b00      	cmp	r3, #0
 800585a:	d001      	beq.n	8005860 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800585c:	2302      	movs	r3, #2
 800585e:	e0cc      	b.n	80059fa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005866:	2b01      	cmp	r3, #1
 8005868:	d101      	bne.n	800586e <HAL_I2C_Mem_Write+0x56>
 800586a:	2302      	movs	r3, #2
 800586c:	e0c5      	b.n	80059fa <HAL_I2C_Mem_Write+0x1e2>
 800586e:	68fb      	ldr	r3, [r7, #12]
 8005870:	2201      	movs	r2, #1
 8005872:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005876:	68fb      	ldr	r3, [r7, #12]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	681b      	ldr	r3, [r3, #0]
 800587c:	f003 0301 	and.w	r3, r3, #1
 8005880:	2b01      	cmp	r3, #1
 8005882:	d007      	beq.n	8005894 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	681a      	ldr	r2, [r3, #0]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f042 0201 	orr.w	r2, r2, #1
 8005892:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	681a      	ldr	r2, [r3, #0]
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80058a2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80058a4:	68fb      	ldr	r3, [r7, #12]
 80058a6:	2221      	movs	r2, #33	@ 0x21
 80058a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	2240      	movs	r2, #64	@ 0x40
 80058b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80058b4:	68fb      	ldr	r3, [r7, #12]
 80058b6:	2200      	movs	r2, #0
 80058b8:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80058ba:	68fb      	ldr	r3, [r7, #12]
 80058bc:	6a3a      	ldr	r2, [r7, #32]
 80058be:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80058c0:	68fb      	ldr	r3, [r7, #12]
 80058c2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80058c4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80058ca:	b29a      	uxth	r2, r3
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80058d0:	68fb      	ldr	r3, [r7, #12]
 80058d2:	4a4d      	ldr	r2, [pc, #308]	@ (8005a08 <HAL_I2C_Mem_Write+0x1f0>)
 80058d4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80058d6:	88f8      	ldrh	r0, [r7, #6]
 80058d8:	893a      	ldrh	r2, [r7, #8]
 80058da:	8979      	ldrh	r1, [r7, #10]
 80058dc:	697b      	ldr	r3, [r7, #20]
 80058de:	9301      	str	r3, [sp, #4]
 80058e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80058e2:	9300      	str	r3, [sp, #0]
 80058e4:	4603      	mov	r3, r0
 80058e6:	68f8      	ldr	r0, [r7, #12]
 80058e8:	f002 f874 	bl	80079d4 <I2C_RequestMemoryWrite>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d052      	beq.n	8005998 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 80058f2:	2301      	movs	r3, #1
 80058f4:	e081      	b.n	80059fa <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80058f6:	697a      	ldr	r2, [r7, #20]
 80058f8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80058fa:	68f8      	ldr	r0, [r7, #12]
 80058fc:	f002 fbaa 	bl	8008054 <I2C_WaitOnTXEFlagUntilTimeout>
 8005900:	4603      	mov	r3, r0
 8005902:	2b00      	cmp	r3, #0
 8005904:	d00d      	beq.n	8005922 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800590a:	2b04      	cmp	r3, #4
 800590c:	d107      	bne.n	800591e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800590e:	68fb      	ldr	r3, [r7, #12]
 8005910:	681b      	ldr	r3, [r3, #0]
 8005912:	681a      	ldr	r2, [r3, #0]
 8005914:	68fb      	ldr	r3, [r7, #12]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800591c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800591e:	2301      	movs	r3, #1
 8005920:	e06b      	b.n	80059fa <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005926:	781a      	ldrb	r2, [r3, #0]
 8005928:	68fb      	ldr	r3, [r7, #12]
 800592a:	681b      	ldr	r3, [r3, #0]
 800592c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800592e:	68fb      	ldr	r3, [r7, #12]
 8005930:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005932:	1c5a      	adds	r2, r3, #1
 8005934:	68fb      	ldr	r3, [r7, #12]
 8005936:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8005938:	68fb      	ldr	r3, [r7, #12]
 800593a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800593c:	3b01      	subs	r3, #1
 800593e:	b29a      	uxth	r2, r3
 8005940:	68fb      	ldr	r3, [r7, #12]
 8005942:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8005944:	68fb      	ldr	r3, [r7, #12]
 8005946:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005948:	b29b      	uxth	r3, r3
 800594a:	3b01      	subs	r3, #1
 800594c:	b29a      	uxth	r2, r3
 800594e:	68fb      	ldr	r3, [r7, #12]
 8005950:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8005952:	68fb      	ldr	r3, [r7, #12]
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	695b      	ldr	r3, [r3, #20]
 8005958:	f003 0304 	and.w	r3, r3, #4
 800595c:	2b04      	cmp	r3, #4
 800595e:	d11b      	bne.n	8005998 <HAL_I2C_Mem_Write+0x180>
 8005960:	68fb      	ldr	r3, [r7, #12]
 8005962:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005964:	2b00      	cmp	r3, #0
 8005966:	d017      	beq.n	8005998 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8005968:	68fb      	ldr	r3, [r7, #12]
 800596a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800596c:	781a      	ldrb	r2, [r3, #0]
 800596e:	68fb      	ldr	r3, [r7, #12]
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005974:	68fb      	ldr	r3, [r7, #12]
 8005976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005978:	1c5a      	adds	r2, r3, #1
 800597a:	68fb      	ldr	r3, [r7, #12]
 800597c:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 800597e:	68fb      	ldr	r3, [r7, #12]
 8005980:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005982:	3b01      	subs	r3, #1
 8005984:	b29a      	uxth	r2, r3
 8005986:	68fb      	ldr	r3, [r7, #12]
 8005988:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 800598a:	68fb      	ldr	r3, [r7, #12]
 800598c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800598e:	b29b      	uxth	r3, r3
 8005990:	3b01      	subs	r3, #1
 8005992:	b29a      	uxth	r2, r3
 8005994:	68fb      	ldr	r3, [r7, #12]
 8005996:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005998:	68fb      	ldr	r3, [r7, #12]
 800599a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800599c:	2b00      	cmp	r3, #0
 800599e:	d1aa      	bne.n	80058f6 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80059a0:	697a      	ldr	r2, [r7, #20]
 80059a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80059a4:	68f8      	ldr	r0, [r7, #12]
 80059a6:	f002 fb9d 	bl	80080e4 <I2C_WaitOnBTFFlagUntilTimeout>
 80059aa:	4603      	mov	r3, r0
 80059ac:	2b00      	cmp	r3, #0
 80059ae:	d00d      	beq.n	80059cc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80059b4:	2b04      	cmp	r3, #4
 80059b6:	d107      	bne.n	80059c8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	681b      	ldr	r3, [r3, #0]
 80059bc:	681a      	ldr	r2, [r3, #0]
 80059be:	68fb      	ldr	r3, [r7, #12]
 80059c0:	681b      	ldr	r3, [r3, #0]
 80059c2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059c6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80059c8:	2301      	movs	r3, #1
 80059ca:	e016      	b.n	80059fa <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80059cc:	68fb      	ldr	r3, [r7, #12]
 80059ce:	681b      	ldr	r3, [r3, #0]
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	68fb      	ldr	r3, [r7, #12]
 80059d4:	681b      	ldr	r3, [r3, #0]
 80059d6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80059da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	2220      	movs	r2, #32
 80059e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80059e4:	68fb      	ldr	r3, [r7, #12]
 80059e6:	2200      	movs	r2, #0
 80059e8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80059ec:	68fb      	ldr	r3, [r7, #12]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 80059f4:	2300      	movs	r3, #0
 80059f6:	e000      	b.n	80059fa <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 80059f8:	2302      	movs	r3, #2
  }
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	3718      	adds	r7, #24
 80059fe:	46bd      	mov	sp, r7
 8005a00:	bd80      	pop	{r7, pc}
 8005a02:	bf00      	nop
 8005a04:	00100002 	.word	0x00100002
 8005a08:	ffff0000 	.word	0xffff0000

08005a0c <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005a0c:	b580      	push	{r7, lr}
 8005a0e:	b08c      	sub	sp, #48	@ 0x30
 8005a10:	af02      	add	r7, sp, #8
 8005a12:	60f8      	str	r0, [r7, #12]
 8005a14:	4608      	mov	r0, r1
 8005a16:	4611      	mov	r1, r2
 8005a18:	461a      	mov	r2, r3
 8005a1a:	4603      	mov	r3, r0
 8005a1c:	817b      	strh	r3, [r7, #10]
 8005a1e:	460b      	mov	r3, r1
 8005a20:	813b      	strh	r3, [r7, #8]
 8005a22:	4613      	mov	r3, r2
 8005a24:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8005a26:	f7fe fc0f 	bl	8004248 <HAL_GetTick>
 8005a2a:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005a2c:	68fb      	ldr	r3, [r7, #12]
 8005a2e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005a32:	b2db      	uxtb	r3, r3
 8005a34:	2b20      	cmp	r3, #32
 8005a36:	f040 8214 	bne.w	8005e62 <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005a3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a3c:	9300      	str	r3, [sp, #0]
 8005a3e:	2319      	movs	r3, #25
 8005a40:	2201      	movs	r2, #1
 8005a42:	497b      	ldr	r1, [pc, #492]	@ (8005c30 <HAL_I2C_Mem_Read+0x224>)
 8005a44:	68f8      	ldr	r0, [r7, #12]
 8005a46:	f002 f9eb 	bl	8007e20 <I2C_WaitOnFlagUntilTimeout>
 8005a4a:	4603      	mov	r3, r0
 8005a4c:	2b00      	cmp	r3, #0
 8005a4e:	d001      	beq.n	8005a54 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8005a50:	2302      	movs	r3, #2
 8005a52:	e207      	b.n	8005e64 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005a5a:	2b01      	cmp	r3, #1
 8005a5c:	d101      	bne.n	8005a62 <HAL_I2C_Mem_Read+0x56>
 8005a5e:	2302      	movs	r3, #2
 8005a60:	e200      	b.n	8005e64 <HAL_I2C_Mem_Read+0x458>
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	2201      	movs	r2, #1
 8005a66:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	f003 0301 	and.w	r3, r3, #1
 8005a74:	2b01      	cmp	r3, #1
 8005a76:	d007      	beq.n	8005a88 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005a78:	68fb      	ldr	r3, [r7, #12]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	681a      	ldr	r2, [r3, #0]
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f042 0201 	orr.w	r2, r2, #1
 8005a86:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	681b      	ldr	r3, [r3, #0]
 8005a8c:	681a      	ldr	r2, [r3, #0]
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005a96:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	2222      	movs	r2, #34	@ 0x22
 8005a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	2240      	movs	r2, #64	@ 0x40
 8005aa4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	2200      	movs	r2, #0
 8005aac:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005ab2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8005ab4:	68fb      	ldr	r3, [r7, #12]
 8005ab6:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8005ab8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8005aba:	68fb      	ldr	r3, [r7, #12]
 8005abc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005abe:	b29a      	uxth	r2, r3
 8005ac0:	68fb      	ldr	r3, [r7, #12]
 8005ac2:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005ac4:	68fb      	ldr	r3, [r7, #12]
 8005ac6:	4a5b      	ldr	r2, [pc, #364]	@ (8005c34 <HAL_I2C_Mem_Read+0x228>)
 8005ac8:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8005aca:	88f8      	ldrh	r0, [r7, #6]
 8005acc:	893a      	ldrh	r2, [r7, #8]
 8005ace:	8979      	ldrh	r1, [r7, #10]
 8005ad0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005ad2:	9301      	str	r3, [sp, #4]
 8005ad4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ad6:	9300      	str	r3, [sp, #0]
 8005ad8:	4603      	mov	r3, r0
 8005ada:	68f8      	ldr	r0, [r7, #12]
 8005adc:	f002 f810 	bl	8007b00 <I2C_RequestMemoryRead>
 8005ae0:	4603      	mov	r3, r0
 8005ae2:	2b00      	cmp	r3, #0
 8005ae4:	d001      	beq.n	8005aea <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8005ae6:	2301      	movs	r3, #1
 8005ae8:	e1bc      	b.n	8005e64 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8005aea:	68fb      	ldr	r3, [r7, #12]
 8005aec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d113      	bne.n	8005b1a <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005af2:	2300      	movs	r3, #0
 8005af4:	623b      	str	r3, [r7, #32]
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	681b      	ldr	r3, [r3, #0]
 8005afa:	695b      	ldr	r3, [r3, #20]
 8005afc:	623b      	str	r3, [r7, #32]
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	699b      	ldr	r3, [r3, #24]
 8005b04:	623b      	str	r3, [r7, #32]
 8005b06:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	681a      	ldr	r2, [r3, #0]
 8005b0e:	68fb      	ldr	r3, [r7, #12]
 8005b10:	681b      	ldr	r3, [r3, #0]
 8005b12:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b16:	601a      	str	r2, [r3, #0]
 8005b18:	e190      	b.n	8005e3c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b1e:	2b01      	cmp	r3, #1
 8005b20:	d11b      	bne.n	8005b5a <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b22:	68fb      	ldr	r3, [r7, #12]
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	681a      	ldr	r2, [r3, #0]
 8005b28:	68fb      	ldr	r3, [r7, #12]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b30:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b32:	2300      	movs	r3, #0
 8005b34:	61fb      	str	r3, [r7, #28]
 8005b36:	68fb      	ldr	r3, [r7, #12]
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	695b      	ldr	r3, [r3, #20]
 8005b3c:	61fb      	str	r3, [r7, #28]
 8005b3e:	68fb      	ldr	r3, [r7, #12]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	699b      	ldr	r3, [r3, #24]
 8005b44:	61fb      	str	r3, [r7, #28]
 8005b46:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005b48:	68fb      	ldr	r3, [r7, #12]
 8005b4a:	681b      	ldr	r3, [r3, #0]
 8005b4c:	681a      	ldr	r2, [r3, #0]
 8005b4e:	68fb      	ldr	r3, [r7, #12]
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005b56:	601a      	str	r2, [r3, #0]
 8005b58:	e170      	b.n	8005e3c <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8005b5a:	68fb      	ldr	r3, [r7, #12]
 8005b5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005b5e:	2b02      	cmp	r3, #2
 8005b60:	d11b      	bne.n	8005b9a <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	681b      	ldr	r3, [r3, #0]
 8005b66:	681a      	ldr	r2, [r3, #0]
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	681b      	ldr	r3, [r3, #0]
 8005b6c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005b70:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005b72:	68fb      	ldr	r3, [r7, #12]
 8005b74:	681b      	ldr	r3, [r3, #0]
 8005b76:	681a      	ldr	r2, [r3, #0]
 8005b78:	68fb      	ldr	r3, [r7, #12]
 8005b7a:	681b      	ldr	r3, [r3, #0]
 8005b7c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005b80:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b82:	2300      	movs	r3, #0
 8005b84:	61bb      	str	r3, [r7, #24]
 8005b86:	68fb      	ldr	r3, [r7, #12]
 8005b88:	681b      	ldr	r3, [r3, #0]
 8005b8a:	695b      	ldr	r3, [r3, #20]
 8005b8c:	61bb      	str	r3, [r7, #24]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	699b      	ldr	r3, [r3, #24]
 8005b94:	61bb      	str	r3, [r7, #24]
 8005b96:	69bb      	ldr	r3, [r7, #24]
 8005b98:	e150      	b.n	8005e3c <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8005b9a:	2300      	movs	r3, #0
 8005b9c:	617b      	str	r3, [r7, #20]
 8005b9e:	68fb      	ldr	r3, [r7, #12]
 8005ba0:	681b      	ldr	r3, [r3, #0]
 8005ba2:	695b      	ldr	r3, [r3, #20]
 8005ba4:	617b      	str	r3, [r7, #20]
 8005ba6:	68fb      	ldr	r3, [r7, #12]
 8005ba8:	681b      	ldr	r3, [r3, #0]
 8005baa:	699b      	ldr	r3, [r3, #24]
 8005bac:	617b      	str	r3, [r7, #20]
 8005bae:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8005bb0:	e144      	b.n	8005e3c <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 8005bb2:	68fb      	ldr	r3, [r7, #12]
 8005bb4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bb6:	2b03      	cmp	r3, #3
 8005bb8:	f200 80f1 	bhi.w	8005d9e <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bc0:	2b01      	cmp	r3, #1
 8005bc2:	d123      	bne.n	8005c0c <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005bc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005bc6:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005bc8:	68f8      	ldr	r0, [r7, #12]
 8005bca:	f002 fb05 	bl	80081d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005bce:	4603      	mov	r3, r0
 8005bd0:	2b00      	cmp	r3, #0
 8005bd2:	d001      	beq.n	8005bd8 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8005bd4:	2301      	movs	r3, #1
 8005bd6:	e145      	b.n	8005e64 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005bd8:	68fb      	ldr	r3, [r7, #12]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	691a      	ldr	r2, [r3, #16]
 8005bde:	68fb      	ldr	r3, [r7, #12]
 8005be0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005be2:	b2d2      	uxtb	r2, r2
 8005be4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005bea:	1c5a      	adds	r2, r3, #1
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005bf4:	3b01      	subs	r3, #1
 8005bf6:	b29a      	uxth	r2, r3
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005bfc:	68fb      	ldr	r3, [r7, #12]
 8005bfe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c00:	b29b      	uxth	r3, r3
 8005c02:	3b01      	subs	r3, #1
 8005c04:	b29a      	uxth	r2, r3
 8005c06:	68fb      	ldr	r3, [r7, #12]
 8005c08:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005c0a:	e117      	b.n	8005e3c <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8005c0c:	68fb      	ldr	r3, [r7, #12]
 8005c0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d14e      	bne.n	8005cb2 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005c14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005c16:	9300      	str	r3, [sp, #0]
 8005c18:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005c1a:	2200      	movs	r2, #0
 8005c1c:	4906      	ldr	r1, [pc, #24]	@ (8005c38 <HAL_I2C_Mem_Read+0x22c>)
 8005c1e:	68f8      	ldr	r0, [r7, #12]
 8005c20:	f002 f8fe 	bl	8007e20 <I2C_WaitOnFlagUntilTimeout>
 8005c24:	4603      	mov	r3, r0
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d008      	beq.n	8005c3c <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	e11a      	b.n	8005e64 <HAL_I2C_Mem_Read+0x458>
 8005c2e:	bf00      	nop
 8005c30:	00100002 	.word	0x00100002
 8005c34:	ffff0000 	.word	0xffff0000
 8005c38:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005c3c:	68fb      	ldr	r3, [r7, #12]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	681a      	ldr	r2, [r3, #0]
 8005c42:	68fb      	ldr	r3, [r7, #12]
 8005c44:	681b      	ldr	r3, [r3, #0]
 8005c46:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005c4a:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c4c:	68fb      	ldr	r3, [r7, #12]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	691a      	ldr	r2, [r3, #16]
 8005c52:	68fb      	ldr	r3, [r7, #12]
 8005c54:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c56:	b2d2      	uxtb	r2, r2
 8005c58:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c5a:	68fb      	ldr	r3, [r7, #12]
 8005c5c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c5e:	1c5a      	adds	r2, r3, #1
 8005c60:	68fb      	ldr	r3, [r7, #12]
 8005c62:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c68:	3b01      	subs	r3, #1
 8005c6a:	b29a      	uxth	r2, r3
 8005c6c:	68fb      	ldr	r3, [r7, #12]
 8005c6e:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005c70:	68fb      	ldr	r3, [r7, #12]
 8005c72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005c74:	b29b      	uxth	r3, r3
 8005c76:	3b01      	subs	r3, #1
 8005c78:	b29a      	uxth	r2, r3
 8005c7a:	68fb      	ldr	r3, [r7, #12]
 8005c7c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	691a      	ldr	r2, [r3, #16]
 8005c84:	68fb      	ldr	r3, [r7, #12]
 8005c86:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c88:	b2d2      	uxtb	r2, r2
 8005c8a:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005c90:	1c5a      	adds	r2, r3, #1
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005c9a:	3b01      	subs	r3, #1
 8005c9c:	b29a      	uxth	r2, r3
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	b29a      	uxth	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005cb0:	e0c4      	b.n	8005e3c <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005cb4:	9300      	str	r3, [sp, #0]
 8005cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005cb8:	2200      	movs	r2, #0
 8005cba:	496c      	ldr	r1, [pc, #432]	@ (8005e6c <HAL_I2C_Mem_Read+0x460>)
 8005cbc:	68f8      	ldr	r0, [r7, #12]
 8005cbe:	f002 f8af 	bl	8007e20 <I2C_WaitOnFlagUntilTimeout>
 8005cc2:	4603      	mov	r3, r0
 8005cc4:	2b00      	cmp	r3, #0
 8005cc6:	d001      	beq.n	8005ccc <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8005cc8:	2301      	movs	r3, #1
 8005cca:	e0cb      	b.n	8005e64 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005ccc:	68fb      	ldr	r3, [r7, #12]
 8005cce:	681b      	ldr	r3, [r3, #0]
 8005cd0:	681a      	ldr	r2, [r3, #0]
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	681b      	ldr	r3, [r3, #0]
 8005cd6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005cda:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005cdc:	68fb      	ldr	r3, [r7, #12]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	691a      	ldr	r2, [r3, #16]
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ce6:	b2d2      	uxtb	r2, r2
 8005ce8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005cee:	1c5a      	adds	r2, r3, #1
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005cf8:	3b01      	subs	r3, #1
 8005cfa:	b29a      	uxth	r2, r3
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d04:	b29b      	uxth	r3, r3
 8005d06:	3b01      	subs	r3, #1
 8005d08:	b29a      	uxth	r2, r3
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8005d0e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d10:	9300      	str	r3, [sp, #0]
 8005d12:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005d14:	2200      	movs	r2, #0
 8005d16:	4955      	ldr	r1, [pc, #340]	@ (8005e6c <HAL_I2C_Mem_Read+0x460>)
 8005d18:	68f8      	ldr	r0, [r7, #12]
 8005d1a:	f002 f881 	bl	8007e20 <I2C_WaitOnFlagUntilTimeout>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	2b00      	cmp	r3, #0
 8005d22:	d001      	beq.n	8005d28 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8005d24:	2301      	movs	r3, #1
 8005d26:	e09d      	b.n	8005e64 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8005d28:	68fb      	ldr	r3, [r7, #12]
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	681a      	ldr	r2, [r3, #0]
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8005d36:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d38:	68fb      	ldr	r3, [r7, #12]
 8005d3a:	681b      	ldr	r3, [r3, #0]
 8005d3c:	691a      	ldr	r2, [r3, #16]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d42:	b2d2      	uxtb	r2, r2
 8005d44:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d46:	68fb      	ldr	r3, [r7, #12]
 8005d48:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d4a:	1c5a      	adds	r2, r3, #1
 8005d4c:	68fb      	ldr	r3, [r7, #12]
 8005d4e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d54:	3b01      	subs	r3, #1
 8005d56:	b29a      	uxth	r2, r3
 8005d58:	68fb      	ldr	r3, [r7, #12]
 8005d5a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d5c:	68fb      	ldr	r3, [r7, #12]
 8005d5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d60:	b29b      	uxth	r3, r3
 8005d62:	3b01      	subs	r3, #1
 8005d64:	b29a      	uxth	r2, r3
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005d6a:	68fb      	ldr	r3, [r7, #12]
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	691a      	ldr	r2, [r3, #16]
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d74:	b2d2      	uxtb	r2, r2
 8005d76:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005d78:	68fb      	ldr	r3, [r7, #12]
 8005d7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d7c:	1c5a      	adds	r2, r3, #1
 8005d7e:	68fb      	ldr	r3, [r7, #12]
 8005d80:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005d82:	68fb      	ldr	r3, [r7, #12]
 8005d84:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005d86:	3b01      	subs	r3, #1
 8005d88:	b29a      	uxth	r2, r3
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005d8e:	68fb      	ldr	r3, [r7, #12]
 8005d90:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005d92:	b29b      	uxth	r3, r3
 8005d94:	3b01      	subs	r3, #1
 8005d96:	b29a      	uxth	r2, r3
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8005d9c:	e04e      	b.n	8005e3c <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005da0:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 8005da2:	68f8      	ldr	r0, [r7, #12]
 8005da4:	f002 fa18 	bl	80081d8 <I2C_WaitOnRXNEFlagUntilTimeout>
 8005da8:	4603      	mov	r3, r0
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d001      	beq.n	8005db2 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8005dae:	2301      	movs	r3, #1
 8005db0:	e058      	b.n	8005e64 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005db2:	68fb      	ldr	r3, [r7, #12]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	691a      	ldr	r2, [r3, #16]
 8005db8:	68fb      	ldr	r3, [r7, #12]
 8005dba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dbc:	b2d2      	uxtb	r2, r2
 8005dbe:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005dc4:	1c5a      	adds	r2, r3, #1
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8005dca:	68fb      	ldr	r3, [r7, #12]
 8005dcc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005dce:	3b01      	subs	r3, #1
 8005dd0:	b29a      	uxth	r2, r3
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8005dd6:	68fb      	ldr	r3, [r7, #12]
 8005dd8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005dda:	b29b      	uxth	r3, r3
 8005ddc:	3b01      	subs	r3, #1
 8005dde:	b29a      	uxth	r2, r3
 8005de0:	68fb      	ldr	r3, [r7, #12]
 8005de2:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8005de4:	68fb      	ldr	r3, [r7, #12]
 8005de6:	681b      	ldr	r3, [r3, #0]
 8005de8:	695b      	ldr	r3, [r3, #20]
 8005dea:	f003 0304 	and.w	r3, r3, #4
 8005dee:	2b04      	cmp	r3, #4
 8005df0:	d124      	bne.n	8005e3c <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005df6:	2b03      	cmp	r3, #3
 8005df8:	d107      	bne.n	8005e0a <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8005dfa:	68fb      	ldr	r3, [r7, #12]
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	681a      	ldr	r2, [r3, #0]
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	681b      	ldr	r3, [r3, #0]
 8005e04:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e08:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8005e0a:	68fb      	ldr	r3, [r7, #12]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	691a      	ldr	r2, [r3, #16]
 8005e10:	68fb      	ldr	r3, [r7, #12]
 8005e12:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e14:	b2d2      	uxtb	r2, r2
 8005e16:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e1c:	1c5a      	adds	r2, r3, #1
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e26:	3b01      	subs	r3, #1
 8005e28:	b29a      	uxth	r2, r3
 8005e2a:	68fb      	ldr	r3, [r7, #12]
 8005e2c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8005e2e:	68fb      	ldr	r3, [r7, #12]
 8005e30:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8005e32:	b29b      	uxth	r3, r3
 8005e34:	3b01      	subs	r3, #1
 8005e36:	b29a      	uxth	r2, r3
 8005e38:	68fb      	ldr	r3, [r7, #12]
 8005e3a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8005e3c:	68fb      	ldr	r3, [r7, #12]
 8005e3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8005e40:	2b00      	cmp	r3, #0
 8005e42:	f47f aeb6 	bne.w	8005bb2 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8005e46:	68fb      	ldr	r3, [r7, #12]
 8005e48:	2220      	movs	r2, #32
 8005e4a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005e56:	68fb      	ldr	r3, [r7, #12]
 8005e58:	2200      	movs	r2, #0
 8005e5a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8005e5e:	2300      	movs	r3, #0
 8005e60:	e000      	b.n	8005e64 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 8005e62:	2302      	movs	r3, #2
  }
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3728      	adds	r7, #40	@ 0x28
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}
 8005e6c:	00010004 	.word	0x00010004

08005e70 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 8005e70:	b580      	push	{r7, lr}
 8005e72:	b08a      	sub	sp, #40	@ 0x28
 8005e74:	af02      	add	r7, sp, #8
 8005e76:	60f8      	str	r0, [r7, #12]
 8005e78:	607a      	str	r2, [r7, #4]
 8005e7a:	603b      	str	r3, [r7, #0]
 8005e7c:	460b      	mov	r3, r1
 8005e7e:	817b      	strh	r3, [r7, #10]
  /* Get tick */
  uint32_t tickstart = HAL_GetTick();
 8005e80:	f7fe f9e2 	bl	8004248 <HAL_GetTick>
 8005e84:	61f8      	str	r0, [r7, #28]
  uint32_t I2C_Trials = 0U;
 8005e86:	2300      	movs	r3, #0
 8005e88:	61bb      	str	r3, [r7, #24]
  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005e90:	b2db      	uxtb	r3, r3
 8005e92:	2b20      	cmp	r3, #32
 8005e94:	f040 8111 	bne.w	80060ba <HAL_I2C_IsDeviceReady+0x24a>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8005e98:	69fb      	ldr	r3, [r7, #28]
 8005e9a:	9300      	str	r3, [sp, #0]
 8005e9c:	2319      	movs	r3, #25
 8005e9e:	2201      	movs	r2, #1
 8005ea0:	4988      	ldr	r1, [pc, #544]	@ (80060c4 <HAL_I2C_IsDeviceReady+0x254>)
 8005ea2:	68f8      	ldr	r0, [r7, #12]
 8005ea4:	f001 ffbc 	bl	8007e20 <I2C_WaitOnFlagUntilTimeout>
 8005ea8:	4603      	mov	r3, r0
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d001      	beq.n	8005eb2 <HAL_I2C_IsDeviceReady+0x42>
    {
      return HAL_BUSY;
 8005eae:	2302      	movs	r3, #2
 8005eb0:	e104      	b.n	80060bc <HAL_I2C_IsDeviceReady+0x24c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005eb2:	68fb      	ldr	r3, [r7, #12]
 8005eb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005eb8:	2b01      	cmp	r3, #1
 8005eba:	d101      	bne.n	8005ec0 <HAL_I2C_IsDeviceReady+0x50>
 8005ebc:	2302      	movs	r3, #2
 8005ebe:	e0fd      	b.n	80060bc <HAL_I2C_IsDeviceReady+0x24c>
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	2201      	movs	r2, #1
 8005ec4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8005ec8:	68fb      	ldr	r3, [r7, #12]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	681b      	ldr	r3, [r3, #0]
 8005ece:	f003 0301 	and.w	r3, r3, #1
 8005ed2:	2b01      	cmp	r3, #1
 8005ed4:	d007      	beq.n	8005ee6 <HAL_I2C_IsDeviceReady+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	681b      	ldr	r3, [r3, #0]
 8005eda:	681a      	ldr	r2, [r3, #0]
 8005edc:	68fb      	ldr	r3, [r7, #12]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	f042 0201 	orr.w	r2, r2, #1
 8005ee4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	681b      	ldr	r3, [r3, #0]
 8005eea:	681a      	ldr	r2, [r3, #0]
 8005eec:	68fb      	ldr	r3, [r7, #12]
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8005ef4:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005ef6:	68fb      	ldr	r3, [r7, #12]
 8005ef8:	2224      	movs	r2, #36	@ 0x24
 8005efa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2200      	movs	r2, #0
 8005f02:	641a      	str	r2, [r3, #64]	@ 0x40
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	4a70      	ldr	r2, [pc, #448]	@ (80060c8 <HAL_I2C_IsDeviceReady+0x258>)
 8005f08:	62da      	str	r2, [r3, #44]	@ 0x2c

    do
    {
      /* Generate Start */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8005f0a:	68fb      	ldr	r3, [r7, #12]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	681a      	ldr	r2, [r3, #0]
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8005f18:	601a      	str	r2, [r3, #0]

      /* Wait until SB flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, tickstart) != HAL_OK)
 8005f1a:	69fb      	ldr	r3, [r7, #28]
 8005f1c:	9300      	str	r3, [sp, #0]
 8005f1e:	683b      	ldr	r3, [r7, #0]
 8005f20:	2200      	movs	r2, #0
 8005f22:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8005f26:	68f8      	ldr	r0, [r7, #12]
 8005f28:	f001 ff7a 	bl	8007e20 <I2C_WaitOnFlagUntilTimeout>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d00d      	beq.n	8005f4e <HAL_I2C_IsDeviceReady+0xde>
      {
        if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	681b      	ldr	r3, [r3, #0]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005f3c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005f40:	d103      	bne.n	8005f4a <HAL_I2C_IsDeviceReady+0xda>
        {
          hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8005f42:	68fb      	ldr	r3, [r7, #12]
 8005f44:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8005f48:	641a      	str	r2, [r3, #64]	@ 0x40
        }
        return HAL_TIMEOUT;
 8005f4a:	2303      	movs	r3, #3
 8005f4c:	e0b6      	b.n	80060bc <HAL_I2C_IsDeviceReady+0x24c>
      }

      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8005f4e:	897b      	ldrh	r3, [r7, #10]
 8005f50:	b2db      	uxtb	r3, r3
 8005f52:	461a      	mov	r2, r3
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8005f5c:	611a      	str	r2, [r3, #16]

      /* Wait until ADDR or AF flag are set */
      /* Get tick */
      tickstart = HAL_GetTick();
 8005f5e:	f7fe f973 	bl	8004248 <HAL_GetTick>
 8005f62:	61f8      	str	r0, [r7, #28]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	695b      	ldr	r3, [r3, #20]
 8005f6a:	f003 0302 	and.w	r3, r3, #2
 8005f6e:	2b02      	cmp	r3, #2
 8005f70:	bf0c      	ite	eq
 8005f72:	2301      	moveq	r3, #1
 8005f74:	2300      	movne	r3, #0
 8005f76:	b2db      	uxtb	r3, r3
 8005f78:	75fb      	strb	r3, [r7, #23]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	695b      	ldr	r3, [r3, #20]
 8005f80:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f84:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f88:	bf0c      	ite	eq
 8005f8a:	2301      	moveq	r3, #1
 8005f8c:	2300      	movne	r3, #0
 8005f8e:	b2db      	uxtb	r3, r3
 8005f90:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005f92:	e025      	b.n	8005fe0 <HAL_I2C_IsDeviceReady+0x170>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005f94:	f7fe f958 	bl	8004248 <HAL_GetTick>
 8005f98:	4602      	mov	r2, r0
 8005f9a:	69fb      	ldr	r3, [r7, #28]
 8005f9c:	1ad3      	subs	r3, r2, r3
 8005f9e:	683a      	ldr	r2, [r7, #0]
 8005fa0:	429a      	cmp	r2, r3
 8005fa2:	d302      	bcc.n	8005faa <HAL_I2C_IsDeviceReady+0x13a>
 8005fa4:	683b      	ldr	r3, [r7, #0]
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d103      	bne.n	8005fb2 <HAL_I2C_IsDeviceReady+0x142>
        {
          hi2c->State = HAL_I2C_STATE_TIMEOUT;
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	22a0      	movs	r2, #160	@ 0xa0
 8005fae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        }
        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR);
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	681b      	ldr	r3, [r3, #0]
 8005fb6:	695b      	ldr	r3, [r3, #20]
 8005fb8:	f003 0302 	and.w	r3, r3, #2
 8005fbc:	2b02      	cmp	r3, #2
 8005fbe:	bf0c      	ite	eq
 8005fc0:	2301      	moveq	r3, #1
 8005fc2:	2300      	movne	r3, #0
 8005fc4:	b2db      	uxtb	r3, r3
 8005fc6:	75fb      	strb	r3, [r7, #23]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 8005fc8:	68fb      	ldr	r3, [r7, #12]
 8005fca:	681b      	ldr	r3, [r3, #0]
 8005fcc:	695b      	ldr	r3, [r3, #20]
 8005fce:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005fd2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005fd6:	bf0c      	ite	eq
 8005fd8:	2301      	moveq	r3, #1
 8005fda:	2300      	movne	r3, #0
 8005fdc:	b2db      	uxtb	r3, r3
 8005fde:	75bb      	strb	r3, [r7, #22]
      while ((hi2c->State != HAL_I2C_STATE_TIMEOUT) && (tmp1 == RESET) && (tmp2 == RESET))
 8005fe0:	68fb      	ldr	r3, [r7, #12]
 8005fe2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005fe6:	b2db      	uxtb	r3, r3
 8005fe8:	2ba0      	cmp	r3, #160	@ 0xa0
 8005fea:	d005      	beq.n	8005ff8 <HAL_I2C_IsDeviceReady+0x188>
 8005fec:	7dfb      	ldrb	r3, [r7, #23]
 8005fee:	2b00      	cmp	r3, #0
 8005ff0:	d102      	bne.n	8005ff8 <HAL_I2C_IsDeviceReady+0x188>
 8005ff2:	7dbb      	ldrb	r3, [r7, #22]
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d0cd      	beq.n	8005f94 <HAL_I2C_IsDeviceReady+0x124>
      }

      hi2c->State = HAL_I2C_STATE_READY;
 8005ff8:	68fb      	ldr	r3, [r7, #12]
 8005ffa:	2220      	movs	r2, #32
 8005ffc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Check if the ADDR flag has been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_ADDR) == SET)
 8006000:	68fb      	ldr	r3, [r7, #12]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	695b      	ldr	r3, [r3, #20]
 8006006:	f003 0302 	and.w	r3, r3, #2
 800600a:	2b02      	cmp	r3, #2
 800600c:	d129      	bne.n	8006062 <HAL_I2C_IsDeviceReady+0x1f2>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800600e:	68fb      	ldr	r3, [r7, #12]
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	681a      	ldr	r2, [r3, #0]
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	681b      	ldr	r3, [r3, #0]
 8006018:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800601c:	601a      	str	r2, [r3, #0]

        /* Clear ADDR Flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800601e:	2300      	movs	r3, #0
 8006020:	613b      	str	r3, [r7, #16]
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	681b      	ldr	r3, [r3, #0]
 8006026:	695b      	ldr	r3, [r3, #20]
 8006028:	613b      	str	r3, [r7, #16]
 800602a:	68fb      	ldr	r3, [r7, #12]
 800602c:	681b      	ldr	r3, [r3, #0]
 800602e:	699b      	ldr	r3, [r3, #24]
 8006030:	613b      	str	r3, [r7, #16]
 8006032:	693b      	ldr	r3, [r7, #16]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8006034:	69fb      	ldr	r3, [r7, #28]
 8006036:	9300      	str	r3, [sp, #0]
 8006038:	2319      	movs	r3, #25
 800603a:	2201      	movs	r2, #1
 800603c:	4921      	ldr	r1, [pc, #132]	@ (80060c4 <HAL_I2C_IsDeviceReady+0x254>)
 800603e:	68f8      	ldr	r0, [r7, #12]
 8006040:	f001 feee 	bl	8007e20 <I2C_WaitOnFlagUntilTimeout>
 8006044:	4603      	mov	r3, r0
 8006046:	2b00      	cmp	r3, #0
 8006048:	d001      	beq.n	800604e <HAL_I2C_IsDeviceReady+0x1de>
        {
          return HAL_ERROR;
 800604a:	2301      	movs	r3, #1
 800604c:	e036      	b.n	80060bc <HAL_I2C_IsDeviceReady+0x24c>
        }

        hi2c->State = HAL_I2C_STATE_READY;
 800604e:	68fb      	ldr	r3, [r7, #12]
 8006050:	2220      	movs	r2, #32
 8006052:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8006056:	68fb      	ldr	r3, [r7, #12]
 8006058:	2200      	movs	r2, #0
 800605a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_OK;
 800605e:	2300      	movs	r3, #0
 8006060:	e02c      	b.n	80060bc <HAL_I2C_IsDeviceReady+0x24c>
      }
      else
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	681b      	ldr	r3, [r3, #0]
 8006066:	681a      	ldr	r2, [r3, #0]
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	681b      	ldr	r3, [r3, #0]
 800606c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006070:	601a      	str	r2, [r3, #0]

        /* Clear AF Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006072:	68fb      	ldr	r3, [r7, #12]
 8006074:	681b      	ldr	r3, [r3, #0]
 8006076:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800607a:	615a      	str	r2, [r3, #20]

        /* Wait until BUSY flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 800607c:	69fb      	ldr	r3, [r7, #28]
 800607e:	9300      	str	r3, [sp, #0]
 8006080:	2319      	movs	r3, #25
 8006082:	2201      	movs	r2, #1
 8006084:	490f      	ldr	r1, [pc, #60]	@ (80060c4 <HAL_I2C_IsDeviceReady+0x254>)
 8006086:	68f8      	ldr	r0, [r7, #12]
 8006088:	f001 feca 	bl	8007e20 <I2C_WaitOnFlagUntilTimeout>
 800608c:	4603      	mov	r3, r0
 800608e:	2b00      	cmp	r3, #0
 8006090:	d001      	beq.n	8006096 <HAL_I2C_IsDeviceReady+0x226>
        {
          return HAL_ERROR;
 8006092:	2301      	movs	r3, #1
 8006094:	e012      	b.n	80060bc <HAL_I2C_IsDeviceReady+0x24c>
        }
      }

      /* Increment Trials */
      I2C_Trials++;
 8006096:	69bb      	ldr	r3, [r7, #24]
 8006098:	3301      	adds	r3, #1
 800609a:	61bb      	str	r3, [r7, #24]
    }
    while (I2C_Trials < Trials);
 800609c:	69ba      	ldr	r2, [r7, #24]
 800609e:	687b      	ldr	r3, [r7, #4]
 80060a0:	429a      	cmp	r2, r3
 80060a2:	f4ff af32 	bcc.w	8005f0a <HAL_I2C_IsDeviceReady+0x9a>

    hi2c->State = HAL_I2C_STATE_READY;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	2220      	movs	r2, #32
 80060aa:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80060ae:	68fb      	ldr	r3, [r7, #12]
 80060b0:	2200      	movs	r2, #0
 80060b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80060b6:	2301      	movs	r3, #1
 80060b8:	e000      	b.n	80060bc <HAL_I2C_IsDeviceReady+0x24c>
  }
  else
  {
    return HAL_BUSY;
 80060ba:	2302      	movs	r3, #2
  }
}
 80060bc:	4618      	mov	r0, r3
 80060be:	3720      	adds	r7, #32
 80060c0:	46bd      	mov	sp, r7
 80060c2:	bd80      	pop	{r7, pc}
 80060c4:	00100002 	.word	0x00100002
 80060c8:	ffff0000 	.word	0xffff0000

080060cc <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80060cc:	b580      	push	{r7, lr}
 80060ce:	b088      	sub	sp, #32
 80060d0:	af00      	add	r7, sp, #0
 80060d2:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 80060d4:	2300      	movs	r3, #0
 80060d6:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	681b      	ldr	r3, [r3, #0]
 80060dc:	685b      	ldr	r3, [r3, #4]
 80060de:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060e4:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80060e6:	687b      	ldr	r3, [r7, #4]
 80060e8:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80060ec:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80060f4:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 80060f6:	7bfb      	ldrb	r3, [r7, #15]
 80060f8:	2b10      	cmp	r3, #16
 80060fa:	d003      	beq.n	8006104 <HAL_I2C_EV_IRQHandler+0x38>
 80060fc:	7bfb      	ldrb	r3, [r7, #15]
 80060fe:	2b40      	cmp	r3, #64	@ 0x40
 8006100:	f040 80c1 	bne.w	8006286 <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	681b      	ldr	r3, [r3, #0]
 8006108:	699b      	ldr	r3, [r3, #24]
 800610a:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	695b      	ldr	r3, [r3, #20]
 8006112:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 8006114:	69fb      	ldr	r3, [r7, #28]
 8006116:	f003 0301 	and.w	r3, r3, #1
 800611a:	2b00      	cmp	r3, #0
 800611c:	d10d      	bne.n	800613a <HAL_I2C_EV_IRQHandler+0x6e>
 800611e:	693b      	ldr	r3, [r7, #16]
 8006120:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8006124:	d003      	beq.n	800612e <HAL_I2C_EV_IRQHandler+0x62>
 8006126:	693b      	ldr	r3, [r7, #16]
 8006128:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 800612c:	d101      	bne.n	8006132 <HAL_I2C_EV_IRQHandler+0x66>
 800612e:	2301      	movs	r3, #1
 8006130:	e000      	b.n	8006134 <HAL_I2C_EV_IRQHandler+0x68>
 8006132:	2300      	movs	r3, #0
 8006134:	2b01      	cmp	r3, #1
 8006136:	f000 8132 	beq.w	800639e <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800613a:	69fb      	ldr	r3, [r7, #28]
 800613c:	f003 0301 	and.w	r3, r3, #1
 8006140:	2b00      	cmp	r3, #0
 8006142:	d00c      	beq.n	800615e <HAL_I2C_EV_IRQHandler+0x92>
 8006144:	697b      	ldr	r3, [r7, #20]
 8006146:	0a5b      	lsrs	r3, r3, #9
 8006148:	f003 0301 	and.w	r3, r3, #1
 800614c:	2b00      	cmp	r3, #0
 800614e:	d006      	beq.n	800615e <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 8006150:	6878      	ldr	r0, [r7, #4]
 8006152:	f002 f8cd 	bl	80082f0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 8006156:	6878      	ldr	r0, [r7, #4]
 8006158:	f000 fd9b 	bl	8006c92 <I2C_Master_SB>
 800615c:	e092      	b.n	8006284 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800615e:	69fb      	ldr	r3, [r7, #28]
 8006160:	08db      	lsrs	r3, r3, #3
 8006162:	f003 0301 	and.w	r3, r3, #1
 8006166:	2b00      	cmp	r3, #0
 8006168:	d009      	beq.n	800617e <HAL_I2C_EV_IRQHandler+0xb2>
 800616a:	697b      	ldr	r3, [r7, #20]
 800616c:	0a5b      	lsrs	r3, r3, #9
 800616e:	f003 0301 	and.w	r3, r3, #1
 8006172:	2b00      	cmp	r3, #0
 8006174:	d003      	beq.n	800617e <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 8006176:	6878      	ldr	r0, [r7, #4]
 8006178:	f000 fe11 	bl	8006d9e <I2C_Master_ADD10>
 800617c:	e082      	b.n	8006284 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800617e:	69fb      	ldr	r3, [r7, #28]
 8006180:	085b      	lsrs	r3, r3, #1
 8006182:	f003 0301 	and.w	r3, r3, #1
 8006186:	2b00      	cmp	r3, #0
 8006188:	d009      	beq.n	800619e <HAL_I2C_EV_IRQHandler+0xd2>
 800618a:	697b      	ldr	r3, [r7, #20]
 800618c:	0a5b      	lsrs	r3, r3, #9
 800618e:	f003 0301 	and.w	r3, r3, #1
 8006192:	2b00      	cmp	r3, #0
 8006194:	d003      	beq.n	800619e <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 8006196:	6878      	ldr	r0, [r7, #4]
 8006198:	f000 fe2b 	bl	8006df2 <I2C_Master_ADDR>
 800619c:	e072      	b.n	8006284 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 800619e:	69bb      	ldr	r3, [r7, #24]
 80061a0:	089b      	lsrs	r3, r3, #2
 80061a2:	f003 0301 	and.w	r3, r3, #1
 80061a6:	2b00      	cmp	r3, #0
 80061a8:	d03b      	beq.n	8006222 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	685b      	ldr	r3, [r3, #4]
 80061b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80061b4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80061b8:	f000 80f3 	beq.w	80063a2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80061bc:	69fb      	ldr	r3, [r7, #28]
 80061be:	09db      	lsrs	r3, r3, #7
 80061c0:	f003 0301 	and.w	r3, r3, #1
 80061c4:	2b00      	cmp	r3, #0
 80061c6:	d00f      	beq.n	80061e8 <HAL_I2C_EV_IRQHandler+0x11c>
 80061c8:	697b      	ldr	r3, [r7, #20]
 80061ca:	0a9b      	lsrs	r3, r3, #10
 80061cc:	f003 0301 	and.w	r3, r3, #1
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d009      	beq.n	80061e8 <HAL_I2C_EV_IRQHandler+0x11c>
 80061d4:	69fb      	ldr	r3, [r7, #28]
 80061d6:	089b      	lsrs	r3, r3, #2
 80061d8:	f003 0301 	and.w	r3, r3, #1
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d103      	bne.n	80061e8 <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 80061e0:	6878      	ldr	r0, [r7, #4]
 80061e2:	f000 f9f3 	bl	80065cc <I2C_MasterTransmit_TXE>
 80061e6:	e04d      	b.n	8006284 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80061e8:	69fb      	ldr	r3, [r7, #28]
 80061ea:	089b      	lsrs	r3, r3, #2
 80061ec:	f003 0301 	and.w	r3, r3, #1
 80061f0:	2b00      	cmp	r3, #0
 80061f2:	f000 80d6 	beq.w	80063a2 <HAL_I2C_EV_IRQHandler+0x2d6>
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	0a5b      	lsrs	r3, r3, #9
 80061fa:	f003 0301 	and.w	r3, r3, #1
 80061fe:	2b00      	cmp	r3, #0
 8006200:	f000 80cf 	beq.w	80063a2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 8006204:	7bbb      	ldrb	r3, [r7, #14]
 8006206:	2b21      	cmp	r3, #33	@ 0x21
 8006208:	d103      	bne.n	8006212 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 800620a:	6878      	ldr	r0, [r7, #4]
 800620c:	f000 fa7a 	bl	8006704 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006210:	e0c7      	b.n	80063a2 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 8006212:	7bfb      	ldrb	r3, [r7, #15]
 8006214:	2b40      	cmp	r3, #64	@ 0x40
 8006216:	f040 80c4 	bne.w	80063a2 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 800621a:	6878      	ldr	r0, [r7, #4]
 800621c:	f000 fae8 	bl	80067f0 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006220:	e0bf      	b.n	80063a2 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 8006222:	687b      	ldr	r3, [r7, #4]
 8006224:	681b      	ldr	r3, [r3, #0]
 8006226:	685b      	ldr	r3, [r3, #4]
 8006228:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800622c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006230:	f000 80b7 	beq.w	80063a2 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006234:	69fb      	ldr	r3, [r7, #28]
 8006236:	099b      	lsrs	r3, r3, #6
 8006238:	f003 0301 	and.w	r3, r3, #1
 800623c:	2b00      	cmp	r3, #0
 800623e:	d00f      	beq.n	8006260 <HAL_I2C_EV_IRQHandler+0x194>
 8006240:	697b      	ldr	r3, [r7, #20]
 8006242:	0a9b      	lsrs	r3, r3, #10
 8006244:	f003 0301 	and.w	r3, r3, #1
 8006248:	2b00      	cmp	r3, #0
 800624a:	d009      	beq.n	8006260 <HAL_I2C_EV_IRQHandler+0x194>
 800624c:	69fb      	ldr	r3, [r7, #28]
 800624e:	089b      	lsrs	r3, r3, #2
 8006250:	f003 0301 	and.w	r3, r3, #1
 8006254:	2b00      	cmp	r3, #0
 8006256:	d103      	bne.n	8006260 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 8006258:	6878      	ldr	r0, [r7, #4]
 800625a:	f000 fb61 	bl	8006920 <I2C_MasterReceive_RXNE>
 800625e:	e011      	b.n	8006284 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006260:	69fb      	ldr	r3, [r7, #28]
 8006262:	089b      	lsrs	r3, r3, #2
 8006264:	f003 0301 	and.w	r3, r3, #1
 8006268:	2b00      	cmp	r3, #0
 800626a:	f000 809a 	beq.w	80063a2 <HAL_I2C_EV_IRQHandler+0x2d6>
 800626e:	697b      	ldr	r3, [r7, #20]
 8006270:	0a5b      	lsrs	r3, r3, #9
 8006272:	f003 0301 	and.w	r3, r3, #1
 8006276:	2b00      	cmp	r3, #0
 8006278:	f000 8093 	beq.w	80063a2 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 800627c:	6878      	ldr	r0, [r7, #4]
 800627e:	f000 fc17 	bl	8006ab0 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006282:	e08e      	b.n	80063a2 <HAL_I2C_EV_IRQHandler+0x2d6>
 8006284:	e08d      	b.n	80063a2 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8006286:	687b      	ldr	r3, [r7, #4]
 8006288:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800628a:	2b00      	cmp	r3, #0
 800628c:	d004      	beq.n	8006298 <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	695b      	ldr	r3, [r3, #20]
 8006294:	61fb      	str	r3, [r7, #28]
 8006296:	e007      	b.n	80062a8 <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	699b      	ldr	r3, [r3, #24]
 800629e:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	681b      	ldr	r3, [r3, #0]
 80062a4:	695b      	ldr	r3, [r3, #20]
 80062a6:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80062a8:	69fb      	ldr	r3, [r7, #28]
 80062aa:	085b      	lsrs	r3, r3, #1
 80062ac:	f003 0301 	and.w	r3, r3, #1
 80062b0:	2b00      	cmp	r3, #0
 80062b2:	d012      	beq.n	80062da <HAL_I2C_EV_IRQHandler+0x20e>
 80062b4:	697b      	ldr	r3, [r7, #20]
 80062b6:	0a5b      	lsrs	r3, r3, #9
 80062b8:	f003 0301 	and.w	r3, r3, #1
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d00c      	beq.n	80062da <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d003      	beq.n	80062d0 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80062c8:	687b      	ldr	r3, [r7, #4]
 80062ca:	681b      	ldr	r3, [r3, #0]
 80062cc:	699b      	ldr	r3, [r3, #24]
 80062ce:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 80062d0:	69b9      	ldr	r1, [r7, #24]
 80062d2:	6878      	ldr	r0, [r7, #4]
 80062d4:	f000 ffdc 	bl	8007290 <I2C_Slave_ADDR>
 80062d8:	e066      	b.n	80063a8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80062da:	69fb      	ldr	r3, [r7, #28]
 80062dc:	091b      	lsrs	r3, r3, #4
 80062de:	f003 0301 	and.w	r3, r3, #1
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d009      	beq.n	80062fa <HAL_I2C_EV_IRQHandler+0x22e>
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	0a5b      	lsrs	r3, r3, #9
 80062ea:	f003 0301 	and.w	r3, r3, #1
 80062ee:	2b00      	cmp	r3, #0
 80062f0:	d003      	beq.n	80062fa <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 80062f2:	6878      	ldr	r0, [r7, #4]
 80062f4:	f001 f816 	bl	8007324 <I2C_Slave_STOPF>
 80062f8:	e056      	b.n	80063a8 <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80062fa:	7bbb      	ldrb	r3, [r7, #14]
 80062fc:	2b21      	cmp	r3, #33	@ 0x21
 80062fe:	d002      	beq.n	8006306 <HAL_I2C_EV_IRQHandler+0x23a>
 8006300:	7bbb      	ldrb	r3, [r7, #14]
 8006302:	2b29      	cmp	r3, #41	@ 0x29
 8006304:	d125      	bne.n	8006352 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006306:	69fb      	ldr	r3, [r7, #28]
 8006308:	09db      	lsrs	r3, r3, #7
 800630a:	f003 0301 	and.w	r3, r3, #1
 800630e:	2b00      	cmp	r3, #0
 8006310:	d00f      	beq.n	8006332 <HAL_I2C_EV_IRQHandler+0x266>
 8006312:	697b      	ldr	r3, [r7, #20]
 8006314:	0a9b      	lsrs	r3, r3, #10
 8006316:	f003 0301 	and.w	r3, r3, #1
 800631a:	2b00      	cmp	r3, #0
 800631c:	d009      	beq.n	8006332 <HAL_I2C_EV_IRQHandler+0x266>
 800631e:	69fb      	ldr	r3, [r7, #28]
 8006320:	089b      	lsrs	r3, r3, #2
 8006322:	f003 0301 	and.w	r3, r3, #1
 8006326:	2b00      	cmp	r3, #0
 8006328:	d103      	bne.n	8006332 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 800632a:	6878      	ldr	r0, [r7, #4]
 800632c:	f000 fef2 	bl	8007114 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006330:	e039      	b.n	80063a6 <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8006332:	69fb      	ldr	r3, [r7, #28]
 8006334:	089b      	lsrs	r3, r3, #2
 8006336:	f003 0301 	and.w	r3, r3, #1
 800633a:	2b00      	cmp	r3, #0
 800633c:	d033      	beq.n	80063a6 <HAL_I2C_EV_IRQHandler+0x2da>
 800633e:	697b      	ldr	r3, [r7, #20]
 8006340:	0a5b      	lsrs	r3, r3, #9
 8006342:	f003 0301 	and.w	r3, r3, #1
 8006346:	2b00      	cmp	r3, #0
 8006348:	d02d      	beq.n	80063a6 <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 800634a:	6878      	ldr	r0, [r7, #4]
 800634c:	f000 ff1f 	bl	800718e <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006350:	e029      	b.n	80063a6 <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8006352:	69fb      	ldr	r3, [r7, #28]
 8006354:	099b      	lsrs	r3, r3, #6
 8006356:	f003 0301 	and.w	r3, r3, #1
 800635a:	2b00      	cmp	r3, #0
 800635c:	d00f      	beq.n	800637e <HAL_I2C_EV_IRQHandler+0x2b2>
 800635e:	697b      	ldr	r3, [r7, #20]
 8006360:	0a9b      	lsrs	r3, r3, #10
 8006362:	f003 0301 	and.w	r3, r3, #1
 8006366:	2b00      	cmp	r3, #0
 8006368:	d009      	beq.n	800637e <HAL_I2C_EV_IRQHandler+0x2b2>
 800636a:	69fb      	ldr	r3, [r7, #28]
 800636c:	089b      	lsrs	r3, r3, #2
 800636e:	f003 0301 	and.w	r3, r3, #1
 8006372:	2b00      	cmp	r3, #0
 8006374:	d103      	bne.n	800637e <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f000 ff2a 	bl	80071d0 <I2C_SlaveReceive_RXNE>
 800637c:	e014      	b.n	80063a8 <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	089b      	lsrs	r3, r3, #2
 8006382:	f003 0301 	and.w	r3, r3, #1
 8006386:	2b00      	cmp	r3, #0
 8006388:	d00e      	beq.n	80063a8 <HAL_I2C_EV_IRQHandler+0x2dc>
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	0a5b      	lsrs	r3, r3, #9
 800638e:	f003 0301 	and.w	r3, r3, #1
 8006392:	2b00      	cmp	r3, #0
 8006394:	d008      	beq.n	80063a8 <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 8006396:	6878      	ldr	r0, [r7, #4]
 8006398:	f000 ff58 	bl	800724c <I2C_SlaveReceive_BTF>
 800639c:	e004      	b.n	80063a8 <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 800639e:	bf00      	nop
 80063a0:	e002      	b.n	80063a8 <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80063a2:	bf00      	nop
 80063a4:	e000      	b.n	80063a8 <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80063a6:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 80063a8:	3720      	adds	r7, #32
 80063aa:	46bd      	mov	sp, r7
 80063ac:	bd80      	pop	{r7, pc}

080063ae <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 80063ae:	b580      	push	{r7, lr}
 80063b0:	b08a      	sub	sp, #40	@ 0x28
 80063b2:	af00      	add	r7, sp, #0
 80063b4:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	695b      	ldr	r3, [r3, #20]
 80063bc:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	681b      	ldr	r3, [r3, #0]
 80063c2:	685b      	ldr	r3, [r3, #4]
 80063c4:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 80063c6:	2300      	movs	r3, #0
 80063c8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80063d0:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80063d2:	6a3b      	ldr	r3, [r7, #32]
 80063d4:	0a1b      	lsrs	r3, r3, #8
 80063d6:	f003 0301 	and.w	r3, r3, #1
 80063da:	2b00      	cmp	r3, #0
 80063dc:	d00e      	beq.n	80063fc <HAL_I2C_ER_IRQHandler+0x4e>
 80063de:	69fb      	ldr	r3, [r7, #28]
 80063e0:	0a1b      	lsrs	r3, r3, #8
 80063e2:	f003 0301 	and.w	r3, r3, #1
 80063e6:	2b00      	cmp	r3, #0
 80063e8:	d008      	beq.n	80063fc <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 80063ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80063ec:	f043 0301 	orr.w	r3, r3, #1
 80063f0:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	681b      	ldr	r3, [r3, #0]
 80063f6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 80063fa:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80063fc:	6a3b      	ldr	r3, [r7, #32]
 80063fe:	0a5b      	lsrs	r3, r3, #9
 8006400:	f003 0301 	and.w	r3, r3, #1
 8006404:	2b00      	cmp	r3, #0
 8006406:	d00e      	beq.n	8006426 <HAL_I2C_ER_IRQHandler+0x78>
 8006408:	69fb      	ldr	r3, [r7, #28]
 800640a:	0a1b      	lsrs	r3, r3, #8
 800640c:	f003 0301 	and.w	r3, r3, #1
 8006410:	2b00      	cmp	r3, #0
 8006412:	d008      	beq.n	8006426 <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 8006414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006416:	f043 0302 	orr.w	r3, r3, #2
 800641a:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	f46f 7200 	mvn.w	r2, #512	@ 0x200
 8006424:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8006426:	6a3b      	ldr	r3, [r7, #32]
 8006428:	0a9b      	lsrs	r3, r3, #10
 800642a:	f003 0301 	and.w	r3, r3, #1
 800642e:	2b00      	cmp	r3, #0
 8006430:	d03f      	beq.n	80064b2 <HAL_I2C_ER_IRQHandler+0x104>
 8006432:	69fb      	ldr	r3, [r7, #28]
 8006434:	0a1b      	lsrs	r3, r3, #8
 8006436:	f003 0301 	and.w	r3, r3, #1
 800643a:	2b00      	cmp	r3, #0
 800643c:	d039      	beq.n	80064b2 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 800643e:	7efb      	ldrb	r3, [r7, #27]
 8006440:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006446:	b29b      	uxth	r3, r3
 8006448:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006450:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006456:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 8006458:	7ebb      	ldrb	r3, [r7, #26]
 800645a:	2b20      	cmp	r3, #32
 800645c:	d112      	bne.n	8006484 <HAL_I2C_ER_IRQHandler+0xd6>
 800645e:	697b      	ldr	r3, [r7, #20]
 8006460:	2b00      	cmp	r3, #0
 8006462:	d10f      	bne.n	8006484 <HAL_I2C_ER_IRQHandler+0xd6>
 8006464:	7cfb      	ldrb	r3, [r7, #19]
 8006466:	2b21      	cmp	r3, #33	@ 0x21
 8006468:	d008      	beq.n	800647c <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800646a:	7cfb      	ldrb	r3, [r7, #19]
 800646c:	2b29      	cmp	r3, #41	@ 0x29
 800646e:	d005      	beq.n	800647c <HAL_I2C_ER_IRQHandler+0xce>
 8006470:	7cfb      	ldrb	r3, [r7, #19]
 8006472:	2b28      	cmp	r3, #40	@ 0x28
 8006474:	d106      	bne.n	8006484 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 8006476:	68fb      	ldr	r3, [r7, #12]
 8006478:	2b21      	cmp	r3, #33	@ 0x21
 800647a:	d103      	bne.n	8006484 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 800647c:	6878      	ldr	r0, [r7, #4]
 800647e:	f001 f881 	bl	8007584 <I2C_Slave_AF>
 8006482:	e016      	b.n	80064b2 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800648c:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 800648e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006490:	f043 0304 	orr.w	r3, r3, #4
 8006494:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 8006496:	7efb      	ldrb	r3, [r7, #27]
 8006498:	2b10      	cmp	r3, #16
 800649a:	d002      	beq.n	80064a2 <HAL_I2C_ER_IRQHandler+0xf4>
 800649c:	7efb      	ldrb	r3, [r7, #27]
 800649e:	2b40      	cmp	r3, #64	@ 0x40
 80064a0:	d107      	bne.n	80064b2 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	681b      	ldr	r3, [r3, #0]
 80064a6:	681a      	ldr	r2, [r3, #0]
 80064a8:	687b      	ldr	r3, [r7, #4]
 80064aa:	681b      	ldr	r3, [r3, #0]
 80064ac:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80064b0:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80064b2:	6a3b      	ldr	r3, [r7, #32]
 80064b4:	0adb      	lsrs	r3, r3, #11
 80064b6:	f003 0301 	and.w	r3, r3, #1
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d00e      	beq.n	80064dc <HAL_I2C_ER_IRQHandler+0x12e>
 80064be:	69fb      	ldr	r3, [r7, #28]
 80064c0:	0a1b      	lsrs	r3, r3, #8
 80064c2:	f003 0301 	and.w	r3, r3, #1
 80064c6:	2b00      	cmp	r3, #0
 80064c8:	d008      	beq.n	80064dc <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 80064ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064cc:	f043 0308 	orr.w	r3, r3, #8
 80064d0:	627b      	str	r3, [r7, #36]	@ 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	f46f 6200 	mvn.w	r2, #2048	@ 0x800
 80064da:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 80064dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064de:	2b00      	cmp	r3, #0
 80064e0:	d008      	beq.n	80064f4 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80064e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064e8:	431a      	orrs	r2, r3
 80064ea:	687b      	ldr	r3, [r7, #4]
 80064ec:	641a      	str	r2, [r3, #64]	@ 0x40
    I2C_ITError(hi2c);
 80064ee:	6878      	ldr	r0, [r7, #4]
 80064f0:	f001 f8bc 	bl	800766c <I2C_ITError>
  }
}
 80064f4:	bf00      	nop
 80064f6:	3728      	adds	r7, #40	@ 0x28
 80064f8:	46bd      	mov	sp, r7
 80064fa:	bd80      	pop	{r7, pc}

080064fc <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80064fc:	b480      	push	{r7}
 80064fe:	b083      	sub	sp, #12
 8006500:	af00      	add	r7, sp, #0
 8006502:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 8006504:	bf00      	nop
 8006506:	370c      	adds	r7, #12
 8006508:	46bd      	mov	sp, r7
 800650a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800650e:	4770      	bx	lr

08006510 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006510:	b480      	push	{r7}
 8006512:	b083      	sub	sp, #12
 8006514:	af00      	add	r7, sp, #0
 8006516:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 8006518:	bf00      	nop
 800651a:	370c      	adds	r7, #12
 800651c:	46bd      	mov	sp, r7
 800651e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006522:	4770      	bx	lr

08006524 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006524:	b480      	push	{r7}
 8006526:	b083      	sub	sp, #12
 8006528:	af00      	add	r7, sp, #0
 800652a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 800652c:	bf00      	nop
 800652e:	370c      	adds	r7, #12
 8006530:	46bd      	mov	sp, r7
 8006532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006536:	4770      	bx	lr

08006538 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006538:	b480      	push	{r7}
 800653a:	b083      	sub	sp, #12
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8006540:	bf00      	nop
 8006542:	370c      	adds	r7, #12
 8006544:	46bd      	mov	sp, r7
 8006546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800654a:	4770      	bx	lr

0800654c <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 800654c:	b480      	push	{r7}
 800654e:	b083      	sub	sp, #12
 8006550:	af00      	add	r7, sp, #0
 8006552:	6078      	str	r0, [r7, #4]
 8006554:	460b      	mov	r3, r1
 8006556:	70fb      	strb	r3, [r7, #3]
 8006558:	4613      	mov	r3, r2
 800655a:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 800655c:	bf00      	nop
 800655e:	370c      	adds	r7, #12
 8006560:	46bd      	mov	sp, r7
 8006562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006566:	4770      	bx	lr

08006568 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006568:	b480      	push	{r7}
 800656a:	b083      	sub	sp, #12
 800656c:	af00      	add	r7, sp, #0
 800656e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8006570:	bf00      	nop
 8006572:	370c      	adds	r7, #12
 8006574:	46bd      	mov	sp, r7
 8006576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800657a:	4770      	bx	lr

0800657c <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800657c:	b480      	push	{r7}
 800657e:	b083      	sub	sp, #12
 8006580:	af00      	add	r7, sp, #0
 8006582:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8006584:	bf00      	nop
 8006586:	370c      	adds	r7, #12
 8006588:	46bd      	mov	sp, r7
 800658a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800658e:	4770      	bx	lr

08006590 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8006590:	b480      	push	{r7}
 8006592:	b083      	sub	sp, #12
 8006594:	af00      	add	r7, sp, #0
 8006596:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8006598:	bf00      	nop
 800659a:	370c      	adds	r7, #12
 800659c:	46bd      	mov	sp, r7
 800659e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a2:	4770      	bx	lr

080065a4 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 80065a4:	b480      	push	{r7}
 80065a6:	b083      	sub	sp, #12
 80065a8:	af00      	add	r7, sp, #0
 80065aa:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 80065ac:	bf00      	nop
 80065ae:	370c      	adds	r7, #12
 80065b0:	46bd      	mov	sp, r7
 80065b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b6:	4770      	bx	lr

080065b8 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80065b8:	b480      	push	{r7}
 80065ba:	b083      	sub	sp, #12
 80065bc:	af00      	add	r7, sp, #0
 80065be:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80065c0:	bf00      	nop
 80065c2:	370c      	adds	r7, #12
 80065c4:	46bd      	mov	sp, r7
 80065c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065ca:	4770      	bx	lr

080065cc <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 80065cc:	b580      	push	{r7, lr}
 80065ce:	b084      	sub	sp, #16
 80065d0:	af00      	add	r7, sp, #0
 80065d2:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80065da:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 80065dc:	687b      	ldr	r3, [r7, #4]
 80065de:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80065e2:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 80065e4:	687b      	ldr	r3, [r7, #4]
 80065e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065e8:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d150      	bne.n	8006694 <I2C_MasterTransmit_TXE+0xc8>
 80065f2:	7bfb      	ldrb	r3, [r7, #15]
 80065f4:	2b21      	cmp	r3, #33	@ 0x21
 80065f6:	d14d      	bne.n	8006694 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80065f8:	68bb      	ldr	r3, [r7, #8]
 80065fa:	2b08      	cmp	r3, #8
 80065fc:	d01d      	beq.n	800663a <I2C_MasterTransmit_TXE+0x6e>
 80065fe:	68bb      	ldr	r3, [r7, #8]
 8006600:	2b20      	cmp	r3, #32
 8006602:	d01a      	beq.n	800663a <I2C_MasterTransmit_TXE+0x6e>
 8006604:	68bb      	ldr	r3, [r7, #8]
 8006606:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800660a:	d016      	beq.n	800663a <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	681b      	ldr	r3, [r3, #0]
 8006610:	685a      	ldr	r2, [r3, #4]
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	681b      	ldr	r3, [r3, #0]
 8006616:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800661a:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800661c:	687b      	ldr	r3, [r7, #4]
 800661e:	2211      	movs	r2, #17
 8006620:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	2200      	movs	r2, #0
 8006626:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	2220      	movs	r2, #32
 800662e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8006632:	6878      	ldr	r0, [r7, #4]
 8006634:	f7ff ff62 	bl	80064fc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006638:	e060      	b.n	80066fc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800663a:	687b      	ldr	r3, [r7, #4]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	685a      	ldr	r2, [r3, #4]
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006648:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	681b      	ldr	r3, [r3, #0]
 800664e:	681a      	ldr	r2, [r3, #0]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006658:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 800665a:	687b      	ldr	r3, [r7, #4]
 800665c:	2200      	movs	r2, #0
 800665e:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	2220      	movs	r2, #32
 8006664:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800666e:	b2db      	uxtb	r3, r3
 8006670:	2b40      	cmp	r3, #64	@ 0x40
 8006672:	d107      	bne.n	8006684 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2200      	movs	r2, #0
 8006678:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 800667c:	6878      	ldr	r0, [r7, #4]
 800667e:	f7ff ff7d 	bl	800657c <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006682:	e03b      	b.n	80066fc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2200      	movs	r2, #0
 8006688:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800668c:	6878      	ldr	r0, [r7, #4]
 800668e:	f7ff ff35 	bl	80064fc <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8006692:	e033      	b.n	80066fc <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8006694:	7bfb      	ldrb	r3, [r7, #15]
 8006696:	2b21      	cmp	r3, #33	@ 0x21
 8006698:	d005      	beq.n	80066a6 <I2C_MasterTransmit_TXE+0xda>
 800669a:	7bbb      	ldrb	r3, [r7, #14]
 800669c:	2b40      	cmp	r3, #64	@ 0x40
 800669e:	d12d      	bne.n	80066fc <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 80066a0:	7bfb      	ldrb	r3, [r7, #15]
 80066a2:	2b22      	cmp	r3, #34	@ 0x22
 80066a4:	d12a      	bne.n	80066fc <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 80066a6:	687b      	ldr	r3, [r7, #4]
 80066a8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066aa:	b29b      	uxth	r3, r3
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d108      	bne.n	80066c2 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	681b      	ldr	r3, [r3, #0]
 80066b4:	685a      	ldr	r2, [r3, #4]
 80066b6:	687b      	ldr	r3, [r7, #4]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80066be:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 80066c0:	e01c      	b.n	80066fc <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80066c2:	687b      	ldr	r3, [r7, #4]
 80066c4:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80066c8:	b2db      	uxtb	r3, r3
 80066ca:	2b40      	cmp	r3, #64	@ 0x40
 80066cc:	d103      	bne.n	80066d6 <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 80066ce:	6878      	ldr	r0, [r7, #4]
 80066d0:	f000 f88e 	bl	80067f0 <I2C_MemoryTransmit_TXE_BTF>
}
 80066d4:	e012      	b.n	80066fc <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80066d6:	687b      	ldr	r3, [r7, #4]
 80066d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066da:	781a      	ldrb	r2, [r3, #0]
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	681b      	ldr	r3, [r3, #0]
 80066e0:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80066e6:	1c5a      	adds	r2, r3, #1
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80066f0:	b29b      	uxth	r3, r3
 80066f2:	3b01      	subs	r3, #1
 80066f4:	b29a      	uxth	r2, r3
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80066fa:	e7ff      	b.n	80066fc <I2C_MasterTransmit_TXE+0x130>
 80066fc:	bf00      	nop
 80066fe:	3710      	adds	r7, #16
 8006700:	46bd      	mov	sp, r7
 8006702:	bd80      	pop	{r7, pc}

08006704 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8006704:	b580      	push	{r7, lr}
 8006706:	b084      	sub	sp, #16
 8006708:	af00      	add	r7, sp, #0
 800670a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006710:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006712:	687b      	ldr	r3, [r7, #4]
 8006714:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006718:	b2db      	uxtb	r3, r3
 800671a:	2b21      	cmp	r3, #33	@ 0x21
 800671c:	d164      	bne.n	80067e8 <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006722:	b29b      	uxth	r3, r3
 8006724:	2b00      	cmp	r3, #0
 8006726:	d012      	beq.n	800674e <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800672c:	781a      	ldrb	r2, [r3, #0]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006738:	1c5a      	adds	r2, r3, #1
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006742:	b29b      	uxth	r3, r3
 8006744:	3b01      	subs	r3, #1
 8006746:	b29a      	uxth	r2, r3
 8006748:	687b      	ldr	r3, [r7, #4]
 800674a:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 800674c:	e04c      	b.n	80067e8 <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800674e:	68fb      	ldr	r3, [r7, #12]
 8006750:	2b08      	cmp	r3, #8
 8006752:	d01d      	beq.n	8006790 <I2C_MasterTransmit_BTF+0x8c>
 8006754:	68fb      	ldr	r3, [r7, #12]
 8006756:	2b20      	cmp	r3, #32
 8006758:	d01a      	beq.n	8006790 <I2C_MasterTransmit_BTF+0x8c>
 800675a:	68fb      	ldr	r3, [r7, #12]
 800675c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006760:	d016      	beq.n	8006790 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006762:	687b      	ldr	r3, [r7, #4]
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	685a      	ldr	r2, [r3, #4]
 8006768:	687b      	ldr	r3, [r7, #4]
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006770:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	2211      	movs	r2, #17
 8006776:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	2200      	movs	r2, #0
 800677c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2220      	movs	r2, #32
 8006784:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8006788:	6878      	ldr	r0, [r7, #4]
 800678a:	f7ff feb7 	bl	80064fc <HAL_I2C_MasterTxCpltCallback>
}
 800678e:	e02b      	b.n	80067e8 <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006790:	687b      	ldr	r3, [r7, #4]
 8006792:	681b      	ldr	r3, [r3, #0]
 8006794:	685a      	ldr	r2, [r3, #4]
 8006796:	687b      	ldr	r3, [r7, #4]
 8006798:	681b      	ldr	r3, [r3, #0]
 800679a:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800679e:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	681b      	ldr	r3, [r3, #0]
 80067a4:	681a      	ldr	r2, [r3, #0]
 80067a6:	687b      	ldr	r3, [r7, #4]
 80067a8:	681b      	ldr	r3, [r3, #0]
 80067aa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80067ae:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	2200      	movs	r2, #0
 80067b4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80067b6:	687b      	ldr	r3, [r7, #4]
 80067b8:	2220      	movs	r2, #32
 80067ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80067be:	687b      	ldr	r3, [r7, #4]
 80067c0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80067c4:	b2db      	uxtb	r3, r3
 80067c6:	2b40      	cmp	r3, #64	@ 0x40
 80067c8:	d107      	bne.n	80067da <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80067ca:	687b      	ldr	r3, [r7, #4]
 80067cc:	2200      	movs	r2, #0
 80067ce:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 80067d2:	6878      	ldr	r0, [r7, #4]
 80067d4:	f7ff fed2 	bl	800657c <HAL_I2C_MemTxCpltCallback>
}
 80067d8:	e006      	b.n	80067e8 <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80067da:	687b      	ldr	r3, [r7, #4]
 80067dc:	2200      	movs	r2, #0
 80067de:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 80067e2:	6878      	ldr	r0, [r7, #4]
 80067e4:	f7ff fe8a 	bl	80064fc <HAL_I2C_MasterTxCpltCallback>
}
 80067e8:	bf00      	nop
 80067ea:	3710      	adds	r7, #16
 80067ec:	46bd      	mov	sp, r7
 80067ee:	bd80      	pop	{r7, pc}

080067f0 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 80067f0:	b580      	push	{r7, lr}
 80067f2:	b084      	sub	sp, #16
 80067f4:	af00      	add	r7, sp, #0
 80067f6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80067fe:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006804:	2b00      	cmp	r3, #0
 8006806:	d11d      	bne.n	8006844 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800680c:	2b01      	cmp	r3, #1
 800680e:	d10b      	bne.n	8006828 <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006814:	b2da      	uxtb	r2, r3
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	681b      	ldr	r3, [r3, #0]
 800681a:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006820:	1c9a      	adds	r2, r3, #2
 8006822:	687b      	ldr	r3, [r7, #4]
 8006824:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear TXE and BTF flags */
    I2C_Flush_DR(hi2c);
  }
}
 8006826:	e077      	b.n	8006918 <I2C_MemoryTransmit_TXE_BTF+0x128>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800682c:	b29b      	uxth	r3, r3
 800682e:	121b      	asrs	r3, r3, #8
 8006830:	b2da      	uxtb	r2, r3
 8006832:	687b      	ldr	r3, [r7, #4]
 8006834:	681b      	ldr	r3, [r3, #0]
 8006836:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800683c:	1c5a      	adds	r2, r3, #1
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006842:	e069      	b.n	8006918 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 1U)
 8006844:	687b      	ldr	r3, [r7, #4]
 8006846:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006848:	2b01      	cmp	r3, #1
 800684a:	d10b      	bne.n	8006864 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006850:	b2da      	uxtb	r2, r3
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800685c:	1c5a      	adds	r2, r3, #1
 800685e:	687b      	ldr	r3, [r7, #4]
 8006860:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006862:	e059      	b.n	8006918 <I2C_MemoryTransmit_TXE_BTF+0x128>
  else if (hi2c->EventCount == 2U)
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006868:	2b02      	cmp	r3, #2
 800686a:	d152      	bne.n	8006912 <I2C_MemoryTransmit_TXE_BTF+0x122>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 800686c:	7bfb      	ldrb	r3, [r7, #15]
 800686e:	2b22      	cmp	r3, #34	@ 0x22
 8006870:	d10d      	bne.n	800688e <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8006872:	687b      	ldr	r3, [r7, #4]
 8006874:	681b      	ldr	r3, [r3, #0]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	681b      	ldr	r3, [r3, #0]
 800687c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006880:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006886:	1c5a      	adds	r2, r3, #1
 8006888:	687b      	ldr	r3, [r7, #4]
 800688a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 800688c:	e044      	b.n	8006918 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800688e:	687b      	ldr	r3, [r7, #4]
 8006890:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006892:	b29b      	uxth	r3, r3
 8006894:	2b00      	cmp	r3, #0
 8006896:	d015      	beq.n	80068c4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8006898:	7bfb      	ldrb	r3, [r7, #15]
 800689a:	2b21      	cmp	r3, #33	@ 0x21
 800689c:	d112      	bne.n	80068c4 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800689e:	687b      	ldr	r3, [r7, #4]
 80068a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068a2:	781a      	ldrb	r2, [r3, #0]
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 80068aa:	687b      	ldr	r3, [r7, #4]
 80068ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80068ae:	1c5a      	adds	r2, r3, #1
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	625a      	str	r2, [r3, #36]	@ 0x24
      hi2c->XferCount--;
 80068b4:	687b      	ldr	r3, [r7, #4]
 80068b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068b8:	b29b      	uxth	r3, r3
 80068ba:	3b01      	subs	r3, #1
 80068bc:	b29a      	uxth	r2, r3
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 80068c2:	e029      	b.n	8006918 <I2C_MemoryTransmit_TXE_BTF+0x128>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 80068c4:	687b      	ldr	r3, [r7, #4]
 80068c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80068c8:	b29b      	uxth	r3, r3
 80068ca:	2b00      	cmp	r3, #0
 80068cc:	d124      	bne.n	8006918 <I2C_MemoryTransmit_TXE_BTF+0x128>
 80068ce:	7bfb      	ldrb	r3, [r7, #15]
 80068d0:	2b21      	cmp	r3, #33	@ 0x21
 80068d2:	d121      	bne.n	8006918 <I2C_MemoryTransmit_TXE_BTF+0x128>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80068d4:	687b      	ldr	r3, [r7, #4]
 80068d6:	681b      	ldr	r3, [r3, #0]
 80068d8:	685a      	ldr	r2, [r3, #4]
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	681b      	ldr	r3, [r3, #0]
 80068de:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80068e2:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80068e4:	687b      	ldr	r3, [r7, #4]
 80068e6:	681b      	ldr	r3, [r3, #0]
 80068e8:	681a      	ldr	r2, [r3, #0]
 80068ea:	687b      	ldr	r3, [r7, #4]
 80068ec:	681b      	ldr	r3, [r3, #0]
 80068ee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80068f2:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 80068f4:	687b      	ldr	r3, [r7, #4]
 80068f6:	2200      	movs	r2, #0
 80068f8:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80068fa:	687b      	ldr	r3, [r7, #4]
 80068fc:	2220      	movs	r2, #32
 80068fe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	2200      	movs	r2, #0
 8006906:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 800690a:	6878      	ldr	r0, [r7, #4]
 800690c:	f7ff fe36 	bl	800657c <HAL_I2C_MemTxCpltCallback>
}
 8006910:	e002      	b.n	8006918 <I2C_MemoryTransmit_TXE_BTF+0x128>
    I2C_Flush_DR(hi2c);
 8006912:	6878      	ldr	r0, [r7, #4]
 8006914:	f7fe fe6c 	bl	80055f0 <I2C_Flush_DR>
}
 8006918:	bf00      	nop
 800691a:	3710      	adds	r7, #16
 800691c:	46bd      	mov	sp, r7
 800691e:	bd80      	pop	{r7, pc}

08006920 <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8006920:	b580      	push	{r7, lr}
 8006922:	b084      	sub	sp, #16
 8006924:	af00      	add	r7, sp, #0
 8006926:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800692e:	b2db      	uxtb	r3, r3
 8006930:	2b22      	cmp	r3, #34	@ 0x22
 8006932:	f040 80b9 	bne.w	8006aa8 <I2C_MasterReceive_RXNE+0x188>
  {
    uint32_t tmp;
    uint32_t CurrentXferOptions;

    CurrentXferOptions = hi2c->XferOptions;
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800693a:	60fb      	str	r3, [r7, #12]
    tmp = hi2c->XferCount;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006940:	b29b      	uxth	r3, r3
 8006942:	60bb      	str	r3, [r7, #8]
    if (tmp > 3U)
 8006944:	68bb      	ldr	r3, [r7, #8]
 8006946:	2b03      	cmp	r3, #3
 8006948:	d921      	bls.n	800698e <I2C_MasterReceive_RXNE+0x6e>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	691a      	ldr	r2, [r3, #16]
 8006950:	687b      	ldr	r3, [r7, #4]
 8006952:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006954:	b2d2      	uxtb	r2, r2
 8006956:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800695c:	1c5a      	adds	r2, r3, #1
 800695e:	687b      	ldr	r3, [r7, #4]
 8006960:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006966:	b29b      	uxth	r3, r3
 8006968:	3b01      	subs	r3, #1
 800696a:	b29a      	uxth	r2, r3
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8006970:	687b      	ldr	r3, [r7, #4]
 8006972:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006974:	b29b      	uxth	r3, r3
 8006976:	2b03      	cmp	r3, #3
 8006978:	f040 8096 	bne.w	8006aa8 <I2C_MasterReceive_RXNE+0x188>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	681b      	ldr	r3, [r3, #0]
 8006980:	685a      	ldr	r2, [r3, #4]
 8006982:	687b      	ldr	r3, [r7, #4]
 8006984:	681b      	ldr	r3, [r3, #0]
 8006986:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800698a:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 800698c:	e08c      	b.n	8006aa8 <I2C_MasterReceive_RXNE+0x188>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 800698e:	687b      	ldr	r3, [r7, #4]
 8006990:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006992:	2b02      	cmp	r3, #2
 8006994:	d07f      	beq.n	8006a96 <I2C_MasterReceive_RXNE+0x176>
 8006996:	68bb      	ldr	r3, [r7, #8]
 8006998:	2b01      	cmp	r3, #1
 800699a:	d002      	beq.n	80069a2 <I2C_MasterReceive_RXNE+0x82>
 800699c:	68bb      	ldr	r3, [r7, #8]
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d179      	bne.n	8006a96 <I2C_MasterReceive_RXNE+0x176>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 80069a2:	6878      	ldr	r0, [r7, #4]
 80069a4:	f001 fbe6 	bl	8008174 <I2C_WaitOnSTOPRequestThroughIT>
 80069a8:	4603      	mov	r3, r0
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	d14c      	bne.n	8006a48 <I2C_MasterReceive_RXNE+0x128>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80069ae:	687b      	ldr	r3, [r7, #4]
 80069b0:	681b      	ldr	r3, [r3, #0]
 80069b2:	681a      	ldr	r2, [r3, #0]
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	681b      	ldr	r3, [r3, #0]
 80069b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80069bc:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80069be:	687b      	ldr	r3, [r7, #4]
 80069c0:	681b      	ldr	r3, [r3, #0]
 80069c2:	685a      	ldr	r2, [r3, #4]
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80069cc:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	681b      	ldr	r3, [r3, #0]
 80069d2:	691a      	ldr	r2, [r3, #16]
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069d8:	b2d2      	uxtb	r2, r2
 80069da:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80069e0:	1c5a      	adds	r2, r3, #1
 80069e2:	687b      	ldr	r3, [r7, #4]
 80069e4:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 80069e6:	687b      	ldr	r3, [r7, #4]
 80069e8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80069ea:	b29b      	uxth	r3, r3
 80069ec:	3b01      	subs	r3, #1
 80069ee:	b29a      	uxth	r2, r3
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 80069f4:	687b      	ldr	r3, [r7, #4]
 80069f6:	2220      	movs	r2, #32
 80069f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	2b40      	cmp	r3, #64	@ 0x40
 8006a06:	d10a      	bne.n	8006a1e <I2C_MasterReceive_RXNE+0xfe>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2200      	movs	r2, #0
 8006a0c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	2200      	movs	r2, #0
 8006a14:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8006a16:	6878      	ldr	r0, [r7, #4]
 8006a18:	f7ff fdba 	bl	8006590 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006a1c:	e044      	b.n	8006aa8 <I2C_MasterReceive_RXNE+0x188>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	2200      	movs	r2, #0
 8006a22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006a26:	68fb      	ldr	r3, [r7, #12]
 8006a28:	2b08      	cmp	r3, #8
 8006a2a:	d002      	beq.n	8006a32 <I2C_MasterReceive_RXNE+0x112>
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2b20      	cmp	r3, #32
 8006a30:	d103      	bne.n	8006a3a <I2C_MasterReceive_RXNE+0x11a>
            hi2c->PreviousState = I2C_STATE_NONE;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	2200      	movs	r2, #0
 8006a36:	631a      	str	r2, [r3, #48]	@ 0x30
 8006a38:	e002      	b.n	8006a40 <I2C_MasterReceive_RXNE+0x120>
            hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	2212      	movs	r2, #18
 8006a3e:	631a      	str	r2, [r3, #48]	@ 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8006a40:	6878      	ldr	r0, [r7, #4]
 8006a42:	f7ff fd65 	bl	8006510 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006a46:	e02f      	b.n	8006aa8 <I2C_MasterReceive_RXNE+0x188>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	685a      	ldr	r2, [r3, #4]
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8006a56:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	691a      	ldr	r2, [r3, #16]
 8006a5e:	687b      	ldr	r3, [r7, #4]
 8006a60:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a62:	b2d2      	uxtb	r2, r2
 8006a64:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8006a66:	687b      	ldr	r3, [r7, #4]
 8006a68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a6a:	1c5a      	adds	r2, r3, #1
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	625a      	str	r2, [r3, #36]	@ 0x24
        hi2c->XferCount--;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006a74:	b29b      	uxth	r3, r3
 8006a76:	3b01      	subs	r3, #1
 8006a78:	b29a      	uxth	r2, r3
 8006a7a:	687b      	ldr	r3, [r7, #4]
 8006a7c:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2220      	movs	r2, #32
 8006a82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	2200      	movs	r2, #0
 8006a8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8006a8e:	6878      	ldr	r0, [r7, #4]
 8006a90:	f7ff fd88 	bl	80065a4 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8006a94:	e008      	b.n	8006aa8 <I2C_MasterReceive_RXNE+0x188>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	685a      	ldr	r2, [r3, #4]
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006aa4:	605a      	str	r2, [r3, #4]
}
 8006aa6:	e7ff      	b.n	8006aa8 <I2C_MasterReceive_RXNE+0x188>
 8006aa8:	bf00      	nop
 8006aaa:	3710      	adds	r7, #16
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b084      	sub	sp, #16
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006abc:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8006abe:	687b      	ldr	r3, [r7, #4]
 8006ac0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ac2:	b29b      	uxth	r3, r3
 8006ac4:	2b04      	cmp	r3, #4
 8006ac6:	d11b      	bne.n	8006b00 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	681b      	ldr	r3, [r3, #0]
 8006acc:	685a      	ldr	r2, [r3, #4]
 8006ace:	687b      	ldr	r3, [r7, #4]
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ad6:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	681b      	ldr	r3, [r3, #0]
 8006adc:	691a      	ldr	r2, [r3, #16]
 8006ade:	687b      	ldr	r3, [r7, #4]
 8006ae0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006ae2:	b2d2      	uxtb	r2, r2
 8006ae4:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006aea:	1c5a      	adds	r2, r3, #1
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8006af0:	687b      	ldr	r3, [r7, #4]
 8006af2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006af4:	b29b      	uxth	r3, r3
 8006af6:	3b01      	subs	r3, #1
 8006af8:	b29a      	uxth	r2, r3
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8006afe:	e0c4      	b.n	8006c8a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 3U)
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b04:	b29b      	uxth	r3, r3
 8006b06:	2b03      	cmp	r3, #3
 8006b08:	d129      	bne.n	8006b5e <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	685a      	ldr	r2, [r3, #4]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b18:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	2b04      	cmp	r3, #4
 8006b1e:	d00a      	beq.n	8006b36 <I2C_MasterReceive_BTF+0x86>
 8006b20:	68fb      	ldr	r3, [r7, #12]
 8006b22:	2b02      	cmp	r3, #2
 8006b24:	d007      	beq.n	8006b36 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	681b      	ldr	r3, [r3, #0]
 8006b2a:	681a      	ldr	r2, [r3, #0]
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	681b      	ldr	r3, [r3, #0]
 8006b30:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b34:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006b36:	687b      	ldr	r3, [r7, #4]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	691a      	ldr	r2, [r3, #16]
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b40:	b2d2      	uxtb	r2, r2
 8006b42:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006b48:	1c5a      	adds	r2, r3, #1
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b52:	b29b      	uxth	r3, r3
 8006b54:	3b01      	subs	r3, #1
 8006b56:	b29a      	uxth	r2, r3
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006b5c:	e095      	b.n	8006c8a <I2C_MasterReceive_BTF+0x1da>
  else if (hi2c->XferCount == 2U)
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	2b02      	cmp	r3, #2
 8006b66:	d17d      	bne.n	8006c64 <I2C_MasterReceive_BTF+0x1b4>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8006b68:	68fb      	ldr	r3, [r7, #12]
 8006b6a:	2b01      	cmp	r3, #1
 8006b6c:	d002      	beq.n	8006b74 <I2C_MasterReceive_BTF+0xc4>
 8006b6e:	68fb      	ldr	r3, [r7, #12]
 8006b70:	2b10      	cmp	r3, #16
 8006b72:	d108      	bne.n	8006b86 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	681a      	ldr	r2, [r3, #0]
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006b82:	601a      	str	r2, [r3, #0]
 8006b84:	e016      	b.n	8006bb4 <I2C_MasterReceive_BTF+0x104>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	2b04      	cmp	r3, #4
 8006b8a:	d002      	beq.n	8006b92 <I2C_MasterReceive_BTF+0xe2>
 8006b8c:	68fb      	ldr	r3, [r7, #12]
 8006b8e:	2b02      	cmp	r3, #2
 8006b90:	d108      	bne.n	8006ba4 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	681b      	ldr	r3, [r3, #0]
 8006b96:	681a      	ldr	r2, [r3, #0]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	681b      	ldr	r3, [r3, #0]
 8006b9c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006ba0:	601a      	str	r2, [r3, #0]
 8006ba2:	e007      	b.n	8006bb4 <I2C_MasterReceive_BTF+0x104>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006ba4:	687b      	ldr	r3, [r7, #4]
 8006ba6:	681b      	ldr	r3, [r3, #0]
 8006ba8:	681a      	ldr	r2, [r3, #0]
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	681b      	ldr	r3, [r3, #0]
 8006bae:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006bb2:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	691a      	ldr	r2, [r3, #16]
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bbe:	b2d2      	uxtb	r2, r2
 8006bc0:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006bc2:	687b      	ldr	r3, [r7, #4]
 8006bc4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bc6:	1c5a      	adds	r2, r3, #1
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bd0:	b29b      	uxth	r3, r3
 8006bd2:	3b01      	subs	r3, #1
 8006bd4:	b29a      	uxth	r2, r3
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	691a      	ldr	r2, [r3, #16]
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006be4:	b2d2      	uxtb	r2, r2
 8006be6:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bec:	1c5a      	adds	r2, r3, #1
 8006bee:	687b      	ldr	r3, [r7, #4]
 8006bf0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006bf6:	b29b      	uxth	r3, r3
 8006bf8:	3b01      	subs	r3, #1
 8006bfa:	b29a      	uxth	r2, r3
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	685a      	ldr	r2, [r3, #4]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f422 7240 	bic.w	r2, r2, #768	@ 0x300
 8006c0e:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	2220      	movs	r2, #32
 8006c14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006c1e:	b2db      	uxtb	r3, r3
 8006c20:	2b40      	cmp	r3, #64	@ 0x40
 8006c22:	d10a      	bne.n	8006c3a <I2C_MasterReceive_BTF+0x18a>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	2200      	movs	r2, #0
 8006c28:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2200      	movs	r2, #0
 8006c30:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8006c32:	6878      	ldr	r0, [r7, #4]
 8006c34:	f7ff fcac 	bl	8006590 <HAL_I2C_MemRxCpltCallback>
}
 8006c38:	e027      	b.n	8006c8a <I2C_MasterReceive_BTF+0x1da>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2200      	movs	r2, #0
 8006c3e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME))
 8006c42:	68fb      	ldr	r3, [r7, #12]
 8006c44:	2b08      	cmp	r3, #8
 8006c46:	d002      	beq.n	8006c4e <I2C_MasterReceive_BTF+0x19e>
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	2b20      	cmp	r3, #32
 8006c4c:	d103      	bne.n	8006c56 <I2C_MasterReceive_BTF+0x1a6>
        hi2c->PreviousState = I2C_STATE_NONE;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2200      	movs	r2, #0
 8006c52:	631a      	str	r2, [r3, #48]	@ 0x30
 8006c54:	e002      	b.n	8006c5c <I2C_MasterReceive_BTF+0x1ac>
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2212      	movs	r2, #18
 8006c5a:	631a      	str	r2, [r3, #48]	@ 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	f7ff fc57 	bl	8006510 <HAL_I2C_MasterRxCpltCallback>
}
 8006c62:	e012      	b.n	8006c8a <I2C_MasterReceive_BTF+0x1da>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8006c64:	687b      	ldr	r3, [r7, #4]
 8006c66:	681b      	ldr	r3, [r3, #0]
 8006c68:	691a      	ldr	r2, [r3, #16]
 8006c6a:	687b      	ldr	r3, [r7, #4]
 8006c6c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c6e:	b2d2      	uxtb	r2, r2
 8006c70:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c76:	1c5a      	adds	r2, r3, #1
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount--;
 8006c7c:	687b      	ldr	r3, [r7, #4]
 8006c7e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006c80:	b29b      	uxth	r3, r3
 8006c82:	3b01      	subs	r3, #1
 8006c84:	b29a      	uxth	r2, r3
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	855a      	strh	r2, [r3, #42]	@ 0x2a
}
 8006c8a:	bf00      	nop
 8006c8c:	3710      	adds	r7, #16
 8006c8e:	46bd      	mov	sp, r7
 8006c90:	bd80      	pop	{r7, pc}

08006c92 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8006c92:	b480      	push	{r7}
 8006c94:	b083      	sub	sp, #12
 8006c96:	af00      	add	r7, sp, #0
 8006c98:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006ca0:	b2db      	uxtb	r3, r3
 8006ca2:	2b40      	cmp	r3, #64	@ 0x40
 8006ca4:	d117      	bne.n	8006cd6 <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006caa:	2b00      	cmp	r3, #0
 8006cac:	d109      	bne.n	8006cc2 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cb2:	b2db      	uxtb	r3, r3
 8006cb4:	461a      	mov	r2, r3
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006cbe:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8006cc0:	e067      	b.n	8006d92 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cc6:	b2db      	uxtb	r3, r3
 8006cc8:	f043 0301 	orr.w	r3, r3, #1
 8006ccc:	b2da      	uxtb	r2, r3
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	611a      	str	r2, [r3, #16]
}
 8006cd4:	e05d      	b.n	8006d92 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	691b      	ldr	r3, [r3, #16]
 8006cda:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006cde:	d133      	bne.n	8006d48 <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8006ce0:	687b      	ldr	r3, [r7, #4]
 8006ce2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006ce6:	b2db      	uxtb	r3, r3
 8006ce8:	2b21      	cmp	r3, #33	@ 0x21
 8006cea:	d109      	bne.n	8006d00 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cf0:	b2db      	uxtb	r3, r3
 8006cf2:	461a      	mov	r2, r3
 8006cf4:	687b      	ldr	r3, [r7, #4]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8006cfc:	611a      	str	r2, [r3, #16]
 8006cfe:	e008      	b.n	8006d12 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d04:	b2db      	uxtb	r3, r3
 8006d06:	f043 0301 	orr.w	r3, r3, #1
 8006d0a:	b2da      	uxtb	r2, r3
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	d004      	beq.n	8006d24 <I2C_Master_SB+0x92>
 8006d1a:	687b      	ldr	r3, [r7, #4]
 8006d1c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	d108      	bne.n	8006d36 <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d28:	2b00      	cmp	r3, #0
 8006d2a:	d032      	beq.n	8006d92 <I2C_Master_SB+0x100>
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006d30:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006d32:	2b00      	cmp	r3, #0
 8006d34:	d02d      	beq.n	8006d92 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	681b      	ldr	r3, [r3, #0]
 8006d3a:	685a      	ldr	r2, [r3, #4]
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	681b      	ldr	r3, [r3, #0]
 8006d40:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d44:	605a      	str	r2, [r3, #4]
}
 8006d46:	e024      	b.n	8006d92 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8006d48:	687b      	ldr	r3, [r7, #4]
 8006d4a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d4c:	2b00      	cmp	r3, #0
 8006d4e:	d10e      	bne.n	8006d6e <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	11db      	asrs	r3, r3, #7
 8006d58:	b2db      	uxtb	r3, r3
 8006d5a:	f003 0306 	and.w	r3, r3, #6
 8006d5e:	b2db      	uxtb	r3, r3
 8006d60:	f063 030f 	orn	r3, r3, #15
 8006d64:	b2da      	uxtb	r2, r3
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	681b      	ldr	r3, [r3, #0]
 8006d6a:	611a      	str	r2, [r3, #16]
}
 8006d6c:	e011      	b.n	8006d92 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8006d6e:	687b      	ldr	r3, [r7, #4]
 8006d70:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006d72:	2b01      	cmp	r3, #1
 8006d74:	d10d      	bne.n	8006d92 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	11db      	asrs	r3, r3, #7
 8006d7e:	b2db      	uxtb	r3, r3
 8006d80:	f003 0306 	and.w	r3, r3, #6
 8006d84:	b2db      	uxtb	r3, r3
 8006d86:	f063 030e 	orn	r3, r3, #14
 8006d8a:	b2da      	uxtb	r2, r3
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	611a      	str	r2, [r3, #16]
}
 8006d92:	bf00      	nop
 8006d94:	370c      	adds	r7, #12
 8006d96:	46bd      	mov	sp, r7
 8006d98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d9c:	4770      	bx	lr

08006d9e <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8006d9e:	b480      	push	{r7}
 8006da0:	b083      	sub	sp, #12
 8006da2:	af00      	add	r7, sp, #0
 8006da4:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006daa:	b2da      	uxtb	r2, r3
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d004      	beq.n	8006dc4 <I2C_Master_ADD10+0x26>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006dbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dc0:	2b00      	cmp	r3, #0
 8006dc2:	d108      	bne.n	8006dd6 <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dc8:	2b00      	cmp	r3, #0
 8006dca:	d00c      	beq.n	8006de6 <I2C_Master_ADD10+0x48>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006dd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	d007      	beq.n	8006de6 <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8006dd6:	687b      	ldr	r3, [r7, #4]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	685a      	ldr	r2, [r3, #4]
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006de4:	605a      	str	r2, [r3, #4]
  }
}
 8006de6:	bf00      	nop
 8006de8:	370c      	adds	r7, #12
 8006dea:	46bd      	mov	sp, r7
 8006dec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006df0:	4770      	bx	lr

08006df2 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8006df2:	b480      	push	{r7}
 8006df4:	b091      	sub	sp, #68	@ 0x44
 8006df6:	af00      	add	r7, sp, #0
 8006df8:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8006dfa:	687b      	ldr	r3, [r7, #4]
 8006dfc:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8006e00:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8006e04:	687b      	ldr	r3, [r7, #4]
 8006e06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006e08:	63bb      	str	r3, [r7, #56]	@ 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8006e0a:	687b      	ldr	r3, [r7, #4]
 8006e0c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e0e:	637b      	str	r3, [r7, #52]	@ 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006e16:	b2db      	uxtb	r3, r3
 8006e18:	2b22      	cmp	r3, #34	@ 0x22
 8006e1a:	f040 8169 	bne.w	80070f0 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8006e1e:	687b      	ldr	r3, [r7, #4]
 8006e20:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e22:	2b00      	cmp	r3, #0
 8006e24:	d10f      	bne.n	8006e46 <I2C_Master_ADDR+0x54>
 8006e26:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8006e2a:	2b40      	cmp	r3, #64	@ 0x40
 8006e2c:	d10b      	bne.n	8006e46 <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e2e:	2300      	movs	r3, #0
 8006e30:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e32:	687b      	ldr	r3, [r7, #4]
 8006e34:	681b      	ldr	r3, [r3, #0]
 8006e36:	695b      	ldr	r3, [r3, #20]
 8006e38:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e3a:	687b      	ldr	r3, [r7, #4]
 8006e3c:	681b      	ldr	r3, [r3, #0]
 8006e3e:	699b      	ldr	r3, [r3, #24]
 8006e40:	633b      	str	r3, [r7, #48]	@ 0x30
 8006e42:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006e44:	e160      	b.n	8007108 <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e4a:	2b00      	cmp	r3, #0
 8006e4c:	d11d      	bne.n	8006e8a <I2C_Master_ADDR+0x98>
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	691b      	ldr	r3, [r3, #16]
 8006e52:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006e56:	d118      	bne.n	8006e8a <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e58:	2300      	movs	r3, #0
 8006e5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	681b      	ldr	r3, [r3, #0]
 8006e60:	695b      	ldr	r3, [r3, #20]
 8006e62:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e64:	687b      	ldr	r3, [r7, #4]
 8006e66:	681b      	ldr	r3, [r3, #0]
 8006e68:	699b      	ldr	r3, [r3, #24]
 8006e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8006e6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8006e6e:	687b      	ldr	r3, [r7, #4]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	681b      	ldr	r3, [r3, #0]
 8006e78:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006e7c:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8006e7e:	687b      	ldr	r3, [r7, #4]
 8006e80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006e82:	1c5a      	adds	r2, r3, #1
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	651a      	str	r2, [r3, #80]	@ 0x50
 8006e88:	e13e      	b.n	8007108 <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006e8e:	b29b      	uxth	r3, r3
 8006e90:	2b00      	cmp	r3, #0
 8006e92:	d113      	bne.n	8006ebc <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006e94:	2300      	movs	r3, #0
 8006e96:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006e98:	687b      	ldr	r3, [r7, #4]
 8006e9a:	681b      	ldr	r3, [r3, #0]
 8006e9c:	695b      	ldr	r3, [r3, #20]
 8006e9e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ea0:	687b      	ldr	r3, [r7, #4]
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	699b      	ldr	r3, [r3, #24]
 8006ea6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006ea8:	6abb      	ldr	r3, [r7, #40]	@ 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681a      	ldr	r2, [r3, #0]
 8006eb0:	687b      	ldr	r3, [r7, #4]
 8006eb2:	681b      	ldr	r3, [r3, #0]
 8006eb4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006eb8:	601a      	str	r2, [r3, #0]
 8006eba:	e115      	b.n	80070e8 <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006ec0:	b29b      	uxth	r3, r3
 8006ec2:	2b01      	cmp	r3, #1
 8006ec4:	f040 808a 	bne.w	8006fdc <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 8006ec8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006eca:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8006ece:	d137      	bne.n	8006f40 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	681a      	ldr	r2, [r3, #0]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	681b      	ldr	r3, [r3, #0]
 8006eda:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006ede:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	685b      	ldr	r3, [r3, #4]
 8006ee6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006eea:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006eee:	d113      	bne.n	8006f18 <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ef0:	687b      	ldr	r3, [r7, #4]
 8006ef2:	681b      	ldr	r3, [r3, #0]
 8006ef4:	681a      	ldr	r2, [r3, #0]
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006efe:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f00:	2300      	movs	r3, #0
 8006f02:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f04:	687b      	ldr	r3, [r7, #4]
 8006f06:	681b      	ldr	r3, [r3, #0]
 8006f08:	695b      	ldr	r3, [r3, #20]
 8006f0a:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	681b      	ldr	r3, [r3, #0]
 8006f10:	699b      	ldr	r3, [r3, #24]
 8006f12:	627b      	str	r3, [r7, #36]	@ 0x24
 8006f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006f16:	e0e7      	b.n	80070e8 <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f18:	2300      	movs	r3, #0
 8006f1a:	623b      	str	r3, [r7, #32]
 8006f1c:	687b      	ldr	r3, [r7, #4]
 8006f1e:	681b      	ldr	r3, [r3, #0]
 8006f20:	695b      	ldr	r3, [r3, #20]
 8006f22:	623b      	str	r3, [r7, #32]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	681b      	ldr	r3, [r3, #0]
 8006f28:	699b      	ldr	r3, [r3, #24]
 8006f2a:	623b      	str	r3, [r7, #32]
 8006f2c:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	681a      	ldr	r2, [r3, #0]
 8006f34:	687b      	ldr	r3, [r7, #4]
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006f3c:	601a      	str	r2, [r3, #0]
 8006f3e:	e0d3      	b.n	80070e8 <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 8006f40:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f42:	2b08      	cmp	r3, #8
 8006f44:	d02e      	beq.n	8006fa4 <I2C_Master_ADDR+0x1b2>
 8006f46:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f48:	2b20      	cmp	r3, #32
 8006f4a:	d02b      	beq.n	8006fa4 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 8006f4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006f4e:	2b12      	cmp	r3, #18
 8006f50:	d102      	bne.n	8006f58 <I2C_Master_ADDR+0x166>
 8006f52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f54:	2b01      	cmp	r3, #1
 8006f56:	d125      	bne.n	8006fa4 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006f58:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f5a:	2b04      	cmp	r3, #4
 8006f5c:	d00e      	beq.n	8006f7c <I2C_Master_ADDR+0x18a>
 8006f5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f60:	2b02      	cmp	r3, #2
 8006f62:	d00b      	beq.n	8006f7c <I2C_Master_ADDR+0x18a>
 8006f64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006f66:	2b10      	cmp	r3, #16
 8006f68:	d008      	beq.n	8006f7c <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f6a:	687b      	ldr	r3, [r7, #4]
 8006f6c:	681b      	ldr	r3, [r3, #0]
 8006f6e:	681a      	ldr	r2, [r3, #0]
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006f78:	601a      	str	r2, [r3, #0]
 8006f7a:	e007      	b.n	8006f8c <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	681b      	ldr	r3, [r3, #0]
 8006f80:	681a      	ldr	r2, [r3, #0]
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	681b      	ldr	r3, [r3, #0]
 8006f86:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8006f8a:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006f8c:	2300      	movs	r3, #0
 8006f8e:	61fb      	str	r3, [r7, #28]
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	695b      	ldr	r3, [r3, #20]
 8006f96:	61fb      	str	r3, [r7, #28]
 8006f98:	687b      	ldr	r3, [r7, #4]
 8006f9a:	681b      	ldr	r3, [r3, #0]
 8006f9c:	699b      	ldr	r3, [r3, #24]
 8006f9e:	61fb      	str	r3, [r7, #28]
 8006fa0:	69fb      	ldr	r3, [r7, #28]
 8006fa2:	e0a1      	b.n	80070e8 <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	681b      	ldr	r3, [r3, #0]
 8006fa8:	681a      	ldr	r2, [r3, #0]
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006fb2:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	61bb      	str	r3, [r7, #24]
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	695b      	ldr	r3, [r3, #20]
 8006fbe:	61bb      	str	r3, [r7, #24]
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	699b      	ldr	r3, [r3, #24]
 8006fc6:	61bb      	str	r3, [r7, #24]
 8006fc8:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	681b      	ldr	r3, [r3, #0]
 8006fce:	681a      	ldr	r2, [r3, #0]
 8006fd0:	687b      	ldr	r3, [r7, #4]
 8006fd2:	681b      	ldr	r3, [r3, #0]
 8006fd4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8006fd8:	601a      	str	r2, [r3, #0]
 8006fda:	e085      	b.n	80070e8 <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	2b02      	cmp	r3, #2
 8006fe4:	d14d      	bne.n	8007082 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 8006fe6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fe8:	2b04      	cmp	r3, #4
 8006fea:	d016      	beq.n	800701a <I2C_Master_ADDR+0x228>
 8006fec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006fee:	2b02      	cmp	r3, #2
 8006ff0:	d013      	beq.n	800701a <I2C_Master_ADDR+0x228>
 8006ff2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006ff4:	2b10      	cmp	r3, #16
 8006ff6:	d010      	beq.n	800701a <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	681a      	ldr	r2, [r3, #0]
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007006:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	681a      	ldr	r2, [r3, #0]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007016:	601a      	str	r2, [r3, #0]
 8007018:	e007      	b.n	800702a <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	681a      	ldr	r2, [r3, #0]
 8007020:	687b      	ldr	r3, [r7, #4]
 8007022:	681b      	ldr	r3, [r3, #0]
 8007024:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007028:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	681b      	ldr	r3, [r3, #0]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007034:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007038:	d117      	bne.n	800706a <I2C_Master_ADDR+0x278>
 800703a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800703c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8007040:	d00b      	beq.n	800705a <I2C_Master_ADDR+0x268>
 8007042:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007044:	2b01      	cmp	r3, #1
 8007046:	d008      	beq.n	800705a <I2C_Master_ADDR+0x268>
 8007048:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800704a:	2b08      	cmp	r3, #8
 800704c:	d005      	beq.n	800705a <I2C_Master_ADDR+0x268>
 800704e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007050:	2b10      	cmp	r3, #16
 8007052:	d002      	beq.n	800705a <I2C_Master_ADDR+0x268>
 8007054:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007056:	2b20      	cmp	r3, #32
 8007058:	d107      	bne.n	800706a <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	681b      	ldr	r3, [r3, #0]
 800705e:	685a      	ldr	r2, [r3, #4]
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8007068:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800706a:	2300      	movs	r3, #0
 800706c:	617b      	str	r3, [r7, #20]
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	681b      	ldr	r3, [r3, #0]
 8007072:	695b      	ldr	r3, [r3, #20]
 8007074:	617b      	str	r3, [r7, #20]
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	699b      	ldr	r3, [r3, #24]
 800707c:	617b      	str	r3, [r7, #20]
 800707e:	697b      	ldr	r3, [r7, #20]
 8007080:	e032      	b.n	80070e8 <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007082:	687b      	ldr	r3, [r7, #4]
 8007084:	681b      	ldr	r3, [r3, #0]
 8007086:	681a      	ldr	r2, [r3, #0]
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007090:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	685b      	ldr	r3, [r3, #4]
 8007098:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800709c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80070a0:	d117      	bne.n	80070d2 <I2C_Master_ADDR+0x2e0>
 80070a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070a4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80070a8:	d00b      	beq.n	80070c2 <I2C_Master_ADDR+0x2d0>
 80070aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070ac:	2b01      	cmp	r3, #1
 80070ae:	d008      	beq.n	80070c2 <I2C_Master_ADDR+0x2d0>
 80070b0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070b2:	2b08      	cmp	r3, #8
 80070b4:	d005      	beq.n	80070c2 <I2C_Master_ADDR+0x2d0>
 80070b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070b8:	2b10      	cmp	r3, #16
 80070ba:	d002      	beq.n	80070c2 <I2C_Master_ADDR+0x2d0>
 80070bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80070be:	2b20      	cmp	r3, #32
 80070c0:	d107      	bne.n	80070d2 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80070c2:	687b      	ldr	r3, [r7, #4]
 80070c4:	681b      	ldr	r3, [r3, #0]
 80070c6:	685a      	ldr	r2, [r3, #4]
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80070d0:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070d2:	2300      	movs	r3, #0
 80070d4:	613b      	str	r3, [r7, #16]
 80070d6:	687b      	ldr	r3, [r7, #4]
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	695b      	ldr	r3, [r3, #20]
 80070dc:	613b      	str	r3, [r7, #16]
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	699b      	ldr	r3, [r3, #24]
 80070e4:	613b      	str	r3, [r7, #16]
 80070e6:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 80070e8:	687b      	ldr	r3, [r7, #4]
 80070ea:	2200      	movs	r2, #0
 80070ec:	651a      	str	r2, [r3, #80]	@ 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 80070ee:	e00b      	b.n	8007108 <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80070f0:	2300      	movs	r3, #0
 80070f2:	60fb      	str	r3, [r7, #12]
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	695b      	ldr	r3, [r3, #20]
 80070fa:	60fb      	str	r3, [r7, #12]
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	699b      	ldr	r3, [r3, #24]
 8007102:	60fb      	str	r3, [r7, #12]
 8007104:	68fb      	ldr	r3, [r7, #12]
}
 8007106:	e7ff      	b.n	8007108 <I2C_Master_ADDR+0x316>
 8007108:	bf00      	nop
 800710a:	3744      	adds	r7, #68	@ 0x44
 800710c:	46bd      	mov	sp, r7
 800710e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007112:	4770      	bx	lr

08007114 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8007114:	b580      	push	{r7, lr}
 8007116:	b084      	sub	sp, #16
 8007118:	af00      	add	r7, sp, #0
 800711a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007122:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8007124:	687b      	ldr	r3, [r7, #4]
 8007126:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007128:	b29b      	uxth	r3, r3
 800712a:	2b00      	cmp	r3, #0
 800712c:	d02b      	beq.n	8007186 <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 800712e:	687b      	ldr	r3, [r7, #4]
 8007130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007132:	781a      	ldrb	r2, [r3, #0]
 8007134:	687b      	ldr	r3, [r7, #4]
 8007136:	681b      	ldr	r3, [r3, #0]
 8007138:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800713e:	1c5a      	adds	r2, r3, #1
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007148:	b29b      	uxth	r3, r3
 800714a:	3b01      	subs	r3, #1
 800714c:	b29a      	uxth	r2, r3
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007156:	b29b      	uxth	r3, r3
 8007158:	2b00      	cmp	r3, #0
 800715a:	d114      	bne.n	8007186 <I2C_SlaveTransmit_TXE+0x72>
 800715c:	7bfb      	ldrb	r3, [r7, #15]
 800715e:	2b29      	cmp	r3, #41	@ 0x29
 8007160:	d111      	bne.n	8007186 <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	681b      	ldr	r3, [r3, #0]
 8007166:	685a      	ldr	r2, [r3, #4]
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	681b      	ldr	r3, [r3, #0]
 800716c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007170:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	2221      	movs	r2, #33	@ 0x21
 8007176:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	2228      	movs	r2, #40	@ 0x28
 800717c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 8007180:	6878      	ldr	r0, [r7, #4]
 8007182:	f7ff f9cf 	bl	8006524 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007186:	bf00      	nop
 8007188:	3710      	adds	r7, #16
 800718a:	46bd      	mov	sp, r7
 800718c:	bd80      	pop	{r7, pc}

0800718e <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 800718e:	b480      	push	{r7}
 8007190:	b083      	sub	sp, #12
 8007192:	af00      	add	r7, sp, #0
 8007194:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007196:	687b      	ldr	r3, [r7, #4]
 8007198:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800719a:	b29b      	uxth	r3, r3
 800719c:	2b00      	cmp	r3, #0
 800719e:	d011      	beq.n	80071c4 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80071a0:	687b      	ldr	r3, [r7, #4]
 80071a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071a4:	781a      	ldrb	r2, [r3, #0]
 80071a6:	687b      	ldr	r3, [r7, #4]
 80071a8:	681b      	ldr	r3, [r3, #0]
 80071aa:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80071ac:	687b      	ldr	r3, [r7, #4]
 80071ae:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071b0:	1c5a      	adds	r2, r3, #1
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071ba:	b29b      	uxth	r3, r3
 80071bc:	3b01      	subs	r3, #1
 80071be:	b29a      	uxth	r2, r3
 80071c0:	687b      	ldr	r3, [r7, #4]
 80071c2:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 80071c4:	bf00      	nop
 80071c6:	370c      	adds	r7, #12
 80071c8:	46bd      	mov	sp, r7
 80071ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ce:	4770      	bx	lr

080071d0 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 80071d0:	b580      	push	{r7, lr}
 80071d2:	b084      	sub	sp, #16
 80071d4:	af00      	add	r7, sp, #0
 80071d6:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80071d8:	687b      	ldr	r3, [r7, #4]
 80071da:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80071de:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 80071e0:	687b      	ldr	r3, [r7, #4]
 80071e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80071e4:	b29b      	uxth	r3, r3
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	d02c      	beq.n	8007244 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80071ea:	687b      	ldr	r3, [r7, #4]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	691a      	ldr	r2, [r3, #16]
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071f4:	b2d2      	uxtb	r2, r2
 80071f6:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80071f8:	687b      	ldr	r3, [r7, #4]
 80071fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80071fc:	1c5a      	adds	r2, r3, #1
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007206:	b29b      	uxth	r3, r3
 8007208:	3b01      	subs	r3, #1
 800720a:	b29a      	uxth	r2, r3
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	855a      	strh	r2, [r3, #42]	@ 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007214:	b29b      	uxth	r3, r3
 8007216:	2b00      	cmp	r3, #0
 8007218:	d114      	bne.n	8007244 <I2C_SlaveReceive_RXNE+0x74>
 800721a:	7bfb      	ldrb	r3, [r7, #15]
 800721c:	2b2a      	cmp	r3, #42	@ 0x2a
 800721e:	d111      	bne.n	8007244 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	681b      	ldr	r3, [r3, #0]
 8007224:	685a      	ldr	r2, [r3, #4]
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	681b      	ldr	r3, [r3, #0]
 800722a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800722e:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	2222      	movs	r2, #34	@ 0x22
 8007234:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2228      	movs	r2, #40	@ 0x28
 800723a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f7ff f97a 	bl	8006538 <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 8007244:	bf00      	nop
 8007246:	3710      	adds	r7, #16
 8007248:	46bd      	mov	sp, r7
 800724a:	bd80      	pop	{r7, pc}

0800724c <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 800724c:	b480      	push	{r7}
 800724e:	b083      	sub	sp, #12
 8007250:	af00      	add	r7, sp, #0
 8007252:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 8007254:	687b      	ldr	r3, [r7, #4]
 8007256:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007258:	b29b      	uxth	r3, r3
 800725a:	2b00      	cmp	r3, #0
 800725c:	d012      	beq.n	8007284 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800725e:	687b      	ldr	r3, [r7, #4]
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	691a      	ldr	r2, [r3, #16]
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007268:	b2d2      	uxtb	r2, r2
 800726a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007270:	1c5a      	adds	r2, r3, #1
 8007272:	687b      	ldr	r3, [r7, #4]
 8007274:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Update counter */
    hi2c->XferCount--;
 8007276:	687b      	ldr	r3, [r7, #4]
 8007278:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800727a:	b29b      	uxth	r3, r3
 800727c:	3b01      	subs	r3, #1
 800727e:	b29a      	uxth	r2, r3
 8007280:	687b      	ldr	r3, [r7, #4]
 8007282:	855a      	strh	r2, [r3, #42]	@ 0x2a
  }
}
 8007284:	bf00      	nop
 8007286:	370c      	adds	r7, #12
 8007288:	46bd      	mov	sp, r7
 800728a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800728e:	4770      	bx	lr

08007290 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8007290:	b580      	push	{r7, lr}
 8007292:	b084      	sub	sp, #16
 8007294:	af00      	add	r7, sp, #0
 8007296:	6078      	str	r0, [r7, #4]
 8007298:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800729a:	2300      	movs	r3, #0
 800729c:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80072a4:	b2db      	uxtb	r3, r3
 80072a6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80072aa:	2b28      	cmp	r3, #40	@ 0x28
 80072ac:	d127      	bne.n	80072fe <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	685a      	ldr	r2, [r3, #4]
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	681b      	ldr	r3, [r3, #0]
 80072b8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80072bc:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 80072be:	683b      	ldr	r3, [r7, #0]
 80072c0:	089b      	lsrs	r3, r3, #2
 80072c2:	f003 0301 	and.w	r3, r3, #1
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d101      	bne.n	80072ce <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 80072ca:	2301      	movs	r3, #1
 80072cc:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 80072ce:	683b      	ldr	r3, [r7, #0]
 80072d0:	09db      	lsrs	r3, r3, #7
 80072d2:	f003 0301 	and.w	r3, r3, #1
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	d103      	bne.n	80072e2 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 80072da:	687b      	ldr	r3, [r7, #4]
 80072dc:	68db      	ldr	r3, [r3, #12]
 80072de:	81bb      	strh	r3, [r7, #12]
 80072e0:	e002      	b.n	80072e8 <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	699b      	ldr	r3, [r3, #24]
 80072e6:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80072e8:	687b      	ldr	r3, [r7, #4]
 80072ea:	2200      	movs	r2, #0
 80072ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 80072f0:	89ba      	ldrh	r2, [r7, #12]
 80072f2:	7bfb      	ldrb	r3, [r7, #15]
 80072f4:	4619      	mov	r1, r3
 80072f6:	6878      	ldr	r0, [r7, #4]
 80072f8:	f7ff f928 	bl	800654c <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80072fc:	e00e      	b.n	800731c <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80072fe:	2300      	movs	r3, #0
 8007300:	60bb      	str	r3, [r7, #8]
 8007302:	687b      	ldr	r3, [r7, #4]
 8007304:	681b      	ldr	r3, [r3, #0]
 8007306:	695b      	ldr	r3, [r3, #20]
 8007308:	60bb      	str	r3, [r7, #8]
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	681b      	ldr	r3, [r3, #0]
 800730e:	699b      	ldr	r3, [r3, #24]
 8007310:	60bb      	str	r3, [r7, #8]
 8007312:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8007314:	687b      	ldr	r3, [r7, #4]
 8007316:	2200      	movs	r2, #0
 8007318:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
}
 800731c:	bf00      	nop
 800731e:	3710      	adds	r7, #16
 8007320:	46bd      	mov	sp, r7
 8007322:	bd80      	pop	{r7, pc}

08007324 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8007324:	b580      	push	{r7, lr}
 8007326:	b084      	sub	sp, #16
 8007328:	af00      	add	r7, sp, #0
 800732a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800732c:	687b      	ldr	r3, [r7, #4]
 800732e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007332:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007334:	687b      	ldr	r3, [r7, #4]
 8007336:	681b      	ldr	r3, [r3, #0]
 8007338:	685a      	ldr	r2, [r3, #4]
 800733a:	687b      	ldr	r3, [r7, #4]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007342:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 8007344:	2300      	movs	r3, #0
 8007346:	60bb      	str	r3, [r7, #8]
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	695b      	ldr	r3, [r3, #20]
 800734e:	60bb      	str	r3, [r7, #8]
 8007350:	687b      	ldr	r3, [r7, #4]
 8007352:	681b      	ldr	r3, [r3, #0]
 8007354:	681a      	ldr	r2, [r3, #0]
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	f042 0201 	orr.w	r2, r2, #1
 800735e:	601a      	str	r2, [r3, #0]
 8007360:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	681a      	ldr	r2, [r3, #0]
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007370:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	685b      	ldr	r3, [r3, #4]
 8007378:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800737c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007380:	d172      	bne.n	8007468 <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8007382:	7bfb      	ldrb	r3, [r7, #15]
 8007384:	2b22      	cmp	r3, #34	@ 0x22
 8007386:	d002      	beq.n	800738e <I2C_Slave_STOPF+0x6a>
 8007388:	7bfb      	ldrb	r3, [r7, #15]
 800738a:	2b2a      	cmp	r3, #42	@ 0x2a
 800738c:	d135      	bne.n	80073fa <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx));
 800738e:	687b      	ldr	r3, [r7, #4]
 8007390:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	685b      	ldr	r3, [r3, #4]
 8007396:	b29a      	uxth	r2, r3
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 800739c:	687b      	ldr	r3, [r7, #4]
 800739e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80073a0:	b29b      	uxth	r3, r3
 80073a2:	2b00      	cmp	r3, #0
 80073a4:	d005      	beq.n	80073b2 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80073aa:	f043 0204 	orr.w	r2, r3, #4
 80073ae:	687b      	ldr	r3, [r7, #4]
 80073b0:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	685a      	ldr	r2, [r3, #4]
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	681b      	ldr	r3, [r3, #0]
 80073bc:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80073c0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80073c2:	687b      	ldr	r3, [r7, #4]
 80073c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073c6:	4618      	mov	r0, r3
 80073c8:	f7fd fb72 	bl	8004ab0 <HAL_DMA_GetState>
 80073cc:	4603      	mov	r3, r0
 80073ce:	2b01      	cmp	r3, #1
 80073d0:	d049      	beq.n	8007466 <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073d6:	4a69      	ldr	r2, [pc, #420]	@ (800757c <I2C_Slave_STOPF+0x258>)
 80073d8:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073de:	4618      	mov	r0, r3
 80073e0:	f7fd f9ba 	bl	8004758 <HAL_DMA_Abort_IT>
 80073e4:	4603      	mov	r3, r0
 80073e6:	2b00      	cmp	r3, #0
 80073e8:	d03d      	beq.n	8007466 <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80073ea:	687b      	ldr	r3, [r7, #4]
 80073ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80073ee:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80073f0:	687a      	ldr	r2, [r7, #4]
 80073f2:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80073f4:	4610      	mov	r0, r2
 80073f6:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80073f8:	e035      	b.n	8007466 <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx));
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80073fe:	681b      	ldr	r3, [r3, #0]
 8007400:	685b      	ldr	r3, [r3, #4]
 8007402:	b29a      	uxth	r2, r3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if (hi2c->XferCount != 0U)
 8007408:	687b      	ldr	r3, [r7, #4]
 800740a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800740c:	b29b      	uxth	r3, r3
 800740e:	2b00      	cmp	r3, #0
 8007410:	d005      	beq.n	800741e <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007416:	f043 0204 	orr.w	r2, r3, #4
 800741a:	687b      	ldr	r3, [r7, #4]
 800741c:	641a      	str	r2, [r3, #64]	@ 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 800741e:	687b      	ldr	r3, [r7, #4]
 8007420:	681b      	ldr	r3, [r3, #0]
 8007422:	685a      	ldr	r2, [r3, #4]
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	681b      	ldr	r3, [r3, #0]
 8007428:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800742c:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800742e:	687b      	ldr	r3, [r7, #4]
 8007430:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007432:	4618      	mov	r0, r3
 8007434:	f7fd fb3c 	bl	8004ab0 <HAL_DMA_GetState>
 8007438:	4603      	mov	r3, r0
 800743a:	2b01      	cmp	r3, #1
 800743c:	d014      	beq.n	8007468 <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007442:	4a4e      	ldr	r2, [pc, #312]	@ (800757c <I2C_Slave_STOPF+0x258>)
 8007444:	651a      	str	r2, [r3, #80]	@ 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007446:	687b      	ldr	r3, [r7, #4]
 8007448:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800744a:	4618      	mov	r0, r3
 800744c:	f7fd f984 	bl	8004758 <HAL_DMA_Abort_IT>
 8007450:	4603      	mov	r3, r0
 8007452:	2b00      	cmp	r3, #0
 8007454:	d008      	beq.n	8007468 <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800745a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800745c:	687a      	ldr	r2, [r7, #4]
 800745e:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007460:	4610      	mov	r0, r2
 8007462:	4798      	blx	r3
 8007464:	e000      	b.n	8007468 <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8007466:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8007468:	687b      	ldr	r3, [r7, #4]
 800746a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800746c:	b29b      	uxth	r3, r3
 800746e:	2b00      	cmp	r3, #0
 8007470:	d03e      	beq.n	80074f0 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	681b      	ldr	r3, [r3, #0]
 8007476:	695b      	ldr	r3, [r3, #20]
 8007478:	f003 0304 	and.w	r3, r3, #4
 800747c:	2b04      	cmp	r3, #4
 800747e:	d112      	bne.n	80074a6 <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	681b      	ldr	r3, [r3, #0]
 8007484:	691a      	ldr	r2, [r3, #16]
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800748a:	b2d2      	uxtb	r2, r2
 800748c:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007492:	1c5a      	adds	r2, r3, #1
 8007494:	687b      	ldr	r3, [r7, #4]
 8007496:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8007498:	687b      	ldr	r3, [r7, #4]
 800749a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800749c:	b29b      	uxth	r3, r3
 800749e:	3b01      	subs	r3, #1
 80074a0:	b29a      	uxth	r2, r3
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80074a6:	687b      	ldr	r3, [r7, #4]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	695b      	ldr	r3, [r3, #20]
 80074ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80074b0:	2b40      	cmp	r3, #64	@ 0x40
 80074b2:	d112      	bne.n	80074da <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	691a      	ldr	r2, [r3, #16]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074be:	b2d2      	uxtb	r2, r2
 80074c0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80074c6:	1c5a      	adds	r2, r3, #1
 80074c8:	687b      	ldr	r3, [r7, #4]
 80074ca:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074d0:	b29b      	uxth	r3, r3
 80074d2:	3b01      	subs	r3, #1
 80074d4:	b29a      	uxth	r2, r3
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if (hi2c->XferCount != 0U)
 80074da:	687b      	ldr	r3, [r7, #4]
 80074dc:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074de:	b29b      	uxth	r3, r3
 80074e0:	2b00      	cmp	r3, #0
 80074e2:	d005      	beq.n	80074f0 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074e8:	f043 0204 	orr.w	r2, r3, #4
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d003      	beq.n	8007500 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 80074f8:	6878      	ldr	r0, [r7, #4]
 80074fa:	f000 f8b7 	bl	800766c <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 80074fe:	e039      	b.n	8007574 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8007500:	7bfb      	ldrb	r3, [r7, #15]
 8007502:	2b2a      	cmp	r3, #42	@ 0x2a
 8007504:	d109      	bne.n	800751a <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	2200      	movs	r2, #0
 800750a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	2228      	movs	r2, #40	@ 0x28
 8007510:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8007514:	6878      	ldr	r0, [r7, #4]
 8007516:	f7ff f80f 	bl	8006538 <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007520:	b2db      	uxtb	r3, r3
 8007522:	2b28      	cmp	r3, #40	@ 0x28
 8007524:	d111      	bne.n	800754a <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8007526:	687b      	ldr	r3, [r7, #4]
 8007528:	4a15      	ldr	r2, [pc, #84]	@ (8007580 <I2C_Slave_STOPF+0x25c>)
 800752a:	62da      	str	r2, [r3, #44]	@ 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	2200      	movs	r2, #0
 8007530:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8007532:	687b      	ldr	r3, [r7, #4]
 8007534:	2220      	movs	r2, #32
 8007536:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	2200      	movs	r2, #0
 800753e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 8007542:	6878      	ldr	r0, [r7, #4]
 8007544:	f7ff f810 	bl	8006568 <HAL_I2C_ListenCpltCallback>
}
 8007548:	e014      	b.n	8007574 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800754e:	2b22      	cmp	r3, #34	@ 0x22
 8007550:	d002      	beq.n	8007558 <I2C_Slave_STOPF+0x234>
 8007552:	7bfb      	ldrb	r3, [r7, #15]
 8007554:	2b22      	cmp	r3, #34	@ 0x22
 8007556:	d10d      	bne.n	8007574 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2200      	movs	r2, #0
 800755c:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	2220      	movs	r2, #32
 8007562:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007566:	687b      	ldr	r3, [r7, #4]
 8007568:	2200      	movs	r2, #0
 800756a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 800756e:	6878      	ldr	r0, [r7, #4]
 8007570:	f7fe ffe2 	bl	8006538 <HAL_I2C_SlaveRxCpltCallback>
}
 8007574:	bf00      	nop
 8007576:	3710      	adds	r7, #16
 8007578:	46bd      	mov	sp, r7
 800757a:	bd80      	pop	{r7, pc}
 800757c:	08007cd1 	.word	0x08007cd1
 8007580:	ffff0000 	.word	0xffff0000

08007584 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007592:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007598:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	2b08      	cmp	r3, #8
 800759e:	d002      	beq.n	80075a6 <I2C_Slave_AF+0x22>
 80075a0:	68bb      	ldr	r3, [r7, #8]
 80075a2:	2b20      	cmp	r3, #32
 80075a4:	d129      	bne.n	80075fa <I2C_Slave_AF+0x76>
 80075a6:	7bfb      	ldrb	r3, [r7, #15]
 80075a8:	2b28      	cmp	r3, #40	@ 0x28
 80075aa:	d126      	bne.n	80075fa <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 80075ac:	687b      	ldr	r3, [r7, #4]
 80075ae:	4a2e      	ldr	r2, [pc, #184]	@ (8007668 <I2C_Slave_AF+0xe4>)
 80075b0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	685a      	ldr	r2, [r3, #4]
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 80075c0:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80075ca:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	681b      	ldr	r3, [r3, #0]
 80075d0:	681a      	ldr	r2, [r3, #0]
 80075d2:	687b      	ldr	r3, [r7, #4]
 80075d4:	681b      	ldr	r3, [r3, #0]
 80075d6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80075da:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 80075dc:	687b      	ldr	r3, [r7, #4]
 80075de:	2200      	movs	r2, #0
 80075e0:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	2220      	movs	r2, #32
 80075e6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	2200      	movs	r2, #0
 80075ee:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80075f2:	6878      	ldr	r0, [r7, #4]
 80075f4:	f7fe ffb8 	bl	8006568 <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 80075f8:	e031      	b.n	800765e <I2C_Slave_AF+0xda>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80075fa:	7bfb      	ldrb	r3, [r7, #15]
 80075fc:	2b21      	cmp	r3, #33	@ 0x21
 80075fe:	d129      	bne.n	8007654 <I2C_Slave_AF+0xd0>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	4a19      	ldr	r2, [pc, #100]	@ (8007668 <I2C_Slave_AF+0xe4>)
 8007604:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8007606:	687b      	ldr	r3, [r7, #4]
 8007608:	2221      	movs	r2, #33	@ 0x21
 800760a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 800760c:	687b      	ldr	r3, [r7, #4]
 800760e:	2220      	movs	r2, #32
 8007610:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	2200      	movs	r2, #0
 8007618:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	681b      	ldr	r3, [r3, #0]
 8007620:	685a      	ldr	r2, [r3, #4]
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 800762a:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007634:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	681a      	ldr	r2, [r3, #0]
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007644:	601a      	str	r2, [r3, #0]
    I2C_Flush_DR(hi2c);
 8007646:	6878      	ldr	r0, [r7, #4]
 8007648:	f7fd ffd2 	bl	80055f0 <I2C_Flush_DR>
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 800764c:	6878      	ldr	r0, [r7, #4]
 800764e:	f7fe ff69 	bl	8006524 <HAL_I2C_SlaveTxCpltCallback>
}
 8007652:	e004      	b.n	800765e <I2C_Slave_AF+0xda>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800765c:	615a      	str	r2, [r3, #20]
}
 800765e:	bf00      	nop
 8007660:	3710      	adds	r7, #16
 8007662:	46bd      	mov	sp, r7
 8007664:	bd80      	pop	{r7, pc}
 8007666:	bf00      	nop
 8007668:	ffff0000 	.word	0xffff0000

0800766c <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 800766c:	b580      	push	{r7, lr}
 800766e:	b084      	sub	sp, #16
 8007670:	af00      	add	r7, sp, #0
 8007672:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800767a:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 800767c:	687b      	ldr	r3, [r7, #4]
 800767e:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8007682:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 8007684:	7bbb      	ldrb	r3, [r7, #14]
 8007686:	2b10      	cmp	r3, #16
 8007688:	d002      	beq.n	8007690 <I2C_ITError+0x24>
 800768a:	7bbb      	ldrb	r3, [r7, #14]
 800768c:	2b40      	cmp	r3, #64	@ 0x40
 800768e:	d10a      	bne.n	80076a6 <I2C_ITError+0x3a>
 8007690:	7bfb      	ldrb	r3, [r7, #15]
 8007692:	2b22      	cmp	r3, #34	@ 0x22
 8007694:	d107      	bne.n	80076a6 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	681a      	ldr	r2, [r3, #0]
 800769c:	687b      	ldr	r3, [r7, #4]
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80076a4:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 80076a6:	7bfb      	ldrb	r3, [r7, #15]
 80076a8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80076ac:	2b28      	cmp	r3, #40	@ 0x28
 80076ae:	d107      	bne.n	80076c0 <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	2200      	movs	r2, #0
 80076b4:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 80076b6:	687b      	ldr	r3, [r7, #4]
 80076b8:	2228      	movs	r2, #40	@ 0x28
 80076ba:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 80076be:	e015      	b.n	80076ec <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	685b      	ldr	r3, [r3, #4]
 80076c6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80076ca:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076ce:	d00a      	beq.n	80076e6 <I2C_ITError+0x7a>
 80076d0:	7bfb      	ldrb	r3, [r7, #15]
 80076d2:	2b60      	cmp	r3, #96	@ 0x60
 80076d4:	d007      	beq.n	80076e6 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	2220      	movs	r2, #32
 80076da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80076de:	687b      	ldr	r3, [r7, #4]
 80076e0:	2200      	movs	r2, #0
 80076e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	2200      	movs	r2, #0
 80076ea:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	685b      	ldr	r3, [r3, #4]
 80076f2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80076f6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80076fa:	d162      	bne.n	80077c2 <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 80076fc:	687b      	ldr	r3, [r7, #4]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	685a      	ldr	r2, [r3, #4]
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800770a:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 800770c:	687b      	ldr	r3, [r7, #4]
 800770e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007710:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8007714:	b2db      	uxtb	r3, r3
 8007716:	2b01      	cmp	r3, #1
 8007718:	d020      	beq.n	800775c <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800771e:	4a6a      	ldr	r2, [pc, #424]	@ (80078c8 <I2C_ITError+0x25c>)
 8007720:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007726:	4618      	mov	r0, r3
 8007728:	f7fd f816 	bl	8004758 <HAL_DMA_Abort_IT>
 800772c:	4603      	mov	r3, r0
 800772e:	2b00      	cmp	r3, #0
 8007730:	f000 8089 	beq.w	8007846 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8007734:	687b      	ldr	r3, [r7, #4]
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	681a      	ldr	r2, [r3, #0]
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	f022 0201 	bic.w	r2, r2, #1
 8007742:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8007744:	687b      	ldr	r3, [r7, #4]
 8007746:	2220      	movs	r2, #32
 8007748:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 800774c:	687b      	ldr	r3, [r7, #4]
 800774e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007750:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007752:	687a      	ldr	r2, [r7, #4]
 8007754:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8007756:	4610      	mov	r0, r2
 8007758:	4798      	blx	r3
 800775a:	e074      	b.n	8007846 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 800775c:	687b      	ldr	r3, [r7, #4]
 800775e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007760:	4a59      	ldr	r2, [pc, #356]	@ (80078c8 <I2C_ITError+0x25c>)
 8007762:	651a      	str	r2, [r3, #80]	@ 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007768:	4618      	mov	r0, r3
 800776a:	f7fc fff5 	bl	8004758 <HAL_DMA_Abort_IT>
 800776e:	4603      	mov	r3, r0
 8007770:	2b00      	cmp	r3, #0
 8007772:	d068      	beq.n	8007846 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8007774:	687b      	ldr	r3, [r7, #4]
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	695b      	ldr	r3, [r3, #20]
 800777a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800777e:	2b40      	cmp	r3, #64	@ 0x40
 8007780:	d10b      	bne.n	800779a <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007782:	687b      	ldr	r3, [r7, #4]
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	691a      	ldr	r2, [r3, #16]
 8007788:	687b      	ldr	r3, [r7, #4]
 800778a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800778c:	b2d2      	uxtb	r2, r2
 800778e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8007790:	687b      	ldr	r3, [r7, #4]
 8007792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007794:	1c5a      	adds	r2, r3, #1
 8007796:	687b      	ldr	r3, [r7, #4]
 8007798:	625a      	str	r2, [r3, #36]	@ 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 800779a:	687b      	ldr	r3, [r7, #4]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	681a      	ldr	r2, [r3, #0]
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f022 0201 	bic.w	r2, r2, #1
 80077a8:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80077aa:	687b      	ldr	r3, [r7, #4]
 80077ac:	2220      	movs	r2, #32
 80077ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 80077b2:	687b      	ldr	r3, [r7, #4]
 80077b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80077b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80077b8:	687a      	ldr	r2, [r7, #4]
 80077ba:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 80077bc:	4610      	mov	r0, r2
 80077be:	4798      	blx	r3
 80077c0:	e041      	b.n	8007846 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80077c8:	b2db      	uxtb	r3, r3
 80077ca:	2b60      	cmp	r3, #96	@ 0x60
 80077cc:	d125      	bne.n	800781a <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	2220      	movs	r2, #32
 80077d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80077d6:	687b      	ldr	r3, [r7, #4]
 80077d8:	2200      	movs	r2, #0
 80077da:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80077dc:	687b      	ldr	r3, [r7, #4]
 80077de:	681b      	ldr	r3, [r3, #0]
 80077e0:	695b      	ldr	r3, [r3, #20]
 80077e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077e6:	2b40      	cmp	r3, #64	@ 0x40
 80077e8:	d10b      	bne.n	8007802 <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	691a      	ldr	r2, [r3, #16]
 80077f0:	687b      	ldr	r3, [r7, #4]
 80077f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077f4:	b2d2      	uxtb	r2, r2
 80077f6:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80077fc:	1c5a      	adds	r2, r3, #1
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	625a      	str	r2, [r3, #36]	@ 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	681a      	ldr	r2, [r3, #0]
 8007808:	687b      	ldr	r3, [r7, #4]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	f022 0201 	bic.w	r2, r2, #1
 8007810:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007812:	6878      	ldr	r0, [r7, #4]
 8007814:	f7fe fed0 	bl	80065b8 <HAL_I2C_AbortCpltCallback>
 8007818:	e015      	b.n	8007846 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800781a:	687b      	ldr	r3, [r7, #4]
 800781c:	681b      	ldr	r3, [r3, #0]
 800781e:	695b      	ldr	r3, [r3, #20]
 8007820:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007824:	2b40      	cmp	r3, #64	@ 0x40
 8007826:	d10b      	bne.n	8007840 <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8007828:	687b      	ldr	r3, [r7, #4]
 800782a:	681b      	ldr	r3, [r3, #0]
 800782c:	691a      	ldr	r2, [r3, #16]
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007832:	b2d2      	uxtb	r2, r2
 8007834:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800783a:	1c5a      	adds	r2, r3, #1
 800783c:	687b      	ldr	r3, [r7, #4]
 800783e:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 8007840:	6878      	ldr	r0, [r7, #4]
 8007842:	f7fe feaf 	bl	80065a4 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 8007846:	687b      	ldr	r3, [r7, #4]
 8007848:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800784a:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	f003 0301 	and.w	r3, r3, #1
 8007852:	2b00      	cmp	r3, #0
 8007854:	d10e      	bne.n	8007874 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007856:	68bb      	ldr	r3, [r7, #8]
 8007858:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 800785c:	2b00      	cmp	r3, #0
 800785e:	d109      	bne.n	8007874 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 8007866:	2b00      	cmp	r3, #0
 8007868:	d104      	bne.n	8007874 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 800786a:	68bb      	ldr	r3, [r7, #8]
 800786c:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 8007870:	2b00      	cmp	r3, #0
 8007872:	d007      	beq.n	8007884 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	681b      	ldr	r3, [r3, #0]
 8007878:	685a      	ldr	r2, [r3, #4]
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	681b      	ldr	r3, [r3, #0]
 800787e:	f422 62e0 	bic.w	r2, r2, #1792	@ 0x700
 8007882:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 8007884:	687b      	ldr	r3, [r7, #4]
 8007886:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800788a:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007890:	f003 0304 	and.w	r3, r3, #4
 8007894:	2b04      	cmp	r3, #4
 8007896:	d113      	bne.n	80078c0 <I2C_ITError+0x254>
 8007898:	7bfb      	ldrb	r3, [r7, #15]
 800789a:	2b28      	cmp	r3, #40	@ 0x28
 800789c:	d110      	bne.n	80078c0 <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	4a0a      	ldr	r2, [pc, #40]	@ (80078cc <I2C_ITError+0x260>)
 80078a2:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	2200      	movs	r2, #0
 80078a8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 80078aa:	687b      	ldr	r3, [r7, #4]
 80078ac:	2220      	movs	r2, #32
 80078ae:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	2200      	movs	r2, #0
 80078b6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 80078ba:	6878      	ldr	r0, [r7, #4]
 80078bc:	f7fe fe54 	bl	8006568 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 80078c0:	bf00      	nop
 80078c2:	3710      	adds	r7, #16
 80078c4:	46bd      	mov	sp, r7
 80078c6:	bd80      	pop	{r7, pc}
 80078c8:	08007cd1 	.word	0x08007cd1
 80078cc:	ffff0000 	.word	0xffff0000

080078d0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80078d0:	b580      	push	{r7, lr}
 80078d2:	b088      	sub	sp, #32
 80078d4:	af02      	add	r7, sp, #8
 80078d6:	60f8      	str	r0, [r7, #12]
 80078d8:	607a      	str	r2, [r7, #4]
 80078da:	603b      	str	r3, [r7, #0]
 80078dc:	460b      	mov	r3, r1
 80078de:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80078e4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80078e6:	697b      	ldr	r3, [r7, #20]
 80078e8:	2b08      	cmp	r3, #8
 80078ea:	d006      	beq.n	80078fa <I2C_MasterRequestWrite+0x2a>
 80078ec:	697b      	ldr	r3, [r7, #20]
 80078ee:	2b01      	cmp	r3, #1
 80078f0:	d003      	beq.n	80078fa <I2C_MasterRequestWrite+0x2a>
 80078f2:	697b      	ldr	r3, [r7, #20]
 80078f4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80078f8:	d108      	bne.n	800790c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80078fa:	68fb      	ldr	r3, [r7, #12]
 80078fc:	681b      	ldr	r3, [r3, #0]
 80078fe:	681a      	ldr	r2, [r3, #0]
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007908:	601a      	str	r2, [r3, #0]
 800790a:	e00b      	b.n	8007924 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007910:	2b12      	cmp	r3, #18
 8007912:	d107      	bne.n	8007924 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	681a      	ldr	r2, [r3, #0]
 800791a:	68fb      	ldr	r3, [r7, #12]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007922:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007924:	683b      	ldr	r3, [r7, #0]
 8007926:	9300      	str	r3, [sp, #0]
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	2200      	movs	r2, #0
 800792c:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007930:	68f8      	ldr	r0, [r7, #12]
 8007932:	f000 fa75 	bl	8007e20 <I2C_WaitOnFlagUntilTimeout>
 8007936:	4603      	mov	r3, r0
 8007938:	2b00      	cmp	r3, #0
 800793a:	d00d      	beq.n	8007958 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800793c:	68fb      	ldr	r3, [r7, #12]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	681b      	ldr	r3, [r3, #0]
 8007942:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007946:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800794a:	d103      	bne.n	8007954 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800794c:	68fb      	ldr	r3, [r7, #12]
 800794e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007952:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007954:	2303      	movs	r3, #3
 8007956:	e035      	b.n	80079c4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8007958:	68fb      	ldr	r3, [r7, #12]
 800795a:	691b      	ldr	r3, [r3, #16]
 800795c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007960:	d108      	bne.n	8007974 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007962:	897b      	ldrh	r3, [r7, #10]
 8007964:	b2db      	uxtb	r3, r3
 8007966:	461a      	mov	r2, r3
 8007968:	68fb      	ldr	r3, [r7, #12]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007970:	611a      	str	r2, [r3, #16]
 8007972:	e01b      	b.n	80079ac <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8007974:	897b      	ldrh	r3, [r7, #10]
 8007976:	11db      	asrs	r3, r3, #7
 8007978:	b2db      	uxtb	r3, r3
 800797a:	f003 0306 	and.w	r3, r3, #6
 800797e:	b2db      	uxtb	r3, r3
 8007980:	f063 030f 	orn	r3, r3, #15
 8007984:	b2da      	uxtb	r2, r3
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800798c:	683b      	ldr	r3, [r7, #0]
 800798e:	687a      	ldr	r2, [r7, #4]
 8007990:	490e      	ldr	r1, [pc, #56]	@ (80079cc <I2C_MasterRequestWrite+0xfc>)
 8007992:	68f8      	ldr	r0, [r7, #12]
 8007994:	f000 fabe 	bl	8007f14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007998:	4603      	mov	r3, r0
 800799a:	2b00      	cmp	r3, #0
 800799c:	d001      	beq.n	80079a2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800799e:	2301      	movs	r3, #1
 80079a0:	e010      	b.n	80079c4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80079a2:	897b      	ldrh	r3, [r7, #10]
 80079a4:	b2da      	uxtb	r2, r3
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	681b      	ldr	r3, [r3, #0]
 80079aa:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80079ac:	683b      	ldr	r3, [r7, #0]
 80079ae:	687a      	ldr	r2, [r7, #4]
 80079b0:	4907      	ldr	r1, [pc, #28]	@ (80079d0 <I2C_MasterRequestWrite+0x100>)
 80079b2:	68f8      	ldr	r0, [r7, #12]
 80079b4:	f000 faae 	bl	8007f14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80079b8:	4603      	mov	r3, r0
 80079ba:	2b00      	cmp	r3, #0
 80079bc:	d001      	beq.n	80079c2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80079be:	2301      	movs	r3, #1
 80079c0:	e000      	b.n	80079c4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80079c2:	2300      	movs	r3, #0
}
 80079c4:	4618      	mov	r0, r3
 80079c6:	3718      	adds	r7, #24
 80079c8:	46bd      	mov	sp, r7
 80079ca:	bd80      	pop	{r7, pc}
 80079cc:	00010008 	.word	0x00010008
 80079d0:	00010002 	.word	0x00010002

080079d4 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80079d4:	b580      	push	{r7, lr}
 80079d6:	b088      	sub	sp, #32
 80079d8:	af02      	add	r7, sp, #8
 80079da:	60f8      	str	r0, [r7, #12]
 80079dc:	4608      	mov	r0, r1
 80079de:	4611      	mov	r1, r2
 80079e0:	461a      	mov	r2, r3
 80079e2:	4603      	mov	r3, r0
 80079e4:	817b      	strh	r3, [r7, #10]
 80079e6:	460b      	mov	r3, r1
 80079e8:	813b      	strh	r3, [r7, #8]
 80079ea:	4613      	mov	r3, r2
 80079ec:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80079ee:	68fb      	ldr	r3, [r7, #12]
 80079f0:	681b      	ldr	r3, [r3, #0]
 80079f2:	681a      	ldr	r2, [r3, #0]
 80079f4:	68fb      	ldr	r3, [r7, #12]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80079fc:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80079fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a00:	9300      	str	r3, [sp, #0]
 8007a02:	6a3b      	ldr	r3, [r7, #32]
 8007a04:	2200      	movs	r2, #0
 8007a06:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007a0a:	68f8      	ldr	r0, [r7, #12]
 8007a0c:	f000 fa08 	bl	8007e20 <I2C_WaitOnFlagUntilTimeout>
 8007a10:	4603      	mov	r3, r0
 8007a12:	2b00      	cmp	r3, #0
 8007a14:	d00d      	beq.n	8007a32 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007a16:	68fb      	ldr	r3, [r7, #12]
 8007a18:	681b      	ldr	r3, [r3, #0]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007a20:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007a24:	d103      	bne.n	8007a2e <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007a26:	68fb      	ldr	r3, [r7, #12]
 8007a28:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007a2c:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007a2e:	2303      	movs	r3, #3
 8007a30:	e05f      	b.n	8007af2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007a32:	897b      	ldrh	r3, [r7, #10]
 8007a34:	b2db      	uxtb	r3, r3
 8007a36:	461a      	mov	r2, r3
 8007a38:	68fb      	ldr	r3, [r7, #12]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007a40:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007a42:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a44:	6a3a      	ldr	r2, [r7, #32]
 8007a46:	492d      	ldr	r1, [pc, #180]	@ (8007afc <I2C_RequestMemoryWrite+0x128>)
 8007a48:	68f8      	ldr	r0, [r7, #12]
 8007a4a:	f000 fa63 	bl	8007f14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007a4e:	4603      	mov	r3, r0
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d001      	beq.n	8007a58 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8007a54:	2301      	movs	r3, #1
 8007a56:	e04c      	b.n	8007af2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007a58:	2300      	movs	r3, #0
 8007a5a:	617b      	str	r3, [r7, #20]
 8007a5c:	68fb      	ldr	r3, [r7, #12]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	695b      	ldr	r3, [r3, #20]
 8007a62:	617b      	str	r3, [r7, #20]
 8007a64:	68fb      	ldr	r3, [r7, #12]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	699b      	ldr	r3, [r3, #24]
 8007a6a:	617b      	str	r3, [r7, #20]
 8007a6c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a6e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007a70:	6a39      	ldr	r1, [r7, #32]
 8007a72:	68f8      	ldr	r0, [r7, #12]
 8007a74:	f000 faee 	bl	8008054 <I2C_WaitOnTXEFlagUntilTimeout>
 8007a78:	4603      	mov	r3, r0
 8007a7a:	2b00      	cmp	r3, #0
 8007a7c:	d00d      	beq.n	8007a9a <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007a7e:	68fb      	ldr	r3, [r7, #12]
 8007a80:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007a82:	2b04      	cmp	r3, #4
 8007a84:	d107      	bne.n	8007a96 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	681b      	ldr	r3, [r3, #0]
 8007a8a:	681a      	ldr	r2, [r3, #0]
 8007a8c:	68fb      	ldr	r3, [r7, #12]
 8007a8e:	681b      	ldr	r3, [r3, #0]
 8007a90:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007a94:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007a96:	2301      	movs	r3, #1
 8007a98:	e02b      	b.n	8007af2 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007a9a:	88fb      	ldrh	r3, [r7, #6]
 8007a9c:	2b01      	cmp	r3, #1
 8007a9e:	d105      	bne.n	8007aac <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007aa0:	893b      	ldrh	r3, [r7, #8]
 8007aa2:	b2da      	uxtb	r2, r3
 8007aa4:	68fb      	ldr	r3, [r7, #12]
 8007aa6:	681b      	ldr	r3, [r3, #0]
 8007aa8:	611a      	str	r2, [r3, #16]
 8007aaa:	e021      	b.n	8007af0 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007aac:	893b      	ldrh	r3, [r7, #8]
 8007aae:	0a1b      	lsrs	r3, r3, #8
 8007ab0:	b29b      	uxth	r3, r3
 8007ab2:	b2da      	uxtb	r2, r3
 8007ab4:	68fb      	ldr	r3, [r7, #12]
 8007ab6:	681b      	ldr	r3, [r3, #0]
 8007ab8:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007aba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007abc:	6a39      	ldr	r1, [r7, #32]
 8007abe:	68f8      	ldr	r0, [r7, #12]
 8007ac0:	f000 fac8 	bl	8008054 <I2C_WaitOnTXEFlagUntilTimeout>
 8007ac4:	4603      	mov	r3, r0
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d00d      	beq.n	8007ae6 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ace:	2b04      	cmp	r3, #4
 8007ad0:	d107      	bne.n	8007ae2 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	681a      	ldr	r2, [r3, #0]
 8007ad8:	68fb      	ldr	r3, [r7, #12]
 8007ada:	681b      	ldr	r3, [r3, #0]
 8007adc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007ae0:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007ae2:	2301      	movs	r3, #1
 8007ae4:	e005      	b.n	8007af2 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007ae6:	893b      	ldrh	r3, [r7, #8]
 8007ae8:	b2da      	uxtb	r2, r3
 8007aea:	68fb      	ldr	r3, [r7, #12]
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8007af0:	2300      	movs	r3, #0
}
 8007af2:	4618      	mov	r0, r3
 8007af4:	3718      	adds	r7, #24
 8007af6:	46bd      	mov	sp, r7
 8007af8:	bd80      	pop	{r7, pc}
 8007afa:	bf00      	nop
 8007afc:	00010002 	.word	0x00010002

08007b00 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8007b00:	b580      	push	{r7, lr}
 8007b02:	b088      	sub	sp, #32
 8007b04:	af02      	add	r7, sp, #8
 8007b06:	60f8      	str	r0, [r7, #12]
 8007b08:	4608      	mov	r0, r1
 8007b0a:	4611      	mov	r1, r2
 8007b0c:	461a      	mov	r2, r3
 8007b0e:	4603      	mov	r3, r0
 8007b10:	817b      	strh	r3, [r7, #10]
 8007b12:	460b      	mov	r3, r1
 8007b14:	813b      	strh	r3, [r7, #8]
 8007b16:	4613      	mov	r3, r2
 8007b18:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007b1a:	68fb      	ldr	r3, [r7, #12]
 8007b1c:	681b      	ldr	r3, [r3, #0]
 8007b1e:	681a      	ldr	r2, [r3, #0]
 8007b20:	68fb      	ldr	r3, [r7, #12]
 8007b22:	681b      	ldr	r3, [r3, #0]
 8007b24:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007b28:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007b2a:	68fb      	ldr	r3, [r7, #12]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	681a      	ldr	r2, [r3, #0]
 8007b30:	68fb      	ldr	r3, [r7, #12]
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007b38:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007b3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b3c:	9300      	str	r3, [sp, #0]
 8007b3e:	6a3b      	ldr	r3, [r7, #32]
 8007b40:	2200      	movs	r2, #0
 8007b42:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007b46:	68f8      	ldr	r0, [r7, #12]
 8007b48:	f000 f96a 	bl	8007e20 <I2C_WaitOnFlagUntilTimeout>
 8007b4c:	4603      	mov	r3, r0
 8007b4e:	2b00      	cmp	r3, #0
 8007b50:	d00d      	beq.n	8007b6e <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007b52:	68fb      	ldr	r3, [r7, #12]
 8007b54:	681b      	ldr	r3, [r3, #0]
 8007b56:	681b      	ldr	r3, [r3, #0]
 8007b58:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007b5c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007b60:	d103      	bne.n	8007b6a <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007b68:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007b6a:	2303      	movs	r3, #3
 8007b6c:	e0aa      	b.n	8007cc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8007b6e:	897b      	ldrh	r3, [r7, #10]
 8007b70:	b2db      	uxtb	r3, r3
 8007b72:	461a      	mov	r2, r3
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8007b7c:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007b80:	6a3a      	ldr	r2, [r7, #32]
 8007b82:	4952      	ldr	r1, [pc, #328]	@ (8007ccc <I2C_RequestMemoryRead+0x1cc>)
 8007b84:	68f8      	ldr	r0, [r7, #12]
 8007b86:	f000 f9c5 	bl	8007f14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007b8a:	4603      	mov	r3, r0
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d001      	beq.n	8007b94 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8007b90:	2301      	movs	r3, #1
 8007b92:	e097      	b.n	8007cc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8007b94:	2300      	movs	r3, #0
 8007b96:	617b      	str	r3, [r7, #20]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	695b      	ldr	r3, [r3, #20]
 8007b9e:	617b      	str	r3, [r7, #20]
 8007ba0:	68fb      	ldr	r3, [r7, #12]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	699b      	ldr	r3, [r3, #24]
 8007ba6:	617b      	str	r3, [r7, #20]
 8007ba8:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007baa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bac:	6a39      	ldr	r1, [r7, #32]
 8007bae:	68f8      	ldr	r0, [r7, #12]
 8007bb0:	f000 fa50 	bl	8008054 <I2C_WaitOnTXEFlagUntilTimeout>
 8007bb4:	4603      	mov	r3, r0
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d00d      	beq.n	8007bd6 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007bbe:	2b04      	cmp	r3, #4
 8007bc0:	d107      	bne.n	8007bd2 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	681b      	ldr	r3, [r3, #0]
 8007bc6:	681a      	ldr	r2, [r3, #0]
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007bd0:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007bd2:	2301      	movs	r3, #1
 8007bd4:	e076      	b.n	8007cc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007bd6:	88fb      	ldrh	r3, [r7, #6]
 8007bd8:	2b01      	cmp	r3, #1
 8007bda:	d105      	bne.n	8007be8 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007bdc:	893b      	ldrh	r3, [r7, #8]
 8007bde:	b2da      	uxtb	r2, r3
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	681b      	ldr	r3, [r3, #0]
 8007be4:	611a      	str	r2, [r3, #16]
 8007be6:	e021      	b.n	8007c2c <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8007be8:	893b      	ldrh	r3, [r7, #8]
 8007bea:	0a1b      	lsrs	r3, r3, #8
 8007bec:	b29b      	uxth	r3, r3
 8007bee:	b2da      	uxtb	r2, r3
 8007bf0:	68fb      	ldr	r3, [r7, #12]
 8007bf2:	681b      	ldr	r3, [r3, #0]
 8007bf4:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007bf6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007bf8:	6a39      	ldr	r1, [r7, #32]
 8007bfa:	68f8      	ldr	r0, [r7, #12]
 8007bfc:	f000 fa2a 	bl	8008054 <I2C_WaitOnTXEFlagUntilTimeout>
 8007c00:	4603      	mov	r3, r0
 8007c02:	2b00      	cmp	r3, #0
 8007c04:	d00d      	beq.n	8007c22 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c0a:	2b04      	cmp	r3, #4
 8007c0c:	d107      	bne.n	8007c1e <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c0e:	68fb      	ldr	r3, [r7, #12]
 8007c10:	681b      	ldr	r3, [r3, #0]
 8007c12:	681a      	ldr	r2, [r3, #0]
 8007c14:	68fb      	ldr	r3, [r7, #12]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c1c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	e050      	b.n	8007cc4 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8007c22:	893b      	ldrh	r3, [r7, #8]
 8007c24:	b2da      	uxtb	r2, r3
 8007c26:	68fb      	ldr	r3, [r7, #12]
 8007c28:	681b      	ldr	r3, [r3, #0]
 8007c2a:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c2c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007c2e:	6a39      	ldr	r1, [r7, #32]
 8007c30:	68f8      	ldr	r0, [r7, #12]
 8007c32:	f000 fa0f 	bl	8008054 <I2C_WaitOnTXEFlagUntilTimeout>
 8007c36:	4603      	mov	r3, r0
 8007c38:	2b00      	cmp	r3, #0
 8007c3a:	d00d      	beq.n	8007c58 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007c40:	2b04      	cmp	r3, #4
 8007c42:	d107      	bne.n	8007c54 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	681a      	ldr	r2, [r3, #0]
 8007c4a:	68fb      	ldr	r3, [r7, #12]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007c52:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8007c54:	2301      	movs	r3, #1
 8007c56:	e035      	b.n	8007cc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8007c58:	68fb      	ldr	r3, [r7, #12]
 8007c5a:	681b      	ldr	r3, [r3, #0]
 8007c5c:	681a      	ldr	r2, [r3, #0]
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8007c66:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8007c68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c6a:	9300      	str	r3, [sp, #0]
 8007c6c:	6a3b      	ldr	r3, [r7, #32]
 8007c6e:	2200      	movs	r2, #0
 8007c70:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8007c74:	68f8      	ldr	r0, [r7, #12]
 8007c76:	f000 f8d3 	bl	8007e20 <I2C_WaitOnFlagUntilTimeout>
 8007c7a:	4603      	mov	r3, r0
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d00d      	beq.n	8007c9c <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8007c80:	68fb      	ldr	r3, [r7, #12]
 8007c82:	681b      	ldr	r3, [r3, #0]
 8007c84:	681b      	ldr	r3, [r3, #0]
 8007c86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007c8e:	d103      	bne.n	8007c98 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8007c90:	68fb      	ldr	r3, [r7, #12]
 8007c92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c96:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8007c98:	2303      	movs	r3, #3
 8007c9a:	e013      	b.n	8007cc4 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8007c9c:	897b      	ldrh	r3, [r7, #10]
 8007c9e:	b2db      	uxtb	r3, r3
 8007ca0:	f043 0301 	orr.w	r3, r3, #1
 8007ca4:	b2da      	uxtb	r2, r3
 8007ca6:	68fb      	ldr	r3, [r7, #12]
 8007ca8:	681b      	ldr	r3, [r3, #0]
 8007caa:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8007cac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cae:	6a3a      	ldr	r2, [r7, #32]
 8007cb0:	4906      	ldr	r1, [pc, #24]	@ (8007ccc <I2C_RequestMemoryRead+0x1cc>)
 8007cb2:	68f8      	ldr	r0, [r7, #12]
 8007cb4:	f000 f92e 	bl	8007f14 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8007cb8:	4603      	mov	r3, r0
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d001      	beq.n	8007cc2 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8007cbe:	2301      	movs	r3, #1
 8007cc0:	e000      	b.n	8007cc4 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8007cc2:	2300      	movs	r3, #0
}
 8007cc4:	4618      	mov	r0, r3
 8007cc6:	3718      	adds	r7, #24
 8007cc8:	46bd      	mov	sp, r7
 8007cca:	bd80      	pop	{r7, pc}
 8007ccc:	00010002 	.word	0x00010002

08007cd0 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8007cd0:	b580      	push	{r7, lr}
 8007cd2:	b086      	sub	sp, #24
 8007cd4:	af00      	add	r7, sp, #0
 8007cd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007cd8:	2300      	movs	r3, #0
 8007cda:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8007cdc:	687b      	ldr	r3, [r7, #4]
 8007cde:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007ce0:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8007ce2:	697b      	ldr	r3, [r7, #20]
 8007ce4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007ce8:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8007cea:	4b4b      	ldr	r3, [pc, #300]	@ (8007e18 <I2C_DMAAbort+0x148>)
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	08db      	lsrs	r3, r3, #3
 8007cf0:	4a4a      	ldr	r2, [pc, #296]	@ (8007e1c <I2C_DMAAbort+0x14c>)
 8007cf2:	fba2 2303 	umull	r2, r3, r2, r3
 8007cf6:	0a1a      	lsrs	r2, r3, #8
 8007cf8:	4613      	mov	r3, r2
 8007cfa:	009b      	lsls	r3, r3, #2
 8007cfc:	4413      	add	r3, r2
 8007cfe:	00da      	lsls	r2, r3, #3
 8007d00:	1ad3      	subs	r3, r2, r3
 8007d02:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8007d04:	68fb      	ldr	r3, [r7, #12]
 8007d06:	2b00      	cmp	r3, #0
 8007d08:	d106      	bne.n	8007d18 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007d0a:	697b      	ldr	r3, [r7, #20]
 8007d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007d0e:	f043 0220 	orr.w	r2, r3, #32
 8007d12:	697b      	ldr	r3, [r7, #20]
 8007d14:	641a      	str	r2, [r3, #64]	@ 0x40
      break;
 8007d16:	e00a      	b.n	8007d2e <I2C_DMAAbort+0x5e>
    }
    count--;
 8007d18:	68fb      	ldr	r3, [r7, #12]
 8007d1a:	3b01      	subs	r3, #1
 8007d1c:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8007d1e:	697b      	ldr	r3, [r7, #20]
 8007d20:	681b      	ldr	r3, [r3, #0]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007d28:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007d2c:	d0ea      	beq.n	8007d04 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8007d2e:	697b      	ldr	r3, [r7, #20]
 8007d30:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d003      	beq.n	8007d3e <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8007d36:	697b      	ldr	r3, [r7, #20]
 8007d38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d3a:	2200      	movs	r2, #0
 8007d3c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8007d3e:	697b      	ldr	r3, [r7, #20]
 8007d40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d42:	2b00      	cmp	r3, #0
 8007d44:	d003      	beq.n	8007d4e <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8007d46:	697b      	ldr	r3, [r7, #20]
 8007d48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d4a:	2200      	movs	r2, #0
 8007d4c:	63da      	str	r2, [r3, #60]	@ 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007d4e:	697b      	ldr	r3, [r7, #20]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	681a      	ldr	r2, [r3, #0]
 8007d54:	697b      	ldr	r3, [r7, #20]
 8007d56:	681b      	ldr	r3, [r3, #0]
 8007d58:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8007d5c:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8007d5e:	697b      	ldr	r3, [r7, #20]
 8007d60:	2200      	movs	r2, #0
 8007d62:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8007d64:	697b      	ldr	r3, [r7, #20]
 8007d66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d68:	2b00      	cmp	r3, #0
 8007d6a:	d003      	beq.n	8007d74 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8007d6c:	697b      	ldr	r3, [r7, #20]
 8007d6e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007d70:	2200      	movs	r2, #0
 8007d72:	651a      	str	r2, [r3, #80]	@ 0x50
  }
  if (hi2c->hdmarx != NULL)
 8007d74:	697b      	ldr	r3, [r7, #20]
 8007d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d78:	2b00      	cmp	r3, #0
 8007d7a:	d003      	beq.n	8007d84 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8007d7c:	697b      	ldr	r3, [r7, #20]
 8007d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007d80:	2200      	movs	r2, #0
 8007d82:	651a      	str	r2, [r3, #80]	@ 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8007d84:	697b      	ldr	r3, [r7, #20]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	681a      	ldr	r2, [r3, #0]
 8007d8a:	697b      	ldr	r3, [r7, #20]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	f022 0201 	bic.w	r2, r2, #1
 8007d92:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8007d94:	697b      	ldr	r3, [r7, #20]
 8007d96:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007d9a:	b2db      	uxtb	r3, r3
 8007d9c:	2b60      	cmp	r3, #96	@ 0x60
 8007d9e:	d10e      	bne.n	8007dbe <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8007da0:	697b      	ldr	r3, [r7, #20]
 8007da2:	2220      	movs	r2, #32
 8007da4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8007da8:	697b      	ldr	r3, [r7, #20]
 8007daa:	2200      	movs	r2, #0
 8007dac:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8007db0:	697b      	ldr	r3, [r7, #20]
 8007db2:	2200      	movs	r2, #0
 8007db4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8007db6:	6978      	ldr	r0, [r7, #20]
 8007db8:	f7fe fbfe 	bl	80065b8 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8007dbc:	e027      	b.n	8007e0e <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8007dbe:	7cfb      	ldrb	r3, [r7, #19]
 8007dc0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8007dc4:	2b28      	cmp	r3, #40	@ 0x28
 8007dc6:	d117      	bne.n	8007df8 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8007dc8:	697b      	ldr	r3, [r7, #20]
 8007dca:	681b      	ldr	r3, [r3, #0]
 8007dcc:	681a      	ldr	r2, [r3, #0]
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	681b      	ldr	r3, [r3, #0]
 8007dd2:	f042 0201 	orr.w	r2, r2, #1
 8007dd6:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8007dd8:	697b      	ldr	r3, [r7, #20]
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	681a      	ldr	r2, [r3, #0]
 8007dde:	697b      	ldr	r3, [r7, #20]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8007de6:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8007de8:	697b      	ldr	r3, [r7, #20]
 8007dea:	2200      	movs	r2, #0
 8007dec:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8007dee:	697b      	ldr	r3, [r7, #20]
 8007df0:	2228      	movs	r2, #40	@ 0x28
 8007df2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
 8007df6:	e007      	b.n	8007e08 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8007df8:	697b      	ldr	r3, [r7, #20]
 8007dfa:	2220      	movs	r2, #32
 8007dfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8007e00:	697b      	ldr	r3, [r7, #20]
 8007e02:	2200      	movs	r2, #0
 8007e04:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8007e08:	6978      	ldr	r0, [r7, #20]
 8007e0a:	f7fe fbcb 	bl	80065a4 <HAL_I2C_ErrorCallback>
}
 8007e0e:	bf00      	nop
 8007e10:	3718      	adds	r7, #24
 8007e12:	46bd      	mov	sp, r7
 8007e14:	bd80      	pop	{r7, pc}
 8007e16:	bf00      	nop
 8007e18:	20000048 	.word	0x20000048
 8007e1c:	14f8b589 	.word	0x14f8b589

08007e20 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8007e20:	b580      	push	{r7, lr}
 8007e22:	b084      	sub	sp, #16
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	60f8      	str	r0, [r7, #12]
 8007e28:	60b9      	str	r1, [r7, #8]
 8007e2a:	603b      	str	r3, [r7, #0]
 8007e2c:	4613      	mov	r3, r2
 8007e2e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007e30:	e048      	b.n	8007ec4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007e32:	683b      	ldr	r3, [r7, #0]
 8007e34:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007e38:	d044      	beq.n	8007ec4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007e3a:	f7fc fa05 	bl	8004248 <HAL_GetTick>
 8007e3e:	4602      	mov	r2, r0
 8007e40:	69bb      	ldr	r3, [r7, #24]
 8007e42:	1ad3      	subs	r3, r2, r3
 8007e44:	683a      	ldr	r2, [r7, #0]
 8007e46:	429a      	cmp	r2, r3
 8007e48:	d302      	bcc.n	8007e50 <I2C_WaitOnFlagUntilTimeout+0x30>
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	2b00      	cmp	r3, #0
 8007e4e:	d139      	bne.n	8007ec4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007e50:	68bb      	ldr	r3, [r7, #8]
 8007e52:	0c1b      	lsrs	r3, r3, #16
 8007e54:	b2db      	uxtb	r3, r3
 8007e56:	2b01      	cmp	r3, #1
 8007e58:	d10d      	bne.n	8007e76 <I2C_WaitOnFlagUntilTimeout+0x56>
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	681b      	ldr	r3, [r3, #0]
 8007e5e:	695b      	ldr	r3, [r3, #20]
 8007e60:	43da      	mvns	r2, r3
 8007e62:	68bb      	ldr	r3, [r7, #8]
 8007e64:	4013      	ands	r3, r2
 8007e66:	b29b      	uxth	r3, r3
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	bf0c      	ite	eq
 8007e6c:	2301      	moveq	r3, #1
 8007e6e:	2300      	movne	r3, #0
 8007e70:	b2db      	uxtb	r3, r3
 8007e72:	461a      	mov	r2, r3
 8007e74:	e00c      	b.n	8007e90 <I2C_WaitOnFlagUntilTimeout+0x70>
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	681b      	ldr	r3, [r3, #0]
 8007e7a:	699b      	ldr	r3, [r3, #24]
 8007e7c:	43da      	mvns	r2, r3
 8007e7e:	68bb      	ldr	r3, [r7, #8]
 8007e80:	4013      	ands	r3, r2
 8007e82:	b29b      	uxth	r3, r3
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	bf0c      	ite	eq
 8007e88:	2301      	moveq	r3, #1
 8007e8a:	2300      	movne	r3, #0
 8007e8c:	b2db      	uxtb	r3, r3
 8007e8e:	461a      	mov	r2, r3
 8007e90:	79fb      	ldrb	r3, [r7, #7]
 8007e92:	429a      	cmp	r2, r3
 8007e94:	d116      	bne.n	8007ec4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8007e96:	68fb      	ldr	r3, [r7, #12]
 8007e98:	2200      	movs	r2, #0
 8007e9a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	2220      	movs	r2, #32
 8007ea0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8007ea4:	68fb      	ldr	r3, [r7, #12]
 8007ea6:	2200      	movs	r2, #0
 8007ea8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8007eac:	68fb      	ldr	r3, [r7, #12]
 8007eae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007eb0:	f043 0220 	orr.w	r2, r3, #32
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007eb8:	68fb      	ldr	r3, [r7, #12]
 8007eba:	2200      	movs	r2, #0
 8007ebc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8007ec0:	2301      	movs	r3, #1
 8007ec2:	e023      	b.n	8007f0c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	0c1b      	lsrs	r3, r3, #16
 8007ec8:	b2db      	uxtb	r3, r3
 8007eca:	2b01      	cmp	r3, #1
 8007ecc:	d10d      	bne.n	8007eea <I2C_WaitOnFlagUntilTimeout+0xca>
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681b      	ldr	r3, [r3, #0]
 8007ed2:	695b      	ldr	r3, [r3, #20]
 8007ed4:	43da      	mvns	r2, r3
 8007ed6:	68bb      	ldr	r3, [r7, #8]
 8007ed8:	4013      	ands	r3, r2
 8007eda:	b29b      	uxth	r3, r3
 8007edc:	2b00      	cmp	r3, #0
 8007ede:	bf0c      	ite	eq
 8007ee0:	2301      	moveq	r3, #1
 8007ee2:	2300      	movne	r3, #0
 8007ee4:	b2db      	uxtb	r3, r3
 8007ee6:	461a      	mov	r2, r3
 8007ee8:	e00c      	b.n	8007f04 <I2C_WaitOnFlagUntilTimeout+0xe4>
 8007eea:	68fb      	ldr	r3, [r7, #12]
 8007eec:	681b      	ldr	r3, [r3, #0]
 8007eee:	699b      	ldr	r3, [r3, #24]
 8007ef0:	43da      	mvns	r2, r3
 8007ef2:	68bb      	ldr	r3, [r7, #8]
 8007ef4:	4013      	ands	r3, r2
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	2b00      	cmp	r3, #0
 8007efa:	bf0c      	ite	eq
 8007efc:	2301      	moveq	r3, #1
 8007efe:	2300      	movne	r3, #0
 8007f00:	b2db      	uxtb	r3, r3
 8007f02:	461a      	mov	r2, r3
 8007f04:	79fb      	ldrb	r3, [r7, #7]
 8007f06:	429a      	cmp	r2, r3
 8007f08:	d093      	beq.n	8007e32 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007f0a:	2300      	movs	r3, #0
}
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	3710      	adds	r7, #16
 8007f10:	46bd      	mov	sp, r7
 8007f12:	bd80      	pop	{r7, pc}

08007f14 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8007f14:	b580      	push	{r7, lr}
 8007f16:	b084      	sub	sp, #16
 8007f18:	af00      	add	r7, sp, #0
 8007f1a:	60f8      	str	r0, [r7, #12]
 8007f1c:	60b9      	str	r1, [r7, #8]
 8007f1e:	607a      	str	r2, [r7, #4]
 8007f20:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8007f22:	e071      	b.n	8008008 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007f24:	68fb      	ldr	r3, [r7, #12]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	695b      	ldr	r3, [r3, #20]
 8007f2a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007f2e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007f32:	d123      	bne.n	8007f7c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	681a      	ldr	r2, [r3, #0]
 8007f3a:	68fb      	ldr	r3, [r7, #12]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8007f42:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8007f4c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2200      	movs	r2, #0
 8007f52:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8007f54:	68fb      	ldr	r3, [r7, #12]
 8007f56:	2220      	movs	r2, #32
 8007f58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007f5c:	68fb      	ldr	r3, [r7, #12]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8007f64:	68fb      	ldr	r3, [r7, #12]
 8007f66:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007f68:	f043 0204 	orr.w	r2, r3, #4
 8007f6c:	68fb      	ldr	r3, [r7, #12]
 8007f6e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007f70:	68fb      	ldr	r3, [r7, #12]
 8007f72:	2200      	movs	r2, #0
 8007f74:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8007f78:	2301      	movs	r3, #1
 8007f7a:	e067      	b.n	800804c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007f82:	d041      	beq.n	8008008 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007f84:	f7fc f960 	bl	8004248 <HAL_GetTick>
 8007f88:	4602      	mov	r2, r0
 8007f8a:	683b      	ldr	r3, [r7, #0]
 8007f8c:	1ad3      	subs	r3, r2, r3
 8007f8e:	687a      	ldr	r2, [r7, #4]
 8007f90:	429a      	cmp	r2, r3
 8007f92:	d302      	bcc.n	8007f9a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8007f94:	687b      	ldr	r3, [r7, #4]
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d136      	bne.n	8008008 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8007f9a:	68bb      	ldr	r3, [r7, #8]
 8007f9c:	0c1b      	lsrs	r3, r3, #16
 8007f9e:	b2db      	uxtb	r3, r3
 8007fa0:	2b01      	cmp	r3, #1
 8007fa2:	d10c      	bne.n	8007fbe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	681b      	ldr	r3, [r3, #0]
 8007fa8:	695b      	ldr	r3, [r3, #20]
 8007faa:	43da      	mvns	r2, r3
 8007fac:	68bb      	ldr	r3, [r7, #8]
 8007fae:	4013      	ands	r3, r2
 8007fb0:	b29b      	uxth	r3, r3
 8007fb2:	2b00      	cmp	r3, #0
 8007fb4:	bf14      	ite	ne
 8007fb6:	2301      	movne	r3, #1
 8007fb8:	2300      	moveq	r3, #0
 8007fba:	b2db      	uxtb	r3, r3
 8007fbc:	e00b      	b.n	8007fd6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	699b      	ldr	r3, [r3, #24]
 8007fc4:	43da      	mvns	r2, r3
 8007fc6:	68bb      	ldr	r3, [r7, #8]
 8007fc8:	4013      	ands	r3, r2
 8007fca:	b29b      	uxth	r3, r3
 8007fcc:	2b00      	cmp	r3, #0
 8007fce:	bf14      	ite	ne
 8007fd0:	2301      	movne	r3, #1
 8007fd2:	2300      	moveq	r3, #0
 8007fd4:	b2db      	uxtb	r3, r3
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d016      	beq.n	8008008 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8007fda:	68fb      	ldr	r3, [r7, #12]
 8007fdc:	2200      	movs	r2, #0
 8007fde:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8007fe0:	68fb      	ldr	r3, [r7, #12]
 8007fe2:	2220      	movs	r2, #32
 8007fe4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8007fe8:	68fb      	ldr	r3, [r7, #12]
 8007fea:	2200      	movs	r2, #0
 8007fec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8007ff0:	68fb      	ldr	r3, [r7, #12]
 8007ff2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007ff4:	f043 0220 	orr.w	r2, r3, #32
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007ffc:	68fb      	ldr	r3, [r7, #12]
 8007ffe:	2200      	movs	r2, #0
 8008000:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008004:	2301      	movs	r3, #1
 8008006:	e021      	b.n	800804c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8008008:	68bb      	ldr	r3, [r7, #8]
 800800a:	0c1b      	lsrs	r3, r3, #16
 800800c:	b2db      	uxtb	r3, r3
 800800e:	2b01      	cmp	r3, #1
 8008010:	d10c      	bne.n	800802c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8008012:	68fb      	ldr	r3, [r7, #12]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	695b      	ldr	r3, [r3, #20]
 8008018:	43da      	mvns	r2, r3
 800801a:	68bb      	ldr	r3, [r7, #8]
 800801c:	4013      	ands	r3, r2
 800801e:	b29b      	uxth	r3, r3
 8008020:	2b00      	cmp	r3, #0
 8008022:	bf14      	ite	ne
 8008024:	2301      	movne	r3, #1
 8008026:	2300      	moveq	r3, #0
 8008028:	b2db      	uxtb	r3, r3
 800802a:	e00b      	b.n	8008044 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800802c:	68fb      	ldr	r3, [r7, #12]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	699b      	ldr	r3, [r3, #24]
 8008032:	43da      	mvns	r2, r3
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	4013      	ands	r3, r2
 8008038:	b29b      	uxth	r3, r3
 800803a:	2b00      	cmp	r3, #0
 800803c:	bf14      	ite	ne
 800803e:	2301      	movne	r3, #1
 8008040:	2300      	moveq	r3, #0
 8008042:	b2db      	uxtb	r3, r3
 8008044:	2b00      	cmp	r3, #0
 8008046:	f47f af6d 	bne.w	8007f24 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800804a:	2300      	movs	r3, #0
}
 800804c:	4618      	mov	r0, r3
 800804e:	3710      	adds	r7, #16
 8008050:	46bd      	mov	sp, r7
 8008052:	bd80      	pop	{r7, pc}

08008054 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8008054:	b580      	push	{r7, lr}
 8008056:	b084      	sub	sp, #16
 8008058:	af00      	add	r7, sp, #0
 800805a:	60f8      	str	r0, [r7, #12]
 800805c:	60b9      	str	r1, [r7, #8]
 800805e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8008060:	e034      	b.n	80080cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8008062:	68f8      	ldr	r0, [r7, #12]
 8008064:	f000 f915 	bl	8008292 <I2C_IsAcknowledgeFailed>
 8008068:	4603      	mov	r3, r0
 800806a:	2b00      	cmp	r3, #0
 800806c:	d001      	beq.n	8008072 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800806e:	2301      	movs	r3, #1
 8008070:	e034      	b.n	80080dc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008072:	68bb      	ldr	r3, [r7, #8]
 8008074:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008078:	d028      	beq.n	80080cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800807a:	f7fc f8e5 	bl	8004248 <HAL_GetTick>
 800807e:	4602      	mov	r2, r0
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	1ad3      	subs	r3, r2, r3
 8008084:	68ba      	ldr	r2, [r7, #8]
 8008086:	429a      	cmp	r2, r3
 8008088:	d302      	bcc.n	8008090 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800808a:	68bb      	ldr	r3, [r7, #8]
 800808c:	2b00      	cmp	r3, #0
 800808e:	d11d      	bne.n	80080cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8008090:	68fb      	ldr	r3, [r7, #12]
 8008092:	681b      	ldr	r3, [r3, #0]
 8008094:	695b      	ldr	r3, [r3, #20]
 8008096:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800809a:	2b80      	cmp	r3, #128	@ 0x80
 800809c:	d016      	beq.n	80080cc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800809e:	68fb      	ldr	r3, [r7, #12]
 80080a0:	2200      	movs	r2, #0
 80080a2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80080a4:	68fb      	ldr	r3, [r7, #12]
 80080a6:	2220      	movs	r2, #32
 80080a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80080ac:	68fb      	ldr	r3, [r7, #12]
 80080ae:	2200      	movs	r2, #0
 80080b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80080b4:	68fb      	ldr	r3, [r7, #12]
 80080b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80080b8:	f043 0220 	orr.w	r2, r3, #32
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80080c0:	68fb      	ldr	r3, [r7, #12]
 80080c2:	2200      	movs	r2, #0
 80080c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80080c8:	2301      	movs	r3, #1
 80080ca:	e007      	b.n	80080dc <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80080cc:	68fb      	ldr	r3, [r7, #12]
 80080ce:	681b      	ldr	r3, [r3, #0]
 80080d0:	695b      	ldr	r3, [r3, #20]
 80080d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80080d6:	2b80      	cmp	r3, #128	@ 0x80
 80080d8:	d1c3      	bne.n	8008062 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80080da:	2300      	movs	r3, #0
}
 80080dc:	4618      	mov	r0, r3
 80080de:	3710      	adds	r7, #16
 80080e0:	46bd      	mov	sp, r7
 80080e2:	bd80      	pop	{r7, pc}

080080e4 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80080e4:	b580      	push	{r7, lr}
 80080e6:	b084      	sub	sp, #16
 80080e8:	af00      	add	r7, sp, #0
 80080ea:	60f8      	str	r0, [r7, #12]
 80080ec:	60b9      	str	r1, [r7, #8]
 80080ee:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80080f0:	e034      	b.n	800815c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80080f2:	68f8      	ldr	r0, [r7, #12]
 80080f4:	f000 f8cd 	bl	8008292 <I2C_IsAcknowledgeFailed>
 80080f8:	4603      	mov	r3, r0
 80080fa:	2b00      	cmp	r3, #0
 80080fc:	d001      	beq.n	8008102 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80080fe:	2301      	movs	r3, #1
 8008100:	e034      	b.n	800816c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008102:	68bb      	ldr	r3, [r7, #8]
 8008104:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008108:	d028      	beq.n	800815c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800810a:	f7fc f89d 	bl	8004248 <HAL_GetTick>
 800810e:	4602      	mov	r2, r0
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	1ad3      	subs	r3, r2, r3
 8008114:	68ba      	ldr	r2, [r7, #8]
 8008116:	429a      	cmp	r2, r3
 8008118:	d302      	bcc.n	8008120 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800811a:	68bb      	ldr	r3, [r7, #8]
 800811c:	2b00      	cmp	r3, #0
 800811e:	d11d      	bne.n	800815c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8008120:	68fb      	ldr	r3, [r7, #12]
 8008122:	681b      	ldr	r3, [r3, #0]
 8008124:	695b      	ldr	r3, [r3, #20]
 8008126:	f003 0304 	and.w	r3, r3, #4
 800812a:	2b04      	cmp	r3, #4
 800812c:	d016      	beq.n	800815c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800812e:	68fb      	ldr	r3, [r7, #12]
 8008130:	2200      	movs	r2, #0
 8008132:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8008134:	68fb      	ldr	r3, [r7, #12]
 8008136:	2220      	movs	r2, #32
 8008138:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800813c:	68fb      	ldr	r3, [r7, #12]
 800813e:	2200      	movs	r2, #0
 8008140:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008148:	f043 0220 	orr.w	r2, r3, #32
 800814c:	68fb      	ldr	r3, [r7, #12]
 800814e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8008150:	68fb      	ldr	r3, [r7, #12]
 8008152:	2200      	movs	r2, #0
 8008154:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8008158:	2301      	movs	r3, #1
 800815a:	e007      	b.n	800816c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800815c:	68fb      	ldr	r3, [r7, #12]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	695b      	ldr	r3, [r3, #20]
 8008162:	f003 0304 	and.w	r3, r3, #4
 8008166:	2b04      	cmp	r3, #4
 8008168:	d1c3      	bne.n	80080f2 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800816a:	2300      	movs	r3, #0
}
 800816c:	4618      	mov	r0, r3
 800816e:	3710      	adds	r7, #16
 8008170:	46bd      	mov	sp, r7
 8008172:	bd80      	pop	{r7, pc}

08008174 <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8008174:	b480      	push	{r7}
 8008176:	b085      	sub	sp, #20
 8008178:	af00      	add	r7, sp, #0
 800817a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800817c:	2300      	movs	r3, #0
 800817e:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8008180:	4b13      	ldr	r3, [pc, #76]	@ (80081d0 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8008182:	681b      	ldr	r3, [r3, #0]
 8008184:	08db      	lsrs	r3, r3, #3
 8008186:	4a13      	ldr	r2, [pc, #76]	@ (80081d4 <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8008188:	fba2 2303 	umull	r2, r3, r2, r3
 800818c:	0a1a      	lsrs	r2, r3, #8
 800818e:	4613      	mov	r3, r2
 8008190:	009b      	lsls	r3, r3, #2
 8008192:	4413      	add	r3, r2
 8008194:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	3b01      	subs	r3, #1
 800819a:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 800819c:	68fb      	ldr	r3, [r7, #12]
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d107      	bne.n	80081b2 <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80081a6:	f043 0220 	orr.w	r2, r3, #32
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	641a      	str	r2, [r3, #64]	@ 0x40

      return HAL_ERROR;
 80081ae:	2301      	movs	r3, #1
 80081b0:	e008      	b.n	80081c4 <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	681b      	ldr	r3, [r3, #0]
 80081b8:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80081bc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80081c0:	d0e9      	beq.n	8008196 <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 80081c2:	2300      	movs	r3, #0
}
 80081c4:	4618      	mov	r0, r3
 80081c6:	3714      	adds	r7, #20
 80081c8:	46bd      	mov	sp, r7
 80081ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081ce:	4770      	bx	lr
 80081d0:	20000048 	.word	0x20000048
 80081d4:	14f8b589 	.word	0x14f8b589

080081d8 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80081d8:	b580      	push	{r7, lr}
 80081da:	b084      	sub	sp, #16
 80081dc:	af00      	add	r7, sp, #0
 80081de:	60f8      	str	r0, [r7, #12]
 80081e0:	60b9      	str	r1, [r7, #8]
 80081e2:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80081e4:	e049      	b.n	800827a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80081e6:	68fb      	ldr	r3, [r7, #12]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	695b      	ldr	r3, [r3, #20]
 80081ec:	f003 0310 	and.w	r3, r3, #16
 80081f0:	2b10      	cmp	r3, #16
 80081f2:	d119      	bne.n	8008228 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80081f4:	68fb      	ldr	r3, [r7, #12]
 80081f6:	681b      	ldr	r3, [r3, #0]
 80081f8:	f06f 0210 	mvn.w	r2, #16
 80081fc:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80081fe:	68fb      	ldr	r3, [r7, #12]
 8008200:	2200      	movs	r2, #0
 8008202:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8008204:	68fb      	ldr	r3, [r7, #12]
 8008206:	2220      	movs	r2, #32
 8008208:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800820c:	68fb      	ldr	r3, [r7, #12]
 800820e:	2200      	movs	r2, #0
 8008210:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8008214:	68fb      	ldr	r3, [r7, #12]
 8008216:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800821c:	68fb      	ldr	r3, [r7, #12]
 800821e:	2200      	movs	r2, #0
 8008220:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8008224:	2301      	movs	r3, #1
 8008226:	e030      	b.n	800828a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008228:	f7fc f80e 	bl	8004248 <HAL_GetTick>
 800822c:	4602      	mov	r2, r0
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	1ad3      	subs	r3, r2, r3
 8008232:	68ba      	ldr	r2, [r7, #8]
 8008234:	429a      	cmp	r2, r3
 8008236:	d302      	bcc.n	800823e <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8008238:	68bb      	ldr	r3, [r7, #8]
 800823a:	2b00      	cmp	r3, #0
 800823c:	d11d      	bne.n	800827a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 800823e:	68fb      	ldr	r3, [r7, #12]
 8008240:	681b      	ldr	r3, [r3, #0]
 8008242:	695b      	ldr	r3, [r3, #20]
 8008244:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008248:	2b40      	cmp	r3, #64	@ 0x40
 800824a:	d016      	beq.n	800827a <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800824c:	68fb      	ldr	r3, [r7, #12]
 800824e:	2200      	movs	r2, #0
 8008250:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8008252:	68fb      	ldr	r3, [r7, #12]
 8008254:	2220      	movs	r2, #32
 8008256:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800825a:	68fb      	ldr	r3, [r7, #12]
 800825c:	2200      	movs	r2, #0
 800825e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8008262:	68fb      	ldr	r3, [r7, #12]
 8008264:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008266:	f043 0220 	orr.w	r2, r3, #32
 800826a:	68fb      	ldr	r3, [r7, #12]
 800826c:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800826e:	68fb      	ldr	r3, [r7, #12]
 8008270:	2200      	movs	r2, #0
 8008272:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8008276:	2301      	movs	r3, #1
 8008278:	e007      	b.n	800828a <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 800827a:	68fb      	ldr	r3, [r7, #12]
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	695b      	ldr	r3, [r3, #20]
 8008280:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008284:	2b40      	cmp	r3, #64	@ 0x40
 8008286:	d1ae      	bne.n	80081e6 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8008288:	2300      	movs	r3, #0
}
 800828a:	4618      	mov	r0, r3
 800828c:	3710      	adds	r7, #16
 800828e:	46bd      	mov	sp, r7
 8008290:	bd80      	pop	{r7, pc}

08008292 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8008292:	b480      	push	{r7}
 8008294:	b083      	sub	sp, #12
 8008296:	af00      	add	r7, sp, #0
 8008298:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800829a:	687b      	ldr	r3, [r7, #4]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	695b      	ldr	r3, [r3, #20]
 80082a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80082a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80082a8:	d11b      	bne.n	80082e2 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	681b      	ldr	r3, [r3, #0]
 80082ae:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80082b2:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80082b4:	687b      	ldr	r3, [r7, #4]
 80082b6:	2200      	movs	r2, #0
 80082b8:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	2220      	movs	r2, #32
 80082be:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80082c2:	687b      	ldr	r3, [r7, #4]
 80082c4:	2200      	movs	r2, #0
 80082c6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80082ca:	687b      	ldr	r3, [r7, #4]
 80082cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80082ce:	f043 0204 	orr.w	r2, r3, #4
 80082d2:	687b      	ldr	r3, [r7, #4]
 80082d4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	2200      	movs	r2, #0
 80082da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80082de:	2301      	movs	r3, #1
 80082e0:	e000      	b.n	80082e4 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80082e2:	2300      	movs	r3, #0
}
 80082e4:	4618      	mov	r0, r3
 80082e6:	370c      	adds	r7, #12
 80082e8:	46bd      	mov	sp, r7
 80082ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082ee:	4770      	bx	lr

080082f0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 80082f0:	b480      	push	{r7}
 80082f2:	b083      	sub	sp, #12
 80082f4:	af00      	add	r7, sp, #0
 80082f6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 80082f8:	687b      	ldr	r3, [r7, #4]
 80082fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80082fc:	f5b3 0f2a 	cmp.w	r3, #11141120	@ 0xaa0000
 8008300:	d103      	bne.n	800830a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	2201      	movs	r2, #1
 8008306:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8008308:	e007      	b.n	800831a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800830e:	f1b3 4f2a 	cmp.w	r3, #2852126720	@ 0xaa000000
 8008312:	d102      	bne.n	800831a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8008314:	687b      	ldr	r3, [r7, #4]
 8008316:	2208      	movs	r2, #8
 8008318:	62da      	str	r2, [r3, #44]	@ 0x2c
}
 800831a:	bf00      	nop
 800831c:	370c      	adds	r7, #12
 800831e:	46bd      	mov	sp, r7
 8008320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008324:	4770      	bx	lr
	...

08008328 <HAL_PWR_PVD_IRQHandler>:
  * @brief This function handles the PWR PVD interrupt request.
  * @note This API should be called under the PVD_IRQHandler().
  * @retval None
  */
void HAL_PWR_PVD_IRQHandler(void)
{
 8008328:	b580      	push	{r7, lr}
 800832a:	af00      	add	r7, sp, #0
  /* Check PWR Exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != RESET)
 800832c:	4b06      	ldr	r3, [pc, #24]	@ (8008348 <HAL_PWR_PVD_IRQHandler+0x20>)
 800832e:	695b      	ldr	r3, [r3, #20]
 8008330:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8008334:	2b00      	cmp	r3, #0
 8008336:	d005      	beq.n	8008344 <HAL_PWR_PVD_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 8008338:	f000 f808 	bl	800834c <HAL_PWR_PVDCallback>
    
    /* Clear PWR Exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 800833c:	4b02      	ldr	r3, [pc, #8]	@ (8008348 <HAL_PWR_PVD_IRQHandler+0x20>)
 800833e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8008342:	615a      	str	r2, [r3, #20]
  }
}
 8008344:	bf00      	nop
 8008346:	bd80      	pop	{r7, pc}
 8008348:	40013c00 	.word	0x40013c00

0800834c <HAL_PWR_PVDCallback>:
/**
  * @brief  PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 800834c:	b480      	push	{r7}
 800834e:	af00      	add	r7, sp, #0
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_PWR_PVDCallback could be implemented in the user file
   */ 
}
 8008350:	bf00      	nop
 8008352:	46bd      	mov	sp, r7
 8008354:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008358:	4770      	bx	lr
	...

0800835c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800835c:	b580      	push	{r7, lr}
 800835e:	b086      	sub	sp, #24
 8008360:	af00      	add	r7, sp, #0
 8008362:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	2b00      	cmp	r3, #0
 8008368:	d101      	bne.n	800836e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800836a:	2301      	movs	r3, #1
 800836c:	e267      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	681b      	ldr	r3, [r3, #0]
 8008372:	f003 0301 	and.w	r3, r3, #1
 8008376:	2b00      	cmp	r3, #0
 8008378:	d075      	beq.n	8008466 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800837a:	4b88      	ldr	r3, [pc, #544]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 800837c:	689b      	ldr	r3, [r3, #8]
 800837e:	f003 030c 	and.w	r3, r3, #12
 8008382:	2b04      	cmp	r3, #4
 8008384:	d00c      	beq.n	80083a0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008386:	4b85      	ldr	r3, [pc, #532]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 8008388:	689b      	ldr	r3, [r3, #8]
 800838a:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800838e:	2b08      	cmp	r3, #8
 8008390:	d112      	bne.n	80083b8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008392:	4b82      	ldr	r3, [pc, #520]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 8008394:	685b      	ldr	r3, [r3, #4]
 8008396:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800839a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800839e:	d10b      	bne.n	80083b8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80083a0:	4b7e      	ldr	r3, [pc, #504]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 80083a2:	681b      	ldr	r3, [r3, #0]
 80083a4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	d05b      	beq.n	8008464 <HAL_RCC_OscConfig+0x108>
 80083ac:	687b      	ldr	r3, [r7, #4]
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d157      	bne.n	8008464 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80083b4:	2301      	movs	r3, #1
 80083b6:	e242      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80083b8:	687b      	ldr	r3, [r7, #4]
 80083ba:	685b      	ldr	r3, [r3, #4]
 80083bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80083c0:	d106      	bne.n	80083d0 <HAL_RCC_OscConfig+0x74>
 80083c2:	4b76      	ldr	r3, [pc, #472]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 80083c4:	681b      	ldr	r3, [r3, #0]
 80083c6:	4a75      	ldr	r2, [pc, #468]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 80083c8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80083cc:	6013      	str	r3, [r2, #0]
 80083ce:	e01d      	b.n	800840c <HAL_RCC_OscConfig+0xb0>
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	685b      	ldr	r3, [r3, #4]
 80083d4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80083d8:	d10c      	bne.n	80083f4 <HAL_RCC_OscConfig+0x98>
 80083da:	4b70      	ldr	r3, [pc, #448]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	4a6f      	ldr	r2, [pc, #444]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 80083e0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80083e4:	6013      	str	r3, [r2, #0]
 80083e6:	4b6d      	ldr	r3, [pc, #436]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	4a6c      	ldr	r2, [pc, #432]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 80083ec:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80083f0:	6013      	str	r3, [r2, #0]
 80083f2:	e00b      	b.n	800840c <HAL_RCC_OscConfig+0xb0>
 80083f4:	4b69      	ldr	r3, [pc, #420]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4a68      	ldr	r2, [pc, #416]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 80083fa:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80083fe:	6013      	str	r3, [r2, #0]
 8008400:	4b66      	ldr	r3, [pc, #408]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 8008402:	681b      	ldr	r3, [r3, #0]
 8008404:	4a65      	ldr	r2, [pc, #404]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 8008406:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800840a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d013      	beq.n	800843c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008414:	f7fb ff18 	bl	8004248 <HAL_GetTick>
 8008418:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800841a:	e008      	b.n	800842e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800841c:	f7fb ff14 	bl	8004248 <HAL_GetTick>
 8008420:	4602      	mov	r2, r0
 8008422:	693b      	ldr	r3, [r7, #16]
 8008424:	1ad3      	subs	r3, r2, r3
 8008426:	2b64      	cmp	r3, #100	@ 0x64
 8008428:	d901      	bls.n	800842e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800842a:	2303      	movs	r3, #3
 800842c:	e207      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800842e:	4b5b      	ldr	r3, [pc, #364]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 8008430:	681b      	ldr	r3, [r3, #0]
 8008432:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008436:	2b00      	cmp	r3, #0
 8008438:	d0f0      	beq.n	800841c <HAL_RCC_OscConfig+0xc0>
 800843a:	e014      	b.n	8008466 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800843c:	f7fb ff04 	bl	8004248 <HAL_GetTick>
 8008440:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008442:	e008      	b.n	8008456 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8008444:	f7fb ff00 	bl	8004248 <HAL_GetTick>
 8008448:	4602      	mov	r2, r0
 800844a:	693b      	ldr	r3, [r7, #16]
 800844c:	1ad3      	subs	r3, r2, r3
 800844e:	2b64      	cmp	r3, #100	@ 0x64
 8008450:	d901      	bls.n	8008456 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008452:	2303      	movs	r3, #3
 8008454:	e1f3      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008456:	4b51      	ldr	r3, [pc, #324]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 8008458:	681b      	ldr	r3, [r3, #0]
 800845a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800845e:	2b00      	cmp	r3, #0
 8008460:	d1f0      	bne.n	8008444 <HAL_RCC_OscConfig+0xe8>
 8008462:	e000      	b.n	8008466 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008464:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008466:	687b      	ldr	r3, [r7, #4]
 8008468:	681b      	ldr	r3, [r3, #0]
 800846a:	f003 0302 	and.w	r3, r3, #2
 800846e:	2b00      	cmp	r3, #0
 8008470:	d063      	beq.n	800853a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008472:	4b4a      	ldr	r3, [pc, #296]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 8008474:	689b      	ldr	r3, [r3, #8]
 8008476:	f003 030c 	and.w	r3, r3, #12
 800847a:	2b00      	cmp	r3, #0
 800847c:	d00b      	beq.n	8008496 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800847e:	4b47      	ldr	r3, [pc, #284]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 8008480:	689b      	ldr	r3, [r3, #8]
 8008482:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8008486:	2b08      	cmp	r3, #8
 8008488:	d11c      	bne.n	80084c4 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800848a:	4b44      	ldr	r3, [pc, #272]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 800848c:	685b      	ldr	r3, [r3, #4]
 800848e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008492:	2b00      	cmp	r3, #0
 8008494:	d116      	bne.n	80084c4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008496:	4b41      	ldr	r3, [pc, #260]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 8008498:	681b      	ldr	r3, [r3, #0]
 800849a:	f003 0302 	and.w	r3, r3, #2
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d005      	beq.n	80084ae <HAL_RCC_OscConfig+0x152>
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	68db      	ldr	r3, [r3, #12]
 80084a6:	2b01      	cmp	r3, #1
 80084a8:	d001      	beq.n	80084ae <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80084aa:	2301      	movs	r3, #1
 80084ac:	e1c7      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084ae:	4b3b      	ldr	r3, [pc, #236]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 80084b0:	681b      	ldr	r3, [r3, #0]
 80084b2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80084b6:	687b      	ldr	r3, [r7, #4]
 80084b8:	691b      	ldr	r3, [r3, #16]
 80084ba:	00db      	lsls	r3, r3, #3
 80084bc:	4937      	ldr	r1, [pc, #220]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 80084be:	4313      	orrs	r3, r2
 80084c0:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80084c2:	e03a      	b.n	800853a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80084c4:	687b      	ldr	r3, [r7, #4]
 80084c6:	68db      	ldr	r3, [r3, #12]
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d020      	beq.n	800850e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80084cc:	4b34      	ldr	r3, [pc, #208]	@ (80085a0 <HAL_RCC_OscConfig+0x244>)
 80084ce:	2201      	movs	r2, #1
 80084d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80084d2:	f7fb feb9 	bl	8004248 <HAL_GetTick>
 80084d6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80084d8:	e008      	b.n	80084ec <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80084da:	f7fb feb5 	bl	8004248 <HAL_GetTick>
 80084de:	4602      	mov	r2, r0
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	1ad3      	subs	r3, r2, r3
 80084e4:	2b02      	cmp	r3, #2
 80084e6:	d901      	bls.n	80084ec <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80084e8:	2303      	movs	r3, #3
 80084ea:	e1a8      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80084ec:	4b2b      	ldr	r3, [pc, #172]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 80084ee:	681b      	ldr	r3, [r3, #0]
 80084f0:	f003 0302 	and.w	r3, r3, #2
 80084f4:	2b00      	cmp	r3, #0
 80084f6:	d0f0      	beq.n	80084da <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80084f8:	4b28      	ldr	r3, [pc, #160]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	691b      	ldr	r3, [r3, #16]
 8008504:	00db      	lsls	r3, r3, #3
 8008506:	4925      	ldr	r1, [pc, #148]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 8008508:	4313      	orrs	r3, r2
 800850a:	600b      	str	r3, [r1, #0]
 800850c:	e015      	b.n	800853a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800850e:	4b24      	ldr	r3, [pc, #144]	@ (80085a0 <HAL_RCC_OscConfig+0x244>)
 8008510:	2200      	movs	r2, #0
 8008512:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008514:	f7fb fe98 	bl	8004248 <HAL_GetTick>
 8008518:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800851a:	e008      	b.n	800852e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800851c:	f7fb fe94 	bl	8004248 <HAL_GetTick>
 8008520:	4602      	mov	r2, r0
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	1ad3      	subs	r3, r2, r3
 8008526:	2b02      	cmp	r3, #2
 8008528:	d901      	bls.n	800852e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800852a:	2303      	movs	r3, #3
 800852c:	e187      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800852e:	4b1b      	ldr	r3, [pc, #108]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	f003 0302 	and.w	r3, r3, #2
 8008536:	2b00      	cmp	r3, #0
 8008538:	d1f0      	bne.n	800851c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800853a:	687b      	ldr	r3, [r7, #4]
 800853c:	681b      	ldr	r3, [r3, #0]
 800853e:	f003 0308 	and.w	r3, r3, #8
 8008542:	2b00      	cmp	r3, #0
 8008544:	d036      	beq.n	80085b4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	695b      	ldr	r3, [r3, #20]
 800854a:	2b00      	cmp	r3, #0
 800854c:	d016      	beq.n	800857c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800854e:	4b15      	ldr	r3, [pc, #84]	@ (80085a4 <HAL_RCC_OscConfig+0x248>)
 8008550:	2201      	movs	r2, #1
 8008552:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008554:	f7fb fe78 	bl	8004248 <HAL_GetTick>
 8008558:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800855a:	e008      	b.n	800856e <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800855c:	f7fb fe74 	bl	8004248 <HAL_GetTick>
 8008560:	4602      	mov	r2, r0
 8008562:	693b      	ldr	r3, [r7, #16]
 8008564:	1ad3      	subs	r3, r2, r3
 8008566:	2b02      	cmp	r3, #2
 8008568:	d901      	bls.n	800856e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800856a:	2303      	movs	r3, #3
 800856c:	e167      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800856e:	4b0b      	ldr	r3, [pc, #44]	@ (800859c <HAL_RCC_OscConfig+0x240>)
 8008570:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8008572:	f003 0302 	and.w	r3, r3, #2
 8008576:	2b00      	cmp	r3, #0
 8008578:	d0f0      	beq.n	800855c <HAL_RCC_OscConfig+0x200>
 800857a:	e01b      	b.n	80085b4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800857c:	4b09      	ldr	r3, [pc, #36]	@ (80085a4 <HAL_RCC_OscConfig+0x248>)
 800857e:	2200      	movs	r2, #0
 8008580:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008582:	f7fb fe61 	bl	8004248 <HAL_GetTick>
 8008586:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008588:	e00e      	b.n	80085a8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800858a:	f7fb fe5d 	bl	8004248 <HAL_GetTick>
 800858e:	4602      	mov	r2, r0
 8008590:	693b      	ldr	r3, [r7, #16]
 8008592:	1ad3      	subs	r3, r2, r3
 8008594:	2b02      	cmp	r3, #2
 8008596:	d907      	bls.n	80085a8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8008598:	2303      	movs	r3, #3
 800859a:	e150      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
 800859c:	40023800 	.word	0x40023800
 80085a0:	42470000 	.word	0x42470000
 80085a4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80085a8:	4b88      	ldr	r3, [pc, #544]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 80085aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80085ac:	f003 0302 	and.w	r3, r3, #2
 80085b0:	2b00      	cmp	r3, #0
 80085b2:	d1ea      	bne.n	800858a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	f003 0304 	and.w	r3, r3, #4
 80085bc:	2b00      	cmp	r3, #0
 80085be:	f000 8097 	beq.w	80086f0 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80085c2:	2300      	movs	r3, #0
 80085c4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80085c6:	4b81      	ldr	r3, [pc, #516]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 80085c8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085ca:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d10f      	bne.n	80085f2 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80085d2:	2300      	movs	r3, #0
 80085d4:	60bb      	str	r3, [r7, #8]
 80085d6:	4b7d      	ldr	r3, [pc, #500]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 80085d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085da:	4a7c      	ldr	r2, [pc, #496]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 80085dc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80085e0:	6413      	str	r3, [r2, #64]	@ 0x40
 80085e2:	4b7a      	ldr	r3, [pc, #488]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 80085e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085e6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80085ea:	60bb      	str	r3, [r7, #8]
 80085ec:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80085ee:	2301      	movs	r3, #1
 80085f0:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80085f2:	4b77      	ldr	r3, [pc, #476]	@ (80087d0 <HAL_RCC_OscConfig+0x474>)
 80085f4:	681b      	ldr	r3, [r3, #0]
 80085f6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	d118      	bne.n	8008630 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80085fe:	4b74      	ldr	r3, [pc, #464]	@ (80087d0 <HAL_RCC_OscConfig+0x474>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	4a73      	ldr	r2, [pc, #460]	@ (80087d0 <HAL_RCC_OscConfig+0x474>)
 8008604:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008608:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800860a:	f7fb fe1d 	bl	8004248 <HAL_GetTick>
 800860e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008610:	e008      	b.n	8008624 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008612:	f7fb fe19 	bl	8004248 <HAL_GetTick>
 8008616:	4602      	mov	r2, r0
 8008618:	693b      	ldr	r3, [r7, #16]
 800861a:	1ad3      	subs	r3, r2, r3
 800861c:	2b02      	cmp	r3, #2
 800861e:	d901      	bls.n	8008624 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8008620:	2303      	movs	r3, #3
 8008622:	e10c      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8008624:	4b6a      	ldr	r3, [pc, #424]	@ (80087d0 <HAL_RCC_OscConfig+0x474>)
 8008626:	681b      	ldr	r3, [r3, #0]
 8008628:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800862c:	2b00      	cmp	r3, #0
 800862e:	d0f0      	beq.n	8008612 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008630:	687b      	ldr	r3, [r7, #4]
 8008632:	689b      	ldr	r3, [r3, #8]
 8008634:	2b01      	cmp	r3, #1
 8008636:	d106      	bne.n	8008646 <HAL_RCC_OscConfig+0x2ea>
 8008638:	4b64      	ldr	r3, [pc, #400]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 800863a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800863c:	4a63      	ldr	r2, [pc, #396]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 800863e:	f043 0301 	orr.w	r3, r3, #1
 8008642:	6713      	str	r3, [r2, #112]	@ 0x70
 8008644:	e01c      	b.n	8008680 <HAL_RCC_OscConfig+0x324>
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	689b      	ldr	r3, [r3, #8]
 800864a:	2b05      	cmp	r3, #5
 800864c:	d10c      	bne.n	8008668 <HAL_RCC_OscConfig+0x30c>
 800864e:	4b5f      	ldr	r3, [pc, #380]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 8008650:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008652:	4a5e      	ldr	r2, [pc, #376]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 8008654:	f043 0304 	orr.w	r3, r3, #4
 8008658:	6713      	str	r3, [r2, #112]	@ 0x70
 800865a:	4b5c      	ldr	r3, [pc, #368]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 800865c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800865e:	4a5b      	ldr	r2, [pc, #364]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 8008660:	f043 0301 	orr.w	r3, r3, #1
 8008664:	6713      	str	r3, [r2, #112]	@ 0x70
 8008666:	e00b      	b.n	8008680 <HAL_RCC_OscConfig+0x324>
 8008668:	4b58      	ldr	r3, [pc, #352]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 800866a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800866c:	4a57      	ldr	r2, [pc, #348]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 800866e:	f023 0301 	bic.w	r3, r3, #1
 8008672:	6713      	str	r3, [r2, #112]	@ 0x70
 8008674:	4b55      	ldr	r3, [pc, #340]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 8008676:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8008678:	4a54      	ldr	r2, [pc, #336]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 800867a:	f023 0304 	bic.w	r3, r3, #4
 800867e:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	689b      	ldr	r3, [r3, #8]
 8008684:	2b00      	cmp	r3, #0
 8008686:	d015      	beq.n	80086b4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008688:	f7fb fdde 	bl	8004248 <HAL_GetTick>
 800868c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800868e:	e00a      	b.n	80086a6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008690:	f7fb fdda 	bl	8004248 <HAL_GetTick>
 8008694:	4602      	mov	r2, r0
 8008696:	693b      	ldr	r3, [r7, #16]
 8008698:	1ad3      	subs	r3, r2, r3
 800869a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800869e:	4293      	cmp	r3, r2
 80086a0:	d901      	bls.n	80086a6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80086a2:	2303      	movs	r3, #3
 80086a4:	e0cb      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80086a6:	4b49      	ldr	r3, [pc, #292]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 80086a8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086aa:	f003 0302 	and.w	r3, r3, #2
 80086ae:	2b00      	cmp	r3, #0
 80086b0:	d0ee      	beq.n	8008690 <HAL_RCC_OscConfig+0x334>
 80086b2:	e014      	b.n	80086de <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80086b4:	f7fb fdc8 	bl	8004248 <HAL_GetTick>
 80086b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80086ba:	e00a      	b.n	80086d2 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80086bc:	f7fb fdc4 	bl	8004248 <HAL_GetTick>
 80086c0:	4602      	mov	r2, r0
 80086c2:	693b      	ldr	r3, [r7, #16]
 80086c4:	1ad3      	subs	r3, r2, r3
 80086c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80086ca:	4293      	cmp	r3, r2
 80086cc:	d901      	bls.n	80086d2 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80086ce:	2303      	movs	r3, #3
 80086d0:	e0b5      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80086d2:	4b3e      	ldr	r3, [pc, #248]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 80086d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80086d6:	f003 0302 	and.w	r3, r3, #2
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d1ee      	bne.n	80086bc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80086de:	7dfb      	ldrb	r3, [r7, #23]
 80086e0:	2b01      	cmp	r3, #1
 80086e2:	d105      	bne.n	80086f0 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80086e4:	4b39      	ldr	r3, [pc, #228]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 80086e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086e8:	4a38      	ldr	r2, [pc, #224]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 80086ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80086ee:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80086f0:	687b      	ldr	r3, [r7, #4]
 80086f2:	699b      	ldr	r3, [r3, #24]
 80086f4:	2b00      	cmp	r3, #0
 80086f6:	f000 80a1 	beq.w	800883c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80086fa:	4b34      	ldr	r3, [pc, #208]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 80086fc:	689b      	ldr	r3, [r3, #8]
 80086fe:	f003 030c 	and.w	r3, r3, #12
 8008702:	2b08      	cmp	r3, #8
 8008704:	d05c      	beq.n	80087c0 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	699b      	ldr	r3, [r3, #24]
 800870a:	2b02      	cmp	r3, #2
 800870c:	d141      	bne.n	8008792 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800870e:	4b31      	ldr	r3, [pc, #196]	@ (80087d4 <HAL_RCC_OscConfig+0x478>)
 8008710:	2200      	movs	r2, #0
 8008712:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008714:	f7fb fd98 	bl	8004248 <HAL_GetTick>
 8008718:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800871a:	e008      	b.n	800872e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800871c:	f7fb fd94 	bl	8004248 <HAL_GetTick>
 8008720:	4602      	mov	r2, r0
 8008722:	693b      	ldr	r3, [r7, #16]
 8008724:	1ad3      	subs	r3, r2, r3
 8008726:	2b02      	cmp	r3, #2
 8008728:	d901      	bls.n	800872e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800872a:	2303      	movs	r3, #3
 800872c:	e087      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800872e:	4b27      	ldr	r3, [pc, #156]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008736:	2b00      	cmp	r3, #0
 8008738:	d1f0      	bne.n	800871c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	69da      	ldr	r2, [r3, #28]
 800873e:	687b      	ldr	r3, [r7, #4]
 8008740:	6a1b      	ldr	r3, [r3, #32]
 8008742:	431a      	orrs	r2, r3
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008748:	019b      	lsls	r3, r3, #6
 800874a:	431a      	orrs	r2, r3
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008750:	085b      	lsrs	r3, r3, #1
 8008752:	3b01      	subs	r3, #1
 8008754:	041b      	lsls	r3, r3, #16
 8008756:	431a      	orrs	r2, r3
 8008758:	687b      	ldr	r3, [r7, #4]
 800875a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800875c:	061b      	lsls	r3, r3, #24
 800875e:	491b      	ldr	r1, [pc, #108]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 8008760:	4313      	orrs	r3, r2
 8008762:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008764:	4b1b      	ldr	r3, [pc, #108]	@ (80087d4 <HAL_RCC_OscConfig+0x478>)
 8008766:	2201      	movs	r2, #1
 8008768:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800876a:	f7fb fd6d 	bl	8004248 <HAL_GetTick>
 800876e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008770:	e008      	b.n	8008784 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008772:	f7fb fd69 	bl	8004248 <HAL_GetTick>
 8008776:	4602      	mov	r2, r0
 8008778:	693b      	ldr	r3, [r7, #16]
 800877a:	1ad3      	subs	r3, r2, r3
 800877c:	2b02      	cmp	r3, #2
 800877e:	d901      	bls.n	8008784 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8008780:	2303      	movs	r3, #3
 8008782:	e05c      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008784:	4b11      	ldr	r3, [pc, #68]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 8008786:	681b      	ldr	r3, [r3, #0]
 8008788:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800878c:	2b00      	cmp	r3, #0
 800878e:	d0f0      	beq.n	8008772 <HAL_RCC_OscConfig+0x416>
 8008790:	e054      	b.n	800883c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008792:	4b10      	ldr	r3, [pc, #64]	@ (80087d4 <HAL_RCC_OscConfig+0x478>)
 8008794:	2200      	movs	r2, #0
 8008796:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008798:	f7fb fd56 	bl	8004248 <HAL_GetTick>
 800879c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800879e:	e008      	b.n	80087b2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80087a0:	f7fb fd52 	bl	8004248 <HAL_GetTick>
 80087a4:	4602      	mov	r2, r0
 80087a6:	693b      	ldr	r3, [r7, #16]
 80087a8:	1ad3      	subs	r3, r2, r3
 80087aa:	2b02      	cmp	r3, #2
 80087ac:	d901      	bls.n	80087b2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80087ae:	2303      	movs	r3, #3
 80087b0:	e045      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087b2:	4b06      	ldr	r3, [pc, #24]	@ (80087cc <HAL_RCC_OscConfig+0x470>)
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d1f0      	bne.n	80087a0 <HAL_RCC_OscConfig+0x444>
 80087be:	e03d      	b.n	800883c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80087c0:	687b      	ldr	r3, [r7, #4]
 80087c2:	699b      	ldr	r3, [r3, #24]
 80087c4:	2b01      	cmp	r3, #1
 80087c6:	d107      	bne.n	80087d8 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80087c8:	2301      	movs	r3, #1
 80087ca:	e038      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
 80087cc:	40023800 	.word	0x40023800
 80087d0:	40007000 	.word	0x40007000
 80087d4:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80087d8:	4b1b      	ldr	r3, [pc, #108]	@ (8008848 <HAL_RCC_OscConfig+0x4ec>)
 80087da:	685b      	ldr	r3, [r3, #4]
 80087dc:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	699b      	ldr	r3, [r3, #24]
 80087e2:	2b01      	cmp	r3, #1
 80087e4:	d028      	beq.n	8008838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80087f0:	429a      	cmp	r2, r3
 80087f2:	d121      	bne.n	8008838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80087fa:	687b      	ldr	r3, [r7, #4]
 80087fc:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80087fe:	429a      	cmp	r2, r3
 8008800:	d11a      	bne.n	8008838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008802:	68fa      	ldr	r2, [r7, #12]
 8008804:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8008808:	4013      	ands	r3, r2
 800880a:	687a      	ldr	r2, [r7, #4]
 800880c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800880e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8008810:	4293      	cmp	r3, r2
 8008812:	d111      	bne.n	8008838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008814:	68fb      	ldr	r3, [r7, #12]
 8008816:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800881e:	085b      	lsrs	r3, r3, #1
 8008820:	3b01      	subs	r3, #1
 8008822:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8008824:	429a      	cmp	r2, r3
 8008826:	d107      	bne.n	8008838 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8008828:	68fb      	ldr	r3, [r7, #12]
 800882a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008832:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8008834:	429a      	cmp	r2, r3
 8008836:	d001      	beq.n	800883c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8008838:	2301      	movs	r3, #1
 800883a:	e000      	b.n	800883e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800883c:	2300      	movs	r3, #0
}
 800883e:	4618      	mov	r0, r3
 8008840:	3718      	adds	r7, #24
 8008842:	46bd      	mov	sp, r7
 8008844:	bd80      	pop	{r7, pc}
 8008846:	bf00      	nop
 8008848:	40023800 	.word	0x40023800

0800884c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800884c:	b580      	push	{r7, lr}
 800884e:	b084      	sub	sp, #16
 8008850:	af00      	add	r7, sp, #0
 8008852:	6078      	str	r0, [r7, #4]
 8008854:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	2b00      	cmp	r3, #0
 800885a:	d101      	bne.n	8008860 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800885c:	2301      	movs	r3, #1
 800885e:	e0cc      	b.n	80089fa <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8008860:	4b68      	ldr	r3, [pc, #416]	@ (8008a04 <HAL_RCC_ClockConfig+0x1b8>)
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	f003 0307 	and.w	r3, r3, #7
 8008868:	683a      	ldr	r2, [r7, #0]
 800886a:	429a      	cmp	r2, r3
 800886c:	d90c      	bls.n	8008888 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800886e:	4b65      	ldr	r3, [pc, #404]	@ (8008a04 <HAL_RCC_ClockConfig+0x1b8>)
 8008870:	683a      	ldr	r2, [r7, #0]
 8008872:	b2d2      	uxtb	r2, r2
 8008874:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008876:	4b63      	ldr	r3, [pc, #396]	@ (8008a04 <HAL_RCC_ClockConfig+0x1b8>)
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	f003 0307 	and.w	r3, r3, #7
 800887e:	683a      	ldr	r2, [r7, #0]
 8008880:	429a      	cmp	r2, r3
 8008882:	d001      	beq.n	8008888 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008884:	2301      	movs	r3, #1
 8008886:	e0b8      	b.n	80089fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008888:	687b      	ldr	r3, [r7, #4]
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f003 0302 	and.w	r3, r3, #2
 8008890:	2b00      	cmp	r3, #0
 8008892:	d020      	beq.n	80088d6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008894:	687b      	ldr	r3, [r7, #4]
 8008896:	681b      	ldr	r3, [r3, #0]
 8008898:	f003 0304 	and.w	r3, r3, #4
 800889c:	2b00      	cmp	r3, #0
 800889e:	d005      	beq.n	80088ac <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80088a0:	4b59      	ldr	r3, [pc, #356]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 80088a2:	689b      	ldr	r3, [r3, #8]
 80088a4:	4a58      	ldr	r2, [pc, #352]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 80088a6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80088aa:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	f003 0308 	and.w	r3, r3, #8
 80088b4:	2b00      	cmp	r3, #0
 80088b6:	d005      	beq.n	80088c4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80088b8:	4b53      	ldr	r3, [pc, #332]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 80088ba:	689b      	ldr	r3, [r3, #8]
 80088bc:	4a52      	ldr	r2, [pc, #328]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 80088be:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80088c2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80088c4:	4b50      	ldr	r3, [pc, #320]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 80088c6:	689b      	ldr	r3, [r3, #8]
 80088c8:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80088cc:	687b      	ldr	r3, [r7, #4]
 80088ce:	689b      	ldr	r3, [r3, #8]
 80088d0:	494d      	ldr	r1, [pc, #308]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 80088d2:	4313      	orrs	r3, r2
 80088d4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80088d6:	687b      	ldr	r3, [r7, #4]
 80088d8:	681b      	ldr	r3, [r3, #0]
 80088da:	f003 0301 	and.w	r3, r3, #1
 80088de:	2b00      	cmp	r3, #0
 80088e0:	d044      	beq.n	800896c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	685b      	ldr	r3, [r3, #4]
 80088e6:	2b01      	cmp	r3, #1
 80088e8:	d107      	bne.n	80088fa <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80088ea:	4b47      	ldr	r3, [pc, #284]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 80088ec:	681b      	ldr	r3, [r3, #0]
 80088ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088f2:	2b00      	cmp	r3, #0
 80088f4:	d119      	bne.n	800892a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80088f6:	2301      	movs	r3, #1
 80088f8:	e07f      	b.n	80089fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80088fa:	687b      	ldr	r3, [r7, #4]
 80088fc:	685b      	ldr	r3, [r3, #4]
 80088fe:	2b02      	cmp	r3, #2
 8008900:	d003      	beq.n	800890a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008906:	2b03      	cmp	r3, #3
 8008908:	d107      	bne.n	800891a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800890a:	4b3f      	ldr	r3, [pc, #252]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 800890c:	681b      	ldr	r3, [r3, #0]
 800890e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008912:	2b00      	cmp	r3, #0
 8008914:	d109      	bne.n	800892a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008916:	2301      	movs	r3, #1
 8008918:	e06f      	b.n	80089fa <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800891a:	4b3b      	ldr	r3, [pc, #236]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 800891c:	681b      	ldr	r3, [r3, #0]
 800891e:	f003 0302 	and.w	r3, r3, #2
 8008922:	2b00      	cmp	r3, #0
 8008924:	d101      	bne.n	800892a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008926:	2301      	movs	r3, #1
 8008928:	e067      	b.n	80089fa <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800892a:	4b37      	ldr	r3, [pc, #220]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 800892c:	689b      	ldr	r3, [r3, #8]
 800892e:	f023 0203 	bic.w	r2, r3, #3
 8008932:	687b      	ldr	r3, [r7, #4]
 8008934:	685b      	ldr	r3, [r3, #4]
 8008936:	4934      	ldr	r1, [pc, #208]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 8008938:	4313      	orrs	r3, r2
 800893a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800893c:	f7fb fc84 	bl	8004248 <HAL_GetTick>
 8008940:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008942:	e00a      	b.n	800895a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008944:	f7fb fc80 	bl	8004248 <HAL_GetTick>
 8008948:	4602      	mov	r2, r0
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	1ad3      	subs	r3, r2, r3
 800894e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008952:	4293      	cmp	r3, r2
 8008954:	d901      	bls.n	800895a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008956:	2303      	movs	r3, #3
 8008958:	e04f      	b.n	80089fa <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800895a:	4b2b      	ldr	r3, [pc, #172]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 800895c:	689b      	ldr	r3, [r3, #8]
 800895e:	f003 020c 	and.w	r2, r3, #12
 8008962:	687b      	ldr	r3, [r7, #4]
 8008964:	685b      	ldr	r3, [r3, #4]
 8008966:	009b      	lsls	r3, r3, #2
 8008968:	429a      	cmp	r2, r3
 800896a:	d1eb      	bne.n	8008944 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800896c:	4b25      	ldr	r3, [pc, #148]	@ (8008a04 <HAL_RCC_ClockConfig+0x1b8>)
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f003 0307 	and.w	r3, r3, #7
 8008974:	683a      	ldr	r2, [r7, #0]
 8008976:	429a      	cmp	r2, r3
 8008978:	d20c      	bcs.n	8008994 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800897a:	4b22      	ldr	r3, [pc, #136]	@ (8008a04 <HAL_RCC_ClockConfig+0x1b8>)
 800897c:	683a      	ldr	r2, [r7, #0]
 800897e:	b2d2      	uxtb	r2, r2
 8008980:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8008982:	4b20      	ldr	r3, [pc, #128]	@ (8008a04 <HAL_RCC_ClockConfig+0x1b8>)
 8008984:	681b      	ldr	r3, [r3, #0]
 8008986:	f003 0307 	and.w	r3, r3, #7
 800898a:	683a      	ldr	r2, [r7, #0]
 800898c:	429a      	cmp	r2, r3
 800898e:	d001      	beq.n	8008994 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008990:	2301      	movs	r3, #1
 8008992:	e032      	b.n	80089fa <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008994:	687b      	ldr	r3, [r7, #4]
 8008996:	681b      	ldr	r3, [r3, #0]
 8008998:	f003 0304 	and.w	r3, r3, #4
 800899c:	2b00      	cmp	r3, #0
 800899e:	d008      	beq.n	80089b2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80089a0:	4b19      	ldr	r3, [pc, #100]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 80089a2:	689b      	ldr	r3, [r3, #8]
 80089a4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	68db      	ldr	r3, [r3, #12]
 80089ac:	4916      	ldr	r1, [pc, #88]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 80089ae:	4313      	orrs	r3, r2
 80089b0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80089b2:	687b      	ldr	r3, [r7, #4]
 80089b4:	681b      	ldr	r3, [r3, #0]
 80089b6:	f003 0308 	and.w	r3, r3, #8
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d009      	beq.n	80089d2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80089be:	4b12      	ldr	r3, [pc, #72]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 80089c0:	689b      	ldr	r3, [r3, #8]
 80089c2:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80089c6:	687b      	ldr	r3, [r7, #4]
 80089c8:	691b      	ldr	r3, [r3, #16]
 80089ca:	00db      	lsls	r3, r3, #3
 80089cc:	490e      	ldr	r1, [pc, #56]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 80089ce:	4313      	orrs	r3, r2
 80089d0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80089d2:	f000 f821 	bl	8008a18 <HAL_RCC_GetSysClockFreq>
 80089d6:	4602      	mov	r2, r0
 80089d8:	4b0b      	ldr	r3, [pc, #44]	@ (8008a08 <HAL_RCC_ClockConfig+0x1bc>)
 80089da:	689b      	ldr	r3, [r3, #8]
 80089dc:	091b      	lsrs	r3, r3, #4
 80089de:	f003 030f 	and.w	r3, r3, #15
 80089e2:	490a      	ldr	r1, [pc, #40]	@ (8008a0c <HAL_RCC_ClockConfig+0x1c0>)
 80089e4:	5ccb      	ldrb	r3, [r1, r3]
 80089e6:	fa22 f303 	lsr.w	r3, r2, r3
 80089ea:	4a09      	ldr	r2, [pc, #36]	@ (8008a10 <HAL_RCC_ClockConfig+0x1c4>)
 80089ec:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80089ee:	4b09      	ldr	r3, [pc, #36]	@ (8008a14 <HAL_RCC_ClockConfig+0x1c8>)
 80089f0:	681b      	ldr	r3, [r3, #0]
 80089f2:	4618      	mov	r0, r3
 80089f4:	f7fb f9ee 	bl	8003dd4 <HAL_InitTick>

  return HAL_OK;
 80089f8:	2300      	movs	r3, #0
}
 80089fa:	4618      	mov	r0, r3
 80089fc:	3710      	adds	r7, #16
 80089fe:	46bd      	mov	sp, r7
 8008a00:	bd80      	pop	{r7, pc}
 8008a02:	bf00      	nop
 8008a04:	40023c00 	.word	0x40023c00
 8008a08:	40023800 	.word	0x40023800
 8008a0c:	08014474 	.word	0x08014474
 8008a10:	20000048 	.word	0x20000048
 8008a14:	2000004c 	.word	0x2000004c

08008a18 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008a18:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008a1c:	b090      	sub	sp, #64	@ 0x40
 8008a1e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008a20:	2300      	movs	r3, #0
 8008a22:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8008a24:	2300      	movs	r3, #0
 8008a26:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8008a28:	2300      	movs	r3, #0
 8008a2a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8008a2c:	2300      	movs	r3, #0
 8008a2e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008a30:	4b59      	ldr	r3, [pc, #356]	@ (8008b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8008a32:	689b      	ldr	r3, [r3, #8]
 8008a34:	f003 030c 	and.w	r3, r3, #12
 8008a38:	2b08      	cmp	r3, #8
 8008a3a:	d00d      	beq.n	8008a58 <HAL_RCC_GetSysClockFreq+0x40>
 8008a3c:	2b08      	cmp	r3, #8
 8008a3e:	f200 80a1 	bhi.w	8008b84 <HAL_RCC_GetSysClockFreq+0x16c>
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d002      	beq.n	8008a4c <HAL_RCC_GetSysClockFreq+0x34>
 8008a46:	2b04      	cmp	r3, #4
 8008a48:	d003      	beq.n	8008a52 <HAL_RCC_GetSysClockFreq+0x3a>
 8008a4a:	e09b      	b.n	8008b84 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008a4c:	4b53      	ldr	r3, [pc, #332]	@ (8008b9c <HAL_RCC_GetSysClockFreq+0x184>)
 8008a4e:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008a50:	e09b      	b.n	8008b8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008a52:	4b53      	ldr	r3, [pc, #332]	@ (8008ba0 <HAL_RCC_GetSysClockFreq+0x188>)
 8008a54:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008a56:	e098      	b.n	8008b8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008a58:	4b4f      	ldr	r3, [pc, #316]	@ (8008b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8008a5a:	685b      	ldr	r3, [r3, #4]
 8008a5c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8008a60:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008a62:	4b4d      	ldr	r3, [pc, #308]	@ (8008b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8008a64:	685b      	ldr	r3, [r3, #4]
 8008a66:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8008a6a:	2b00      	cmp	r3, #0
 8008a6c:	d028      	beq.n	8008ac0 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008a6e:	4b4a      	ldr	r3, [pc, #296]	@ (8008b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8008a70:	685b      	ldr	r3, [r3, #4]
 8008a72:	099b      	lsrs	r3, r3, #6
 8008a74:	2200      	movs	r2, #0
 8008a76:	623b      	str	r3, [r7, #32]
 8008a78:	627a      	str	r2, [r7, #36]	@ 0x24
 8008a7a:	6a3b      	ldr	r3, [r7, #32]
 8008a7c:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8008a80:	2100      	movs	r1, #0
 8008a82:	4b47      	ldr	r3, [pc, #284]	@ (8008ba0 <HAL_RCC_GetSysClockFreq+0x188>)
 8008a84:	fb03 f201 	mul.w	r2, r3, r1
 8008a88:	2300      	movs	r3, #0
 8008a8a:	fb00 f303 	mul.w	r3, r0, r3
 8008a8e:	4413      	add	r3, r2
 8008a90:	4a43      	ldr	r2, [pc, #268]	@ (8008ba0 <HAL_RCC_GetSysClockFreq+0x188>)
 8008a92:	fba0 1202 	umull	r1, r2, r0, r2
 8008a96:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008a98:	460a      	mov	r2, r1
 8008a9a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8008a9c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a9e:	4413      	add	r3, r2
 8008aa0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008aa2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aa4:	2200      	movs	r2, #0
 8008aa6:	61bb      	str	r3, [r7, #24]
 8008aa8:	61fa      	str	r2, [r7, #28]
 8008aaa:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008aae:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8008ab2:	f7f7 ff4b 	bl	800094c <__aeabi_uldivmod>
 8008ab6:	4602      	mov	r2, r0
 8008ab8:	460b      	mov	r3, r1
 8008aba:	4613      	mov	r3, r2
 8008abc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008abe:	e053      	b.n	8008b68 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008ac0:	4b35      	ldr	r3, [pc, #212]	@ (8008b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8008ac2:	685b      	ldr	r3, [r3, #4]
 8008ac4:	099b      	lsrs	r3, r3, #6
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	613b      	str	r3, [r7, #16]
 8008aca:	617a      	str	r2, [r7, #20]
 8008acc:	693b      	ldr	r3, [r7, #16]
 8008ace:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8008ad2:	f04f 0b00 	mov.w	fp, #0
 8008ad6:	4652      	mov	r2, sl
 8008ad8:	465b      	mov	r3, fp
 8008ada:	f04f 0000 	mov.w	r0, #0
 8008ade:	f04f 0100 	mov.w	r1, #0
 8008ae2:	0159      	lsls	r1, r3, #5
 8008ae4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8008ae8:	0150      	lsls	r0, r2, #5
 8008aea:	4602      	mov	r2, r0
 8008aec:	460b      	mov	r3, r1
 8008aee:	ebb2 080a 	subs.w	r8, r2, sl
 8008af2:	eb63 090b 	sbc.w	r9, r3, fp
 8008af6:	f04f 0200 	mov.w	r2, #0
 8008afa:	f04f 0300 	mov.w	r3, #0
 8008afe:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8008b02:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8008b06:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8008b0a:	ebb2 0408 	subs.w	r4, r2, r8
 8008b0e:	eb63 0509 	sbc.w	r5, r3, r9
 8008b12:	f04f 0200 	mov.w	r2, #0
 8008b16:	f04f 0300 	mov.w	r3, #0
 8008b1a:	00eb      	lsls	r3, r5, #3
 8008b1c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008b20:	00e2      	lsls	r2, r4, #3
 8008b22:	4614      	mov	r4, r2
 8008b24:	461d      	mov	r5, r3
 8008b26:	eb14 030a 	adds.w	r3, r4, sl
 8008b2a:	603b      	str	r3, [r7, #0]
 8008b2c:	eb45 030b 	adc.w	r3, r5, fp
 8008b30:	607b      	str	r3, [r7, #4]
 8008b32:	f04f 0200 	mov.w	r2, #0
 8008b36:	f04f 0300 	mov.w	r3, #0
 8008b3a:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008b3e:	4629      	mov	r1, r5
 8008b40:	028b      	lsls	r3, r1, #10
 8008b42:	4621      	mov	r1, r4
 8008b44:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8008b48:	4621      	mov	r1, r4
 8008b4a:	028a      	lsls	r2, r1, #10
 8008b4c:	4610      	mov	r0, r2
 8008b4e:	4619      	mov	r1, r3
 8008b50:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008b52:	2200      	movs	r2, #0
 8008b54:	60bb      	str	r3, [r7, #8]
 8008b56:	60fa      	str	r2, [r7, #12]
 8008b58:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008b5c:	f7f7 fef6 	bl	800094c <__aeabi_uldivmod>
 8008b60:	4602      	mov	r2, r0
 8008b62:	460b      	mov	r3, r1
 8008b64:	4613      	mov	r3, r2
 8008b66:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8008b68:	4b0b      	ldr	r3, [pc, #44]	@ (8008b98 <HAL_RCC_GetSysClockFreq+0x180>)
 8008b6a:	685b      	ldr	r3, [r3, #4]
 8008b6c:	0c1b      	lsrs	r3, r3, #16
 8008b6e:	f003 0303 	and.w	r3, r3, #3
 8008b72:	3301      	adds	r3, #1
 8008b74:	005b      	lsls	r3, r3, #1
 8008b76:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8008b78:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8008b7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b7c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b80:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008b82:	e002      	b.n	8008b8a <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008b84:	4b05      	ldr	r3, [pc, #20]	@ (8008b9c <HAL_RCC_GetSysClockFreq+0x184>)
 8008b86:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8008b88:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008b8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8008b8c:	4618      	mov	r0, r3
 8008b8e:	3740      	adds	r7, #64	@ 0x40
 8008b90:	46bd      	mov	sp, r7
 8008b92:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008b96:	bf00      	nop
 8008b98:	40023800 	.word	0x40023800
 8008b9c:	00f42400 	.word	0x00f42400
 8008ba0:	017d7840 	.word	0x017d7840

08008ba4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008ba4:	b480      	push	{r7}
 8008ba6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008ba8:	4b03      	ldr	r3, [pc, #12]	@ (8008bb8 <HAL_RCC_GetHCLKFreq+0x14>)
 8008baa:	681b      	ldr	r3, [r3, #0]
}
 8008bac:	4618      	mov	r0, r3
 8008bae:	46bd      	mov	sp, r7
 8008bb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bb4:	4770      	bx	lr
 8008bb6:	bf00      	nop
 8008bb8:	20000048 	.word	0x20000048

08008bbc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008bbc:	b580      	push	{r7, lr}
 8008bbe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8008bc0:	f7ff fff0 	bl	8008ba4 <HAL_RCC_GetHCLKFreq>
 8008bc4:	4602      	mov	r2, r0
 8008bc6:	4b05      	ldr	r3, [pc, #20]	@ (8008bdc <HAL_RCC_GetPCLK1Freq+0x20>)
 8008bc8:	689b      	ldr	r3, [r3, #8]
 8008bca:	0a9b      	lsrs	r3, r3, #10
 8008bcc:	f003 0307 	and.w	r3, r3, #7
 8008bd0:	4903      	ldr	r1, [pc, #12]	@ (8008be0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008bd2:	5ccb      	ldrb	r3, [r1, r3]
 8008bd4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008bd8:	4618      	mov	r0, r3
 8008bda:	bd80      	pop	{r7, pc}
 8008bdc:	40023800 	.word	0x40023800
 8008be0:	08014484 	.word	0x08014484

08008be4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008be4:	b580      	push	{r7, lr}
 8008be6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8008be8:	f7ff ffdc 	bl	8008ba4 <HAL_RCC_GetHCLKFreq>
 8008bec:	4602      	mov	r2, r0
 8008bee:	4b05      	ldr	r3, [pc, #20]	@ (8008c04 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008bf0:	689b      	ldr	r3, [r3, #8]
 8008bf2:	0b5b      	lsrs	r3, r3, #13
 8008bf4:	f003 0307 	and.w	r3, r3, #7
 8008bf8:	4903      	ldr	r1, [pc, #12]	@ (8008c08 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008bfa:	5ccb      	ldrb	r3, [r1, r3]
 8008bfc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008c00:	4618      	mov	r0, r3
 8008c02:	bd80      	pop	{r7, pc}
 8008c04:	40023800 	.word	0x40023800
 8008c08:	08014484 	.word	0x08014484

08008c0c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8008c0c:	b480      	push	{r7}
 8008c0e:	b083      	sub	sp, #12
 8008c10:	af00      	add	r7, sp, #0
 8008c12:	6078      	str	r0, [r7, #4]
 8008c14:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	220f      	movs	r2, #15
 8008c1a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8008c1c:	4b12      	ldr	r3, [pc, #72]	@ (8008c68 <HAL_RCC_GetClockConfig+0x5c>)
 8008c1e:	689b      	ldr	r3, [r3, #8]
 8008c20:	f003 0203 	and.w	r2, r3, #3
 8008c24:	687b      	ldr	r3, [r7, #4]
 8008c26:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8008c28:	4b0f      	ldr	r3, [pc, #60]	@ (8008c68 <HAL_RCC_GetClockConfig+0x5c>)
 8008c2a:	689b      	ldr	r3, [r3, #8]
 8008c2c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8008c34:	4b0c      	ldr	r3, [pc, #48]	@ (8008c68 <HAL_RCC_GetClockConfig+0x5c>)
 8008c36:	689b      	ldr	r3, [r3, #8]
 8008c38:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8008c40:	4b09      	ldr	r3, [pc, #36]	@ (8008c68 <HAL_RCC_GetClockConfig+0x5c>)
 8008c42:	689b      	ldr	r3, [r3, #8]
 8008c44:	08db      	lsrs	r3, r3, #3
 8008c46:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8008c4e:	4b07      	ldr	r3, [pc, #28]	@ (8008c6c <HAL_RCC_GetClockConfig+0x60>)
 8008c50:	681b      	ldr	r3, [r3, #0]
 8008c52:	f003 0207 	and.w	r2, r3, #7
 8008c56:	683b      	ldr	r3, [r7, #0]
 8008c58:	601a      	str	r2, [r3, #0]
}
 8008c5a:	bf00      	nop
 8008c5c:	370c      	adds	r7, #12
 8008c5e:	46bd      	mov	sp, r7
 8008c60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c64:	4770      	bx	lr
 8008c66:	bf00      	nop
 8008c68:	40023800 	.word	0x40023800
 8008c6c:	40023c00 	.word	0x40023c00

08008c70 <HAL_SD_Init>:
            SD_HandleTypeDef and create the associated handle.
  * @param  hsd: Pointer to the SD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_Init(SD_HandleTypeDef *hsd)
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b082      	sub	sp, #8
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
  /* Check the SD handle allocation */
  if(hsd == NULL)
 8008c78:	687b      	ldr	r3, [r7, #4]
 8008c7a:	2b00      	cmp	r3, #0
 8008c7c:	d101      	bne.n	8008c82 <HAL_SD_Init+0x12>
  {
    return HAL_ERROR;
 8008c7e:	2301      	movs	r3, #1
 8008c80:	e022      	b.n	8008cc8 <HAL_SD_Init+0x58>
  assert_param(IS_SDIO_CLOCK_POWER_SAVE(hsd->Init.ClockPowerSave));
  assert_param(IS_SDIO_BUS_WIDE(hsd->Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(hsd->Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(hsd->Init.ClockDiv));

  if(hsd->State == HAL_SD_STATE_RESET)
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008c88:	b2db      	uxtb	r3, r3
 8008c8a:	2b00      	cmp	r3, #0
 8008c8c:	d105      	bne.n	8008c9a <HAL_SD_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    hsd->Lock = HAL_UNLOCKED;
 8008c8e:	687b      	ldr	r3, [r7, #4]
 8008c90:	2200      	movs	r2, #0
 8008c92:	771a      	strb	r2, [r3, #28]

    /* Init the low level hardware */
    hsd->MspInitCallback(hsd);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_SD_MspInit(hsd);
 8008c94:	6878      	ldr	r0, [r7, #4]
 8008c96:	f7fa fed7 	bl	8003a48 <HAL_SD_MspInit>
#endif /* USE_HAL_SD_REGISTER_CALLBACKS */
  }

  hsd->State = HAL_SD_STATE_BUSY;
 8008c9a:	687b      	ldr	r3, [r7, #4]
 8008c9c:	2203      	movs	r2, #3
 8008c9e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  /* Initialize the Card parameters */
  if (HAL_SD_InitCard(hsd) != HAL_OK)
 8008ca2:	6878      	ldr	r0, [r7, #4]
 8008ca4:	f000 f814 	bl	8008cd0 <HAL_SD_InitCard>
 8008ca8:	4603      	mov	r3, r0
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d001      	beq.n	8008cb2 <HAL_SD_Init+0x42>
  {
    return HAL_ERROR;
 8008cae:	2301      	movs	r3, #1
 8008cb0:	e00a      	b.n	8008cc8 <HAL_SD_Init+0x58>
  }

  /* Initialize the error code */
  hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	2200      	movs	r2, #0
 8008cb6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the SD operation */
  hsd->Context = SD_CONTEXT_NONE;
 8008cb8:	687b      	ldr	r3, [r7, #4]
 8008cba:	2200      	movs	r2, #0
 8008cbc:	631a      	str	r2, [r3, #48]	@ 0x30

  /* Initialize the SD state */
  hsd->State = HAL_SD_STATE_READY;
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	2201      	movs	r2, #1
 8008cc2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8008cc6:	2300      	movs	r3, #0
}
 8008cc8:	4618      	mov	r0, r3
 8008cca:	3708      	adds	r7, #8
 8008ccc:	46bd      	mov	sp, r7
 8008cce:	bd80      	pop	{r7, pc}

08008cd0 <HAL_SD_InitCard>:
  * @note   This function initializes the SD card. It could be used when a card
            re-initialization is needed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_InitCard(SD_HandleTypeDef *hsd)
{
 8008cd0:	b5b0      	push	{r4, r5, r7, lr}
 8008cd2:	b08e      	sub	sp, #56	@ 0x38
 8008cd4:	af04      	add	r7, sp, #16
 8008cd6:	6078      	str	r0, [r7, #4]
  uint32_t errorstate;
  SD_InitTypeDef Init;
  
  /* Default SDIO peripheral configuration for SD card initialization */
  Init.ClockEdge           = SDIO_CLOCK_EDGE_RISING;
 8008cd8:	2300      	movs	r3, #0
 8008cda:	60fb      	str	r3, [r7, #12]
  Init.ClockBypass         = SDIO_CLOCK_BYPASS_DISABLE;
 8008cdc:	2300      	movs	r3, #0
 8008cde:	613b      	str	r3, [r7, #16]
  Init.ClockPowerSave      = SDIO_CLOCK_POWER_SAVE_DISABLE;
 8008ce0:	2300      	movs	r3, #0
 8008ce2:	617b      	str	r3, [r7, #20]
  Init.BusWide             = SDIO_BUS_WIDE_1B;
 8008ce4:	2300      	movs	r3, #0
 8008ce6:	61bb      	str	r3, [r7, #24]
  Init.HardwareFlowControl = SDIO_HARDWARE_FLOW_CONTROL_DISABLE;
 8008ce8:	2300      	movs	r3, #0
 8008cea:	61fb      	str	r3, [r7, #28]
  Init.ClockDiv            = SDIO_INIT_CLK_DIV;
 8008cec:	2376      	movs	r3, #118	@ 0x76
 8008cee:	623b      	str	r3, [r7, #32]

  /* Initialize SDIO peripheral interface with default configuration */
  SDIO_Init(hsd->Instance, Init);
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	681d      	ldr	r5, [r3, #0]
 8008cf4:	466c      	mov	r4, sp
 8008cf6:	f107 0318 	add.w	r3, r7, #24
 8008cfa:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8008cfe:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8008d02:	f107 030c 	add.w	r3, r7, #12
 8008d06:	cb0e      	ldmia	r3, {r1, r2, r3}
 8008d08:	4628      	mov	r0, r5
 8008d0a:	f002 ff1d 	bl	800bb48 <SDIO_Init>

  /* Disable SDIO Clock */
  __HAL_SD_DISABLE(hsd);
 8008d0e:	4b2a      	ldr	r3, [pc, #168]	@ (8008db8 <HAL_SD_InitCard+0xe8>)
 8008d10:	2200      	movs	r2, #0
 8008d12:	601a      	str	r2, [r3, #0]

  /* Set Power State to ON */
  (void)SDIO_PowerState_ON(hsd->Instance);
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	681b      	ldr	r3, [r3, #0]
 8008d18:	4618      	mov	r0, r3
 8008d1a:	f002 ff4d 	bl	800bbb8 <SDIO_PowerState_ON>

  /* Enable SDIO Clock */
  __HAL_SD_ENABLE(hsd);
 8008d1e:	4b26      	ldr	r3, [pc, #152]	@ (8008db8 <HAL_SD_InitCard+0xe8>)
 8008d20:	2201      	movs	r2, #1
 8008d22:	601a      	str	r2, [r3, #0]

  /* Required power up waiting time before starting the SD initialization  sequence */
  HAL_Delay(2);
 8008d24:	2002      	movs	r0, #2
 8008d26:	f7fb fa9b 	bl	8004260 <HAL_Delay>

  /* Identify card operating voltage */
  errorstate = SD_PowerON(hsd);
 8008d2a:	6878      	ldr	r0, [r7, #4]
 8008d2c:	f000 fe12 	bl	8009954 <SD_PowerON>
 8008d30:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8008d32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	d00b      	beq.n	8008d50 <HAL_SD_InitCard+0x80>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	2201      	movs	r2, #1
 8008d3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8008d40:	687b      	ldr	r3, [r7, #4]
 8008d42:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d46:	431a      	orrs	r2, r3
 8008d48:	687b      	ldr	r3, [r7, #4]
 8008d4a:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	e02e      	b.n	8008dae <HAL_SD_InitCard+0xde>
  }

  /* Card initialization */
  errorstate = SD_InitCard(hsd);
 8008d50:	6878      	ldr	r0, [r7, #4]
 8008d52:	f000 fd31 	bl	80097b8 <SD_InitCard>
 8008d56:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8008d58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d00b      	beq.n	8008d76 <HAL_SD_InitCard+0xa6>
  {
    hsd->State = HAL_SD_STATE_READY;
 8008d5e:	687b      	ldr	r3, [r7, #4]
 8008d60:	2201      	movs	r2, #1
 8008d62:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    hsd->ErrorCode |= errorstate;
 8008d66:	687b      	ldr	r3, [r7, #4]
 8008d68:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d6c:	431a      	orrs	r2, r3
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008d72:	2301      	movs	r3, #1
 8008d74:	e01b      	b.n	8008dae <HAL_SD_InitCard+0xde>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 8008d76:	687b      	ldr	r3, [r7, #4]
 8008d78:	681b      	ldr	r3, [r3, #0]
 8008d7a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8008d7e:	4618      	mov	r0, r3
 8008d80:	f002 ffac 	bl	800bcdc <SDMMC_CmdBlockLength>
 8008d84:	6278      	str	r0, [r7, #36]	@ 0x24
  if(errorstate != HAL_SD_ERROR_NONE)
 8008d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d88:	2b00      	cmp	r3, #0
 8008d8a:	d00f      	beq.n	8008dac <HAL_SD_InitCard+0xdc>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008d8c:	687b      	ldr	r3, [r7, #4]
 8008d8e:	681b      	ldr	r3, [r3, #0]
 8008d90:	4a0a      	ldr	r2, [pc, #40]	@ (8008dbc <HAL_SD_InitCard+0xec>)
 8008d92:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d98:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008d9a:	431a      	orrs	r2, r3
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8008da0:	687b      	ldr	r3, [r7, #4]
 8008da2:	2201      	movs	r2, #1
 8008da4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 8008da8:	2301      	movs	r3, #1
 8008daa:	e000      	b.n	8008dae <HAL_SD_InitCard+0xde>
  }

  return HAL_OK;
 8008dac:	2300      	movs	r3, #0
}
 8008dae:	4618      	mov	r0, r3
 8008db0:	3728      	adds	r7, #40	@ 0x28
 8008db2:	46bd      	mov	sp, r7
 8008db4:	bdb0      	pop	{r4, r5, r7, pc}
 8008db6:	bf00      	nop
 8008db8:	422580a0 	.word	0x422580a0
 8008dbc:	004005ff 	.word	0x004005ff

08008dc0 <HAL_SD_ReadBlocks_DMA>:
  * @param  BlockAdd: Block Address from where data is to be read
  * @param  NumberOfBlocks: Number of blocks to read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ReadBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008dc0:	b580      	push	{r7, lr}
 8008dc2:	b08c      	sub	sp, #48	@ 0x30
 8008dc4:	af00      	add	r7, sp, #0
 8008dc6:	60f8      	str	r0, [r7, #12]
 8008dc8:	60b9      	str	r1, [r7, #8]
 8008dca:	607a      	str	r2, [r7, #4]
 8008dcc:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008dce:	687b      	ldr	r3, [r7, #4]
 8008dd0:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8008dd2:	68bb      	ldr	r3, [r7, #8]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d107      	bne.n	8008de8 <HAL_SD_ReadBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008ddc:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008de4:	2301      	movs	r3, #1
 8008de6:	e0c0      	b.n	8008f6a <HAL_SD_ReadBlocks_DMA+0x1aa>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008dee:	b2db      	uxtb	r3, r3
 8008df0:	2b01      	cmp	r3, #1
 8008df2:	f040 80b9 	bne.w	8008f68 <HAL_SD_ReadBlocks_DMA+0x1a8>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008dfc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008dfe:	683b      	ldr	r3, [r7, #0]
 8008e00:	441a      	add	r2, r3
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008e06:	429a      	cmp	r2, r3
 8008e08:	d907      	bls.n	8008e1a <HAL_SD_ReadBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e0e:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8008e16:	2301      	movs	r3, #1
 8008e18:	e0a7      	b.n	8008f6a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008e1a:	68fb      	ldr	r3, [r7, #12]
 8008e1c:	2203      	movs	r2, #3
 8008e1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008e22:	68fb      	ldr	r3, [r7, #12]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	2200      	movs	r2, #0
 8008e28:	62da      	str	r2, [r3, #44]	@ 0x2c

#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND | SDIO_IT_STBITERR));
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008e30:	68fa      	ldr	r2, [r7, #12]
 8008e32:	6812      	ldr	r2, [r2, #0]
 8008e34:	f443 734a 	orr.w	r3, r3, #808	@ 0x328
 8008e38:	f043 0302 	orr.w	r3, r3, #2
 8008e3c:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmarx->XferCpltCallback = SD_DMAReceiveCplt;
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e42:	4a4c      	ldr	r2, [pc, #304]	@ (8008f74 <HAL_SD_ReadBlocks_DMA+0x1b4>)
 8008e44:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmarx->XferErrorCallback = SD_DMAError;
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e4a:	4a4b      	ldr	r2, [pc, #300]	@ (8008f78 <HAL_SD_ReadBlocks_DMA+0x1b8>)
 8008e4c:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmarx->XferAbortCallback = NULL;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e52:	2200      	movs	r2, #0
 8008e54:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Force DMA Direction */
    hsd->hdmarx->Init.Direction = DMA_PERIPH_TO_MEMORY;
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e5a:	2200      	movs	r2, #0
 8008e5c:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmarx->Instance->CR, DMA_SxCR_DIR, hsd->hdmarx->Init.Direction);
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e62:	681b      	ldr	r3, [r3, #0]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8008e6a:	68fb      	ldr	r3, [r7, #12]
 8008e6c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e6e:	689a      	ldr	r2, [r3, #8]
 8008e70:	68fb      	ldr	r3, [r7, #12]
 8008e72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e74:	681b      	ldr	r3, [r3, #0]
 8008e76:	430a      	orrs	r2, r1
 8008e78:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmarx, (uint32_t)&hsd->Instance->FIFO, (uint32_t)pData, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 8008e7a:	68fb      	ldr	r3, [r7, #12]
 8008e7c:	6c18      	ldr	r0, [r3, #64]	@ 0x40
 8008e7e:	68fb      	ldr	r3, [r7, #12]
 8008e80:	681b      	ldr	r3, [r3, #0]
 8008e82:	3380      	adds	r3, #128	@ 0x80
 8008e84:	4619      	mov	r1, r3
 8008e86:	68ba      	ldr	r2, [r7, #8]
 8008e88:	683b      	ldr	r3, [r7, #0]
 8008e8a:	025b      	lsls	r3, r3, #9
 8008e8c:	089b      	lsrs	r3, r3, #2
 8008e8e:	f7fb fb9b 	bl	80045c8 <HAL_DMA_Start_IT>
 8008e92:	4603      	mov	r3, r0
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d017      	beq.n	8008ec8 <HAL_SD_ReadBlocks_DMA+0x108>
    {
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_RXOVERR | SDIO_IT_DATAEND));
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	681b      	ldr	r3, [r3, #0]
 8008e9c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8008e9e:	68fb      	ldr	r3, [r7, #12]
 8008ea0:	681b      	ldr	r3, [r3, #0]
 8008ea2:	f422 7295 	bic.w	r2, r2, #298	@ 0x12a
 8008ea6:	63da      	str	r2, [r3, #60]	@ 0x3c
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	681b      	ldr	r3, [r3, #0]
 8008eac:	4a33      	ldr	r2, [pc, #204]	@ (8008f7c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8008eae:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8008eb0:	68fb      	ldr	r3, [r7, #12]
 8008eb2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008eb4:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8008eb8:	68fb      	ldr	r3, [r7, #12]
 8008eba:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2201      	movs	r2, #1
 8008ec0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      return HAL_ERROR;
 8008ec4:	2301      	movs	r3, #1
 8008ec6:	e050      	b.n	8008f6a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
    else
    {
      /* Enable SD DMA transfer */
      __HAL_SD_DMA_ENABLE(hsd);
 8008ec8:	4b2d      	ldr	r3, [pc, #180]	@ (8008f80 <HAL_SD_ReadBlocks_DMA+0x1c0>)
 8008eca:	2201      	movs	r2, #1
 8008ecc:	601a      	str	r2, [r3, #0]

      if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 8008ece:	68fb      	ldr	r3, [r7, #12]
 8008ed0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008ed2:	2b01      	cmp	r3, #1
 8008ed4:	d002      	beq.n	8008edc <HAL_SD_ReadBlocks_DMA+0x11c>
      {
        add *= 512U;
 8008ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008ed8:	025b      	lsls	r3, r3, #9
 8008eda:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8008edc:	f04f 33ff 	mov.w	r3, #4294967295
 8008ee0:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 8008ee2:	683b      	ldr	r3, [r7, #0]
 8008ee4:	025b      	lsls	r3, r3, #9
 8008ee6:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8008ee8:	2390      	movs	r3, #144	@ 0x90
 8008eea:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8008eec:	2302      	movs	r3, #2
 8008eee:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8008ef0:	2300      	movs	r3, #0
 8008ef2:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 8008ef4:	2301      	movs	r3, #1
 8008ef6:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	f107 0210 	add.w	r2, r7, #16
 8008f00:	4611      	mov	r1, r2
 8008f02:	4618      	mov	r0, r3
 8008f04:	f002 febe 	bl	800bc84 <SDIO_ConfigData>

      /* Read Blocks in DMA mode */
      if(NumberOfBlocks > 1U)
 8008f08:	683b      	ldr	r3, [r7, #0]
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	d90a      	bls.n	8008f24 <HAL_SD_ReadBlocks_DMA+0x164>
      {
        hsd->Context = (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 8008f0e:	68fb      	ldr	r3, [r7, #12]
 8008f10:	2282      	movs	r2, #130	@ 0x82
 8008f12:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Multi Block command */
        errorstate = SDMMC_CmdReadMultiBlock(hsd->Instance, add);
 8008f14:	68fb      	ldr	r3, [r7, #12]
 8008f16:	681b      	ldr	r3, [r3, #0]
 8008f18:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f1a:	4618      	mov	r0, r3
 8008f1c:	f002 ff22 	bl	800bd64 <SDMMC_CmdReadMultiBlock>
 8008f20:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8008f22:	e009      	b.n	8008f38 <HAL_SD_ReadBlocks_DMA+0x178>
      }
      else
      {
        hsd->Context = (SD_CONTEXT_READ_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	2281      	movs	r2, #129	@ 0x81
 8008f28:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Read Single Block command */
        errorstate = SDMMC_CmdReadSingleBlock(hsd->Instance, add);
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	681b      	ldr	r3, [r3, #0]
 8008f2e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008f30:	4618      	mov	r0, r3
 8008f32:	f002 fef5 	bl	800bd20 <SDMMC_CmdReadSingleBlock>
 8008f36:	62f8      	str	r0, [r7, #44]	@ 0x2c
      }
      if(errorstate != HAL_SD_ERROR_NONE)
 8008f38:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f3a:	2b00      	cmp	r3, #0
 8008f3c:	d012      	beq.n	8008f64 <HAL_SD_ReadBlocks_DMA+0x1a4>
      {
        /* Clear all the static flags */
        __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8008f3e:	68fb      	ldr	r3, [r7, #12]
 8008f40:	681b      	ldr	r3, [r3, #0]
 8008f42:	4a0e      	ldr	r2, [pc, #56]	@ (8008f7c <HAL_SD_ReadBlocks_DMA+0x1bc>)
 8008f44:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->ErrorCode |= errorstate;
 8008f46:	68fb      	ldr	r3, [r7, #12]
 8008f48:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f4a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008f4c:	431a      	orrs	r2, r3
 8008f4e:	68fb      	ldr	r3, [r7, #12]
 8008f50:	639a      	str	r2, [r3, #56]	@ 0x38
        hsd->State = HAL_SD_STATE_READY;
 8008f52:	68fb      	ldr	r3, [r7, #12]
 8008f54:	2201      	movs	r2, #1
 8008f56:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        hsd->Context = SD_CONTEXT_NONE;
 8008f5a:	68fb      	ldr	r3, [r7, #12]
 8008f5c:	2200      	movs	r2, #0
 8008f5e:	631a      	str	r2, [r3, #48]	@ 0x30
        return HAL_ERROR;
 8008f60:	2301      	movs	r3, #1
 8008f62:	e002      	b.n	8008f6a <HAL_SD_ReadBlocks_DMA+0x1aa>
      }

      return HAL_OK;
 8008f64:	2300      	movs	r3, #0
 8008f66:	e000      	b.n	8008f6a <HAL_SD_ReadBlocks_DMA+0x1aa>
    }
  }
  else
  {
    return HAL_BUSY;
 8008f68:	2302      	movs	r3, #2
  }
}
 8008f6a:	4618      	mov	r0, r3
 8008f6c:	3730      	adds	r7, #48	@ 0x30
 8008f6e:	46bd      	mov	sp, r7
 8008f70:	bd80      	pop	{r7, pc}
 8008f72:	bf00      	nop
 8008f74:	080096a3 	.word	0x080096a3
 8008f78:	08009715 	.word	0x08009715
 8008f7c:	004005ff 	.word	0x004005ff
 8008f80:	4225858c 	.word	0x4225858c

08008f84 <HAL_SD_WriteBlocks_DMA>:
  * @param  BlockAdd: Block Address where data will be written
  * @param  NumberOfBlocks: Number of blocks to write
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_WriteBlocks_DMA(SD_HandleTypeDef *hsd, uint8_t *pData, uint32_t BlockAdd, uint32_t NumberOfBlocks)
{
 8008f84:	b580      	push	{r7, lr}
 8008f86:	b08c      	sub	sp, #48	@ 0x30
 8008f88:	af00      	add	r7, sp, #0
 8008f8a:	60f8      	str	r0, [r7, #12]
 8008f8c:	60b9      	str	r1, [r7, #8]
 8008f8e:	607a      	str	r2, [r7, #4]
 8008f90:	603b      	str	r3, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t add = BlockAdd;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	62bb      	str	r3, [r7, #40]	@ 0x28

  if(NULL == pData)
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d107      	bne.n	8008fac <HAL_SD_WriteBlocks_DMA+0x28>
  {
    hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8008f9c:	68fb      	ldr	r3, [r7, #12]
 8008f9e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fa0:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 8008fa4:	68fb      	ldr	r3, [r7, #12]
 8008fa6:	639a      	str	r2, [r3, #56]	@ 0x38
    return HAL_ERROR;
 8008fa8:	2301      	movs	r3, #1
 8008faa:	e0c5      	b.n	8009138 <HAL_SD_WriteBlocks_DMA+0x1b4>
  }

  if(hsd->State == HAL_SD_STATE_READY)
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 8008fb2:	b2db      	uxtb	r3, r3
 8008fb4:	2b01      	cmp	r3, #1
 8008fb6:	f040 80be 	bne.w	8009136 <HAL_SD_WriteBlocks_DMA+0x1b2>
  {
    hsd->ErrorCode = HAL_SD_ERROR_NONE;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2200      	movs	r2, #0
 8008fbe:	639a      	str	r2, [r3, #56]	@ 0x38

    if((add + NumberOfBlocks) > (hsd->SdCard.LogBlockNbr))
 8008fc0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8008fc2:	683b      	ldr	r3, [r7, #0]
 8008fc4:	441a      	add	r2, r3
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8008fca:	429a      	cmp	r2, r3
 8008fcc:	d907      	bls.n	8008fde <HAL_SD_WriteBlocks_DMA+0x5a>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_ADDR_OUT_OF_RANGE;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fd2:	f043 7200 	orr.w	r2, r3, #33554432	@ 0x2000000
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	639a      	str	r2, [r3, #56]	@ 0x38
      return HAL_ERROR;
 8008fda:	2301      	movs	r3, #1
 8008fdc:	e0ac      	b.n	8009138 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    hsd->State = HAL_SD_STATE_BUSY;
 8008fde:	68fb      	ldr	r3, [r7, #12]
 8008fe0:	2203      	movs	r2, #3
 8008fe2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Initialize data control register */
    hsd->Instance->DCTRL = 0U;
 8008fe6:	68fb      	ldr	r3, [r7, #12]
 8008fe8:	681b      	ldr	r3, [r3, #0]
 8008fea:	2200      	movs	r2, #0
 8008fec:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Enable SD Error interrupts */
#if defined(SDIO_STA_STBITERR)
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 8008fee:	68fb      	ldr	r3, [r7, #12]
 8008ff0:	681b      	ldr	r3, [r3, #0]
 8008ff2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008ff4:	68fa      	ldr	r2, [r7, #12]
 8008ff6:	6812      	ldr	r2, [r2, #0]
 8008ff8:	f443 7306 	orr.w	r3, r3, #536	@ 0x218
 8008ffc:	f043 0302 	orr.w	r3, r3, #2
 8009000:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
    __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */

    /* Set the DMA transfer complete callback */
    hsd->hdmatx->XferCpltCallback = SD_DMATransmitCplt;
 8009002:	68fb      	ldr	r3, [r7, #12]
 8009004:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009006:	4a4e      	ldr	r2, [pc, #312]	@ (8009140 <HAL_SD_WriteBlocks_DMA+0x1bc>)
 8009008:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA error callback */
    hsd->hdmatx->XferErrorCallback = SD_DMAError;
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800900e:	4a4d      	ldr	r2, [pc, #308]	@ (8009144 <HAL_SD_WriteBlocks_DMA+0x1c0>)
 8009010:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA Abort callback */
    hsd->hdmatx->XferAbortCallback = NULL;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009016:	2200      	movs	r2, #0
 8009018:	651a      	str	r2, [r3, #80]	@ 0x50

    if(hsd->SdCard.CardType != CARD_SDHC_SDXC)
 800901a:	68fb      	ldr	r3, [r7, #12]
 800901c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800901e:	2b01      	cmp	r3, #1
 8009020:	d002      	beq.n	8009028 <HAL_SD_WriteBlocks_DMA+0xa4>
    {
      add *= 512U;
 8009022:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009024:	025b      	lsls	r3, r3, #9
 8009026:	62bb      	str	r3, [r7, #40]	@ 0x28
    }

    /* Write Blocks in Polling mode */
    if(NumberOfBlocks > 1U)
 8009028:	683b      	ldr	r3, [r7, #0]
 800902a:	2b01      	cmp	r3, #1
 800902c:	d90a      	bls.n	8009044 <HAL_SD_WriteBlocks_DMA+0xc0>
    {
      hsd->Context = (SD_CONTEXT_WRITE_MULTIPLE_BLOCK | SD_CONTEXT_DMA);
 800902e:	68fb      	ldr	r3, [r7, #12]
 8009030:	22a0      	movs	r2, #160	@ 0xa0
 8009032:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Multi Block command */
      errorstate = SDMMC_CmdWriteMultiBlock(hsd->Instance, add);
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	681b      	ldr	r3, [r3, #0]
 8009038:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800903a:	4618      	mov	r0, r3
 800903c:	f002 fed6 	bl	800bdec <SDMMC_CmdWriteMultiBlock>
 8009040:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8009042:	e009      	b.n	8009058 <HAL_SD_WriteBlocks_DMA+0xd4>
    }
    else
    {
      hsd->Context = (SD_CONTEXT_WRITE_SINGLE_BLOCK | SD_CONTEXT_DMA);
 8009044:	68fb      	ldr	r3, [r7, #12]
 8009046:	2290      	movs	r2, #144	@ 0x90
 8009048:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Write Single Block command */
      errorstate = SDMMC_CmdWriteSingleBlock(hsd->Instance, add);
 800904a:	68fb      	ldr	r3, [r7, #12]
 800904c:	681b      	ldr	r3, [r3, #0]
 800904e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009050:	4618      	mov	r0, r3
 8009052:	f002 fea9 	bl	800bda8 <SDMMC_CmdWriteSingleBlock>
 8009056:	62f8      	str	r0, [r7, #44]	@ 0x2c
    }
    if(errorstate != HAL_SD_ERROR_NONE)
 8009058:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800905a:	2b00      	cmp	r3, #0
 800905c:	d012      	beq.n	8009084 <HAL_SD_WriteBlocks_DMA+0x100>
    {
      /* Clear all the static flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	4a39      	ldr	r2, [pc, #228]	@ (8009148 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 8009064:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= errorstate;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800906a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800906c:	431a      	orrs	r2, r3
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	2201      	movs	r2, #1
 8009076:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 800907a:	68fb      	ldr	r3, [r7, #12]
 800907c:	2200      	movs	r2, #0
 800907e:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009080:	2301      	movs	r3, #1
 8009082:	e059      	b.n	8009138 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }

    /* Enable SDIO DMA transfer */
    __HAL_SD_DMA_ENABLE(hsd);
 8009084:	4b31      	ldr	r3, [pc, #196]	@ (800914c <HAL_SD_WriteBlocks_DMA+0x1c8>)
 8009086:	2201      	movs	r2, #1
 8009088:	601a      	str	r2, [r3, #0]

    /* Force DMA Direction */
    hsd->hdmatx->Init.Direction = DMA_MEMORY_TO_PERIPH;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800908e:	2240      	movs	r2, #64	@ 0x40
 8009090:	609a      	str	r2, [r3, #8]
    MODIFY_REG(hsd->hdmatx->Instance->CR, DMA_SxCR_DIR, hsd->hdmatx->Init.Direction);
 8009092:	68fb      	ldr	r3, [r7, #12]
 8009094:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	681b      	ldr	r3, [r3, #0]
 800909a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090a2:	689a      	ldr	r2, [r3, #8]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	430a      	orrs	r2, r1
 80090ac:	601a      	str	r2, [r3, #0]

    /* Enable the DMA Channel */
    if(HAL_DMA_Start_IT(hsd->hdmatx, (uint32_t)pData, (uint32_t)&hsd->Instance->FIFO, (uint32_t)(BLOCKSIZE * NumberOfBlocks)/4U) != HAL_OK)
 80090ae:	68fb      	ldr	r3, [r7, #12]
 80090b0:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80090b2:	68b9      	ldr	r1, [r7, #8]
 80090b4:	68fb      	ldr	r3, [r7, #12]
 80090b6:	681b      	ldr	r3, [r3, #0]
 80090b8:	3380      	adds	r3, #128	@ 0x80
 80090ba:	461a      	mov	r2, r3
 80090bc:	683b      	ldr	r3, [r7, #0]
 80090be:	025b      	lsls	r3, r3, #9
 80090c0:	089b      	lsrs	r3, r3, #2
 80090c2:	f7fb fa81 	bl	80045c8 <HAL_DMA_Start_IT>
 80090c6:	4603      	mov	r3, r0
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d01c      	beq.n	8009106 <HAL_SD_WriteBlocks_DMA+0x182>
    {
#if defined(SDIO_STA_STBITERR)
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR | SDIO_IT_STBITERR));
 80090cc:	68fb      	ldr	r3, [r7, #12]
 80090ce:	681b      	ldr	r3, [r3, #0]
 80090d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80090d2:	68fa      	ldr	r2, [r7, #12]
 80090d4:	6812      	ldr	r2, [r2, #0]
 80090d6:	f423 7306 	bic.w	r3, r3, #536	@ 0x218
 80090da:	f023 0302 	bic.w	r3, r3, #2
 80090de:	63d3      	str	r3, [r2, #60]	@ 0x3c
#else /* SDIO_STA_STBITERR not defined */
      __HAL_SD_DISABLE_IT(hsd, (SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT | SDIO_IT_TXUNDERR));   
#endif /* SDIO_STA_STBITERR */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 80090e0:	68fb      	ldr	r3, [r7, #12]
 80090e2:	681b      	ldr	r3, [r3, #0]
 80090e4:	4a18      	ldr	r2, [pc, #96]	@ (8009148 <HAL_SD_WriteBlocks_DMA+0x1c4>)
 80090e6:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090ec:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	639a      	str	r2, [r3, #56]	@ 0x38
      hsd->State = HAL_SD_STATE_READY;
 80090f4:	68fb      	ldr	r3, [r7, #12]
 80090f6:	2201      	movs	r2, #1
 80090f8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80090fc:	68fb      	ldr	r3, [r7, #12]
 80090fe:	2200      	movs	r2, #0
 8009100:	631a      	str	r2, [r3, #48]	@ 0x30
      return HAL_ERROR;
 8009102:	2301      	movs	r3, #1
 8009104:	e018      	b.n	8009138 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
    else
    {
      /* Configure the SD DPSM (Data Path State Machine) */
      config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009106:	f04f 33ff 	mov.w	r3, #4294967295
 800910a:	613b      	str	r3, [r7, #16]
      config.DataLength    = BLOCKSIZE * NumberOfBlocks;
 800910c:	683b      	ldr	r3, [r7, #0]
 800910e:	025b      	lsls	r3, r3, #9
 8009110:	617b      	str	r3, [r7, #20]
      config.DataBlockSize = SDIO_DATABLOCK_SIZE_512B;
 8009112:	2390      	movs	r3, #144	@ 0x90
 8009114:	61bb      	str	r3, [r7, #24]
      config.TransferDir   = SDIO_TRANSFER_DIR_TO_CARD;
 8009116:	2300      	movs	r3, #0
 8009118:	61fb      	str	r3, [r7, #28]
      config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 800911a:	2300      	movs	r3, #0
 800911c:	623b      	str	r3, [r7, #32]
      config.DPSM          = SDIO_DPSM_ENABLE;
 800911e:	2301      	movs	r3, #1
 8009120:	627b      	str	r3, [r7, #36]	@ 0x24
      (void)SDIO_ConfigData(hsd->Instance, &config);
 8009122:	68fb      	ldr	r3, [r7, #12]
 8009124:	681b      	ldr	r3, [r3, #0]
 8009126:	f107 0210 	add.w	r2, r7, #16
 800912a:	4611      	mov	r1, r2
 800912c:	4618      	mov	r0, r3
 800912e:	f002 fda9 	bl	800bc84 <SDIO_ConfigData>

      return HAL_OK;
 8009132:	2300      	movs	r3, #0
 8009134:	e000      	b.n	8009138 <HAL_SD_WriteBlocks_DMA+0x1b4>
    }
  }
  else
  {
    return HAL_BUSY;
 8009136:	2302      	movs	r3, #2
  }
}
 8009138:	4618      	mov	r0, r3
 800913a:	3730      	adds	r7, #48	@ 0x30
 800913c:	46bd      	mov	sp, r7
 800913e:	bd80      	pop	{r7, pc}
 8009140:	08009679 	.word	0x08009679
 8009144:	08009715 	.word	0x08009715
 8009148:	004005ff 	.word	0x004005ff
 800914c:	4225858c 	.word	0x4225858c

08009150 <HAL_SD_ErrorCallback>:
  * @brief SD error callbacks
  * @param hsd: Pointer SD handle
  * @retval None
  */
__weak void HAL_SD_ErrorCallback(SD_HandleTypeDef *hsd)
{
 8009150:	b480      	push	{r7}
 8009152:	b083      	sub	sp, #12
 8009154:	af00      	add	r7, sp, #0
 8009156:	6078      	str	r0, [r7, #4]
  UNUSED(hsd);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SD_ErrorCallback can be implemented in the user file
   */
}
 8009158:	bf00      	nop
 800915a:	370c      	adds	r7, #12
 800915c:	46bd      	mov	sp, r7
 800915e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009162:	4770      	bx	lr

08009164 <HAL_SD_GetCardCSD>:
  * @param  pCSD: Pointer to a HAL_SD_CardCSDTypeDef structure that  
  *         contains all CSD register parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardCSD(SD_HandleTypeDef *hsd, HAL_SD_CardCSDTypeDef *pCSD)
{
 8009164:	b480      	push	{r7}
 8009166:	b083      	sub	sp, #12
 8009168:	af00      	add	r7, sp, #0
 800916a:	6078      	str	r0, [r7, #4]
 800916c:	6039      	str	r1, [r7, #0]
  pCSD->CSDStruct = (uint8_t)((hsd->CSD[0] & 0xC0000000U) >> 30U);
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009172:	0f9b      	lsrs	r3, r3, #30
 8009174:	b2da      	uxtb	r2, r3
 8009176:	683b      	ldr	r3, [r7, #0]
 8009178:	701a      	strb	r2, [r3, #0]

  pCSD->SysSpecVersion = (uint8_t)((hsd->CSD[0] & 0x3C000000U) >> 26U);
 800917a:	687b      	ldr	r3, [r7, #4]
 800917c:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800917e:	0e9b      	lsrs	r3, r3, #26
 8009180:	b2db      	uxtb	r3, r3
 8009182:	f003 030f 	and.w	r3, r3, #15
 8009186:	b2da      	uxtb	r2, r3
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	705a      	strb	r2, [r3, #1]

  pCSD->Reserved1 = (uint8_t)((hsd->CSD[0] & 0x03000000U) >> 24U);
 800918c:	687b      	ldr	r3, [r7, #4]
 800918e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009190:	0e1b      	lsrs	r3, r3, #24
 8009192:	b2db      	uxtb	r3, r3
 8009194:	f003 0303 	and.w	r3, r3, #3
 8009198:	b2da      	uxtb	r2, r3
 800919a:	683b      	ldr	r3, [r7, #0]
 800919c:	709a      	strb	r2, [r3, #2]

  pCSD->TAAC = (uint8_t)((hsd->CSD[0] & 0x00FF0000U) >> 16U);
 800919e:	687b      	ldr	r3, [r7, #4]
 80091a0:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091a2:	0c1b      	lsrs	r3, r3, #16
 80091a4:	b2da      	uxtb	r2, r3
 80091a6:	683b      	ldr	r3, [r7, #0]
 80091a8:	70da      	strb	r2, [r3, #3]

  pCSD->NSAC = (uint8_t)((hsd->CSD[0] & 0x0000FF00U) >> 8U);
 80091aa:	687b      	ldr	r3, [r7, #4]
 80091ac:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091ae:	0a1b      	lsrs	r3, r3, #8
 80091b0:	b2da      	uxtb	r2, r3
 80091b2:	683b      	ldr	r3, [r7, #0]
 80091b4:	711a      	strb	r2, [r3, #4]

  pCSD->MaxBusClkFrec = (uint8_t)(hsd->CSD[0] & 0x000000FFU);
 80091b6:	687b      	ldr	r3, [r7, #4]
 80091b8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80091ba:	b2da      	uxtb	r2, r3
 80091bc:	683b      	ldr	r3, [r7, #0]
 80091be:	715a      	strb	r2, [r3, #5]

  pCSD->CardComdClasses = (uint16_t)((hsd->CSD[1] & 0xFFF00000U) >> 20U);
 80091c0:	687b      	ldr	r3, [r7, #4]
 80091c2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80091c4:	0d1b      	lsrs	r3, r3, #20
 80091c6:	b29a      	uxth	r2, r3
 80091c8:	683b      	ldr	r3, [r7, #0]
 80091ca:	80da      	strh	r2, [r3, #6]

  pCSD->RdBlockLen = (uint8_t)((hsd->CSD[1] & 0x000F0000U) >> 16U);
 80091cc:	687b      	ldr	r3, [r7, #4]
 80091ce:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80091d0:	0c1b      	lsrs	r3, r3, #16
 80091d2:	b2db      	uxtb	r3, r3
 80091d4:	f003 030f 	and.w	r3, r3, #15
 80091d8:	b2da      	uxtb	r2, r3
 80091da:	683b      	ldr	r3, [r7, #0]
 80091dc:	721a      	strb	r2, [r3, #8]

  pCSD->PartBlockRead   = (uint8_t)((hsd->CSD[1] & 0x00008000U) >> 15U);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80091e2:	0bdb      	lsrs	r3, r3, #15
 80091e4:	b2db      	uxtb	r3, r3
 80091e6:	f003 0301 	and.w	r3, r3, #1
 80091ea:	b2da      	uxtb	r2, r3
 80091ec:	683b      	ldr	r3, [r7, #0]
 80091ee:	725a      	strb	r2, [r3, #9]

  pCSD->WrBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00004000U) >> 14U);
 80091f0:	687b      	ldr	r3, [r7, #4]
 80091f2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80091f4:	0b9b      	lsrs	r3, r3, #14
 80091f6:	b2db      	uxtb	r3, r3
 80091f8:	f003 0301 	and.w	r3, r3, #1
 80091fc:	b2da      	uxtb	r2, r3
 80091fe:	683b      	ldr	r3, [r7, #0]
 8009200:	729a      	strb	r2, [r3, #10]

  pCSD->RdBlockMisalign = (uint8_t)((hsd->CSD[1] & 0x00002000U) >> 13U);
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009206:	0b5b      	lsrs	r3, r3, #13
 8009208:	b2db      	uxtb	r3, r3
 800920a:	f003 0301 	and.w	r3, r3, #1
 800920e:	b2da      	uxtb	r2, r3
 8009210:	683b      	ldr	r3, [r7, #0]
 8009212:	72da      	strb	r2, [r3, #11]

  pCSD->DSRImpl = (uint8_t)((hsd->CSD[1] & 0x00001000U) >> 12U);
 8009214:	687b      	ldr	r3, [r7, #4]
 8009216:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009218:	0b1b      	lsrs	r3, r3, #12
 800921a:	b2db      	uxtb	r3, r3
 800921c:	f003 0301 	and.w	r3, r3, #1
 8009220:	b2da      	uxtb	r2, r3
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	731a      	strb	r2, [r3, #12]

  pCSD->Reserved2 = 0U; /*!< Reserved */
 8009226:	683b      	ldr	r3, [r7, #0]
 8009228:	2200      	movs	r2, #0
 800922a:	735a      	strb	r2, [r3, #13]

  if(hsd->SdCard.CardType == CARD_SDSC)
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009230:	2b00      	cmp	r3, #0
 8009232:	d163      	bne.n	80092fc <HAL_SD_GetCardCSD+0x198>
  {
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x000003FFU) << 2U) | ((hsd->CSD[2] & 0xC0000000U) >> 30U));
 8009234:	687b      	ldr	r3, [r7, #4]
 8009236:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009238:	009a      	lsls	r2, r3, #2
 800923a:	f640 73fc 	movw	r3, #4092	@ 0xffc
 800923e:	4013      	ands	r3, r2
 8009240:	687a      	ldr	r2, [r7, #4]
 8009242:	6ed2      	ldr	r2, [r2, #108]	@ 0x6c
 8009244:	0f92      	lsrs	r2, r2, #30
 8009246:	431a      	orrs	r2, r3
 8009248:	683b      	ldr	r3, [r7, #0]
 800924a:	611a      	str	r2, [r3, #16]

    pCSD->MaxRdCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x38000000U) >> 27U);
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009250:	0edb      	lsrs	r3, r3, #27
 8009252:	b2db      	uxtb	r3, r3
 8009254:	f003 0307 	and.w	r3, r3, #7
 8009258:	b2da      	uxtb	r2, r3
 800925a:	683b      	ldr	r3, [r7, #0]
 800925c:	751a      	strb	r2, [r3, #20]

    pCSD->MaxRdCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x07000000U) >> 24U);
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009262:	0e1b      	lsrs	r3, r3, #24
 8009264:	b2db      	uxtb	r3, r3
 8009266:	f003 0307 	and.w	r3, r3, #7
 800926a:	b2da      	uxtb	r2, r3
 800926c:	683b      	ldr	r3, [r7, #0]
 800926e:	755a      	strb	r2, [r3, #21]

    pCSD->MaxWrCurrentVDDMin = (uint8_t)((hsd->CSD[2] & 0x00E00000U) >> 21U);
 8009270:	687b      	ldr	r3, [r7, #4]
 8009272:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009274:	0d5b      	lsrs	r3, r3, #21
 8009276:	b2db      	uxtb	r3, r3
 8009278:	f003 0307 	and.w	r3, r3, #7
 800927c:	b2da      	uxtb	r2, r3
 800927e:	683b      	ldr	r3, [r7, #0]
 8009280:	759a      	strb	r2, [r3, #22]

    pCSD->MaxWrCurrentVDDMax = (uint8_t)((hsd->CSD[2] & 0x001C0000U) >> 18U);
 8009282:	687b      	ldr	r3, [r7, #4]
 8009284:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009286:	0c9b      	lsrs	r3, r3, #18
 8009288:	b2db      	uxtb	r3, r3
 800928a:	f003 0307 	and.w	r3, r3, #7
 800928e:	b2da      	uxtb	r2, r3
 8009290:	683b      	ldr	r3, [r7, #0]
 8009292:	75da      	strb	r2, [r3, #23]

    pCSD->DeviceSizeMul = (uint8_t)((hsd->CSD[2] & 0x00038000U) >> 15U);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009298:	0bdb      	lsrs	r3, r3, #15
 800929a:	b2db      	uxtb	r3, r3
 800929c:	f003 0307 	and.w	r3, r3, #7
 80092a0:	b2da      	uxtb	r2, r3
 80092a2:	683b      	ldr	r3, [r7, #0]
 80092a4:	761a      	strb	r2, [r3, #24]

    hsd->SdCard.BlockNbr  = (pCSD->DeviceSize + 1U) ;
 80092a6:	683b      	ldr	r3, [r7, #0]
 80092a8:	691b      	ldr	r3, [r3, #16]
 80092aa:	1c5a      	adds	r2, r3, #1
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockNbr *= (1UL << ((pCSD->DeviceSizeMul & 0x07U) + 2U));
 80092b0:	683b      	ldr	r3, [r7, #0]
 80092b2:	7e1b      	ldrb	r3, [r3, #24]
 80092b4:	b2db      	uxtb	r3, r3
 80092b6:	f003 0307 	and.w	r3, r3, #7
 80092ba:	3302      	adds	r3, #2
 80092bc:	2201      	movs	r2, #1
 80092be:	fa02 f303 	lsl.w	r3, r2, r3
 80092c2:	687a      	ldr	r2, [r7, #4]
 80092c4:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 80092c6:	fb03 f202 	mul.w	r2, r3, r2
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.BlockSize = (1UL << (pCSD->RdBlockLen & 0x0FU));
 80092ce:	683b      	ldr	r3, [r7, #0]
 80092d0:	7a1b      	ldrb	r3, [r3, #8]
 80092d2:	b2db      	uxtb	r3, r3
 80092d4:	f003 030f 	and.w	r3, r3, #15
 80092d8:	2201      	movs	r2, #1
 80092da:	409a      	lsls	r2, r3
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	659a      	str	r2, [r3, #88]	@ 0x58

    hsd->SdCard.LogBlockNbr =  (hsd->SdCard.BlockNbr) * ((hsd->SdCard.BlockSize) / 512U);
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80092e4:	687a      	ldr	r2, [r7, #4]
 80092e6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80092e8:	0a52      	lsrs	r2, r2, #9
 80092ea:	fb03 f202 	mul.w	r2, r3, r2
 80092ee:	687b      	ldr	r3, [r7, #4]
 80092f0:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.LogBlockSize = 512U;
 80092f2:	687b      	ldr	r3, [r7, #4]
 80092f4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80092f8:	661a      	str	r2, [r3, #96]	@ 0x60
 80092fa:	e031      	b.n	8009360 <HAL_SD_GetCardCSD+0x1fc>
  }
  else if(hsd->SdCard.CardType == CARD_SDHC_SDXC)
 80092fc:	687b      	ldr	r3, [r7, #4]
 80092fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009300:	2b01      	cmp	r3, #1
 8009302:	d11d      	bne.n	8009340 <HAL_SD_GetCardCSD+0x1dc>
  {
    /* Byte 7 */
    pCSD->DeviceSize = (((hsd->CSD[1] & 0x0000003FU) << 16U) | ((hsd->CSD[2] & 0xFFFF0000U) >> 16U));
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8009308:	041b      	lsls	r3, r3, #16
 800930a:	f403 127c 	and.w	r2, r3, #4128768	@ 0x3f0000
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009312:	0c1b      	lsrs	r3, r3, #16
 8009314:	431a      	orrs	r2, r3
 8009316:	683b      	ldr	r3, [r7, #0]
 8009318:	611a      	str	r2, [r3, #16]

    hsd->SdCard.BlockNbr = ((pCSD->DeviceSize + 1U) * 1024U);
 800931a:	683b      	ldr	r3, [r7, #0]
 800931c:	691b      	ldr	r3, [r3, #16]
 800931e:	3301      	adds	r3, #1
 8009320:	029a      	lsls	r2, r3, #10
 8009322:	687b      	ldr	r3, [r7, #4]
 8009324:	655a      	str	r2, [r3, #84]	@ 0x54
    hsd->SdCard.LogBlockNbr = hsd->SdCard.BlockNbr;
 8009326:	687b      	ldr	r3, [r7, #4]
 8009328:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800932a:	687b      	ldr	r3, [r7, #4]
 800932c:	65da      	str	r2, [r3, #92]	@ 0x5c
    hsd->SdCard.BlockSize = 512U;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009334:	659a      	str	r2, [r3, #88]	@ 0x58
    hsd->SdCard.LogBlockSize = hsd->SdCard.BlockSize;
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 800933a:	687b      	ldr	r3, [r7, #4]
 800933c:	661a      	str	r2, [r3, #96]	@ 0x60
 800933e:	e00f      	b.n	8009360 <HAL_SD_GetCardCSD+0x1fc>
  }
  else
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009340:	687b      	ldr	r3, [r7, #4]
 8009342:	681b      	ldr	r3, [r3, #0]
 8009344:	4a58      	ldr	r2, [pc, #352]	@ (80094a8 <HAL_SD_GetCardCSD+0x344>)
 8009346:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009348:	687b      	ldr	r3, [r7, #4]
 800934a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800934c:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009350:	687b      	ldr	r3, [r7, #4]
 8009352:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2201      	movs	r2, #1
 8009358:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    return HAL_ERROR;
 800935c:	2301      	movs	r3, #1
 800935e:	e09d      	b.n	800949c <HAL_SD_GetCardCSD+0x338>
  }

  pCSD->EraseGrSize = (uint8_t)((hsd->CSD[2] & 0x00004000U) >> 14U);
 8009360:	687b      	ldr	r3, [r7, #4]
 8009362:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009364:	0b9b      	lsrs	r3, r3, #14
 8009366:	b2db      	uxtb	r3, r3
 8009368:	f003 0301 	and.w	r3, r3, #1
 800936c:	b2da      	uxtb	r2, r3
 800936e:	683b      	ldr	r3, [r7, #0]
 8009370:	765a      	strb	r2, [r3, #25]

  pCSD->EraseGrMul = (uint8_t)((hsd->CSD[2] & 0x00003F80U) >> 7U);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009376:	09db      	lsrs	r3, r3, #7
 8009378:	b2db      	uxtb	r3, r3
 800937a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800937e:	b2da      	uxtb	r2, r3
 8009380:	683b      	ldr	r3, [r7, #0]
 8009382:	769a      	strb	r2, [r3, #26]

  pCSD->WrProtectGrSize = (uint8_t)(hsd->CSD[2] & 0x0000007FU);
 8009384:	687b      	ldr	r3, [r7, #4]
 8009386:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009388:	b2db      	uxtb	r3, r3
 800938a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800938e:	b2da      	uxtb	r2, r3
 8009390:	683b      	ldr	r3, [r7, #0]
 8009392:	76da      	strb	r2, [r3, #27]

  pCSD->WrProtectGrEnable = (uint8_t)((hsd->CSD[3] & 0x80000000U) >> 31U);
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009398:	0fdb      	lsrs	r3, r3, #31
 800939a:	b2da      	uxtb	r2, r3
 800939c:	683b      	ldr	r3, [r7, #0]
 800939e:	771a      	strb	r2, [r3, #28]

  pCSD->ManDeflECC = (uint8_t)((hsd->CSD[3] & 0x60000000U) >> 29U);
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093a4:	0f5b      	lsrs	r3, r3, #29
 80093a6:	b2db      	uxtb	r3, r3
 80093a8:	f003 0303 	and.w	r3, r3, #3
 80093ac:	b2da      	uxtb	r2, r3
 80093ae:	683b      	ldr	r3, [r7, #0]
 80093b0:	775a      	strb	r2, [r3, #29]

  pCSD->WrSpeedFact = (uint8_t)((hsd->CSD[3] & 0x1C000000U) >> 26U);
 80093b2:	687b      	ldr	r3, [r7, #4]
 80093b4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093b6:	0e9b      	lsrs	r3, r3, #26
 80093b8:	b2db      	uxtb	r3, r3
 80093ba:	f003 0307 	and.w	r3, r3, #7
 80093be:	b2da      	uxtb	r2, r3
 80093c0:	683b      	ldr	r3, [r7, #0]
 80093c2:	779a      	strb	r2, [r3, #30]

  pCSD->MaxWrBlockLen= (uint8_t)((hsd->CSD[3] & 0x03C00000U) >> 22U);
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093c8:	0d9b      	lsrs	r3, r3, #22
 80093ca:	b2db      	uxtb	r3, r3
 80093cc:	f003 030f 	and.w	r3, r3, #15
 80093d0:	b2da      	uxtb	r2, r3
 80093d2:	683b      	ldr	r3, [r7, #0]
 80093d4:	77da      	strb	r2, [r3, #31]

  pCSD->WriteBlockPaPartial = (uint8_t)((hsd->CSD[3] & 0x00200000U) >> 21U);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093da:	0d5b      	lsrs	r3, r3, #21
 80093dc:	b2db      	uxtb	r3, r3
 80093de:	f003 0301 	and.w	r3, r3, #1
 80093e2:	b2da      	uxtb	r2, r3
 80093e4:	683b      	ldr	r3, [r7, #0]
 80093e6:	f883 2020 	strb.w	r2, [r3, #32]

  pCSD->Reserved3 = 0;
 80093ea:	683b      	ldr	r3, [r7, #0]
 80093ec:	2200      	movs	r2, #0
 80093ee:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  pCSD->ContentProtectAppli = (uint8_t)((hsd->CSD[3] & 0x00010000U) >> 16U);
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80093f6:	0c1b      	lsrs	r3, r3, #16
 80093f8:	b2db      	uxtb	r3, r3
 80093fa:	f003 0301 	and.w	r3, r3, #1
 80093fe:	b2da      	uxtb	r2, r3
 8009400:	683b      	ldr	r3, [r7, #0]
 8009402:	f883 2022 	strb.w	r2, [r3, #34]	@ 0x22

  pCSD->FileFormatGroup = (uint8_t)((hsd->CSD[3] & 0x00008000U) >> 15U);
 8009406:	687b      	ldr	r3, [r7, #4]
 8009408:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800940a:	0bdb      	lsrs	r3, r3, #15
 800940c:	b2db      	uxtb	r3, r3
 800940e:	f003 0301 	and.w	r3, r3, #1
 8009412:	b2da      	uxtb	r2, r3
 8009414:	683b      	ldr	r3, [r7, #0]
 8009416:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pCSD->CopyFlag = (uint8_t)((hsd->CSD[3] & 0x00004000U) >> 14U);
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800941e:	0b9b      	lsrs	r3, r3, #14
 8009420:	b2db      	uxtb	r3, r3
 8009422:	f003 0301 	and.w	r3, r3, #1
 8009426:	b2da      	uxtb	r2, r3
 8009428:	683b      	ldr	r3, [r7, #0]
 800942a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  pCSD->PermWrProtect = (uint8_t)((hsd->CSD[3] & 0x00002000U) >> 13U);
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009432:	0b5b      	lsrs	r3, r3, #13
 8009434:	b2db      	uxtb	r3, r3
 8009436:	f003 0301 	and.w	r3, r3, #1
 800943a:	b2da      	uxtb	r2, r3
 800943c:	683b      	ldr	r3, [r7, #0]
 800943e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  pCSD->TempWrProtect = (uint8_t)((hsd->CSD[3] & 0x00001000U) >> 12U);
 8009442:	687b      	ldr	r3, [r7, #4]
 8009444:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009446:	0b1b      	lsrs	r3, r3, #12
 8009448:	b2db      	uxtb	r3, r3
 800944a:	f003 0301 	and.w	r3, r3, #1
 800944e:	b2da      	uxtb	r2, r3
 8009450:	683b      	ldr	r3, [r7, #0]
 8009452:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26

  pCSD->FileFormat = (uint8_t)((hsd->CSD[3] & 0x00000C00U) >> 10U);
 8009456:	687b      	ldr	r3, [r7, #4]
 8009458:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800945a:	0a9b      	lsrs	r3, r3, #10
 800945c:	b2db      	uxtb	r3, r3
 800945e:	f003 0303 	and.w	r3, r3, #3
 8009462:	b2da      	uxtb	r2, r3
 8009464:	683b      	ldr	r3, [r7, #0]
 8009466:	f883 2027 	strb.w	r2, [r3, #39]	@ 0x27

  pCSD->ECC= (uint8_t)((hsd->CSD[3] & 0x00000300U) >> 8U);
 800946a:	687b      	ldr	r3, [r7, #4]
 800946c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800946e:	0a1b      	lsrs	r3, r3, #8
 8009470:	b2db      	uxtb	r3, r3
 8009472:	f003 0303 	and.w	r3, r3, #3
 8009476:	b2da      	uxtb	r2, r3
 8009478:	683b      	ldr	r3, [r7, #0]
 800947a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28

  pCSD->CSD_CRC = (uint8_t)((hsd->CSD[3] & 0x000000FEU) >> 1U);
 800947e:	687b      	ldr	r3, [r7, #4]
 8009480:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8009482:	085b      	lsrs	r3, r3, #1
 8009484:	b2db      	uxtb	r3, r3
 8009486:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800948a:	b2da      	uxtb	r2, r3
 800948c:	683b      	ldr	r3, [r7, #0]
 800948e:	f883 2029 	strb.w	r2, [r3, #41]	@ 0x29

  pCSD->Reserved4 = 1;
 8009492:	683b      	ldr	r3, [r7, #0]
 8009494:	2201      	movs	r2, #1
 8009496:	f883 202a 	strb.w	r2, [r3, #42]	@ 0x2a

  return HAL_OK;
 800949a:	2300      	movs	r3, #0
}
 800949c:	4618      	mov	r0, r3
 800949e:	370c      	adds	r7, #12
 80094a0:	46bd      	mov	sp, r7
 80094a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80094a6:	4770      	bx	lr
 80094a8:	004005ff 	.word	0x004005ff

080094ac <HAL_SD_GetCardInfo>:
  * @param  pCardInfo: Pointer to the HAL_SD_CardInfoTypeDef structure that
  *         will contain the SD card status information
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_GetCardInfo(SD_HandleTypeDef *hsd, HAL_SD_CardInfoTypeDef *pCardInfo)
{
 80094ac:	b480      	push	{r7}
 80094ae:	b083      	sub	sp, #12
 80094b0:	af00      	add	r7, sp, #0
 80094b2:	6078      	str	r0, [r7, #4]
 80094b4:	6039      	str	r1, [r7, #0]
  pCardInfo->CardType     = (uint32_t)(hsd->SdCard.CardType);
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80094ba:	683b      	ldr	r3, [r7, #0]
 80094bc:	601a      	str	r2, [r3, #0]
  pCardInfo->CardVersion  = (uint32_t)(hsd->SdCard.CardVersion);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80094c2:	683b      	ldr	r3, [r7, #0]
 80094c4:	605a      	str	r2, [r3, #4]
  pCardInfo->Class        = (uint32_t)(hsd->SdCard.Class);
 80094c6:	687b      	ldr	r3, [r7, #4]
 80094c8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80094ca:	683b      	ldr	r3, [r7, #0]
 80094cc:	609a      	str	r2, [r3, #8]
  pCardInfo->RelCardAdd   = (uint32_t)(hsd->SdCard.RelCardAdd);
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 80094d2:	683b      	ldr	r3, [r7, #0]
 80094d4:	60da      	str	r2, [r3, #12]
  pCardInfo->BlockNbr     = (uint32_t)(hsd->SdCard.BlockNbr);
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80094da:	683b      	ldr	r3, [r7, #0]
 80094dc:	611a      	str	r2, [r3, #16]
  pCardInfo->BlockSize    = (uint32_t)(hsd->SdCard.BlockSize);
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	615a      	str	r2, [r3, #20]
  pCardInfo->LogBlockNbr  = (uint32_t)(hsd->SdCard.LogBlockNbr);
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80094ea:	683b      	ldr	r3, [r7, #0]
 80094ec:	619a      	str	r2, [r3, #24]
  pCardInfo->LogBlockSize = (uint32_t)(hsd->SdCard.LogBlockSize);
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80094f2:	683b      	ldr	r3, [r7, #0]
 80094f4:	61da      	str	r2, [r3, #28]

  return HAL_OK;
 80094f6:	2300      	movs	r3, #0
}
 80094f8:	4618      	mov	r0, r3
 80094fa:	370c      	adds	r7, #12
 80094fc:	46bd      	mov	sp, r7
 80094fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009502:	4770      	bx	lr

08009504 <HAL_SD_ConfigWideBusOperation>:
  *            @arg SDIO_BUS_WIDE_4B: 4-bit data transfer
  *            @arg SDIO_BUS_WIDE_1B: 1-bit data transfer
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SD_ConfigWideBusOperation(SD_HandleTypeDef *hsd, uint32_t WideMode)
{
 8009504:	b5b0      	push	{r4, r5, r7, lr}
 8009506:	b08e      	sub	sp, #56	@ 0x38
 8009508:	af04      	add	r7, sp, #16
 800950a:	6078      	str	r0, [r7, #4]
 800950c:	6039      	str	r1, [r7, #0]
  SDIO_InitTypeDef Init;
  uint32_t errorstate;
  HAL_StatusTypeDef status = HAL_OK;
 800950e:	2300      	movs	r3, #0
 8009510:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /* Check the parameters */
  assert_param(IS_SDIO_BUS_WIDE(WideMode));

  /* Change State */
  hsd->State = HAL_SD_STATE_BUSY;
 8009514:	687b      	ldr	r3, [r7, #4]
 8009516:	2203      	movs	r2, #3
 8009518:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(hsd->SdCard.CardType != CARD_SECURED)
 800951c:	687b      	ldr	r3, [r7, #4]
 800951e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009520:	2b03      	cmp	r3, #3
 8009522:	d02e      	beq.n	8009582 <HAL_SD_ConfigWideBusOperation+0x7e>
  {
    if(WideMode == SDIO_BUS_WIDE_8B)
 8009524:	683b      	ldr	r3, [r7, #0]
 8009526:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800952a:	d106      	bne.n	800953a <HAL_SD_ConfigWideBusOperation+0x36>
    {
      hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009530:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8009534:	687b      	ldr	r3, [r7, #4]
 8009536:	639a      	str	r2, [r3, #56]	@ 0x38
 8009538:	e029      	b.n	800958e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_4B)
 800953a:	683b      	ldr	r3, [r7, #0]
 800953c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009540:	d10a      	bne.n	8009558 <HAL_SD_ConfigWideBusOperation+0x54>
    {
      errorstate = SD_WideBus_Enable(hsd);
 8009542:	6878      	ldr	r0, [r7, #4]
 8009544:	f000 fabc 	bl	8009ac0 <SD_WideBus_Enable>
 8009548:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800954e:	6a3b      	ldr	r3, [r7, #32]
 8009550:	431a      	orrs	r2, r3
 8009552:	687b      	ldr	r3, [r7, #4]
 8009554:	639a      	str	r2, [r3, #56]	@ 0x38
 8009556:	e01a      	b.n	800958e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else if(WideMode == SDIO_BUS_WIDE_1B)
 8009558:	683b      	ldr	r3, [r7, #0]
 800955a:	2b00      	cmp	r3, #0
 800955c:	d10a      	bne.n	8009574 <HAL_SD_ConfigWideBusOperation+0x70>
    {
      errorstate = SD_WideBus_Disable(hsd);
 800955e:	6878      	ldr	r0, [r7, #4]
 8009560:	f000 faf9 	bl	8009b56 <SD_WideBus_Disable>
 8009564:	6238      	str	r0, [r7, #32]

      hsd->ErrorCode |= errorstate;
 8009566:	687b      	ldr	r3, [r7, #4]
 8009568:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800956a:	6a3b      	ldr	r3, [r7, #32]
 800956c:	431a      	orrs	r2, r3
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	639a      	str	r2, [r3, #56]	@ 0x38
 8009572:	e00c      	b.n	800958e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
    else
    {
      /* WideMode is not a valid argument*/
      hsd->ErrorCode |= HAL_SD_ERROR_PARAM;
 8009574:	687b      	ldr	r3, [r7, #4]
 8009576:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009578:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800957c:	687b      	ldr	r3, [r7, #4]
 800957e:	639a      	str	r2, [r3, #56]	@ 0x38
 8009580:	e005      	b.n	800958e <HAL_SD_ConfigWideBusOperation+0x8a>
    }
  }
  else
  {
    /* MMC Card does not support this feature */
    hsd->ErrorCode |= HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009582:	687b      	ldr	r3, [r7, #4]
 8009584:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009586:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if(hsd->ErrorCode != HAL_SD_ERROR_NONE)
 800958e:	687b      	ldr	r3, [r7, #4]
 8009590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009592:	2b00      	cmp	r3, #0
 8009594:	d00b      	beq.n	80095ae <HAL_SD_ConfigWideBusOperation+0xaa>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009596:	687b      	ldr	r3, [r7, #4]
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	4a26      	ldr	r2, [pc, #152]	@ (8009634 <HAL_SD_ConfigWideBusOperation+0x130>)
 800959c:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->State = HAL_SD_STATE_READY;
 800959e:	687b      	ldr	r3, [r7, #4]
 80095a0:	2201      	movs	r2, #1
 80095a2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    status = HAL_ERROR;
 80095a6:	2301      	movs	r3, #1
 80095a8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 80095ac:	e01f      	b.n	80095ee <HAL_SD_ConfigWideBusOperation+0xea>
  }
  else
  {
    /* Configure the SDIO peripheral */
    Init.ClockEdge           = hsd->Init.ClockEdge;
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	685b      	ldr	r3, [r3, #4]
 80095b2:	60bb      	str	r3, [r7, #8]
    Init.ClockBypass         = hsd->Init.ClockBypass;
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	689b      	ldr	r3, [r3, #8]
 80095b8:	60fb      	str	r3, [r7, #12]
    Init.ClockPowerSave      = hsd->Init.ClockPowerSave;
 80095ba:	687b      	ldr	r3, [r7, #4]
 80095bc:	68db      	ldr	r3, [r3, #12]
 80095be:	613b      	str	r3, [r7, #16]
    Init.BusWide             = WideMode;
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	617b      	str	r3, [r7, #20]
    Init.HardwareFlowControl = hsd->Init.HardwareFlowControl;
 80095c4:	687b      	ldr	r3, [r7, #4]
 80095c6:	695b      	ldr	r3, [r3, #20]
 80095c8:	61bb      	str	r3, [r7, #24]
    Init.ClockDiv            = hsd->Init.ClockDiv;
 80095ca:	687b      	ldr	r3, [r7, #4]
 80095cc:	699b      	ldr	r3, [r3, #24]
 80095ce:	61fb      	str	r3, [r7, #28]
    (void)SDIO_Init(hsd->Instance, Init);
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	681d      	ldr	r5, [r3, #0]
 80095d4:	466c      	mov	r4, sp
 80095d6:	f107 0314 	add.w	r3, r7, #20
 80095da:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80095de:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80095e2:	f107 0308 	add.w	r3, r7, #8
 80095e6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80095e8:	4628      	mov	r0, r5
 80095ea:	f002 faad 	bl	800bb48 <SDIO_Init>
  }

  /* Set Block Size for Card */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, BLOCKSIZE);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80095f6:	4618      	mov	r0, r3
 80095f8:	f002 fb70 	bl	800bcdc <SDMMC_CmdBlockLength>
 80095fc:	6238      	str	r0, [r7, #32]
  if(errorstate != HAL_SD_ERROR_NONE)
 80095fe:	6a3b      	ldr	r3, [r7, #32]
 8009600:	2b00      	cmp	r3, #0
 8009602:	d00c      	beq.n	800961e <HAL_SD_ConfigWideBusOperation+0x11a>
  {
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	4a0a      	ldr	r2, [pc, #40]	@ (8009634 <HAL_SD_ConfigWideBusOperation+0x130>)
 800960a:	639a      	str	r2, [r3, #56]	@ 0x38
    hsd->ErrorCode |= errorstate;
 800960c:	687b      	ldr	r3, [r7, #4]
 800960e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009610:	6a3b      	ldr	r3, [r7, #32]
 8009612:	431a      	orrs	r2, r3
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	639a      	str	r2, [r3, #56]	@ 0x38
    status = HAL_ERROR;
 8009618:	2301      	movs	r3, #1
 800961a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Change State */
  hsd->State = HAL_SD_STATE_READY;
 800961e:	687b      	ldr	r3, [r7, #4]
 8009620:	2201      	movs	r2, #1
 8009622:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  return status;
 8009626:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800962a:	4618      	mov	r0, r3
 800962c:	3728      	adds	r7, #40	@ 0x28
 800962e:	46bd      	mov	sp, r7
 8009630:	bdb0      	pop	{r4, r5, r7, pc}
 8009632:	bf00      	nop
 8009634:	004005ff 	.word	0x004005ff

08009638 <HAL_SD_GetCardState>:
  * @brief  Gets the current sd card data state.
  * @param  hsd: pointer to SD handle
  * @retval Card state
  */
HAL_SD_CardStateTypeDef HAL_SD_GetCardState(SD_HandleTypeDef *hsd)
{
 8009638:	b580      	push	{r7, lr}
 800963a:	b086      	sub	sp, #24
 800963c:	af00      	add	r7, sp, #0
 800963e:	6078      	str	r0, [r7, #4]
  uint32_t cardstate;
  uint32_t errorstate;
  uint32_t resp1 = 0;
 8009640:	2300      	movs	r3, #0
 8009642:	60fb      	str	r3, [r7, #12]

  errorstate = SD_SendStatus(hsd, &resp1);
 8009644:	f107 030c 	add.w	r3, r7, #12
 8009648:	4619      	mov	r1, r3
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f000 fa10 	bl	8009a70 <SD_SendStatus>
 8009650:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009652:	697b      	ldr	r3, [r7, #20]
 8009654:	2b00      	cmp	r3, #0
 8009656:	d005      	beq.n	8009664 <HAL_SD_GetCardState+0x2c>
  {
    hsd->ErrorCode |= errorstate;
 8009658:	687b      	ldr	r3, [r7, #4]
 800965a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800965c:	697b      	ldr	r3, [r7, #20]
 800965e:	431a      	orrs	r2, r3
 8009660:	687b      	ldr	r3, [r7, #4]
 8009662:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  cardstate = ((resp1 >> 9U) & 0x0FU);
 8009664:	68fb      	ldr	r3, [r7, #12]
 8009666:	0a5b      	lsrs	r3, r3, #9
 8009668:	f003 030f 	and.w	r3, r3, #15
 800966c:	613b      	str	r3, [r7, #16]

  return (HAL_SD_CardStateTypeDef)cardstate;
 800966e:	693b      	ldr	r3, [r7, #16]
}
 8009670:	4618      	mov	r0, r3
 8009672:	3718      	adds	r7, #24
 8009674:	46bd      	mov	sp, r7
 8009676:	bd80      	pop	{r7, pc}

08009678 <SD_DMATransmitCplt>:
  * @brief  DMA SD transmit process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009678:	b480      	push	{r7}
 800967a:	b085      	sub	sp, #20
 800967c:	af00      	add	r7, sp, #0
 800967e:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 8009680:	687b      	ldr	r3, [r7, #4]
 8009682:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009684:	60fb      	str	r3, [r7, #12]

  /* Enable DATAEND Interrupt */
  __HAL_SD_ENABLE_IT(hsd, (SDIO_IT_DATAEND));
 8009686:	68fb      	ldr	r3, [r7, #12]
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	681b      	ldr	r3, [r3, #0]
 8009690:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8009694:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8009696:	bf00      	nop
 8009698:	3714      	adds	r7, #20
 800969a:	46bd      	mov	sp, r7
 800969c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096a0:	4770      	bx	lr

080096a2 <SD_DMAReceiveCplt>:
  * @brief  DMA SD receive process complete callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80096a2:	b580      	push	{r7, lr}
 80096a4:	b084      	sub	sp, #16
 80096a6:	af00      	add	r7, sp, #0
 80096a8:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 80096aa:	687b      	ldr	r3, [r7, #4]
 80096ac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80096ae:	60fb      	str	r3, [r7, #12]
  uint32_t errorstate;

  /* Send stop command in multiblock write */
  if(hsd->Context == (SD_CONTEXT_READ_MULTIPLE_BLOCK | SD_CONTEXT_DMA))
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80096b4:	2b82      	cmp	r3, #130	@ 0x82
 80096b6:	d111      	bne.n	80096dc <SD_DMAReceiveCplt+0x3a>
  {
    errorstate = SDMMC_CmdStopTransfer(hsd->Instance);
 80096b8:	68fb      	ldr	r3, [r7, #12]
 80096ba:	681b      	ldr	r3, [r3, #0]
 80096bc:	4618      	mov	r0, r3
 80096be:	f002 fbb7 	bl	800be30 <SDMMC_CmdStopTransfer>
 80096c2:	60b8      	str	r0, [r7, #8]
    if(errorstate != HAL_SD_ERROR_NONE)
 80096c4:	68bb      	ldr	r3, [r7, #8]
 80096c6:	2b00      	cmp	r3, #0
 80096c8:	d008      	beq.n	80096dc <SD_DMAReceiveCplt+0x3a>
    {
      hsd->ErrorCode |= errorstate;
 80096ca:	68fb      	ldr	r3, [r7, #12]
 80096cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	431a      	orrs	r2, r3
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	639a      	str	r2, [r3, #56]	@ 0x38
#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
      hsd->ErrorCallback(hsd);
#else
      HAL_SD_ErrorCallback(hsd);
 80096d6:	68f8      	ldr	r0, [r7, #12]
 80096d8:	f7ff fd3a 	bl	8009150 <HAL_SD_ErrorCallback>
    }
  }

  /* Disable the DMA transfer for transmit request by setting the DMAEN bit
  in the SD DCTRL register */
  hsd->Instance->DCTRL &= (uint32_t)~((uint32_t)SDIO_DCTRL_DMAEN);
 80096dc:	68fb      	ldr	r3, [r7, #12]
 80096de:	681b      	ldr	r3, [r3, #0]
 80096e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	681b      	ldr	r3, [r3, #0]
 80096e6:	f022 0208 	bic.w	r2, r2, #8
 80096ea:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Clear all the static flags */
  __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	681b      	ldr	r3, [r3, #0]
 80096f0:	f240 523a 	movw	r2, #1338	@ 0x53a
 80096f4:	639a      	str	r2, [r3, #56]	@ 0x38

  hsd->State = HAL_SD_STATE_READY;
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	2201      	movs	r2, #1
 80096fa:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  hsd->Context = SD_CONTEXT_NONE;
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2200      	movs	r2, #0
 8009702:	631a      	str	r2, [r3, #48]	@ 0x30

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
  hsd->RxCpltCallback(hsd);
#else
  HAL_SD_RxCpltCallback(hsd);
 8009704:	68f8      	ldr	r0, [r7, #12]
 8009706:	f003 f813 	bl	800c730 <HAL_SD_RxCpltCallback>
#endif
}
 800970a:	bf00      	nop
 800970c:	3710      	adds	r7, #16
 800970e:	46bd      	mov	sp, r7
 8009710:	bd80      	pop	{r7, pc}
	...

08009714 <SD_DMAError>:
  * @brief  DMA SD communication error callback
  * @param  hdma: DMA handle
  * @retval None
  */
static void SD_DMAError(DMA_HandleTypeDef *hdma)
{
 8009714:	b580      	push	{r7, lr}
 8009716:	b086      	sub	sp, #24
 8009718:	af00      	add	r7, sp, #0
 800971a:	6078      	str	r0, [r7, #4]
  SD_HandleTypeDef* hsd = (SD_HandleTypeDef* )(hdma->Parent);
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009720:	617b      	str	r3, [r7, #20]
  HAL_SD_CardStateTypeDef CardState;
  uint32_t RxErrorCode, TxErrorCode;

  /* if DMA error is FIFO error ignore it */
  if(HAL_DMA_GetError(hdma) != HAL_DMA_ERROR_FE)
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f7fb f9d2 	bl	8004acc <HAL_DMA_GetError>
 8009728:	4603      	mov	r3, r0
 800972a:	2b02      	cmp	r3, #2
 800972c:	d03e      	beq.n	80097ac <SD_DMAError+0x98>
  {
    RxErrorCode = hsd->hdmarx->ErrorCode;
 800972e:	697b      	ldr	r3, [r7, #20]
 8009730:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009732:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8009734:	613b      	str	r3, [r7, #16]
    TxErrorCode = hsd->hdmatx->ErrorCode;  
 8009736:	697b      	ldr	r3, [r7, #20]
 8009738:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800973a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800973c:	60fb      	str	r3, [r7, #12]
    if((RxErrorCode == HAL_DMA_ERROR_TE) || (TxErrorCode == HAL_DMA_ERROR_TE))
 800973e:	693b      	ldr	r3, [r7, #16]
 8009740:	2b01      	cmp	r3, #1
 8009742:	d002      	beq.n	800974a <SD_DMAError+0x36>
 8009744:	68fb      	ldr	r3, [r7, #12]
 8009746:	2b01      	cmp	r3, #1
 8009748:	d12d      	bne.n	80097a6 <SD_DMAError+0x92>
    {
      /* Clear All flags */
      __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_FLAGS);
 800974a:	697b      	ldr	r3, [r7, #20]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	4a19      	ldr	r2, [pc, #100]	@ (80097b4 <SD_DMAError+0xa0>)
 8009750:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Disable All interrupts */
      __HAL_SD_DISABLE_IT(hsd, SDIO_IT_DATAEND | SDIO_IT_DCRCFAIL | SDIO_IT_DTIMEOUT|\
 8009752:	697b      	ldr	r3, [r7, #20]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f422 729d 	bic.w	r2, r2, #314	@ 0x13a
 8009760:	63da      	str	r2, [r3, #60]	@ 0x3c
        SDIO_IT_TXUNDERR| SDIO_IT_RXOVERR);

      hsd->ErrorCode |= HAL_SD_ERROR_DMA;
 8009762:	697b      	ldr	r3, [r7, #20]
 8009764:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009766:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 800976a:	697b      	ldr	r3, [r7, #20]
 800976c:	639a      	str	r2, [r3, #56]	@ 0x38
      CardState = HAL_SD_GetCardState(hsd);
 800976e:	6978      	ldr	r0, [r7, #20]
 8009770:	f7ff ff62 	bl	8009638 <HAL_SD_GetCardState>
 8009774:	60b8      	str	r0, [r7, #8]
      if((CardState == HAL_SD_CARD_RECEIVING) || (CardState == HAL_SD_CARD_SENDING))
 8009776:	68bb      	ldr	r3, [r7, #8]
 8009778:	2b06      	cmp	r3, #6
 800977a:	d002      	beq.n	8009782 <SD_DMAError+0x6e>
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	2b05      	cmp	r3, #5
 8009780:	d10a      	bne.n	8009798 <SD_DMAError+0x84>
      {
        hsd->ErrorCode |= SDMMC_CmdStopTransfer(hsd->Instance);
 8009782:	697b      	ldr	r3, [r7, #20]
 8009784:	681b      	ldr	r3, [r3, #0]
 8009786:	4618      	mov	r0, r3
 8009788:	f002 fb52 	bl	800be30 <SDMMC_CmdStopTransfer>
 800978c:	4602      	mov	r2, r0
 800978e:	697b      	ldr	r3, [r7, #20]
 8009790:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009792:	431a      	orrs	r2, r3
 8009794:	697b      	ldr	r3, [r7, #20]
 8009796:	639a      	str	r2, [r3, #56]	@ 0x38
      }

      hsd->State= HAL_SD_STATE_READY;
 8009798:	697b      	ldr	r3, [r7, #20]
 800979a:	2201      	movs	r2, #1
 800979c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      hsd->Context = SD_CONTEXT_NONE;
 80097a0:	697b      	ldr	r3, [r7, #20]
 80097a2:	2200      	movs	r2, #0
 80097a4:	631a      	str	r2, [r3, #48]	@ 0x30
    }

#if (USE_HAL_SD_REGISTER_CALLBACKS == 1)
    hsd->ErrorCallback(hsd);
#else
    HAL_SD_ErrorCallback(hsd);
 80097a6:	6978      	ldr	r0, [r7, #20]
 80097a8:	f7ff fcd2 	bl	8009150 <HAL_SD_ErrorCallback>
#endif
  }
}
 80097ac:	bf00      	nop
 80097ae:	3718      	adds	r7, #24
 80097b0:	46bd      	mov	sp, r7
 80097b2:	bd80      	pop	{r7, pc}
 80097b4:	004005ff 	.word	0x004005ff

080097b8 <SD_InitCard>:
  * @brief  Initializes the sd card.
  * @param  hsd: Pointer to SD handle
  * @retval SD Card error state
  */
static uint32_t SD_InitCard(SD_HandleTypeDef *hsd)
{
 80097b8:	b5b0      	push	{r4, r5, r7, lr}
 80097ba:	b094      	sub	sp, #80	@ 0x50
 80097bc:	af04      	add	r7, sp, #16
 80097be:	6078      	str	r0, [r7, #4]
  HAL_SD_CardCSDTypeDef CSD;
  uint32_t errorstate;
  uint16_t sd_rca = 1U;
 80097c0:	2301      	movs	r3, #1
 80097c2:	81fb      	strh	r3, [r7, #14]

  /* Check the power State */
  if(SDIO_GetPowerState(hsd->Instance) == 0U)
 80097c4:	687b      	ldr	r3, [r7, #4]
 80097c6:	681b      	ldr	r3, [r3, #0]
 80097c8:	4618      	mov	r0, r3
 80097ca:	f002 fa03 	bl	800bbd4 <SDIO_GetPowerState>
 80097ce:	4603      	mov	r3, r0
 80097d0:	2b00      	cmp	r3, #0
 80097d2:	d102      	bne.n	80097da <SD_InitCard+0x22>
  {
    /* Power off */
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 80097d4:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 80097d8:	e0b8      	b.n	800994c <SD_InitCard+0x194>
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80097de:	2b03      	cmp	r3, #3
 80097e0:	d02f      	beq.n	8009842 <SD_InitCard+0x8a>
  {
    /* Send CMD2 ALL_SEND_CID */
    errorstate = SDMMC_CmdSendCID(hsd->Instance);
 80097e2:	687b      	ldr	r3, [r7, #4]
 80097e4:	681b      	ldr	r3, [r3, #0]
 80097e6:	4618      	mov	r0, r3
 80097e8:	f002 fc2c 	bl	800c044 <SDMMC_CmdSendCID>
 80097ec:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 80097ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097f0:	2b00      	cmp	r3, #0
 80097f2:	d001      	beq.n	80097f8 <SD_InitCard+0x40>
    {
      return errorstate;
 80097f4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80097f6:	e0a9      	b.n	800994c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card identification number data */
      hsd->CID[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 80097f8:	687b      	ldr	r3, [r7, #4]
 80097fa:	681b      	ldr	r3, [r3, #0]
 80097fc:	2100      	movs	r1, #0
 80097fe:	4618      	mov	r0, r3
 8009800:	f002 fa2d 	bl	800bc5e <SDIO_GetResponse>
 8009804:	4602      	mov	r2, r0
 8009806:	687b      	ldr	r3, [r7, #4]
 8009808:	675a      	str	r2, [r3, #116]	@ 0x74
      hsd->CID[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 800980a:	687b      	ldr	r3, [r7, #4]
 800980c:	681b      	ldr	r3, [r3, #0]
 800980e:	2104      	movs	r1, #4
 8009810:	4618      	mov	r0, r3
 8009812:	f002 fa24 	bl	800bc5e <SDIO_GetResponse>
 8009816:	4602      	mov	r2, r0
 8009818:	687b      	ldr	r3, [r7, #4]
 800981a:	679a      	str	r2, [r3, #120]	@ 0x78
      hsd->CID[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 800981c:	687b      	ldr	r3, [r7, #4]
 800981e:	681b      	ldr	r3, [r3, #0]
 8009820:	2108      	movs	r1, #8
 8009822:	4618      	mov	r0, r3
 8009824:	f002 fa1b 	bl	800bc5e <SDIO_GetResponse>
 8009828:	4602      	mov	r2, r0
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	67da      	str	r2, [r3, #124]	@ 0x7c
      hsd->CID[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	210c      	movs	r1, #12
 8009834:	4618      	mov	r0, r3
 8009836:	f002 fa12 	bl	800bc5e <SDIO_GetResponse>
 800983a:	4602      	mov	r2, r0
 800983c:	687b      	ldr	r3, [r7, #4]
 800983e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
    }
  }

  if(hsd->SdCard.CardType != CARD_SECURED)
 8009842:	687b      	ldr	r3, [r7, #4]
 8009844:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009846:	2b03      	cmp	r3, #3
 8009848:	d00d      	beq.n	8009866 <SD_InitCard+0xae>
  {
    /* Send CMD3 SET_REL_ADDR with argument 0 */
    /* SD Card publishes its RCA. */
    errorstate = SDMMC_CmdSetRelAdd(hsd->Instance, &sd_rca);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f107 020e 	add.w	r2, r7, #14
 8009852:	4611      	mov	r1, r2
 8009854:	4618      	mov	r0, r3
 8009856:	f002 fc32 	bl	800c0be <SDMMC_CmdSetRelAdd>
 800985a:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800985c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800985e:	2b00      	cmp	r3, #0
 8009860:	d001      	beq.n	8009866 <SD_InitCard+0xae>
    {
      return errorstate;
 8009862:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009864:	e072      	b.n	800994c <SD_InitCard+0x194>
    }
  }
  if(hsd->SdCard.CardType != CARD_SECURED)
 8009866:	687b      	ldr	r3, [r7, #4]
 8009868:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800986a:	2b03      	cmp	r3, #3
 800986c:	d036      	beq.n	80098dc <SD_InitCard+0x124>
  {
    /* Get the SD card RCA */
    hsd->SdCard.RelCardAdd = sd_rca;
 800986e:	89fb      	ldrh	r3, [r7, #14]
 8009870:	461a      	mov	r2, r3
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Send CMD9 SEND_CSD with argument as card's RCA */
    errorstate = SDMMC_CmdSendCSD(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681a      	ldr	r2, [r3, #0]
 800987a:	687b      	ldr	r3, [r7, #4]
 800987c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800987e:	041b      	lsls	r3, r3, #16
 8009880:	4619      	mov	r1, r3
 8009882:	4610      	mov	r0, r2
 8009884:	f002 fbfc 	bl	800c080 <SDMMC_CmdSendCSD>
 8009888:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if(errorstate != HAL_SD_ERROR_NONE)
 800988a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800988c:	2b00      	cmp	r3, #0
 800988e:	d001      	beq.n	8009894 <SD_InitCard+0xdc>
    {
      return errorstate;
 8009890:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009892:	e05b      	b.n	800994c <SD_InitCard+0x194>
    }
    else
    {
      /* Get Card Specific Data */
      hsd->CSD[0U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009894:	687b      	ldr	r3, [r7, #4]
 8009896:	681b      	ldr	r3, [r3, #0]
 8009898:	2100      	movs	r1, #0
 800989a:	4618      	mov	r0, r3
 800989c:	f002 f9df 	bl	800bc5e <SDIO_GetResponse>
 80098a0:	4602      	mov	r2, r0
 80098a2:	687b      	ldr	r3, [r7, #4]
 80098a4:	665a      	str	r2, [r3, #100]	@ 0x64
      hsd->CSD[1U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP2);
 80098a6:	687b      	ldr	r3, [r7, #4]
 80098a8:	681b      	ldr	r3, [r3, #0]
 80098aa:	2104      	movs	r1, #4
 80098ac:	4618      	mov	r0, r3
 80098ae:	f002 f9d6 	bl	800bc5e <SDIO_GetResponse>
 80098b2:	4602      	mov	r2, r0
 80098b4:	687b      	ldr	r3, [r7, #4]
 80098b6:	669a      	str	r2, [r3, #104]	@ 0x68
      hsd->CSD[2U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP3);
 80098b8:	687b      	ldr	r3, [r7, #4]
 80098ba:	681b      	ldr	r3, [r3, #0]
 80098bc:	2108      	movs	r1, #8
 80098be:	4618      	mov	r0, r3
 80098c0:	f002 f9cd 	bl	800bc5e <SDIO_GetResponse>
 80098c4:	4602      	mov	r2, r0
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	66da      	str	r2, [r3, #108]	@ 0x6c
      hsd->CSD[3U] = SDIO_GetResponse(hsd->Instance, SDIO_RESP4);
 80098ca:	687b      	ldr	r3, [r7, #4]
 80098cc:	681b      	ldr	r3, [r3, #0]
 80098ce:	210c      	movs	r1, #12
 80098d0:	4618      	mov	r0, r3
 80098d2:	f002 f9c4 	bl	800bc5e <SDIO_GetResponse>
 80098d6:	4602      	mov	r2, r0
 80098d8:	687b      	ldr	r3, [r7, #4]
 80098da:	671a      	str	r2, [r3, #112]	@ 0x70
    }
  }

  /* Get the Card Class */
  hsd->SdCard.Class = (SDIO_GetResponse(hsd->Instance, SDIO_RESP2) >> 20U);
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	681b      	ldr	r3, [r3, #0]
 80098e0:	2104      	movs	r1, #4
 80098e2:	4618      	mov	r0, r3
 80098e4:	f002 f9bb 	bl	800bc5e <SDIO_GetResponse>
 80098e8:	4603      	mov	r3, r0
 80098ea:	0d1a      	lsrs	r2, r3, #20
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Get CSD parameters */
  if (HAL_SD_GetCardCSD(hsd, &CSD) != HAL_OK)
 80098f0:	f107 0310 	add.w	r3, r7, #16
 80098f4:	4619      	mov	r1, r3
 80098f6:	6878      	ldr	r0, [r7, #4]
 80098f8:	f7ff fc34 	bl	8009164 <HAL_SD_GetCardCSD>
 80098fc:	4603      	mov	r3, r0
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d002      	beq.n	8009908 <SD_InitCard+0x150>
  {
    return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009902:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009906:	e021      	b.n	800994c <SD_InitCard+0x194>
  }

  /* Select the Card */
  errorstate = SDMMC_CmdSelDesel(hsd->Instance, (uint32_t)(((uint32_t)hsd->SdCard.RelCardAdd) << 16U));
 8009908:	687b      	ldr	r3, [r7, #4]
 800990a:	6819      	ldr	r1, [r3, #0]
 800990c:	687b      	ldr	r3, [r7, #4]
 800990e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009910:	041b      	lsls	r3, r3, #16
 8009912:	2200      	movs	r2, #0
 8009914:	461c      	mov	r4, r3
 8009916:	4615      	mov	r5, r2
 8009918:	4622      	mov	r2, r4
 800991a:	462b      	mov	r3, r5
 800991c:	4608      	mov	r0, r1
 800991e:	f002 faa9 	bl	800be74 <SDMMC_CmdSelDesel>
 8009922:	63f8      	str	r0, [r7, #60]	@ 0x3c
  if(errorstate != HAL_SD_ERROR_NONE)
 8009924:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009926:	2b00      	cmp	r3, #0
 8009928:	d001      	beq.n	800992e <SD_InitCard+0x176>
  {
    return errorstate;
 800992a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800992c:	e00e      	b.n	800994c <SD_InitCard+0x194>
  }

  /* Configure SDIO peripheral interface */
  (void)SDIO_Init(hsd->Instance, hsd->Init);
 800992e:	687b      	ldr	r3, [r7, #4]
 8009930:	681d      	ldr	r5, [r3, #0]
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	466c      	mov	r4, sp
 8009936:	f103 0210 	add.w	r2, r3, #16
 800993a:	ca07      	ldmia	r2, {r0, r1, r2}
 800993c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8009940:	3304      	adds	r3, #4
 8009942:	cb0e      	ldmia	r3, {r1, r2, r3}
 8009944:	4628      	mov	r0, r5
 8009946:	f002 f8ff 	bl	800bb48 <SDIO_Init>

  /* All cards are initialized */
  return HAL_SD_ERROR_NONE;
 800994a:	2300      	movs	r3, #0
}
 800994c:	4618      	mov	r0, r3
 800994e:	3740      	adds	r7, #64	@ 0x40
 8009950:	46bd      	mov	sp, r7
 8009952:	bdb0      	pop	{r4, r5, r7, pc}

08009954 <SD_PowerON>:
  *         in the SD handle.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_PowerON(SD_HandleTypeDef *hsd)
{
 8009954:	b580      	push	{r7, lr}
 8009956:	b086      	sub	sp, #24
 8009958:	af00      	add	r7, sp, #0
 800995a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800995c:	2300      	movs	r3, #0
 800995e:	60bb      	str	r3, [r7, #8]
  uint32_t response = 0U, validvoltage = 0U;
 8009960:	2300      	movs	r3, #0
 8009962:	617b      	str	r3, [r7, #20]
 8009964:	2300      	movs	r3, #0
 8009966:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  /* CMD0: GO_IDLE_STATE */
  errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009968:	687b      	ldr	r3, [r7, #4]
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4618      	mov	r0, r3
 800996e:	f002 faa4 	bl	800beba <SDMMC_CmdGoIdleState>
 8009972:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009974:	68fb      	ldr	r3, [r7, #12]
 8009976:	2b00      	cmp	r3, #0
 8009978:	d001      	beq.n	800997e <SD_PowerON+0x2a>
  {
    return errorstate;
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	e072      	b.n	8009a64 <SD_PowerON+0x110>
  }

  /* CMD8: SEND_IF_COND: Command available only on V2.0 cards */
  errorstate = SDMMC_CmdOperCond(hsd->Instance);
 800997e:	687b      	ldr	r3, [r7, #4]
 8009980:	681b      	ldr	r3, [r3, #0]
 8009982:	4618      	mov	r0, r3
 8009984:	f002 fab7 	bl	800bef6 <SDMMC_CmdOperCond>
 8009988:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	2b00      	cmp	r3, #0
 800998e:	d00d      	beq.n	80099ac <SD_PowerON+0x58>
  {
    hsd->SdCard.CardVersion = CARD_V1_X;
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2200      	movs	r2, #0
 8009994:	649a      	str	r2, [r3, #72]	@ 0x48
    /* CMD0: GO_IDLE_STATE */
    errorstate = SDMMC_CmdGoIdleState(hsd->Instance);
 8009996:	687b      	ldr	r3, [r7, #4]
 8009998:	681b      	ldr	r3, [r3, #0]
 800999a:	4618      	mov	r0, r3
 800999c:	f002 fa8d 	bl	800beba <SDMMC_CmdGoIdleState>
 80099a0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80099a2:	68fb      	ldr	r3, [r7, #12]
 80099a4:	2b00      	cmp	r3, #0
 80099a6:	d004      	beq.n	80099b2 <SD_PowerON+0x5e>
    {
      return errorstate;
 80099a8:	68fb      	ldr	r3, [r7, #12]
 80099aa:	e05b      	b.n	8009a64 <SD_PowerON+0x110>
    }

  }
  else
  {
    hsd->SdCard.CardVersion = CARD_V2_X;
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	2201      	movs	r2, #1
 80099b0:	649a      	str	r2, [r3, #72]	@ 0x48
  }

  if( hsd->SdCard.CardVersion == CARD_V2_X)
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80099b6:	2b01      	cmp	r3, #1
 80099b8:	d137      	bne.n	8009a2a <SD_PowerON+0xd6>
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80099ba:	687b      	ldr	r3, [r7, #4]
 80099bc:	681b      	ldr	r3, [r3, #0]
 80099be:	2100      	movs	r1, #0
 80099c0:	4618      	mov	r0, r3
 80099c2:	f002 fab7 	bl	800bf34 <SDMMC_CmdAppCommand>
 80099c6:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80099c8:	68fb      	ldr	r3, [r7, #12]
 80099ca:	2b00      	cmp	r3, #0
 80099cc:	d02d      	beq.n	8009a2a <SD_PowerON+0xd6>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 80099ce:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 80099d2:	e047      	b.n	8009a64 <SD_PowerON+0x110>
  /* SD CARD */
  /* Send ACMD41 SD_APP_OP_COND with Argument 0x80100000 */
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
  {
    /* SEND CMD55 APP_CMD with RCA as 0 */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, 0);
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	681b      	ldr	r3, [r3, #0]
 80099d8:	2100      	movs	r1, #0
 80099da:	4618      	mov	r0, r3
 80099dc:	f002 faaa 	bl	800bf34 <SDMMC_CmdAppCommand>
 80099e0:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80099e2:	68fb      	ldr	r3, [r7, #12]
 80099e4:	2b00      	cmp	r3, #0
 80099e6:	d001      	beq.n	80099ec <SD_PowerON+0x98>
    {
      return errorstate;
 80099e8:	68fb      	ldr	r3, [r7, #12]
 80099ea:	e03b      	b.n	8009a64 <SD_PowerON+0x110>
    }

    /* Send CMD41 */
    errorstate = SDMMC_CmdAppOperCommand(hsd->Instance, SDMMC_VOLTAGE_WINDOW_SD | SDMMC_HIGH_CAPACITY | SD_SWITCH_1_8V_CAPACITY);
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	491e      	ldr	r1, [pc, #120]	@ (8009a6c <SD_PowerON+0x118>)
 80099f2:	4618      	mov	r0, r3
 80099f4:	f002 fac0 	bl	800bf78 <SDMMC_CmdAppOperCommand>
 80099f8:	60f8      	str	r0, [r7, #12]
    if(errorstate != HAL_SD_ERROR_NONE)
 80099fa:	68fb      	ldr	r3, [r7, #12]
 80099fc:	2b00      	cmp	r3, #0
 80099fe:	d002      	beq.n	8009a06 <SD_PowerON+0xb2>
    {
      return HAL_SD_ERROR_UNSUPPORTED_FEATURE;
 8009a00:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8009a04:	e02e      	b.n	8009a64 <SD_PowerON+0x110>
    }

    /* Get command response */
    response = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	2100      	movs	r1, #0
 8009a0c:	4618      	mov	r0, r3
 8009a0e:	f002 f926 	bl	800bc5e <SDIO_GetResponse>
 8009a12:	6178      	str	r0, [r7, #20]

    /* Get operating voltage*/
    validvoltage = (((response >> 31U) == 1U) ? 1U : 0U);
 8009a14:	697b      	ldr	r3, [r7, #20]
 8009a16:	0fdb      	lsrs	r3, r3, #31
 8009a18:	2b01      	cmp	r3, #1
 8009a1a:	d101      	bne.n	8009a20 <SD_PowerON+0xcc>
 8009a1c:	2301      	movs	r3, #1
 8009a1e:	e000      	b.n	8009a22 <SD_PowerON+0xce>
 8009a20:	2300      	movs	r3, #0
 8009a22:	613b      	str	r3, [r7, #16]

    count++;
 8009a24:	68bb      	ldr	r3, [r7, #8]
 8009a26:	3301      	adds	r3, #1
 8009a28:	60bb      	str	r3, [r7, #8]
  while((count < SDMMC_MAX_VOLT_TRIAL) && (validvoltage == 0U))
 8009a2a:	68bb      	ldr	r3, [r7, #8]
 8009a2c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8009a30:	4293      	cmp	r3, r2
 8009a32:	d802      	bhi.n	8009a3a <SD_PowerON+0xe6>
 8009a34:	693b      	ldr	r3, [r7, #16]
 8009a36:	2b00      	cmp	r3, #0
 8009a38:	d0cc      	beq.n	80099d4 <SD_PowerON+0x80>
  }

  if(count >= SDMMC_MAX_VOLT_TRIAL)
 8009a3a:	68bb      	ldr	r3, [r7, #8]
 8009a3c:	f64f 72fe 	movw	r2, #65534	@ 0xfffe
 8009a40:	4293      	cmp	r3, r2
 8009a42:	d902      	bls.n	8009a4a <SD_PowerON+0xf6>
  {
    return HAL_SD_ERROR_INVALID_VOLTRANGE;
 8009a44:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8009a48:	e00c      	b.n	8009a64 <SD_PowerON+0x110>
  }

  if((response & SDMMC_HIGH_CAPACITY) == SDMMC_HIGH_CAPACITY) /* (response &= SD_HIGH_CAPACITY) */
 8009a4a:	697b      	ldr	r3, [r7, #20]
 8009a4c:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8009a50:	2b00      	cmp	r3, #0
 8009a52:	d003      	beq.n	8009a5c <SD_PowerON+0x108>
  {
    hsd->SdCard.CardType = CARD_SDHC_SDXC;
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	2201      	movs	r2, #1
 8009a58:	645a      	str	r2, [r3, #68]	@ 0x44
 8009a5a:	e002      	b.n	8009a62 <SD_PowerON+0x10e>
  }
  else
  {
    hsd->SdCard.CardType = CARD_SDSC;
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	2200      	movs	r2, #0
 8009a60:	645a      	str	r2, [r3, #68]	@ 0x44
  }


  return HAL_SD_ERROR_NONE;
 8009a62:	2300      	movs	r3, #0
}
 8009a64:	4618      	mov	r0, r3
 8009a66:	3718      	adds	r7, #24
 8009a68:	46bd      	mov	sp, r7
 8009a6a:	bd80      	pop	{r7, pc}
 8009a6c:	c1100000 	.word	0xc1100000

08009a70 <SD_SendStatus>:
  * @param  pCardStatus: pointer to the buffer that will contain the SD card
  *         status (Card Status register)
  * @retval error state
  */
static uint32_t SD_SendStatus(SD_HandleTypeDef *hsd, uint32_t *pCardStatus)
{
 8009a70:	b580      	push	{r7, lr}
 8009a72:	b084      	sub	sp, #16
 8009a74:	af00      	add	r7, sp, #0
 8009a76:	6078      	str	r0, [r7, #4]
 8009a78:	6039      	str	r1, [r7, #0]
  uint32_t errorstate;

  if(pCardStatus == NULL)
 8009a7a:	683b      	ldr	r3, [r7, #0]
 8009a7c:	2b00      	cmp	r3, #0
 8009a7e:	d102      	bne.n	8009a86 <SD_SendStatus+0x16>
  {
    return HAL_SD_ERROR_PARAM;
 8009a80:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009a84:	e018      	b.n	8009ab8 <SD_SendStatus+0x48>
  }

  /* Send Status command */
  errorstate = SDMMC_CmdSendStatus(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681a      	ldr	r2, [r3, #0]
 8009a8a:	687b      	ldr	r3, [r7, #4]
 8009a8c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009a8e:	041b      	lsls	r3, r3, #16
 8009a90:	4619      	mov	r1, r3
 8009a92:	4610      	mov	r0, r2
 8009a94:	f002 fb34 	bl	800c100 <SDMMC_CmdSendStatus>
 8009a98:	60f8      	str	r0, [r7, #12]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009a9a:	68fb      	ldr	r3, [r7, #12]
 8009a9c:	2b00      	cmp	r3, #0
 8009a9e:	d001      	beq.n	8009aa4 <SD_SendStatus+0x34>
  {
    return errorstate;
 8009aa0:	68fb      	ldr	r3, [r7, #12]
 8009aa2:	e009      	b.n	8009ab8 <SD_SendStatus+0x48>
  }

  /* Get SD card status */
  *pCardStatus = SDIO_GetResponse(hsd->Instance, SDIO_RESP1);
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	681b      	ldr	r3, [r3, #0]
 8009aa8:	2100      	movs	r1, #0
 8009aaa:	4618      	mov	r0, r3
 8009aac:	f002 f8d7 	bl	800bc5e <SDIO_GetResponse>
 8009ab0:	4602      	mov	r2, r0
 8009ab2:	683b      	ldr	r3, [r7, #0]
 8009ab4:	601a      	str	r2, [r3, #0]

  return HAL_SD_ERROR_NONE;
 8009ab6:	2300      	movs	r3, #0
}
 8009ab8:	4618      	mov	r0, r3
 8009aba:	3710      	adds	r7, #16
 8009abc:	46bd      	mov	sp, r7
 8009abe:	bd80      	pop	{r7, pc}

08009ac0 <SD_WideBus_Enable>:
  * @brief  Enables the SDIO wide bus mode.
  * @param  hsd: pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Enable(SD_HandleTypeDef *hsd)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b086      	sub	sp, #24
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009ac8:	2300      	movs	r3, #0
 8009aca:	60fb      	str	r3, [r7, #12]
 8009acc:	2300      	movs	r3, #0
 8009ace:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	2100      	movs	r1, #0
 8009ad6:	4618      	mov	r0, r3
 8009ad8:	f002 f8c1 	bl	800bc5e <SDIO_GetResponse>
 8009adc:	4603      	mov	r3, r0
 8009ade:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009ae2:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009ae6:	d102      	bne.n	8009aee <SD_WideBus_Enable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009ae8:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009aec:	e02f      	b.n	8009b4e <SD_WideBus_Enable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009aee:	f107 030c 	add.w	r3, r7, #12
 8009af2:	4619      	mov	r1, r3
 8009af4:	6878      	ldr	r0, [r7, #4]
 8009af6:	f000 f879 	bl	8009bec <SD_FindSCR>
 8009afa:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009afc:	697b      	ldr	r3, [r7, #20]
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d001      	beq.n	8009b06 <SD_WideBus_Enable+0x46>
  {
    return errorstate;
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	e023      	b.n	8009b4e <SD_WideBus_Enable+0x8e>
  }

  /* If requested card supports wide bus operation */
  if((scr[1U] & SDMMC_WIDE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009b06:	693b      	ldr	r3, [r7, #16]
 8009b08:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8009b0c:	2b00      	cmp	r3, #0
 8009b0e:	d01c      	beq.n	8009b4a <SD_WideBus_Enable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA.*/
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	681a      	ldr	r2, [r3, #0]
 8009b14:	687b      	ldr	r3, [r7, #4]
 8009b16:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b18:	041b      	lsls	r3, r3, #16
 8009b1a:	4619      	mov	r1, r3
 8009b1c:	4610      	mov	r0, r2
 8009b1e:	f002 fa09 	bl	800bf34 <SDMMC_CmdAppCommand>
 8009b22:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009b24:	697b      	ldr	r3, [r7, #20]
 8009b26:	2b00      	cmp	r3, #0
 8009b28:	d001      	beq.n	8009b2e <SD_WideBus_Enable+0x6e>
    {
      return errorstate;
 8009b2a:	697b      	ldr	r3, [r7, #20]
 8009b2c:	e00f      	b.n	8009b4e <SD_WideBus_Enable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 2 for wide bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 2U);
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	681b      	ldr	r3, [r3, #0]
 8009b32:	2102      	movs	r1, #2
 8009b34:	4618      	mov	r0, r3
 8009b36:	f002 fa42 	bl	800bfbe <SDMMC_CmdBusWidth>
 8009b3a:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	2b00      	cmp	r3, #0
 8009b40:	d001      	beq.n	8009b46 <SD_WideBus_Enable+0x86>
    {
      return errorstate;
 8009b42:	697b      	ldr	r3, [r7, #20]
 8009b44:	e003      	b.n	8009b4e <SD_WideBus_Enable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009b46:	2300      	movs	r3, #0
 8009b48:	e001      	b.n	8009b4e <SD_WideBus_Enable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009b4a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8009b4e:	4618      	mov	r0, r3
 8009b50:	3718      	adds	r7, #24
 8009b52:	46bd      	mov	sp, r7
 8009b54:	bd80      	pop	{r7, pc}

08009b56 <SD_WideBus_Disable>:
  * @brief  Disables the SDIO wide bus mode.
  * @param  hsd: Pointer to SD handle
  * @retval error state
  */
static uint32_t SD_WideBus_Disable(SD_HandleTypeDef *hsd)
{
 8009b56:	b580      	push	{r7, lr}
 8009b58:	b086      	sub	sp, #24
 8009b5a:	af00      	add	r7, sp, #0
 8009b5c:	6078      	str	r0, [r7, #4]
  uint32_t scr[2U] = {0U, 0U};
 8009b5e:	2300      	movs	r3, #0
 8009b60:	60fb      	str	r3, [r7, #12]
 8009b62:	2300      	movs	r3, #0
 8009b64:	613b      	str	r3, [r7, #16]
  uint32_t errorstate;

  if((SDIO_GetResponse(hsd->Instance, SDIO_RESP1) & SDMMC_CARD_LOCKED) == SDMMC_CARD_LOCKED)
 8009b66:	687b      	ldr	r3, [r7, #4]
 8009b68:	681b      	ldr	r3, [r3, #0]
 8009b6a:	2100      	movs	r1, #0
 8009b6c:	4618      	mov	r0, r3
 8009b6e:	f002 f876 	bl	800bc5e <SDIO_GetResponse>
 8009b72:	4603      	mov	r3, r0
 8009b74:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009b78:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009b7c:	d102      	bne.n	8009b84 <SD_WideBus_Disable+0x2e>
  {
    return HAL_SD_ERROR_LOCK_UNLOCK_FAILED;
 8009b7e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8009b82:	e02f      	b.n	8009be4 <SD_WideBus_Disable+0x8e>
  }

  /* Get SCR Register */
  errorstate = SD_FindSCR(hsd, scr);
 8009b84:	f107 030c 	add.w	r3, r7, #12
 8009b88:	4619      	mov	r1, r3
 8009b8a:	6878      	ldr	r0, [r7, #4]
 8009b8c:	f000 f82e 	bl	8009bec <SD_FindSCR>
 8009b90:	6178      	str	r0, [r7, #20]
  if(errorstate != HAL_SD_ERROR_NONE)
 8009b92:	697b      	ldr	r3, [r7, #20]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d001      	beq.n	8009b9c <SD_WideBus_Disable+0x46>
  {
    return errorstate;
 8009b98:	697b      	ldr	r3, [r7, #20]
 8009b9a:	e023      	b.n	8009be4 <SD_WideBus_Disable+0x8e>
  }

  /* If requested card supports 1 bit mode operation */
  if((scr[1U] & SDMMC_SINGLE_BUS_SUPPORT) != SDMMC_ALLZERO)
 8009b9c:	693b      	ldr	r3, [r7, #16]
 8009b9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009ba2:	2b00      	cmp	r3, #0
 8009ba4:	d01c      	beq.n	8009be0 <SD_WideBus_Disable+0x8a>
  {
    /* Send CMD55 APP_CMD with argument as card's RCA */
    errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)(hsd->SdCard.RelCardAdd << 16U));
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681a      	ldr	r2, [r3, #0]
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009bae:	041b      	lsls	r3, r3, #16
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	4610      	mov	r0, r2
 8009bb4:	f002 f9be 	bl	800bf34 <SDMMC_CmdAppCommand>
 8009bb8:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009bba:	697b      	ldr	r3, [r7, #20]
 8009bbc:	2b00      	cmp	r3, #0
 8009bbe:	d001      	beq.n	8009bc4 <SD_WideBus_Disable+0x6e>
    {
      return errorstate;
 8009bc0:	697b      	ldr	r3, [r7, #20]
 8009bc2:	e00f      	b.n	8009be4 <SD_WideBus_Disable+0x8e>
    }

    /* Send ACMD6 APP_CMD with argument as 0 for single bus mode */
    errorstate = SDMMC_CmdBusWidth(hsd->Instance, 0U);
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	681b      	ldr	r3, [r3, #0]
 8009bc8:	2100      	movs	r1, #0
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f002 f9f7 	bl	800bfbe <SDMMC_CmdBusWidth>
 8009bd0:	6178      	str	r0, [r7, #20]
    if(errorstate != HAL_SD_ERROR_NONE)
 8009bd2:	697b      	ldr	r3, [r7, #20]
 8009bd4:	2b00      	cmp	r3, #0
 8009bd6:	d001      	beq.n	8009bdc <SD_WideBus_Disable+0x86>
    {
      return errorstate;
 8009bd8:	697b      	ldr	r3, [r7, #20]
 8009bda:	e003      	b.n	8009be4 <SD_WideBus_Disable+0x8e>
    }

    return HAL_SD_ERROR_NONE;
 8009bdc:	2300      	movs	r3, #0
 8009bde:	e001      	b.n	8009be4 <SD_WideBus_Disable+0x8e>
  }
  else
  {
    return HAL_SD_ERROR_REQUEST_NOT_APPLICABLE;
 8009be0:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
  }
}
 8009be4:	4618      	mov	r0, r3
 8009be6:	3718      	adds	r7, #24
 8009be8:	46bd      	mov	sp, r7
 8009bea:	bd80      	pop	{r7, pc}

08009bec <SD_FindSCR>:
  * @param  hsd: Pointer to SD handle
  * @param  pSCR: pointer to the buffer that will contain the SCR value
  * @retval error state
  */
static uint32_t SD_FindSCR(SD_HandleTypeDef *hsd, uint32_t *pSCR)
{
 8009bec:	b590      	push	{r4, r7, lr}
 8009bee:	b08f      	sub	sp, #60	@ 0x3c
 8009bf0:	af00      	add	r7, sp, #0
 8009bf2:	6078      	str	r0, [r7, #4]
 8009bf4:	6039      	str	r1, [r7, #0]
  SDIO_DataInitTypeDef config;
  uint32_t errorstate;
  uint32_t tickstart = HAL_GetTick();
 8009bf6:	f7fa fb27 	bl	8004248 <HAL_GetTick>
 8009bfa:	6338      	str	r0, [r7, #48]	@ 0x30
  uint32_t index = 0U;
 8009bfc:	2300      	movs	r3, #0
 8009bfe:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t tempscr[2U] = {0U, 0U};
 8009c00:	2300      	movs	r3, #0
 8009c02:	60bb      	str	r3, [r7, #8]
 8009c04:	2300      	movs	r3, #0
 8009c06:	60fb      	str	r3, [r7, #12]
  uint32_t *scr = pSCR;
 8009c08:	683b      	ldr	r3, [r7, #0]
 8009c0a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Set Block Size To 8 Bytes */
  errorstate = SDMMC_CmdBlockLength(hsd->Instance, 8U);
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	2108      	movs	r1, #8
 8009c12:	4618      	mov	r0, r3
 8009c14:	f002 f862 	bl	800bcdc <SDMMC_CmdBlockLength>
 8009c18:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c1c:	2b00      	cmp	r3, #0
 8009c1e:	d001      	beq.n	8009c24 <SD_FindSCR+0x38>
  {
    return errorstate;
 8009c20:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c22:	e0b9      	b.n	8009d98 <SD_FindSCR+0x1ac>
  }

  /* Send CMD55 APP_CMD with argument as card's RCA */
  errorstate = SDMMC_CmdAppCommand(hsd->Instance, (uint32_t)((hsd->SdCard.RelCardAdd) << 16U));
 8009c24:	687b      	ldr	r3, [r7, #4]
 8009c26:	681a      	ldr	r2, [r3, #0]
 8009c28:	687b      	ldr	r3, [r7, #4]
 8009c2a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009c2c:	041b      	lsls	r3, r3, #16
 8009c2e:	4619      	mov	r1, r3
 8009c30:	4610      	mov	r0, r2
 8009c32:	f002 f97f 	bl	800bf34 <SDMMC_CmdAppCommand>
 8009c36:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d001      	beq.n	8009c42 <SD_FindSCR+0x56>
  {
    return errorstate;
 8009c3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c40:	e0aa      	b.n	8009d98 <SD_FindSCR+0x1ac>
  }

  config.DataTimeOut   = SDMMC_DATATIMEOUT;
 8009c42:	f04f 33ff 	mov.w	r3, #4294967295
 8009c46:	613b      	str	r3, [r7, #16]
  config.DataLength    = 8U;
 8009c48:	2308      	movs	r3, #8
 8009c4a:	617b      	str	r3, [r7, #20]
  config.DataBlockSize = SDIO_DATABLOCK_SIZE_8B;
 8009c4c:	2330      	movs	r3, #48	@ 0x30
 8009c4e:	61bb      	str	r3, [r7, #24]
  config.TransferDir   = SDIO_TRANSFER_DIR_TO_SDIO;
 8009c50:	2302      	movs	r3, #2
 8009c52:	61fb      	str	r3, [r7, #28]
  config.TransferMode  = SDIO_TRANSFER_MODE_BLOCK;
 8009c54:	2300      	movs	r3, #0
 8009c56:	623b      	str	r3, [r7, #32]
  config.DPSM          = SDIO_DPSM_ENABLE;
 8009c58:	2301      	movs	r3, #1
 8009c5a:	627b      	str	r3, [r7, #36]	@ 0x24
  (void)SDIO_ConfigData(hsd->Instance, &config);
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	681b      	ldr	r3, [r3, #0]
 8009c60:	f107 0210 	add.w	r2, r7, #16
 8009c64:	4611      	mov	r1, r2
 8009c66:	4618      	mov	r0, r3
 8009c68:	f002 f80c 	bl	800bc84 <SDIO_ConfigData>

  /* Send ACMD51 SD_APP_SEND_SCR with argument as 0 */
  errorstate = SDMMC_CmdSendSCR(hsd->Instance);
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	681b      	ldr	r3, [r3, #0]
 8009c70:	4618      	mov	r0, r3
 8009c72:	f002 f9c6 	bl	800c002 <SDMMC_CmdSendSCR>
 8009c76:	62b8      	str	r0, [r7, #40]	@ 0x28
  if(errorstate != HAL_SD_ERROR_NONE)
 8009c78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c7a:	2b00      	cmp	r3, #0
 8009c7c:	d02a      	beq.n	8009cd4 <SD_FindSCR+0xe8>
  {
    return errorstate;
 8009c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009c80:	e08a      	b.n	8009d98 <SD_FindSCR+0x1ac>
  }

  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
  {
    if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXDAVL))
 8009c82:	687b      	ldr	r3, [r7, #4]
 8009c84:	681b      	ldr	r3, [r3, #0]
 8009c86:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c88:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8009c8c:	2b00      	cmp	r3, #0
 8009c8e:	d00f      	beq.n	8009cb0 <SD_FindSCR+0xc4>
    {
      *(tempscr + index) = SDIO_ReadFIFO(hsd->Instance);
 8009c90:	687b      	ldr	r3, [r7, #4]
 8009c92:	6819      	ldr	r1, [r3, #0]
 8009c94:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009c96:	009b      	lsls	r3, r3, #2
 8009c98:	f107 0208 	add.w	r2, r7, #8
 8009c9c:	18d4      	adds	r4, r2, r3
 8009c9e:	4608      	mov	r0, r1
 8009ca0:	f001 ff7d 	bl	800bb9e <SDIO_ReadFIFO>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	6023      	str	r3, [r4, #0]
      index++;
 8009ca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009caa:	3301      	adds	r3, #1
 8009cac:	637b      	str	r3, [r7, #52]	@ 0x34
 8009cae:	e006      	b.n	8009cbe <SD_FindSCR+0xd2>
    }
    else if(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXACT))
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cb6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8009cba:	2b00      	cmp	r3, #0
 8009cbc:	d012      	beq.n	8009ce4 <SD_FindSCR+0xf8>
    {
      break;
    }

    if((HAL_GetTick() - tickstart) >=  SDMMC_SWDATATIMEOUT)
 8009cbe:	f7fa fac3 	bl	8004248 <HAL_GetTick>
 8009cc2:	4602      	mov	r2, r0
 8009cc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009cc6:	1ad3      	subs	r3, r2, r3
 8009cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009ccc:	d102      	bne.n	8009cd4 <SD_FindSCR+0xe8>
    {
      return HAL_SD_ERROR_TIMEOUT;
 8009cce:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 8009cd2:	e061      	b.n	8009d98 <SD_FindSCR+0x1ac>
  while(!__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR | SDIO_FLAG_DCRCFAIL | SDIO_FLAG_DTIMEOUT))
 8009cd4:	687b      	ldr	r3, [r7, #4]
 8009cd6:	681b      	ldr	r3, [r3, #0]
 8009cd8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cda:	f003 032a 	and.w	r3, r3, #42	@ 0x2a
 8009cde:	2b00      	cmp	r3, #0
 8009ce0:	d0cf      	beq.n	8009c82 <SD_FindSCR+0x96>
 8009ce2:	e000      	b.n	8009ce6 <SD_FindSCR+0xfa>
      break;
 8009ce4:	bf00      	nop
    }
  }

#if defined(SDIO_STA_STBITERR)
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT) || (__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_STBITERR)))
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cec:	f003 0308 	and.w	r3, r3, #8
 8009cf0:	2b00      	cmp	r3, #0
 8009cf2:	d106      	bne.n	8009d02 <SD_FindSCR+0x116>
 8009cf4:	687b      	ldr	r3, [r7, #4]
 8009cf6:	681b      	ldr	r3, [r3, #0]
 8009cf8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009cfa:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009cfe:	2b00      	cmp	r3, #0
 8009d00:	d005      	beq.n	8009d0e <SD_FindSCR+0x122>
#else /* SDIO_STA_STBITERR not defined */
  if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DTIMEOUT))
#endif /* SDIO_STA_STBITERR */
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DTIMEOUT);
 8009d02:	687b      	ldr	r3, [r7, #4]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	2208      	movs	r2, #8
 8009d08:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_TIMEOUT;
 8009d0a:	2308      	movs	r3, #8
 8009d0c:	e044      	b.n	8009d98 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_DCRCFAIL))
 8009d0e:	687b      	ldr	r3, [r7, #4]
 8009d10:	681b      	ldr	r3, [r3, #0]
 8009d12:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d14:	f003 0302 	and.w	r3, r3, #2
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d005      	beq.n	8009d28 <SD_FindSCR+0x13c>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_DCRCFAIL);
 8009d1c:	687b      	ldr	r3, [r7, #4]
 8009d1e:	681b      	ldr	r3, [r3, #0]
 8009d20:	2202      	movs	r2, #2
 8009d22:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_DATA_CRC_FAIL;
 8009d24:	2302      	movs	r3, #2
 8009d26:	e037      	b.n	8009d98 <SD_FindSCR+0x1ac>
  }
  else if(__HAL_SD_GET_FLAG(hsd, SDIO_FLAG_RXOVERR))
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009d2e:	f003 0320 	and.w	r3, r3, #32
 8009d32:	2b00      	cmp	r3, #0
 8009d34:	d005      	beq.n	8009d42 <SD_FindSCR+0x156>
  {
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_FLAG_RXOVERR);
 8009d36:	687b      	ldr	r3, [r7, #4]
 8009d38:	681b      	ldr	r3, [r3, #0]
 8009d3a:	2220      	movs	r2, #32
 8009d3c:	639a      	str	r2, [r3, #56]	@ 0x38

    return HAL_SD_ERROR_RX_OVERRUN;
 8009d3e:	2320      	movs	r3, #32
 8009d40:	e02a      	b.n	8009d98 <SD_FindSCR+0x1ac>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __HAL_SD_CLEAR_FLAG(hsd, SDIO_STATIC_DATA_FLAGS);
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	f240 523a 	movw	r2, #1338	@ 0x53a
 8009d4a:	639a      	str	r2, [r3, #56]	@ 0x38

    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009d4c:	68fb      	ldr	r3, [r7, #12]
 8009d4e:	061a      	lsls	r2, r3, #24
 8009d50:	68fb      	ldr	r3, [r7, #12]
 8009d52:	021b      	lsls	r3, r3, #8
 8009d54:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009d58:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	0a1b      	lsrs	r3, r3, #8
 8009d5e:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009d62:	431a      	orrs	r2, r3
            ((tempscr[1] & SDMMC_16TO23BITS) >> 8) | ((tempscr[1] & SDMMC_24TO31BITS) >> 24));
 8009d64:	68fb      	ldr	r3, [r7, #12]
 8009d66:	0e1b      	lsrs	r3, r3, #24
 8009d68:	431a      	orrs	r2, r3
    *scr = (((tempscr[1] & SDMMC_0TO7BITS) << 24)  | ((tempscr[1] & SDMMC_8TO15BITS) << 8) |\
 8009d6a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d6c:	601a      	str	r2, [r3, #0]
    scr++;
 8009d6e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d70:	3304      	adds	r3, #4
 8009d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	061a      	lsls	r2, r3, #24
 8009d78:	68bb      	ldr	r3, [r7, #8]
 8009d7a:	021b      	lsls	r3, r3, #8
 8009d7c:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
 8009d80:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009d82:	68bb      	ldr	r3, [r7, #8]
 8009d84:	0a1b      	lsrs	r3, r3, #8
 8009d86:	f403 437f 	and.w	r3, r3, #65280	@ 0xff00
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009d8a:	431a      	orrs	r2, r3
            ((tempscr[0] & SDMMC_16TO23BITS) >> 8) | ((tempscr[0] & SDMMC_24TO31BITS) >> 24));
 8009d8c:	68bb      	ldr	r3, [r7, #8]
 8009d8e:	0e1b      	lsrs	r3, r3, #24
 8009d90:	431a      	orrs	r2, r3
    *scr = (((tempscr[0] & SDMMC_0TO7BITS) << 24)  | ((tempscr[0] & SDMMC_8TO15BITS) << 8) |\
 8009d92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009d94:	601a      	str	r2, [r3, #0]

  }

  return HAL_SD_ERROR_NONE;
 8009d96:	2300      	movs	r3, #0
}
 8009d98:	4618      	mov	r0, r3
 8009d9a:	373c      	adds	r7, #60	@ 0x3c
 8009d9c:	46bd      	mov	sp, r7
 8009d9e:	bd90      	pop	{r4, r7, pc}

08009da0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009da0:	b580      	push	{r7, lr}
 8009da2:	b082      	sub	sp, #8
 8009da4:	af00      	add	r7, sp, #0
 8009da6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009da8:	687b      	ldr	r3, [r7, #4]
 8009daa:	2b00      	cmp	r3, #0
 8009dac:	d101      	bne.n	8009db2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009dae:	2301      	movs	r3, #1
 8009db0:	e07b      	b.n	8009eaa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8009db2:	687b      	ldr	r3, [r7, #4]
 8009db4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009db6:	2b00      	cmp	r3, #0
 8009db8:	d108      	bne.n	8009dcc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	685b      	ldr	r3, [r3, #4]
 8009dbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009dc2:	d009      	beq.n	8009dd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	2200      	movs	r2, #0
 8009dc8:	61da      	str	r2, [r3, #28]
 8009dca:	e005      	b.n	8009dd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009dcc:	687b      	ldr	r3, [r7, #4]
 8009dce:	2200      	movs	r2, #0
 8009dd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8009dd2:	687b      	ldr	r3, [r7, #4]
 8009dd4:	2200      	movs	r2, #0
 8009dd6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	2200      	movs	r2, #0
 8009ddc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009de4:	b2db      	uxtb	r3, r3
 8009de6:	2b00      	cmp	r3, #0
 8009de8:	d106      	bne.n	8009df8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	2200      	movs	r2, #0
 8009dee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8009df2:	6878      	ldr	r0, [r7, #4]
 8009df4:	f7f9 ff10 	bl	8003c18 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009df8:	687b      	ldr	r3, [r7, #4]
 8009dfa:	2202      	movs	r2, #2
 8009dfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	681b      	ldr	r3, [r3, #0]
 8009e04:	681a      	ldr	r2, [r3, #0]
 8009e06:	687b      	ldr	r3, [r7, #4]
 8009e08:	681b      	ldr	r3, [r3, #0]
 8009e0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009e0e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	685b      	ldr	r3, [r3, #4]
 8009e14:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	689b      	ldr	r3, [r3, #8]
 8009e1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009e20:	431a      	orrs	r2, r3
 8009e22:	687b      	ldr	r3, [r7, #4]
 8009e24:	68db      	ldr	r3, [r3, #12]
 8009e26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8009e2a:	431a      	orrs	r2, r3
 8009e2c:	687b      	ldr	r3, [r7, #4]
 8009e2e:	691b      	ldr	r3, [r3, #16]
 8009e30:	f003 0302 	and.w	r3, r3, #2
 8009e34:	431a      	orrs	r2, r3
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	695b      	ldr	r3, [r3, #20]
 8009e3a:	f003 0301 	and.w	r3, r3, #1
 8009e3e:	431a      	orrs	r2, r3
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	699b      	ldr	r3, [r3, #24]
 8009e44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8009e48:	431a      	orrs	r2, r3
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	69db      	ldr	r3, [r3, #28]
 8009e4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8009e52:	431a      	orrs	r2, r3
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	6a1b      	ldr	r3, [r3, #32]
 8009e58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009e5c:	ea42 0103 	orr.w	r1, r2, r3
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009e64:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	681b      	ldr	r3, [r3, #0]
 8009e6c:	430a      	orrs	r2, r1
 8009e6e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	699b      	ldr	r3, [r3, #24]
 8009e74:	0c1b      	lsrs	r3, r3, #16
 8009e76:	f003 0104 	and.w	r1, r3, #4
 8009e7a:	687b      	ldr	r3, [r7, #4]
 8009e7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009e7e:	f003 0210 	and.w	r2, r3, #16
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	681b      	ldr	r3, [r3, #0]
 8009e86:	430a      	orrs	r2, r1
 8009e88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	681b      	ldr	r3, [r3, #0]
 8009e8e:	69da      	ldr	r2, [r3, #28]
 8009e90:	687b      	ldr	r3, [r7, #4]
 8009e92:	681b      	ldr	r3, [r3, #0]
 8009e94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009e98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	2201      	movs	r2, #1
 8009ea4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8009ea8:	2300      	movs	r3, #0
}
 8009eaa:	4618      	mov	r0, r3
 8009eac:	3708      	adds	r7, #8
 8009eae:	46bd      	mov	sp, r7
 8009eb0:	bd80      	pop	{r7, pc}

08009eb2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8009eb2:	b580      	push	{r7, lr}
 8009eb4:	b088      	sub	sp, #32
 8009eb6:	af00      	add	r7, sp, #0
 8009eb8:	60f8      	str	r0, [r7, #12]
 8009eba:	60b9      	str	r1, [r7, #8]
 8009ebc:	603b      	str	r3, [r7, #0]
 8009ebe:	4613      	mov	r3, r2
 8009ec0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009ec2:	f7fa f9c1 	bl	8004248 <HAL_GetTick>
 8009ec6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8009ec8:	88fb      	ldrh	r3, [r7, #6]
 8009eca:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009ecc:	68fb      	ldr	r3, [r7, #12]
 8009ece:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8009ed2:	b2db      	uxtb	r3, r3
 8009ed4:	2b01      	cmp	r3, #1
 8009ed6:	d001      	beq.n	8009edc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8009ed8:	2302      	movs	r3, #2
 8009eda:	e12a      	b.n	800a132 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8009edc:	68bb      	ldr	r3, [r7, #8]
 8009ede:	2b00      	cmp	r3, #0
 8009ee0:	d002      	beq.n	8009ee8 <HAL_SPI_Transmit+0x36>
 8009ee2:	88fb      	ldrh	r3, [r7, #6]
 8009ee4:	2b00      	cmp	r3, #0
 8009ee6:	d101      	bne.n	8009eec <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8009ee8:	2301      	movs	r3, #1
 8009eea:	e122      	b.n	800a132 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009eec:	68fb      	ldr	r3, [r7, #12]
 8009eee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8009ef2:	2b01      	cmp	r3, #1
 8009ef4:	d101      	bne.n	8009efa <HAL_SPI_Transmit+0x48>
 8009ef6:	2302      	movs	r3, #2
 8009ef8:	e11b      	b.n	800a132 <HAL_SPI_Transmit+0x280>
 8009efa:	68fb      	ldr	r3, [r7, #12]
 8009efc:	2201      	movs	r2, #1
 8009efe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8009f02:	68fb      	ldr	r3, [r7, #12]
 8009f04:	2203      	movs	r2, #3
 8009f06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009f0a:	68fb      	ldr	r3, [r7, #12]
 8009f0c:	2200      	movs	r2, #0
 8009f0e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8009f10:	68fb      	ldr	r3, [r7, #12]
 8009f12:	68ba      	ldr	r2, [r7, #8]
 8009f14:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8009f16:	68fb      	ldr	r3, [r7, #12]
 8009f18:	88fa      	ldrh	r2, [r7, #6]
 8009f1a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	88fa      	ldrh	r2, [r7, #6]
 8009f20:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	2200      	movs	r2, #0
 8009f26:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8009f28:	68fb      	ldr	r3, [r7, #12]
 8009f2a:	2200      	movs	r2, #0
 8009f2c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8009f2e:	68fb      	ldr	r3, [r7, #12]
 8009f30:	2200      	movs	r2, #0
 8009f32:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8009f34:	68fb      	ldr	r3, [r7, #12]
 8009f36:	2200      	movs	r2, #0
 8009f38:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8009f3a:	68fb      	ldr	r3, [r7, #12]
 8009f3c:	2200      	movs	r2, #0
 8009f3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009f40:	68fb      	ldr	r3, [r7, #12]
 8009f42:	689b      	ldr	r3, [r3, #8]
 8009f44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8009f48:	d10f      	bne.n	8009f6a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8009f4a:	68fb      	ldr	r3, [r7, #12]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	681a      	ldr	r2, [r3, #0]
 8009f50:	68fb      	ldr	r3, [r7, #12]
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009f58:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8009f5a:	68fb      	ldr	r3, [r7, #12]
 8009f5c:	681b      	ldr	r3, [r3, #0]
 8009f5e:	681a      	ldr	r2, [r3, #0]
 8009f60:	68fb      	ldr	r3, [r7, #12]
 8009f62:	681b      	ldr	r3, [r3, #0]
 8009f64:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8009f68:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009f6a:	68fb      	ldr	r3, [r7, #12]
 8009f6c:	681b      	ldr	r3, [r3, #0]
 8009f6e:	681b      	ldr	r3, [r3, #0]
 8009f70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009f74:	2b40      	cmp	r3, #64	@ 0x40
 8009f76:	d007      	beq.n	8009f88 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009f78:	68fb      	ldr	r3, [r7, #12]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	681a      	ldr	r2, [r3, #0]
 8009f7e:	68fb      	ldr	r3, [r7, #12]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009f86:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8009f88:	68fb      	ldr	r3, [r7, #12]
 8009f8a:	68db      	ldr	r3, [r3, #12]
 8009f8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8009f90:	d152      	bne.n	800a038 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009f92:	68fb      	ldr	r3, [r7, #12]
 8009f94:	685b      	ldr	r3, [r3, #4]
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d002      	beq.n	8009fa0 <HAL_SPI_Transmit+0xee>
 8009f9a:	8b7b      	ldrh	r3, [r7, #26]
 8009f9c:	2b01      	cmp	r3, #1
 8009f9e:	d145      	bne.n	800a02c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009fa0:	68fb      	ldr	r3, [r7, #12]
 8009fa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fa4:	881a      	ldrh	r2, [r3, #0]
 8009fa6:	68fb      	ldr	r3, [r7, #12]
 8009fa8:	681b      	ldr	r3, [r3, #0]
 8009faa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fb0:	1c9a      	adds	r2, r3, #2
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8009fb6:	68fb      	ldr	r3, [r7, #12]
 8009fb8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009fba:	b29b      	uxth	r3, r3
 8009fbc:	3b01      	subs	r3, #1
 8009fbe:	b29a      	uxth	r2, r3
 8009fc0:	68fb      	ldr	r3, [r7, #12]
 8009fc2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8009fc4:	e032      	b.n	800a02c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8009fc6:	68fb      	ldr	r3, [r7, #12]
 8009fc8:	681b      	ldr	r3, [r3, #0]
 8009fca:	689b      	ldr	r3, [r3, #8]
 8009fcc:	f003 0302 	and.w	r3, r3, #2
 8009fd0:	2b02      	cmp	r3, #2
 8009fd2:	d112      	bne.n	8009ffa <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009fd4:	68fb      	ldr	r3, [r7, #12]
 8009fd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fd8:	881a      	ldrh	r2, [r3, #0]
 8009fda:	68fb      	ldr	r3, [r7, #12]
 8009fdc:	681b      	ldr	r3, [r3, #0]
 8009fde:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009fe0:	68fb      	ldr	r3, [r7, #12]
 8009fe2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009fe4:	1c9a      	adds	r2, r3, #2
 8009fe6:	68fb      	ldr	r3, [r7, #12]
 8009fe8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8009fea:	68fb      	ldr	r3, [r7, #12]
 8009fec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8009fee:	b29b      	uxth	r3, r3
 8009ff0:	3b01      	subs	r3, #1
 8009ff2:	b29a      	uxth	r2, r3
 8009ff4:	68fb      	ldr	r3, [r7, #12]
 8009ff6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8009ff8:	e018      	b.n	800a02c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009ffa:	f7fa f925 	bl	8004248 <HAL_GetTick>
 8009ffe:	4602      	mov	r2, r0
 800a000:	69fb      	ldr	r3, [r7, #28]
 800a002:	1ad3      	subs	r3, r2, r3
 800a004:	683a      	ldr	r2, [r7, #0]
 800a006:	429a      	cmp	r2, r3
 800a008:	d803      	bhi.n	800a012 <HAL_SPI_Transmit+0x160>
 800a00a:	683b      	ldr	r3, [r7, #0]
 800a00c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a010:	d102      	bne.n	800a018 <HAL_SPI_Transmit+0x166>
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	2b00      	cmp	r3, #0
 800a016:	d109      	bne.n	800a02c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a018:	68fb      	ldr	r3, [r7, #12]
 800a01a:	2201      	movs	r2, #1
 800a01c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a020:	68fb      	ldr	r3, [r7, #12]
 800a022:	2200      	movs	r2, #0
 800a024:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a028:	2303      	movs	r3, #3
 800a02a:	e082      	b.n	800a132 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800a02c:	68fb      	ldr	r3, [r7, #12]
 800a02e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a030:	b29b      	uxth	r3, r3
 800a032:	2b00      	cmp	r3, #0
 800a034:	d1c7      	bne.n	8009fc6 <HAL_SPI_Transmit+0x114>
 800a036:	e053      	b.n	800a0e0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800a038:	68fb      	ldr	r3, [r7, #12]
 800a03a:	685b      	ldr	r3, [r3, #4]
 800a03c:	2b00      	cmp	r3, #0
 800a03e:	d002      	beq.n	800a046 <HAL_SPI_Transmit+0x194>
 800a040:	8b7b      	ldrh	r3, [r7, #26]
 800a042:	2b01      	cmp	r3, #1
 800a044:	d147      	bne.n	800a0d6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a046:	68fb      	ldr	r3, [r7, #12]
 800a048:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a04a:	68fb      	ldr	r3, [r7, #12]
 800a04c:	681b      	ldr	r3, [r3, #0]
 800a04e:	330c      	adds	r3, #12
 800a050:	7812      	ldrb	r2, [r2, #0]
 800a052:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800a054:	68fb      	ldr	r3, [r7, #12]
 800a056:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a058:	1c5a      	adds	r2, r3, #1
 800a05a:	68fb      	ldr	r3, [r7, #12]
 800a05c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 800a05e:	68fb      	ldr	r3, [r7, #12]
 800a060:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a062:	b29b      	uxth	r3, r3
 800a064:	3b01      	subs	r3, #1
 800a066:	b29a      	uxth	r2, r3
 800a068:	68fb      	ldr	r3, [r7, #12]
 800a06a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 800a06c:	e033      	b.n	800a0d6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800a06e:	68fb      	ldr	r3, [r7, #12]
 800a070:	681b      	ldr	r3, [r3, #0]
 800a072:	689b      	ldr	r3, [r3, #8]
 800a074:	f003 0302 	and.w	r3, r3, #2
 800a078:	2b02      	cmp	r3, #2
 800a07a:	d113      	bne.n	800a0a4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800a07c:	68fb      	ldr	r3, [r7, #12]
 800a07e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	681b      	ldr	r3, [r3, #0]
 800a084:	330c      	adds	r3, #12
 800a086:	7812      	ldrb	r2, [r2, #0]
 800a088:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a08e:	1c5a      	adds	r2, r3, #1
 800a090:	68fb      	ldr	r3, [r7, #12]
 800a092:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a098:	b29b      	uxth	r3, r3
 800a09a:	3b01      	subs	r3, #1
 800a09c:	b29a      	uxth	r2, r3
 800a09e:	68fb      	ldr	r3, [r7, #12]
 800a0a0:	86da      	strh	r2, [r3, #54]	@ 0x36
 800a0a2:	e018      	b.n	800a0d6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800a0a4:	f7fa f8d0 	bl	8004248 <HAL_GetTick>
 800a0a8:	4602      	mov	r2, r0
 800a0aa:	69fb      	ldr	r3, [r7, #28]
 800a0ac:	1ad3      	subs	r3, r2, r3
 800a0ae:	683a      	ldr	r2, [r7, #0]
 800a0b0:	429a      	cmp	r2, r3
 800a0b2:	d803      	bhi.n	800a0bc <HAL_SPI_Transmit+0x20a>
 800a0b4:	683b      	ldr	r3, [r7, #0]
 800a0b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a0ba:	d102      	bne.n	800a0c2 <HAL_SPI_Transmit+0x210>
 800a0bc:	683b      	ldr	r3, [r7, #0]
 800a0be:	2b00      	cmp	r3, #0
 800a0c0:	d109      	bne.n	800a0d6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800a0c2:	68fb      	ldr	r3, [r7, #12]
 800a0c4:	2201      	movs	r2, #1
 800a0c6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800a0ca:	68fb      	ldr	r3, [r7, #12]
 800a0cc:	2200      	movs	r2, #0
 800a0ce:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 800a0d2:	2303      	movs	r3, #3
 800a0d4:	e02d      	b.n	800a132 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 800a0d6:	68fb      	ldr	r3, [r7, #12]
 800a0d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a0da:	b29b      	uxth	r3, r3
 800a0dc:	2b00      	cmp	r3, #0
 800a0de:	d1c6      	bne.n	800a06e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800a0e0:	69fa      	ldr	r2, [r7, #28]
 800a0e2:	6839      	ldr	r1, [r7, #0]
 800a0e4:	68f8      	ldr	r0, [r7, #12]
 800a0e6:	f000 fb0d 	bl	800a704 <SPI_EndRxTxTransaction>
 800a0ea:	4603      	mov	r3, r0
 800a0ec:	2b00      	cmp	r3, #0
 800a0ee:	d002      	beq.n	800a0f6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800a0f0:	68fb      	ldr	r3, [r7, #12]
 800a0f2:	2220      	movs	r2, #32
 800a0f4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	689b      	ldr	r3, [r3, #8]
 800a0fa:	2b00      	cmp	r3, #0
 800a0fc:	d10a      	bne.n	800a114 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a0fe:	2300      	movs	r3, #0
 800a100:	617b      	str	r3, [r7, #20]
 800a102:	68fb      	ldr	r3, [r7, #12]
 800a104:	681b      	ldr	r3, [r3, #0]
 800a106:	68db      	ldr	r3, [r3, #12]
 800a108:	617b      	str	r3, [r7, #20]
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	681b      	ldr	r3, [r3, #0]
 800a10e:	689b      	ldr	r3, [r3, #8]
 800a110:	617b      	str	r3, [r7, #20]
 800a112:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800a114:	68fb      	ldr	r3, [r7, #12]
 800a116:	2201      	movs	r2, #1
 800a118:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a11c:	68fb      	ldr	r3, [r7, #12]
 800a11e:	2200      	movs	r2, #0
 800a120:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a124:	68fb      	ldr	r3, [r7, #12]
 800a126:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d001      	beq.n	800a130 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 800a12c:	2301      	movs	r3, #1
 800a12e:	e000      	b.n	800a132 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 800a130:	2300      	movs	r3, #0
  }
}
 800a132:	4618      	mov	r0, r3
 800a134:	3720      	adds	r7, #32
 800a136:	46bd      	mov	sp, r7
 800a138:	bd80      	pop	{r7, pc}
	...

0800a13c <HAL_SPI_Transmit_DMA>:
  * @param  pData pointer to data buffer  (u8 or u16 data elements)
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit_DMA(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size)
{
 800a13c:	b580      	push	{r7, lr}
 800a13e:	b084      	sub	sp, #16
 800a140:	af00      	add	r7, sp, #0
 800a142:	60f8      	str	r0, [r7, #12]
 800a144:	60b9      	str	r1, [r7, #8]
 800a146:	4613      	mov	r3, r2
 800a148:	80fb      	strh	r3, [r7, #6]
  assert_param(IS_SPI_DMA_HANDLE(hspi->hdmatx));

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  if (hspi->State != HAL_SPI_STATE_READY)
 800a14a:	68fb      	ldr	r3, [r7, #12]
 800a14c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a150:	b2db      	uxtb	r3, r3
 800a152:	2b01      	cmp	r3, #1
 800a154:	d001      	beq.n	800a15a <HAL_SPI_Transmit_DMA+0x1e>
  {
    return HAL_BUSY;
 800a156:	2302      	movs	r3, #2
 800a158:	e097      	b.n	800a28a <HAL_SPI_Transmit_DMA+0x14e>
  }

  if ((pData == NULL) || (Size == 0U))
 800a15a:	68bb      	ldr	r3, [r7, #8]
 800a15c:	2b00      	cmp	r3, #0
 800a15e:	d002      	beq.n	800a166 <HAL_SPI_Transmit_DMA+0x2a>
 800a160:	88fb      	ldrh	r3, [r7, #6]
 800a162:	2b00      	cmp	r3, #0
 800a164:	d101      	bne.n	800a16a <HAL_SPI_Transmit_DMA+0x2e>
  {
    return HAL_ERROR;
 800a166:	2301      	movs	r3, #1
 800a168:	e08f      	b.n	800a28a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800a16a:	68fb      	ldr	r3, [r7, #12]
 800a16c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 800a170:	2b01      	cmp	r3, #1
 800a172:	d101      	bne.n	800a178 <HAL_SPI_Transmit_DMA+0x3c>
 800a174:	2302      	movs	r3, #2
 800a176:	e088      	b.n	800a28a <HAL_SPI_Transmit_DMA+0x14e>
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	2201      	movs	r2, #1
 800a17c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800a180:	68fb      	ldr	r3, [r7, #12]
 800a182:	2203      	movs	r2, #3
 800a184:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800a188:	68fb      	ldr	r3, [r7, #12]
 800a18a:	2200      	movs	r2, #0
 800a18c:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800a18e:	68fb      	ldr	r3, [r7, #12]
 800a190:	68ba      	ldr	r2, [r7, #8]
 800a192:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 800a194:	68fb      	ldr	r3, [r7, #12]
 800a196:	88fa      	ldrh	r2, [r7, #6]
 800a198:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 800a19a:	68fb      	ldr	r3, [r7, #12]
 800a19c:	88fa      	ldrh	r2, [r7, #6]
 800a19e:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800a1a0:	68fb      	ldr	r3, [r7, #12]
 800a1a2:	2200      	movs	r2, #0
 800a1a4:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxISR       = NULL;
 800a1a6:	68fb      	ldr	r3, [r7, #12]
 800a1a8:	2200      	movs	r2, #0
 800a1aa:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 800a1ac:	68fb      	ldr	r3, [r7, #12]
 800a1ae:	2200      	movs	r2, #0
 800a1b0:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800a1b2:	68fb      	ldr	r3, [r7, #12]
 800a1b4:	2200      	movs	r2, #0
 800a1b6:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 800a1b8:	68fb      	ldr	r3, [r7, #12]
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a1be:	68fb      	ldr	r3, [r7, #12]
 800a1c0:	689b      	ldr	r3, [r3, #8]
 800a1c2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a1c6:	d10f      	bne.n	800a1e8 <HAL_SPI_Transmit_DMA+0xac>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800a1c8:	68fb      	ldr	r3, [r7, #12]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	681a      	ldr	r2, [r3, #0]
 800a1ce:	68fb      	ldr	r3, [r7, #12]
 800a1d0:	681b      	ldr	r3, [r3, #0]
 800a1d2:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a1d6:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	681b      	ldr	r3, [r3, #0]
 800a1dc:	681a      	ldr	r2, [r3, #0]
 800a1de:	68fb      	ldr	r3, [r7, #12]
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a1e6:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the SPI TxDMA Half transfer complete callback */
  hspi->hdmatx->XferHalfCpltCallback = SPI_DMAHalfTransmitCplt;
 800a1e8:	68fb      	ldr	r3, [r7, #12]
 800a1ea:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1ec:	4a29      	ldr	r2, [pc, #164]	@ (800a294 <HAL_SPI_Transmit_DMA+0x158>)
 800a1ee:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Set the SPI TxDMA transfer complete callback */
  hspi->hdmatx->XferCpltCallback = SPI_DMATransmitCplt;
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1f4:	4a28      	ldr	r2, [pc, #160]	@ (800a298 <HAL_SPI_Transmit_DMA+0x15c>)
 800a1f6:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Set the DMA error callback */
  hspi->hdmatx->XferErrorCallback = SPI_DMAError;
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a1fc:	4a27      	ldr	r2, [pc, #156]	@ (800a29c <HAL_SPI_Transmit_DMA+0x160>)
 800a1fe:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Set the DMA AbortCpltCallback */
  hspi->hdmatx->XferAbortCallback = NULL;
 800a200:	68fb      	ldr	r3, [r7, #12]
 800a202:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a204:	2200      	movs	r2, #0
 800a206:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Enable the Tx DMA Stream/Channel */
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800a208:	68fb      	ldr	r3, [r7, #12]
 800a20a:	6c98      	ldr	r0, [r3, #72]	@ 0x48
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a210:	4619      	mov	r1, r3
 800a212:	68fb      	ldr	r3, [r7, #12]
 800a214:	681b      	ldr	r3, [r3, #0]
 800a216:	330c      	adds	r3, #12
 800a218:	461a      	mov	r2, r3
                                 hspi->TxXferCount))
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800a21e:	b29b      	uxth	r3, r3
  if (HAL_OK != HAL_DMA_Start_IT(hspi->hdmatx, (uint32_t)hspi->pTxBuffPtr, (uint32_t)&hspi->Instance->DR,
 800a220:	f7fa f9d2 	bl	80045c8 <HAL_DMA_Start_IT>
 800a224:	4603      	mov	r3, r0
 800a226:	2b00      	cmp	r3, #0
 800a228:	d00b      	beq.n	800a242 <HAL_SPI_Transmit_DMA+0x106>
  {
    /* Update SPI error code */
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a22a:	68fb      	ldr	r3, [r7, #12]
 800a22c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a22e:	f043 0210 	orr.w	r2, r3, #16
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Process Unlocked */
    __HAL_UNLOCK(hspi);
 800a236:	68fb      	ldr	r3, [r7, #12]
 800a238:	2200      	movs	r2, #0
 800a23a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 800a23e:	2301      	movs	r3, #1
 800a240:	e023      	b.n	800a28a <HAL_SPI_Transmit_DMA+0x14e>
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	681b      	ldr	r3, [r3, #0]
 800a246:	681b      	ldr	r3, [r3, #0]
 800a248:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a24c:	2b40      	cmp	r3, #64	@ 0x40
 800a24e:	d007      	beq.n	800a260 <HAL_SPI_Transmit_DMA+0x124>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800a250:	68fb      	ldr	r3, [r7, #12]
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	681a      	ldr	r2, [r3, #0]
 800a256:	68fb      	ldr	r3, [r7, #12]
 800a258:	681b      	ldr	r3, [r3, #0]
 800a25a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800a25e:	601a      	str	r2, [r3, #0]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	2200      	movs	r2, #0
 800a264:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Enable the SPI Error Interrupt Bit */
  __HAL_SPI_ENABLE_IT(hspi, (SPI_IT_ERR));
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	685a      	ldr	r2, [r3, #4]
 800a26e:	68fb      	ldr	r3, [r7, #12]
 800a270:	681b      	ldr	r3, [r3, #0]
 800a272:	f042 0220 	orr.w	r2, r2, #32
 800a276:	605a      	str	r2, [r3, #4]

  /* Enable Tx DMA Request */
  SET_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a278:	68fb      	ldr	r3, [r7, #12]
 800a27a:	681b      	ldr	r3, [r3, #0]
 800a27c:	685a      	ldr	r2, [r3, #4]
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	681b      	ldr	r3, [r3, #0]
 800a282:	f042 0202 	orr.w	r2, r2, #2
 800a286:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800a288:	2300      	movs	r3, #0
}
 800a28a:	4618      	mov	r0, r3
 800a28c:	3710      	adds	r7, #16
 800a28e:	46bd      	mov	sp, r7
 800a290:	bd80      	pop	{r7, pc}
 800a292:	bf00      	nop
 800a294:	0800a571 	.word	0x0800a571
 800a298:	0800a4c9 	.word	0x0800a4c9
 800a29c:	0800a58d 	.word	0x0800a58d

0800a2a0 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 800a2a0:	b580      	push	{r7, lr}
 800a2a2:	b088      	sub	sp, #32
 800a2a4:	af00      	add	r7, sp, #0
 800a2a6:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	685b      	ldr	r3, [r3, #4]
 800a2ae:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 800a2b0:	687b      	ldr	r3, [r7, #4]
 800a2b2:	681b      	ldr	r3, [r3, #0]
 800a2b4:	689b      	ldr	r3, [r3, #8]
 800a2b6:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a2b8:	69bb      	ldr	r3, [r7, #24]
 800a2ba:	099b      	lsrs	r3, r3, #6
 800a2bc:	f003 0301 	and.w	r3, r3, #1
 800a2c0:	2b00      	cmp	r3, #0
 800a2c2:	d10f      	bne.n	800a2e4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a2c4:	69bb      	ldr	r3, [r7, #24]
 800a2c6:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800a2ca:	2b00      	cmp	r3, #0
 800a2cc:	d00a      	beq.n	800a2e4 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800a2ce:	69fb      	ldr	r3, [r7, #28]
 800a2d0:	099b      	lsrs	r3, r3, #6
 800a2d2:	f003 0301 	and.w	r3, r3, #1
 800a2d6:	2b00      	cmp	r3, #0
 800a2d8:	d004      	beq.n	800a2e4 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800a2de:	6878      	ldr	r0, [r7, #4]
 800a2e0:	4798      	blx	r3
    return;
 800a2e2:	e0d7      	b.n	800a494 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 800a2e4:	69bb      	ldr	r3, [r7, #24]
 800a2e6:	085b      	lsrs	r3, r3, #1
 800a2e8:	f003 0301 	and.w	r3, r3, #1
 800a2ec:	2b00      	cmp	r3, #0
 800a2ee:	d00a      	beq.n	800a306 <HAL_SPI_IRQHandler+0x66>
 800a2f0:	69fb      	ldr	r3, [r7, #28]
 800a2f2:	09db      	lsrs	r3, r3, #7
 800a2f4:	f003 0301 	and.w	r3, r3, #1
 800a2f8:	2b00      	cmp	r3, #0
 800a2fa:	d004      	beq.n	800a306 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800a2fc:	687b      	ldr	r3, [r7, #4]
 800a2fe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a300:	6878      	ldr	r0, [r7, #4]
 800a302:	4798      	blx	r3
    return;
 800a304:	e0c6      	b.n	800a494 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a306:	69bb      	ldr	r3, [r7, #24]
 800a308:	095b      	lsrs	r3, r3, #5
 800a30a:	f003 0301 	and.w	r3, r3, #1
 800a30e:	2b00      	cmp	r3, #0
 800a310:	d10c      	bne.n	800a32c <HAL_SPI_IRQHandler+0x8c>
 800a312:	69bb      	ldr	r3, [r7, #24]
 800a314:	099b      	lsrs	r3, r3, #6
 800a316:	f003 0301 	and.w	r3, r3, #1
 800a31a:	2b00      	cmp	r3, #0
 800a31c:	d106      	bne.n	800a32c <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 800a31e:	69bb      	ldr	r3, [r7, #24]
 800a320:	0a1b      	lsrs	r3, r3, #8
 800a322:	f003 0301 	and.w	r3, r3, #1
 800a326:	2b00      	cmp	r3, #0
 800a328:	f000 80b4 	beq.w	800a494 <HAL_SPI_IRQHandler+0x1f4>
 800a32c:	69fb      	ldr	r3, [r7, #28]
 800a32e:	095b      	lsrs	r3, r3, #5
 800a330:	f003 0301 	and.w	r3, r3, #1
 800a334:	2b00      	cmp	r3, #0
 800a336:	f000 80ad 	beq.w	800a494 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 800a33a:	69bb      	ldr	r3, [r7, #24]
 800a33c:	099b      	lsrs	r3, r3, #6
 800a33e:	f003 0301 	and.w	r3, r3, #1
 800a342:	2b00      	cmp	r3, #0
 800a344:	d023      	beq.n	800a38e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 800a346:	687b      	ldr	r3, [r7, #4]
 800a348:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 800a34c:	b2db      	uxtb	r3, r3
 800a34e:	2b03      	cmp	r3, #3
 800a350:	d011      	beq.n	800a376 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 800a352:	687b      	ldr	r3, [r7, #4]
 800a354:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a356:	f043 0204 	orr.w	r2, r3, #4
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	655a      	str	r2, [r3, #84]	@ 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a35e:	2300      	movs	r3, #0
 800a360:	617b      	str	r3, [r7, #20]
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	68db      	ldr	r3, [r3, #12]
 800a368:	617b      	str	r3, [r7, #20]
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	689b      	ldr	r3, [r3, #8]
 800a370:	617b      	str	r3, [r7, #20]
 800a372:	697b      	ldr	r3, [r7, #20]
 800a374:	e00b      	b.n	800a38e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a376:	2300      	movs	r3, #0
 800a378:	613b      	str	r3, [r7, #16]
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	68db      	ldr	r3, [r3, #12]
 800a380:	613b      	str	r3, [r7, #16]
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	681b      	ldr	r3, [r3, #0]
 800a386:	689b      	ldr	r3, [r3, #8]
 800a388:	613b      	str	r3, [r7, #16]
 800a38a:	693b      	ldr	r3, [r7, #16]
        return;
 800a38c:	e082      	b.n	800a494 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800a38e:	69bb      	ldr	r3, [r7, #24]
 800a390:	095b      	lsrs	r3, r3, #5
 800a392:	f003 0301 	and.w	r3, r3, #1
 800a396:	2b00      	cmp	r3, #0
 800a398:	d014      	beq.n	800a3c4 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800a39a:	687b      	ldr	r3, [r7, #4]
 800a39c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a39e:	f043 0201 	orr.w	r2, r3, #1
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 800a3a6:	2300      	movs	r3, #0
 800a3a8:	60fb      	str	r3, [r7, #12]
 800a3aa:	687b      	ldr	r3, [r7, #4]
 800a3ac:	681b      	ldr	r3, [r3, #0]
 800a3ae:	689b      	ldr	r3, [r3, #8]
 800a3b0:	60fb      	str	r3, [r7, #12]
 800a3b2:	687b      	ldr	r3, [r7, #4]
 800a3b4:	681b      	ldr	r3, [r3, #0]
 800a3b6:	681a      	ldr	r2, [r3, #0]
 800a3b8:	687b      	ldr	r3, [r7, #4]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a3c0:	601a      	str	r2, [r3, #0]
 800a3c2:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 800a3c4:	69bb      	ldr	r3, [r7, #24]
 800a3c6:	0a1b      	lsrs	r3, r3, #8
 800a3c8:	f003 0301 	and.w	r3, r3, #1
 800a3cc:	2b00      	cmp	r3, #0
 800a3ce:	d00c      	beq.n	800a3ea <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3d4:	f043 0208 	orr.w	r2, r3, #8
 800a3d8:	687b      	ldr	r3, [r7, #4]
 800a3da:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800a3dc:	2300      	movs	r3, #0
 800a3de:	60bb      	str	r3, [r7, #8]
 800a3e0:	687b      	ldr	r3, [r7, #4]
 800a3e2:	681b      	ldr	r3, [r3, #0]
 800a3e4:	689b      	ldr	r3, [r3, #8]
 800a3e6:	60bb      	str	r3, [r7, #8]
 800a3e8:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a3ea:	687b      	ldr	r3, [r7, #4]
 800a3ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a3ee:	2b00      	cmp	r3, #0
 800a3f0:	d04f      	beq.n	800a492 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 800a3f2:	687b      	ldr	r3, [r7, #4]
 800a3f4:	681b      	ldr	r3, [r3, #0]
 800a3f6:	685a      	ldr	r2, [r3, #4]
 800a3f8:	687b      	ldr	r3, [r7, #4]
 800a3fa:	681b      	ldr	r3, [r3, #0]
 800a3fc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a400:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 800a402:	687b      	ldr	r3, [r7, #4]
 800a404:	2201      	movs	r2, #1
 800a406:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 800a40a:	69fb      	ldr	r3, [r7, #28]
 800a40c:	f003 0302 	and.w	r3, r3, #2
 800a410:	2b00      	cmp	r3, #0
 800a412:	d104      	bne.n	800a41e <HAL_SPI_IRQHandler+0x17e>
 800a414:	69fb      	ldr	r3, [r7, #28]
 800a416:	f003 0301 	and.w	r3, r3, #1
 800a41a:	2b00      	cmp	r3, #0
 800a41c:	d034      	beq.n	800a488 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 800a41e:	687b      	ldr	r3, [r7, #4]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	685a      	ldr	r2, [r3, #4]
 800a424:	687b      	ldr	r3, [r7, #4]
 800a426:	681b      	ldr	r3, [r3, #0]
 800a428:	f022 0203 	bic.w	r2, r2, #3
 800a42c:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a432:	2b00      	cmp	r3, #0
 800a434:	d011      	beq.n	800a45a <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 800a436:	687b      	ldr	r3, [r7, #4]
 800a438:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a43a:	4a18      	ldr	r2, [pc, #96]	@ (800a49c <HAL_SPI_IRQHandler+0x1fc>)
 800a43c:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a442:	4618      	mov	r0, r3
 800a444:	f7fa f988 	bl	8004758 <HAL_DMA_Abort_IT>
 800a448:	4603      	mov	r3, r0
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d005      	beq.n	800a45a <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a452:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	655a      	str	r2, [r3, #84]	@ 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a45e:	2b00      	cmp	r3, #0
 800a460:	d016      	beq.n	800a490 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 800a462:	687b      	ldr	r3, [r7, #4]
 800a464:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a466:	4a0d      	ldr	r2, [pc, #52]	@ (800a49c <HAL_SPI_IRQHandler+0x1fc>)
 800a468:	651a      	str	r2, [r3, #80]	@ 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a46e:	4618      	mov	r0, r3
 800a470:	f7fa f972 	bl	8004758 <HAL_DMA_Abort_IT>
 800a474:	4603      	mov	r3, r0
 800a476:	2b00      	cmp	r3, #0
 800a478:	d00a      	beq.n	800a490 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a47e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800a482:	687b      	ldr	r3, [r7, #4]
 800a484:	655a      	str	r2, [r3, #84]	@ 0x54
        if (hspi->hdmatx != NULL)
 800a486:	e003      	b.n	800a490 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	f000 f813 	bl	800a4b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800a48e:	e000      	b.n	800a492 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 800a490:	bf00      	nop
    return;
 800a492:	bf00      	nop
  }
}
 800a494:	3720      	adds	r7, #32
 800a496:	46bd      	mov	sp, r7
 800a498:	bd80      	pop	{r7, pc}
 800a49a:	bf00      	nop
 800a49c:	0800a5cd 	.word	0x0800a5cd

0800a4a0 <HAL_SPI_TxHalfCpltCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_TxHalfCpltCallback(SPI_HandleTypeDef *hspi)
{
 800a4a0:	b480      	push	{r7}
 800a4a2:	b083      	sub	sp, #12
 800a4a4:	af00      	add	r7, sp, #0
 800a4a6:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_TxHalfCpltCallback should be implemented in the user file
   */
}
 800a4a8:	bf00      	nop
 800a4aa:	370c      	adds	r7, #12
 800a4ac:	46bd      	mov	sp, r7
 800a4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4b2:	4770      	bx	lr

0800a4b4 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 800a4b4:	b480      	push	{r7}
 800a4b6:	b083      	sub	sp, #12
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 800a4bc:	bf00      	nop
 800a4be:	370c      	adds	r7, #12
 800a4c0:	46bd      	mov	sp, r7
 800a4c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c6:	4770      	bx	lr

0800a4c8 <SPI_DMATransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b086      	sub	sp, #24
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a4d0:	687b      	ldr	r3, [r7, #4]
 800a4d2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a4d4:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800a4d6:	f7f9 feb7 	bl	8004248 <HAL_GetTick>
 800a4da:	6138      	str	r0, [r7, #16]

  /* DMA Normal Mode */
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) != DMA_SxCR_CIRC)
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	681b      	ldr	r3, [r3, #0]
 800a4e0:	681b      	ldr	r3, [r3, #0]
 800a4e2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4e6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800a4ea:	d03b      	beq.n	800a564 <SPI_DMATransmitCplt+0x9c>
  {
    /* Disable ERR interrupt */
    __HAL_SPI_DISABLE_IT(hspi, SPI_IT_ERR);
 800a4ec:	697b      	ldr	r3, [r7, #20]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	685a      	ldr	r2, [r3, #4]
 800a4f2:	697b      	ldr	r3, [r7, #20]
 800a4f4:	681b      	ldr	r3, [r3, #0]
 800a4f6:	f022 0220 	bic.w	r2, r2, #32
 800a4fa:	605a      	str	r2, [r3, #4]

    /* Disable Tx DMA Request */
    CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN);
 800a4fc:	697b      	ldr	r3, [r7, #20]
 800a4fe:	681b      	ldr	r3, [r3, #0]
 800a500:	685a      	ldr	r2, [r3, #4]
 800a502:	697b      	ldr	r3, [r7, #20]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	f022 0202 	bic.w	r2, r2, #2
 800a50a:	605a      	str	r2, [r3, #4]

    /* Check the end of the transaction */
    if (SPI_EndRxTxTransaction(hspi, SPI_DEFAULT_TIMEOUT, tickstart) != HAL_OK)
 800a50c:	693a      	ldr	r2, [r7, #16]
 800a50e:	2164      	movs	r1, #100	@ 0x64
 800a510:	6978      	ldr	r0, [r7, #20]
 800a512:	f000 f8f7 	bl	800a704 <SPI_EndRxTxTransaction>
 800a516:	4603      	mov	r3, r0
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d005      	beq.n	800a528 <SPI_DMATransmitCplt+0x60>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a51c:	697b      	ldr	r3, [r7, #20]
 800a51e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a520:	f043 0220 	orr.w	r2, r3, #32
 800a524:	697b      	ldr	r3, [r7, #20]
 800a526:	655a      	str	r2, [r3, #84]	@ 0x54
    }

    /* Clear overrun flag in 2 Lines communication mode because received data is not read */
    if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800a528:	697b      	ldr	r3, [r7, #20]
 800a52a:	689b      	ldr	r3, [r3, #8]
 800a52c:	2b00      	cmp	r3, #0
 800a52e:	d10a      	bne.n	800a546 <SPI_DMATransmitCplt+0x7e>
    {
      __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800a530:	2300      	movs	r3, #0
 800a532:	60fb      	str	r3, [r7, #12]
 800a534:	697b      	ldr	r3, [r7, #20]
 800a536:	681b      	ldr	r3, [r3, #0]
 800a538:	68db      	ldr	r3, [r3, #12]
 800a53a:	60fb      	str	r3, [r7, #12]
 800a53c:	697b      	ldr	r3, [r7, #20]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	689b      	ldr	r3, [r3, #8]
 800a542:	60fb      	str	r3, [r7, #12]
 800a544:	68fb      	ldr	r3, [r7, #12]
    }

    hspi->TxXferCount = 0U;
 800a546:	697b      	ldr	r3, [r7, #20]
 800a548:	2200      	movs	r2, #0
 800a54a:	86da      	strh	r2, [r3, #54]	@ 0x36
    hspi->State = HAL_SPI_STATE_READY;
 800a54c:	697b      	ldr	r3, [r7, #20]
 800a54e:	2201      	movs	r2, #1
 800a550:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800a554:	697b      	ldr	r3, [r7, #20]
 800a556:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d003      	beq.n	800a564 <SPI_DMATransmitCplt+0x9c>
    {
      /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
      hspi->ErrorCallback(hspi);
#else
      HAL_SPI_ErrorCallback(hspi);
 800a55c:	6978      	ldr	r0, [r7, #20]
 800a55e:	f7ff ffa9 	bl	800a4b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      return;
 800a562:	e002      	b.n	800a56a <SPI_DMATransmitCplt+0xa2>
  }
  /* Call user Tx complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxCpltCallback(hspi);
#else
  HAL_SPI_TxCpltCallback(hspi);
 800a564:	6978      	ldr	r0, [r7, #20]
 800a566:	f7f9 f99b 	bl	80038a0 <HAL_SPI_TxCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a56a:	3718      	adds	r7, #24
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}

0800a570 <SPI_DMAHalfTransmitCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAHalfTransmitCplt(DMA_HandleTypeDef *hdma)
{
 800a570:	b580      	push	{r7, lr}
 800a572:	b084      	sub	sp, #16
 800a574:	af00      	add	r7, sp, #0
 800a576:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a578:	687b      	ldr	r3, [r7, #4]
 800a57a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a57c:	60fb      	str	r3, [r7, #12]

  /* Call user Tx half complete callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->TxHalfCpltCallback(hspi);
#else
  HAL_SPI_TxHalfCpltCallback(hspi);
 800a57e:	68f8      	ldr	r0, [r7, #12]
 800a580:	f7ff ff8e 	bl	800a4a0 <HAL_SPI_TxHalfCpltCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a584:	bf00      	nop
 800a586:	3710      	adds	r7, #16
 800a588:	46bd      	mov	sp, r7
 800a58a:	bd80      	pop	{r7, pc}

0800a58c <SPI_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void SPI_DMAError(DMA_HandleTypeDef *hdma)
{
 800a58c:	b580      	push	{r7, lr}
 800a58e:	b084      	sub	sp, #16
 800a590:	af00      	add	r7, sp, #0
 800a592:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a598:	60fb      	str	r3, [r7, #12]

  /* Stop the disable DMA transfer on SPI side */
  CLEAR_BIT(hspi->Instance->CR2, SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN);
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	685a      	ldr	r2, [r3, #4]
 800a5a0:	68fb      	ldr	r3, [r7, #12]
 800a5a2:	681b      	ldr	r3, [r3, #0]
 800a5a4:	f022 0203 	bic.w	r2, r2, #3
 800a5a8:	605a      	str	r2, [r3, #4]

  SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_DMA);
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a5ae:	f043 0210 	orr.w	r2, r3, #16
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State = HAL_SPI_STATE_READY;
 800a5b6:	68fb      	ldr	r3, [r7, #12]
 800a5b8:	2201      	movs	r2, #1
 800a5ba:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a5be:	68f8      	ldr	r0, [r7, #12]
 800a5c0:	f7ff ff78 	bl	800a4b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a5c4:	bf00      	nop
 800a5c6:	3710      	adds	r7, #16
 800a5c8:	46bd      	mov	sp, r7
 800a5ca:	bd80      	pop	{r7, pc}

0800a5cc <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b084      	sub	sp, #16
 800a5d0:	af00      	add	r7, sp, #0
 800a5d2:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800a5d8:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 800a5da:	68fb      	ldr	r3, [r7, #12]
 800a5dc:	2200      	movs	r2, #0
 800a5de:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferCount = 0U;
 800a5e0:	68fb      	ldr	r3, [r7, #12]
 800a5e2:	2200      	movs	r2, #0
 800a5e4:	86da      	strh	r2, [r3, #54]	@ 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800a5e6:	68f8      	ldr	r0, [r7, #12]
 800a5e8:	f7ff ff64 	bl	800a4b4 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 800a5ec:	bf00      	nop
 800a5ee:	3710      	adds	r7, #16
 800a5f0:	46bd      	mov	sp, r7
 800a5f2:	bd80      	pop	{r7, pc}

0800a5f4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800a5f4:	b580      	push	{r7, lr}
 800a5f6:	b088      	sub	sp, #32
 800a5f8:	af00      	add	r7, sp, #0
 800a5fa:	60f8      	str	r0, [r7, #12]
 800a5fc:	60b9      	str	r1, [r7, #8]
 800a5fe:	603b      	str	r3, [r7, #0]
 800a600:	4613      	mov	r3, r2
 800a602:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800a604:	f7f9 fe20 	bl	8004248 <HAL_GetTick>
 800a608:	4602      	mov	r2, r0
 800a60a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a60c:	1a9b      	subs	r3, r3, r2
 800a60e:	683a      	ldr	r2, [r7, #0]
 800a610:	4413      	add	r3, r2
 800a612:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800a614:	f7f9 fe18 	bl	8004248 <HAL_GetTick>
 800a618:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800a61a:	4b39      	ldr	r3, [pc, #228]	@ (800a700 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800a61c:	681b      	ldr	r3, [r3, #0]
 800a61e:	015b      	lsls	r3, r3, #5
 800a620:	0d1b      	lsrs	r3, r3, #20
 800a622:	69fa      	ldr	r2, [r7, #28]
 800a624:	fb02 f303 	mul.w	r3, r2, r3
 800a628:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a62a:	e055      	b.n	800a6d8 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800a62c:	683b      	ldr	r3, [r7, #0]
 800a62e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a632:	d051      	beq.n	800a6d8 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800a634:	f7f9 fe08 	bl	8004248 <HAL_GetTick>
 800a638:	4602      	mov	r2, r0
 800a63a:	69bb      	ldr	r3, [r7, #24]
 800a63c:	1ad3      	subs	r3, r2, r3
 800a63e:	69fa      	ldr	r2, [r7, #28]
 800a640:	429a      	cmp	r2, r3
 800a642:	d902      	bls.n	800a64a <SPI_WaitFlagStateUntilTimeout+0x56>
 800a644:	69fb      	ldr	r3, [r7, #28]
 800a646:	2b00      	cmp	r3, #0
 800a648:	d13d      	bne.n	800a6c6 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800a64a:	68fb      	ldr	r3, [r7, #12]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	685a      	ldr	r2, [r3, #4]
 800a650:	68fb      	ldr	r3, [r7, #12]
 800a652:	681b      	ldr	r3, [r3, #0]
 800a654:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800a658:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	685b      	ldr	r3, [r3, #4]
 800a65e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a662:	d111      	bne.n	800a688 <SPI_WaitFlagStateUntilTimeout+0x94>
 800a664:	68fb      	ldr	r3, [r7, #12]
 800a666:	689b      	ldr	r3, [r3, #8]
 800a668:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800a66c:	d004      	beq.n	800a678 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	689b      	ldr	r3, [r3, #8]
 800a672:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800a676:	d107      	bne.n	800a688 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	681a      	ldr	r2, [r3, #0]
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	681b      	ldr	r3, [r3, #0]
 800a682:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800a686:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a68c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a690:	d10f      	bne.n	800a6b2 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800a692:	68fb      	ldr	r3, [r7, #12]
 800a694:	681b      	ldr	r3, [r3, #0]
 800a696:	681a      	ldr	r2, [r3, #0]
 800a698:	68fb      	ldr	r3, [r7, #12]
 800a69a:	681b      	ldr	r3, [r3, #0]
 800a69c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800a6a0:	601a      	str	r2, [r3, #0]
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	681b      	ldr	r3, [r3, #0]
 800a6a6:	681a      	ldr	r2, [r3, #0]
 800a6a8:	68fb      	ldr	r3, [r7, #12]
 800a6aa:	681b      	ldr	r3, [r3, #0]
 800a6ac:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800a6b0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800a6b2:	68fb      	ldr	r3, [r7, #12]
 800a6b4:	2201      	movs	r2, #1
 800a6b6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800a6ba:	68fb      	ldr	r3, [r7, #12]
 800a6bc:	2200      	movs	r2, #0
 800a6be:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800a6c2:	2303      	movs	r3, #3
 800a6c4:	e018      	b.n	800a6f8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800a6c6:	697b      	ldr	r3, [r7, #20]
 800a6c8:	2b00      	cmp	r3, #0
 800a6ca:	d102      	bne.n	800a6d2 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800a6cc:	2300      	movs	r3, #0
 800a6ce:	61fb      	str	r3, [r7, #28]
 800a6d0:	e002      	b.n	800a6d8 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800a6d2:	697b      	ldr	r3, [r7, #20]
 800a6d4:	3b01      	subs	r3, #1
 800a6d6:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800a6d8:	68fb      	ldr	r3, [r7, #12]
 800a6da:	681b      	ldr	r3, [r3, #0]
 800a6dc:	689a      	ldr	r2, [r3, #8]
 800a6de:	68bb      	ldr	r3, [r7, #8]
 800a6e0:	4013      	ands	r3, r2
 800a6e2:	68ba      	ldr	r2, [r7, #8]
 800a6e4:	429a      	cmp	r2, r3
 800a6e6:	bf0c      	ite	eq
 800a6e8:	2301      	moveq	r3, #1
 800a6ea:	2300      	movne	r3, #0
 800a6ec:	b2db      	uxtb	r3, r3
 800a6ee:	461a      	mov	r2, r3
 800a6f0:	79fb      	ldrb	r3, [r7, #7]
 800a6f2:	429a      	cmp	r2, r3
 800a6f4:	d19a      	bne.n	800a62c <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800a6f6:	2300      	movs	r3, #0
}
 800a6f8:	4618      	mov	r0, r3
 800a6fa:	3720      	adds	r7, #32
 800a6fc:	46bd      	mov	sp, r7
 800a6fe:	bd80      	pop	{r7, pc}
 800a700:	20000048 	.word	0x20000048

0800a704 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800a704:	b580      	push	{r7, lr}
 800a706:	b088      	sub	sp, #32
 800a708:	af02      	add	r7, sp, #8
 800a70a:	60f8      	str	r0, [r7, #12]
 800a70c:	60b9      	str	r1, [r7, #8]
 800a70e:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 800a710:	687b      	ldr	r3, [r7, #4]
 800a712:	9300      	str	r3, [sp, #0]
 800a714:	68bb      	ldr	r3, [r7, #8]
 800a716:	2201      	movs	r2, #1
 800a718:	2102      	movs	r1, #2
 800a71a:	68f8      	ldr	r0, [r7, #12]
 800a71c:	f7ff ff6a 	bl	800a5f4 <SPI_WaitFlagStateUntilTimeout>
 800a720:	4603      	mov	r3, r0
 800a722:	2b00      	cmp	r3, #0
 800a724:	d007      	beq.n	800a736 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a726:	68fb      	ldr	r3, [r7, #12]
 800a728:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a72a:	f043 0220 	orr.w	r2, r3, #32
 800a72e:	68fb      	ldr	r3, [r7, #12]
 800a730:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800a732:	2303      	movs	r3, #3
 800a734:	e032      	b.n	800a79c <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800a736:	4b1b      	ldr	r3, [pc, #108]	@ (800a7a4 <SPI_EndRxTxTransaction+0xa0>)
 800a738:	681b      	ldr	r3, [r3, #0]
 800a73a:	4a1b      	ldr	r2, [pc, #108]	@ (800a7a8 <SPI_EndRxTxTransaction+0xa4>)
 800a73c:	fba2 2303 	umull	r2, r3, r2, r3
 800a740:	0d5b      	lsrs	r3, r3, #21
 800a742:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800a746:	fb02 f303 	mul.w	r3, r2, r3
 800a74a:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800a74c:	68fb      	ldr	r3, [r7, #12]
 800a74e:	685b      	ldr	r3, [r3, #4]
 800a750:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800a754:	d112      	bne.n	800a77c <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	9300      	str	r3, [sp, #0]
 800a75a:	68bb      	ldr	r3, [r7, #8]
 800a75c:	2200      	movs	r2, #0
 800a75e:	2180      	movs	r1, #128	@ 0x80
 800a760:	68f8      	ldr	r0, [r7, #12]
 800a762:	f7ff ff47 	bl	800a5f4 <SPI_WaitFlagStateUntilTimeout>
 800a766:	4603      	mov	r3, r0
 800a768:	2b00      	cmp	r3, #0
 800a76a:	d016      	beq.n	800a79a <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800a770:	f043 0220 	orr.w	r2, r3, #32
 800a774:	68fb      	ldr	r3, [r7, #12]
 800a776:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 800a778:	2303      	movs	r3, #3
 800a77a:	e00f      	b.n	800a79c <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800a77c:	697b      	ldr	r3, [r7, #20]
 800a77e:	2b00      	cmp	r3, #0
 800a780:	d00a      	beq.n	800a798 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800a782:	697b      	ldr	r3, [r7, #20]
 800a784:	3b01      	subs	r3, #1
 800a786:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800a788:	68fb      	ldr	r3, [r7, #12]
 800a78a:	681b      	ldr	r3, [r3, #0]
 800a78c:	689b      	ldr	r3, [r3, #8]
 800a78e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a792:	2b80      	cmp	r3, #128	@ 0x80
 800a794:	d0f2      	beq.n	800a77c <SPI_EndRxTxTransaction+0x78>
 800a796:	e000      	b.n	800a79a <SPI_EndRxTxTransaction+0x96>
        break;
 800a798:	bf00      	nop
  }

  return HAL_OK;
 800a79a:	2300      	movs	r3, #0
}
 800a79c:	4618      	mov	r0, r3
 800a79e:	3718      	adds	r7, #24
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	bd80      	pop	{r7, pc}
 800a7a4:	20000048 	.word	0x20000048
 800a7a8:	165e9f81 	.word	0x165e9f81

0800a7ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b082      	sub	sp, #8
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	2b00      	cmp	r3, #0
 800a7b8:	d101      	bne.n	800a7be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800a7ba:	2301      	movs	r3, #1
 800a7bc:	e041      	b.n	800a842 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a7c4:	b2db      	uxtb	r3, r3
 800a7c6:	2b00      	cmp	r3, #0
 800a7c8:	d106      	bne.n	800a7d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800a7ca:	687b      	ldr	r3, [r7, #4]
 800a7cc:	2200      	movs	r2, #0
 800a7ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800a7d2:	6878      	ldr	r0, [r7, #4]
 800a7d4:	f000 f839 	bl	800a84a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a7d8:	687b      	ldr	r3, [r7, #4]
 800a7da:	2202      	movs	r2, #2
 800a7dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800a7e0:	687b      	ldr	r3, [r7, #4]
 800a7e2:	681a      	ldr	r2, [r3, #0]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	3304      	adds	r3, #4
 800a7e8:	4619      	mov	r1, r3
 800a7ea:	4610      	mov	r0, r2
 800a7ec:	f000 f9c0 	bl	800ab70 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800a7f0:	687b      	ldr	r3, [r7, #4]
 800a7f2:	2201      	movs	r2, #1
 800a7f4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	2201      	movs	r2, #1
 800a7fc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800a800:	687b      	ldr	r3, [r7, #4]
 800a802:	2201      	movs	r2, #1
 800a804:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	2201      	movs	r2, #1
 800a80c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	2201      	movs	r2, #1
 800a814:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	2201      	movs	r2, #1
 800a81c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800a820:	687b      	ldr	r3, [r7, #4]
 800a822:	2201      	movs	r2, #1
 800a824:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	2201      	movs	r2, #1
 800a82c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800a830:	687b      	ldr	r3, [r7, #4]
 800a832:	2201      	movs	r2, #1
 800a834:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2201      	movs	r2, #1
 800a83c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800a840:	2300      	movs	r3, #0
}
 800a842:	4618      	mov	r0, r3
 800a844:	3708      	adds	r7, #8
 800a846:	46bd      	mov	sp, r7
 800a848:	bd80      	pop	{r7, pc}

0800a84a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800a84a:	b480      	push	{r7}
 800a84c:	b083      	sub	sp, #12
 800a84e:	af00      	add	r7, sp, #0
 800a850:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800a852:	bf00      	nop
 800a854:	370c      	adds	r7, #12
 800a856:	46bd      	mov	sp, r7
 800a858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a85c:	4770      	bx	lr
	...

0800a860 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800a860:	b480      	push	{r7}
 800a862:	b085      	sub	sp, #20
 800a864:	af00      	add	r7, sp, #0
 800a866:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800a86e:	b2db      	uxtb	r3, r3
 800a870:	2b01      	cmp	r3, #1
 800a872:	d001      	beq.n	800a878 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800a874:	2301      	movs	r3, #1
 800a876:	e04e      	b.n	800a916 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	2202      	movs	r2, #2
 800a87c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	681b      	ldr	r3, [r3, #0]
 800a884:	68da      	ldr	r2, [r3, #12]
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	681b      	ldr	r3, [r3, #0]
 800a88a:	f042 0201 	orr.w	r2, r2, #1
 800a88e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	681b      	ldr	r3, [r3, #0]
 800a894:	4a23      	ldr	r2, [pc, #140]	@ (800a924 <HAL_TIM_Base_Start_IT+0xc4>)
 800a896:	4293      	cmp	r3, r2
 800a898:	d022      	beq.n	800a8e0 <HAL_TIM_Base_Start_IT+0x80>
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	681b      	ldr	r3, [r3, #0]
 800a89e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a8a2:	d01d      	beq.n	800a8e0 <HAL_TIM_Base_Start_IT+0x80>
 800a8a4:	687b      	ldr	r3, [r7, #4]
 800a8a6:	681b      	ldr	r3, [r3, #0]
 800a8a8:	4a1f      	ldr	r2, [pc, #124]	@ (800a928 <HAL_TIM_Base_Start_IT+0xc8>)
 800a8aa:	4293      	cmp	r3, r2
 800a8ac:	d018      	beq.n	800a8e0 <HAL_TIM_Base_Start_IT+0x80>
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	4a1e      	ldr	r2, [pc, #120]	@ (800a92c <HAL_TIM_Base_Start_IT+0xcc>)
 800a8b4:	4293      	cmp	r3, r2
 800a8b6:	d013      	beq.n	800a8e0 <HAL_TIM_Base_Start_IT+0x80>
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	681b      	ldr	r3, [r3, #0]
 800a8bc:	4a1c      	ldr	r2, [pc, #112]	@ (800a930 <HAL_TIM_Base_Start_IT+0xd0>)
 800a8be:	4293      	cmp	r3, r2
 800a8c0:	d00e      	beq.n	800a8e0 <HAL_TIM_Base_Start_IT+0x80>
 800a8c2:	687b      	ldr	r3, [r7, #4]
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	4a1b      	ldr	r2, [pc, #108]	@ (800a934 <HAL_TIM_Base_Start_IT+0xd4>)
 800a8c8:	4293      	cmp	r3, r2
 800a8ca:	d009      	beq.n	800a8e0 <HAL_TIM_Base_Start_IT+0x80>
 800a8cc:	687b      	ldr	r3, [r7, #4]
 800a8ce:	681b      	ldr	r3, [r3, #0]
 800a8d0:	4a19      	ldr	r2, [pc, #100]	@ (800a938 <HAL_TIM_Base_Start_IT+0xd8>)
 800a8d2:	4293      	cmp	r3, r2
 800a8d4:	d004      	beq.n	800a8e0 <HAL_TIM_Base_Start_IT+0x80>
 800a8d6:	687b      	ldr	r3, [r7, #4]
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	4a18      	ldr	r2, [pc, #96]	@ (800a93c <HAL_TIM_Base_Start_IT+0xdc>)
 800a8dc:	4293      	cmp	r3, r2
 800a8de:	d111      	bne.n	800a904 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800a8e0:	687b      	ldr	r3, [r7, #4]
 800a8e2:	681b      	ldr	r3, [r3, #0]
 800a8e4:	689b      	ldr	r3, [r3, #8]
 800a8e6:	f003 0307 	and.w	r3, r3, #7
 800a8ea:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	2b06      	cmp	r3, #6
 800a8f0:	d010      	beq.n	800a914 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	681b      	ldr	r3, [r3, #0]
 800a8f6:	681a      	ldr	r2, [r3, #0]
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	681b      	ldr	r3, [r3, #0]
 800a8fc:	f042 0201 	orr.w	r2, r2, #1
 800a900:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800a902:	e007      	b.n	800a914 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800a904:	687b      	ldr	r3, [r7, #4]
 800a906:	681b      	ldr	r3, [r3, #0]
 800a908:	681a      	ldr	r2, [r3, #0]
 800a90a:	687b      	ldr	r3, [r7, #4]
 800a90c:	681b      	ldr	r3, [r3, #0]
 800a90e:	f042 0201 	orr.w	r2, r2, #1
 800a912:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800a914:	2300      	movs	r3, #0
}
 800a916:	4618      	mov	r0, r3
 800a918:	3714      	adds	r7, #20
 800a91a:	46bd      	mov	sp, r7
 800a91c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a920:	4770      	bx	lr
 800a922:	bf00      	nop
 800a924:	40010000 	.word	0x40010000
 800a928:	40000400 	.word	0x40000400
 800a92c:	40000800 	.word	0x40000800
 800a930:	40000c00 	.word	0x40000c00
 800a934:	40010400 	.word	0x40010400
 800a938:	40014000 	.word	0x40014000
 800a93c:	40001800 	.word	0x40001800

0800a940 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a940:	b580      	push	{r7, lr}
 800a942:	b084      	sub	sp, #16
 800a944:	af00      	add	r7, sp, #0
 800a946:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	681b      	ldr	r3, [r3, #0]
 800a94c:	68db      	ldr	r3, [r3, #12]
 800a94e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	681b      	ldr	r3, [r3, #0]
 800a954:	691b      	ldr	r3, [r3, #16]
 800a956:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a958:	68bb      	ldr	r3, [r7, #8]
 800a95a:	f003 0302 	and.w	r3, r3, #2
 800a95e:	2b00      	cmp	r3, #0
 800a960:	d020      	beq.n	800a9a4 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a962:	68fb      	ldr	r3, [r7, #12]
 800a964:	f003 0302 	and.w	r3, r3, #2
 800a968:	2b00      	cmp	r3, #0
 800a96a:	d01b      	beq.n	800a9a4 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a96c:	687b      	ldr	r3, [r7, #4]
 800a96e:	681b      	ldr	r3, [r3, #0]
 800a970:	f06f 0202 	mvn.w	r2, #2
 800a974:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	2201      	movs	r2, #1
 800a97a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a97c:	687b      	ldr	r3, [r7, #4]
 800a97e:	681b      	ldr	r3, [r3, #0]
 800a980:	699b      	ldr	r3, [r3, #24]
 800a982:	f003 0303 	and.w	r3, r3, #3
 800a986:	2b00      	cmp	r3, #0
 800a988:	d003      	beq.n	800a992 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a98a:	6878      	ldr	r0, [r7, #4]
 800a98c:	f000 f8d2 	bl	800ab34 <HAL_TIM_IC_CaptureCallback>
 800a990:	e005      	b.n	800a99e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a992:	6878      	ldr	r0, [r7, #4]
 800a994:	f000 f8c4 	bl	800ab20 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a998:	6878      	ldr	r0, [r7, #4]
 800a99a:	f000 f8d5 	bl	800ab48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a99e:	687b      	ldr	r3, [r7, #4]
 800a9a0:	2200      	movs	r2, #0
 800a9a2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a9a4:	68bb      	ldr	r3, [r7, #8]
 800a9a6:	f003 0304 	and.w	r3, r3, #4
 800a9aa:	2b00      	cmp	r3, #0
 800a9ac:	d020      	beq.n	800a9f0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	f003 0304 	and.w	r3, r3, #4
 800a9b4:	2b00      	cmp	r3, #0
 800a9b6:	d01b      	beq.n	800a9f0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a9b8:	687b      	ldr	r3, [r7, #4]
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	f06f 0204 	mvn.w	r2, #4
 800a9c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a9c2:	687b      	ldr	r3, [r7, #4]
 800a9c4:	2202      	movs	r2, #2
 800a9c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a9c8:	687b      	ldr	r3, [r7, #4]
 800a9ca:	681b      	ldr	r3, [r3, #0]
 800a9cc:	699b      	ldr	r3, [r3, #24]
 800a9ce:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d003      	beq.n	800a9de <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a9d6:	6878      	ldr	r0, [r7, #4]
 800a9d8:	f000 f8ac 	bl	800ab34 <HAL_TIM_IC_CaptureCallback>
 800a9dc:	e005      	b.n	800a9ea <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a9de:	6878      	ldr	r0, [r7, #4]
 800a9e0:	f000 f89e 	bl	800ab20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a9e4:	6878      	ldr	r0, [r7, #4]
 800a9e6:	f000 f8af 	bl	800ab48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	2200      	movs	r2, #0
 800a9ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a9f0:	68bb      	ldr	r3, [r7, #8]
 800a9f2:	f003 0308 	and.w	r3, r3, #8
 800a9f6:	2b00      	cmp	r3, #0
 800a9f8:	d020      	beq.n	800aa3c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a9fa:	68fb      	ldr	r3, [r7, #12]
 800a9fc:	f003 0308 	and.w	r3, r3, #8
 800aa00:	2b00      	cmp	r3, #0
 800aa02:	d01b      	beq.n	800aa3c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800aa04:	687b      	ldr	r3, [r7, #4]
 800aa06:	681b      	ldr	r3, [r3, #0]
 800aa08:	f06f 0208 	mvn.w	r2, #8
 800aa0c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800aa0e:	687b      	ldr	r3, [r7, #4]
 800aa10:	2204      	movs	r2, #4
 800aa12:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	681b      	ldr	r3, [r3, #0]
 800aa18:	69db      	ldr	r3, [r3, #28]
 800aa1a:	f003 0303 	and.w	r3, r3, #3
 800aa1e:	2b00      	cmp	r3, #0
 800aa20:	d003      	beq.n	800aa2a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa22:	6878      	ldr	r0, [r7, #4]
 800aa24:	f000 f886 	bl	800ab34 <HAL_TIM_IC_CaptureCallback>
 800aa28:	e005      	b.n	800aa36 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa2a:	6878      	ldr	r0, [r7, #4]
 800aa2c:	f000 f878 	bl	800ab20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa30:	6878      	ldr	r0, [r7, #4]
 800aa32:	f000 f889 	bl	800ab48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	2200      	movs	r2, #0
 800aa3a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800aa3c:	68bb      	ldr	r3, [r7, #8]
 800aa3e:	f003 0310 	and.w	r3, r3, #16
 800aa42:	2b00      	cmp	r3, #0
 800aa44:	d020      	beq.n	800aa88 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800aa46:	68fb      	ldr	r3, [r7, #12]
 800aa48:	f003 0310 	and.w	r3, r3, #16
 800aa4c:	2b00      	cmp	r3, #0
 800aa4e:	d01b      	beq.n	800aa88 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800aa50:	687b      	ldr	r3, [r7, #4]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	f06f 0210 	mvn.w	r2, #16
 800aa58:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800aa5a:	687b      	ldr	r3, [r7, #4]
 800aa5c:	2208      	movs	r2, #8
 800aa5e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	69db      	ldr	r3, [r3, #28]
 800aa66:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800aa6a:	2b00      	cmp	r3, #0
 800aa6c:	d003      	beq.n	800aa76 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800aa6e:	6878      	ldr	r0, [r7, #4]
 800aa70:	f000 f860 	bl	800ab34 <HAL_TIM_IC_CaptureCallback>
 800aa74:	e005      	b.n	800aa82 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800aa76:	6878      	ldr	r0, [r7, #4]
 800aa78:	f000 f852 	bl	800ab20 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800aa7c:	6878      	ldr	r0, [r7, #4]
 800aa7e:	f000 f863 	bl	800ab48 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	2200      	movs	r2, #0
 800aa86:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800aa88:	68bb      	ldr	r3, [r7, #8]
 800aa8a:	f003 0301 	and.w	r3, r3, #1
 800aa8e:	2b00      	cmp	r3, #0
 800aa90:	d00c      	beq.n	800aaac <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800aa92:	68fb      	ldr	r3, [r7, #12]
 800aa94:	f003 0301 	and.w	r3, r3, #1
 800aa98:	2b00      	cmp	r3, #0
 800aa9a:	d007      	beq.n	800aaac <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800aa9c:	687b      	ldr	r3, [r7, #4]
 800aa9e:	681b      	ldr	r3, [r3, #0]
 800aaa0:	f06f 0201 	mvn.w	r2, #1
 800aaa4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800aaa6:	6878      	ldr	r0, [r7, #4]
 800aaa8:	f7f8 fee8 	bl	800387c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 800aaac:	68bb      	ldr	r3, [r7, #8]
 800aaae:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d00c      	beq.n	800aad0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800aab6:	68fb      	ldr	r3, [r7, #12]
 800aab8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800aabc:	2b00      	cmp	r3, #0
 800aabe:	d007      	beq.n	800aad0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 800aac0:	687b      	ldr	r3, [r7, #4]
 800aac2:	681b      	ldr	r3, [r3, #0]
 800aac4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800aac8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800aaca:	6878      	ldr	r0, [r7, #4]
 800aacc:	f000 f900 	bl	800acd0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800aad0:	68bb      	ldr	r3, [r7, #8]
 800aad2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aad6:	2b00      	cmp	r3, #0
 800aad8:	d00c      	beq.n	800aaf4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800aada:	68fb      	ldr	r3, [r7, #12]
 800aadc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aae0:	2b00      	cmp	r3, #0
 800aae2:	d007      	beq.n	800aaf4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800aae4:	687b      	ldr	r3, [r7, #4]
 800aae6:	681b      	ldr	r3, [r3, #0]
 800aae8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800aaec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800aaee:	6878      	ldr	r0, [r7, #4]
 800aaf0:	f000 f834 	bl	800ab5c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800aaf4:	68bb      	ldr	r3, [r7, #8]
 800aaf6:	f003 0320 	and.w	r3, r3, #32
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	d00c      	beq.n	800ab18 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	f003 0320 	and.w	r3, r3, #32
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d007      	beq.n	800ab18 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ab08:	687b      	ldr	r3, [r7, #4]
 800ab0a:	681b      	ldr	r3, [r3, #0]
 800ab0c:	f06f 0220 	mvn.w	r2, #32
 800ab10:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ab12:	6878      	ldr	r0, [r7, #4]
 800ab14:	f000 f8d2 	bl	800acbc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ab18:	bf00      	nop
 800ab1a:	3710      	adds	r7, #16
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	bd80      	pop	{r7, pc}

0800ab20 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800ab20:	b480      	push	{r7}
 800ab22:	b083      	sub	sp, #12
 800ab24:	af00      	add	r7, sp, #0
 800ab26:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800ab28:	bf00      	nop
 800ab2a:	370c      	adds	r7, #12
 800ab2c:	46bd      	mov	sp, r7
 800ab2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab32:	4770      	bx	lr

0800ab34 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800ab34:	b480      	push	{r7}
 800ab36:	b083      	sub	sp, #12
 800ab38:	af00      	add	r7, sp, #0
 800ab3a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800ab3c:	bf00      	nop
 800ab3e:	370c      	adds	r7, #12
 800ab40:	46bd      	mov	sp, r7
 800ab42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab46:	4770      	bx	lr

0800ab48 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800ab48:	b480      	push	{r7}
 800ab4a:	b083      	sub	sp, #12
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800ab50:	bf00      	nop
 800ab52:	370c      	adds	r7, #12
 800ab54:	46bd      	mov	sp, r7
 800ab56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab5a:	4770      	bx	lr

0800ab5c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b083      	sub	sp, #12
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800ab64:	bf00      	nop
 800ab66:	370c      	adds	r7, #12
 800ab68:	46bd      	mov	sp, r7
 800ab6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6e:	4770      	bx	lr

0800ab70 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800ab70:	b480      	push	{r7}
 800ab72:	b085      	sub	sp, #20
 800ab74:	af00      	add	r7, sp, #0
 800ab76:	6078      	str	r0, [r7, #4]
 800ab78:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800ab7a:	687b      	ldr	r3, [r7, #4]
 800ab7c:	681b      	ldr	r3, [r3, #0]
 800ab7e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800ab80:	687b      	ldr	r3, [r7, #4]
 800ab82:	4a43      	ldr	r2, [pc, #268]	@ (800ac90 <TIM_Base_SetConfig+0x120>)
 800ab84:	4293      	cmp	r3, r2
 800ab86:	d013      	beq.n	800abb0 <TIM_Base_SetConfig+0x40>
 800ab88:	687b      	ldr	r3, [r7, #4]
 800ab8a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800ab8e:	d00f      	beq.n	800abb0 <TIM_Base_SetConfig+0x40>
 800ab90:	687b      	ldr	r3, [r7, #4]
 800ab92:	4a40      	ldr	r2, [pc, #256]	@ (800ac94 <TIM_Base_SetConfig+0x124>)
 800ab94:	4293      	cmp	r3, r2
 800ab96:	d00b      	beq.n	800abb0 <TIM_Base_SetConfig+0x40>
 800ab98:	687b      	ldr	r3, [r7, #4]
 800ab9a:	4a3f      	ldr	r2, [pc, #252]	@ (800ac98 <TIM_Base_SetConfig+0x128>)
 800ab9c:	4293      	cmp	r3, r2
 800ab9e:	d007      	beq.n	800abb0 <TIM_Base_SetConfig+0x40>
 800aba0:	687b      	ldr	r3, [r7, #4]
 800aba2:	4a3e      	ldr	r2, [pc, #248]	@ (800ac9c <TIM_Base_SetConfig+0x12c>)
 800aba4:	4293      	cmp	r3, r2
 800aba6:	d003      	beq.n	800abb0 <TIM_Base_SetConfig+0x40>
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	4a3d      	ldr	r2, [pc, #244]	@ (800aca0 <TIM_Base_SetConfig+0x130>)
 800abac:	4293      	cmp	r3, r2
 800abae:	d108      	bne.n	800abc2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800abb0:	68fb      	ldr	r3, [r7, #12]
 800abb2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800abb6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800abb8:	683b      	ldr	r3, [r7, #0]
 800abba:	685b      	ldr	r3, [r3, #4]
 800abbc:	68fa      	ldr	r2, [r7, #12]
 800abbe:	4313      	orrs	r3, r2
 800abc0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	4a32      	ldr	r2, [pc, #200]	@ (800ac90 <TIM_Base_SetConfig+0x120>)
 800abc6:	4293      	cmp	r3, r2
 800abc8:	d02b      	beq.n	800ac22 <TIM_Base_SetConfig+0xb2>
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800abd0:	d027      	beq.n	800ac22 <TIM_Base_SetConfig+0xb2>
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	4a2f      	ldr	r2, [pc, #188]	@ (800ac94 <TIM_Base_SetConfig+0x124>)
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d023      	beq.n	800ac22 <TIM_Base_SetConfig+0xb2>
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	4a2e      	ldr	r2, [pc, #184]	@ (800ac98 <TIM_Base_SetConfig+0x128>)
 800abde:	4293      	cmp	r3, r2
 800abe0:	d01f      	beq.n	800ac22 <TIM_Base_SetConfig+0xb2>
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	4a2d      	ldr	r2, [pc, #180]	@ (800ac9c <TIM_Base_SetConfig+0x12c>)
 800abe6:	4293      	cmp	r3, r2
 800abe8:	d01b      	beq.n	800ac22 <TIM_Base_SetConfig+0xb2>
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	4a2c      	ldr	r2, [pc, #176]	@ (800aca0 <TIM_Base_SetConfig+0x130>)
 800abee:	4293      	cmp	r3, r2
 800abf0:	d017      	beq.n	800ac22 <TIM_Base_SetConfig+0xb2>
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	4a2b      	ldr	r2, [pc, #172]	@ (800aca4 <TIM_Base_SetConfig+0x134>)
 800abf6:	4293      	cmp	r3, r2
 800abf8:	d013      	beq.n	800ac22 <TIM_Base_SetConfig+0xb2>
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	4a2a      	ldr	r2, [pc, #168]	@ (800aca8 <TIM_Base_SetConfig+0x138>)
 800abfe:	4293      	cmp	r3, r2
 800ac00:	d00f      	beq.n	800ac22 <TIM_Base_SetConfig+0xb2>
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	4a29      	ldr	r2, [pc, #164]	@ (800acac <TIM_Base_SetConfig+0x13c>)
 800ac06:	4293      	cmp	r3, r2
 800ac08:	d00b      	beq.n	800ac22 <TIM_Base_SetConfig+0xb2>
 800ac0a:	687b      	ldr	r3, [r7, #4]
 800ac0c:	4a28      	ldr	r2, [pc, #160]	@ (800acb0 <TIM_Base_SetConfig+0x140>)
 800ac0e:	4293      	cmp	r3, r2
 800ac10:	d007      	beq.n	800ac22 <TIM_Base_SetConfig+0xb2>
 800ac12:	687b      	ldr	r3, [r7, #4]
 800ac14:	4a27      	ldr	r2, [pc, #156]	@ (800acb4 <TIM_Base_SetConfig+0x144>)
 800ac16:	4293      	cmp	r3, r2
 800ac18:	d003      	beq.n	800ac22 <TIM_Base_SetConfig+0xb2>
 800ac1a:	687b      	ldr	r3, [r7, #4]
 800ac1c:	4a26      	ldr	r2, [pc, #152]	@ (800acb8 <TIM_Base_SetConfig+0x148>)
 800ac1e:	4293      	cmp	r3, r2
 800ac20:	d108      	bne.n	800ac34 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800ac22:	68fb      	ldr	r3, [r7, #12]
 800ac24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800ac2a:	683b      	ldr	r3, [r7, #0]
 800ac2c:	68db      	ldr	r3, [r3, #12]
 800ac2e:	68fa      	ldr	r2, [r7, #12]
 800ac30:	4313      	orrs	r3, r2
 800ac32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800ac3a:	683b      	ldr	r3, [r7, #0]
 800ac3c:	695b      	ldr	r3, [r3, #20]
 800ac3e:	4313      	orrs	r3, r2
 800ac40:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800ac42:	683b      	ldr	r3, [r7, #0]
 800ac44:	689a      	ldr	r2, [r3, #8]
 800ac46:	687b      	ldr	r3, [r7, #4]
 800ac48:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800ac4a:	683b      	ldr	r3, [r7, #0]
 800ac4c:	681a      	ldr	r2, [r3, #0]
 800ac4e:	687b      	ldr	r3, [r7, #4]
 800ac50:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800ac52:	687b      	ldr	r3, [r7, #4]
 800ac54:	4a0e      	ldr	r2, [pc, #56]	@ (800ac90 <TIM_Base_SetConfig+0x120>)
 800ac56:	4293      	cmp	r3, r2
 800ac58:	d003      	beq.n	800ac62 <TIM_Base_SetConfig+0xf2>
 800ac5a:	687b      	ldr	r3, [r7, #4]
 800ac5c:	4a10      	ldr	r2, [pc, #64]	@ (800aca0 <TIM_Base_SetConfig+0x130>)
 800ac5e:	4293      	cmp	r3, r2
 800ac60:	d103      	bne.n	800ac6a <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800ac62:	683b      	ldr	r3, [r7, #0]
 800ac64:	691a      	ldr	r2, [r3, #16]
 800ac66:	687b      	ldr	r3, [r7, #4]
 800ac68:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	681b      	ldr	r3, [r3, #0]
 800ac6e:	f043 0204 	orr.w	r2, r3, #4
 800ac72:	687b      	ldr	r3, [r7, #4]
 800ac74:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800ac76:	687b      	ldr	r3, [r7, #4]
 800ac78:	2201      	movs	r2, #1
 800ac7a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	68fa      	ldr	r2, [r7, #12]
 800ac80:	601a      	str	r2, [r3, #0]
}
 800ac82:	bf00      	nop
 800ac84:	3714      	adds	r7, #20
 800ac86:	46bd      	mov	sp, r7
 800ac88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac8c:	4770      	bx	lr
 800ac8e:	bf00      	nop
 800ac90:	40010000 	.word	0x40010000
 800ac94:	40000400 	.word	0x40000400
 800ac98:	40000800 	.word	0x40000800
 800ac9c:	40000c00 	.word	0x40000c00
 800aca0:	40010400 	.word	0x40010400
 800aca4:	40014000 	.word	0x40014000
 800aca8:	40014400 	.word	0x40014400
 800acac:	40014800 	.word	0x40014800
 800acb0:	40001800 	.word	0x40001800
 800acb4:	40001c00 	.word	0x40001c00
 800acb8:	40002000 	.word	0x40002000

0800acbc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800acbc:	b480      	push	{r7}
 800acbe:	b083      	sub	sp, #12
 800acc0:	af00      	add	r7, sp, #0
 800acc2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800acc4:	bf00      	nop
 800acc6:	370c      	adds	r7, #12
 800acc8:	46bd      	mov	sp, r7
 800acca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800acce:	4770      	bx	lr

0800acd0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800acd0:	b480      	push	{r7}
 800acd2:	b083      	sub	sp, #12
 800acd4:	af00      	add	r7, sp, #0
 800acd6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800acd8:	bf00      	nop
 800acda:	370c      	adds	r7, #12
 800acdc:	46bd      	mov	sp, r7
 800acde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ace2:	4770      	bx	lr

0800ace4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ace4:	b580      	push	{r7, lr}
 800ace6:	b082      	sub	sp, #8
 800ace8:	af00      	add	r7, sp, #0
 800acea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800acec:	687b      	ldr	r3, [r7, #4]
 800acee:	2b00      	cmp	r3, #0
 800acf0:	d101      	bne.n	800acf6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800acf2:	2301      	movs	r3, #1
 800acf4:	e042      	b.n	800ad7c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800acf6:	687b      	ldr	r3, [r7, #4]
 800acf8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800acfc:	b2db      	uxtb	r3, r3
 800acfe:	2b00      	cmp	r3, #0
 800ad00:	d106      	bne.n	800ad10 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ad02:	687b      	ldr	r3, [r7, #4]
 800ad04:	2200      	movs	r2, #0
 800ad06:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ad0a:	6878      	ldr	r0, [r7, #4]
 800ad0c:	f7f9 f812 	bl	8003d34 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	2224      	movs	r2, #36	@ 0x24
 800ad14:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	681b      	ldr	r3, [r3, #0]
 800ad1c:	68da      	ldr	r2, [r3, #12]
 800ad1e:	687b      	ldr	r3, [r7, #4]
 800ad20:	681b      	ldr	r3, [r3, #0]
 800ad22:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800ad26:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ad28:	6878      	ldr	r0, [r7, #4]
 800ad2a:	f000 fc99 	bl	800b660 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	691a      	ldr	r2, [r3, #16]
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800ad3c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ad3e:	687b      	ldr	r3, [r7, #4]
 800ad40:	681b      	ldr	r3, [r3, #0]
 800ad42:	695a      	ldr	r2, [r3, #20]
 800ad44:	687b      	ldr	r3, [r7, #4]
 800ad46:	681b      	ldr	r3, [r3, #0]
 800ad48:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800ad4c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	681b      	ldr	r3, [r3, #0]
 800ad52:	68da      	ldr	r2, [r3, #12]
 800ad54:	687b      	ldr	r3, [r7, #4]
 800ad56:	681b      	ldr	r3, [r3, #0]
 800ad58:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800ad5c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	2200      	movs	r2, #0
 800ad62:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 800ad64:	687b      	ldr	r3, [r7, #4]
 800ad66:	2220      	movs	r2, #32
 800ad68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800ad6c:	687b      	ldr	r3, [r7, #4]
 800ad6e:	2220      	movs	r2, #32
 800ad70:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800ad74:	687b      	ldr	r3, [r7, #4]
 800ad76:	2200      	movs	r2, #0
 800ad78:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 800ad7a:	2300      	movs	r3, #0
}
 800ad7c:	4618      	mov	r0, r3
 800ad7e:	3708      	adds	r7, #8
 800ad80:	46bd      	mov	sp, r7
 800ad82:	bd80      	pop	{r7, pc}

0800ad84 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800ad84:	b580      	push	{r7, lr}
 800ad86:	b0ba      	sub	sp, #232	@ 0xe8
 800ad88:	af00      	add	r7, sp, #0
 800ad8a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800ad8c:	687b      	ldr	r3, [r7, #4]
 800ad8e:	681b      	ldr	r3, [r3, #0]
 800ad90:	681b      	ldr	r3, [r3, #0]
 800ad92:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800ad96:	687b      	ldr	r3, [r7, #4]
 800ad98:	681b      	ldr	r3, [r3, #0]
 800ad9a:	68db      	ldr	r3, [r3, #12]
 800ad9c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	681b      	ldr	r3, [r3, #0]
 800ada4:	695b      	ldr	r3, [r3, #20]
 800ada6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 800adaa:	2300      	movs	r3, #0
 800adac:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 800adb0:	2300      	movs	r3, #0
 800adb2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800adb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adba:	f003 030f 	and.w	r3, r3, #15
 800adbe:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 800adc2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800adc6:	2b00      	cmp	r3, #0
 800adc8:	d10f      	bne.n	800adea <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800adca:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800adce:	f003 0320 	and.w	r3, r3, #32
 800add2:	2b00      	cmp	r3, #0
 800add4:	d009      	beq.n	800adea <HAL_UART_IRQHandler+0x66>
 800add6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800adda:	f003 0320 	and.w	r3, r3, #32
 800adde:	2b00      	cmp	r3, #0
 800ade0:	d003      	beq.n	800adea <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 800ade2:	6878      	ldr	r0, [r7, #4]
 800ade4:	f000 fb7e 	bl	800b4e4 <UART_Receive_IT>
      return;
 800ade8:	e273      	b.n	800b2d2 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800adea:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800adee:	2b00      	cmp	r3, #0
 800adf0:	f000 80de 	beq.w	800afb0 <HAL_UART_IRQHandler+0x22c>
 800adf4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800adf8:	f003 0301 	and.w	r3, r3, #1
 800adfc:	2b00      	cmp	r3, #0
 800adfe:	d106      	bne.n	800ae0e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800ae00:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae04:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800ae08:	2b00      	cmp	r3, #0
 800ae0a:	f000 80d1 	beq.w	800afb0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800ae0e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae12:	f003 0301 	and.w	r3, r3, #1
 800ae16:	2b00      	cmp	r3, #0
 800ae18:	d00b      	beq.n	800ae32 <HAL_UART_IRQHandler+0xae>
 800ae1a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae1e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d005      	beq.n	800ae32 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae2a:	f043 0201 	orr.w	r2, r3, #1
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ae32:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae36:	f003 0304 	and.w	r3, r3, #4
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d00b      	beq.n	800ae56 <HAL_UART_IRQHandler+0xd2>
 800ae3e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ae42:	f003 0301 	and.w	r3, r3, #1
 800ae46:	2b00      	cmp	r3, #0
 800ae48:	d005      	beq.n	800ae56 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800ae4a:	687b      	ldr	r3, [r7, #4]
 800ae4c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae4e:	f043 0202 	orr.w	r2, r3, #2
 800ae52:	687b      	ldr	r3, [r7, #4]
 800ae54:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800ae56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae5a:	f003 0302 	and.w	r3, r3, #2
 800ae5e:	2b00      	cmp	r3, #0
 800ae60:	d00b      	beq.n	800ae7a <HAL_UART_IRQHandler+0xf6>
 800ae62:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ae66:	f003 0301 	and.w	r3, r3, #1
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d005      	beq.n	800ae7a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ae6e:	687b      	ldr	r3, [r7, #4]
 800ae70:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800ae72:	f043 0204 	orr.w	r2, r3, #4
 800ae76:	687b      	ldr	r3, [r7, #4]
 800ae78:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800ae7a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ae7e:	f003 0308 	and.w	r3, r3, #8
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d011      	beq.n	800aeaa <HAL_UART_IRQHandler+0x126>
 800ae86:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800ae8a:	f003 0320 	and.w	r3, r3, #32
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d105      	bne.n	800ae9e <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800ae92:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ae96:	f003 0301 	and.w	r3, r3, #1
 800ae9a:	2b00      	cmp	r3, #0
 800ae9c:	d005      	beq.n	800aeaa <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aea2:	f043 0208 	orr.w	r2, r3, #8
 800aea6:	687b      	ldr	r3, [r7, #4]
 800aea8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800aeaa:	687b      	ldr	r3, [r7, #4]
 800aeac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aeae:	2b00      	cmp	r3, #0
 800aeb0:	f000 820a 	beq.w	800b2c8 <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800aeb4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800aeb8:	f003 0320 	and.w	r3, r3, #32
 800aebc:	2b00      	cmp	r3, #0
 800aebe:	d008      	beq.n	800aed2 <HAL_UART_IRQHandler+0x14e>
 800aec0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800aec4:	f003 0320 	and.w	r3, r3, #32
 800aec8:	2b00      	cmp	r3, #0
 800aeca:	d002      	beq.n	800aed2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 800aecc:	6878      	ldr	r0, [r7, #4]
 800aece:	f000 fb09 	bl	800b4e4 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	681b      	ldr	r3, [r3, #0]
 800aed6:	695b      	ldr	r3, [r3, #20]
 800aed8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aedc:	2b40      	cmp	r3, #64	@ 0x40
 800aede:	bf0c      	ite	eq
 800aee0:	2301      	moveq	r3, #1
 800aee2:	2300      	movne	r3, #0
 800aee4:	b2db      	uxtb	r3, r3
 800aee6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800aeea:	687b      	ldr	r3, [r7, #4]
 800aeec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800aeee:	f003 0308 	and.w	r3, r3, #8
 800aef2:	2b00      	cmp	r3, #0
 800aef4:	d103      	bne.n	800aefe <HAL_UART_IRQHandler+0x17a>
 800aef6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800aefa:	2b00      	cmp	r3, #0
 800aefc:	d04f      	beq.n	800af9e <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800aefe:	6878      	ldr	r0, [r7, #4]
 800af00:	f000 fa14 	bl	800b32c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	695b      	ldr	r3, [r3, #20]
 800af0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800af0e:	2b40      	cmp	r3, #64	@ 0x40
 800af10:	d141      	bne.n	800af96 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800af12:	687b      	ldr	r3, [r7, #4]
 800af14:	681b      	ldr	r3, [r3, #0]
 800af16:	3314      	adds	r3, #20
 800af18:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800af1c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800af20:	e853 3f00 	ldrex	r3, [r3]
 800af24:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800af28:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800af2c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800af30:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800af34:	687b      	ldr	r3, [r7, #4]
 800af36:	681b      	ldr	r3, [r3, #0]
 800af38:	3314      	adds	r3, #20
 800af3a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800af3e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800af42:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800af46:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800af4a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800af4e:	e841 2300 	strex	r3, r2, [r1]
 800af52:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800af56:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d1d9      	bne.n	800af12 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800af5e:	687b      	ldr	r3, [r7, #4]
 800af60:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af62:	2b00      	cmp	r3, #0
 800af64:	d013      	beq.n	800af8e <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800af66:	687b      	ldr	r3, [r7, #4]
 800af68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af6a:	4a8a      	ldr	r2, [pc, #552]	@ (800b194 <HAL_UART_IRQHandler+0x410>)
 800af6c:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800af6e:	687b      	ldr	r3, [r7, #4]
 800af70:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af72:	4618      	mov	r0, r3
 800af74:	f7f9 fbf0 	bl	8004758 <HAL_DMA_Abort_IT>
 800af78:	4603      	mov	r3, r0
 800af7a:	2b00      	cmp	r3, #0
 800af7c:	d016      	beq.n	800afac <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800af7e:	687b      	ldr	r3, [r7, #4]
 800af80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800af82:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800af84:	687a      	ldr	r2, [r7, #4]
 800af86:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800af88:	4610      	mov	r0, r2
 800af8a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af8c:	e00e      	b.n	800afac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800af8e:	6878      	ldr	r0, [r7, #4]
 800af90:	f000 f9b6 	bl	800b300 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af94:	e00a      	b.n	800afac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800af96:	6878      	ldr	r0, [r7, #4]
 800af98:	f000 f9b2 	bl	800b300 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800af9c:	e006      	b.n	800afac <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800af9e:	6878      	ldr	r0, [r7, #4]
 800afa0:	f000 f9ae 	bl	800b300 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2200      	movs	r2, #0
 800afa8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 800afaa:	e18d      	b.n	800b2c8 <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800afac:	bf00      	nop
    return;
 800afae:	e18b      	b.n	800b2c8 <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800afb0:	687b      	ldr	r3, [r7, #4]
 800afb2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800afb4:	2b01      	cmp	r3, #1
 800afb6:	f040 8167 	bne.w	800b288 <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800afba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800afbe:	f003 0310 	and.w	r3, r3, #16
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	f000 8160 	beq.w	800b288 <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 800afc8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800afcc:	f003 0310 	and.w	r3, r3, #16
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	f000 8159 	beq.w	800b288 <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800afd6:	2300      	movs	r3, #0
 800afd8:	60bb      	str	r3, [r7, #8]
 800afda:	687b      	ldr	r3, [r7, #4]
 800afdc:	681b      	ldr	r3, [r3, #0]
 800afde:	681b      	ldr	r3, [r3, #0]
 800afe0:	60bb      	str	r3, [r7, #8]
 800afe2:	687b      	ldr	r3, [r7, #4]
 800afe4:	681b      	ldr	r3, [r3, #0]
 800afe6:	685b      	ldr	r3, [r3, #4]
 800afe8:	60bb      	str	r3, [r7, #8]
 800afea:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800afec:	687b      	ldr	r3, [r7, #4]
 800afee:	681b      	ldr	r3, [r3, #0]
 800aff0:	695b      	ldr	r3, [r3, #20]
 800aff2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800aff6:	2b40      	cmp	r3, #64	@ 0x40
 800aff8:	f040 80ce 	bne.w	800b198 <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	685b      	ldr	r3, [r3, #4]
 800b004:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b008:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b00c:	2b00      	cmp	r3, #0
 800b00e:	f000 80a9 	beq.w	800b164 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b012:	687b      	ldr	r3, [r7, #4]
 800b014:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b016:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b01a:	429a      	cmp	r2, r3
 800b01c:	f080 80a2 	bcs.w	800b164 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b026:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b028:	687b      	ldr	r3, [r7, #4]
 800b02a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b02c:	69db      	ldr	r3, [r3, #28]
 800b02e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b032:	f000 8088 	beq.w	800b146 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b036:	687b      	ldr	r3, [r7, #4]
 800b038:	681b      	ldr	r3, [r3, #0]
 800b03a:	330c      	adds	r3, #12
 800b03c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b040:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b044:	e853 3f00 	ldrex	r3, [r3]
 800b048:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b04c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b050:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b054:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	681b      	ldr	r3, [r3, #0]
 800b05c:	330c      	adds	r3, #12
 800b05e:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 800b062:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b066:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b06a:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b06e:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b072:	e841 2300 	strex	r3, r2, [r1]
 800b076:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b07a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d1d9      	bne.n	800b036 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	681b      	ldr	r3, [r3, #0]
 800b086:	3314      	adds	r3, #20
 800b088:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b08a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b08c:	e853 3f00 	ldrex	r3, [r3]
 800b090:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b092:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b094:	f023 0301 	bic.w	r3, r3, #1
 800b098:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	3314      	adds	r3, #20
 800b0a2:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b0a6:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b0aa:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0ac:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b0ae:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b0b2:	e841 2300 	strex	r3, r2, [r1]
 800b0b6:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b0b8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b0ba:	2b00      	cmp	r3, #0
 800b0bc:	d1e1      	bne.n	800b082 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b0be:	687b      	ldr	r3, [r7, #4]
 800b0c0:	681b      	ldr	r3, [r3, #0]
 800b0c2:	3314      	adds	r3, #20
 800b0c4:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b0c6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b0c8:	e853 3f00 	ldrex	r3, [r3]
 800b0cc:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b0ce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b0d0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b0d4:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	681b      	ldr	r3, [r3, #0]
 800b0dc:	3314      	adds	r3, #20
 800b0de:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b0e2:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b0e4:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b0e6:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b0e8:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b0ea:	e841 2300 	strex	r3, r2, [r1]
 800b0ee:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b0f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b0f2:	2b00      	cmp	r3, #0
 800b0f4:	d1e3      	bne.n	800b0be <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b0f6:	687b      	ldr	r3, [r7, #4]
 800b0f8:	2220      	movs	r2, #32
 800b0fa:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	2200      	movs	r2, #0
 800b102:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	330c      	adds	r3, #12
 800b10a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b10c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b10e:	e853 3f00 	ldrex	r3, [r3]
 800b112:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b114:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b116:	f023 0310 	bic.w	r3, r3, #16
 800b11a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	681b      	ldr	r3, [r3, #0]
 800b122:	330c      	adds	r3, #12
 800b124:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800b128:	65ba      	str	r2, [r7, #88]	@ 0x58
 800b12a:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b12c:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b12e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b130:	e841 2300 	strex	r3, r2, [r1]
 800b134:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b136:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b138:	2b00      	cmp	r3, #0
 800b13a:	d1e3      	bne.n	800b104 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b13c:	687b      	ldr	r3, [r7, #4]
 800b13e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b140:	4618      	mov	r0, r3
 800b142:	f7f9 fa99 	bl	8004678 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b146:	687b      	ldr	r3, [r7, #4]
 800b148:	2202      	movs	r2, #2
 800b14a:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b14c:	687b      	ldr	r3, [r7, #4]
 800b14e:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b154:	b29b      	uxth	r3, r3
 800b156:	1ad3      	subs	r3, r2, r3
 800b158:	b29b      	uxth	r3, r3
 800b15a:	4619      	mov	r1, r3
 800b15c:	6878      	ldr	r0, [r7, #4]
 800b15e:	f000 f8d9 	bl	800b314 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b162:	e0b3      	b.n	800b2cc <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b164:	687b      	ldr	r3, [r7, #4]
 800b166:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b168:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b16c:	429a      	cmp	r2, r3
 800b16e:	f040 80ad 	bne.w	800b2cc <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 800b172:	687b      	ldr	r3, [r7, #4]
 800b174:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b176:	69db      	ldr	r3, [r3, #28]
 800b178:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800b17c:	f040 80a6 	bne.w	800b2cc <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b180:	687b      	ldr	r3, [r7, #4]
 800b182:	2202      	movs	r2, #2
 800b184:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b18a:	4619      	mov	r1, r3
 800b18c:	6878      	ldr	r0, [r7, #4]
 800b18e:	f000 f8c1 	bl	800b314 <HAL_UARTEx_RxEventCallback>
      return;
 800b192:	e09b      	b.n	800b2cc <HAL_UART_IRQHandler+0x548>
 800b194:	0800b3f3 	.word	0x0800b3f3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b198:	687b      	ldr	r3, [r7, #4]
 800b19a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b1a0:	b29b      	uxth	r3, r3
 800b1a2:	1ad3      	subs	r3, r2, r3
 800b1a4:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b1ac:	b29b      	uxth	r3, r3
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	f000 808e 	beq.w	800b2d0 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 800b1b4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b1b8:	2b00      	cmp	r3, #0
 800b1ba:	f000 8089 	beq.w	800b2d0 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b1be:	687b      	ldr	r3, [r7, #4]
 800b1c0:	681b      	ldr	r3, [r3, #0]
 800b1c2:	330c      	adds	r3, #12
 800b1c4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b1c8:	e853 3f00 	ldrex	r3, [r3]
 800b1cc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b1ce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b1d0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b1d4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b1d8:	687b      	ldr	r3, [r7, #4]
 800b1da:	681b      	ldr	r3, [r3, #0]
 800b1dc:	330c      	adds	r3, #12
 800b1de:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 800b1e2:	647a      	str	r2, [r7, #68]	@ 0x44
 800b1e4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b1e6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b1e8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b1ea:	e841 2300 	strex	r3, r2, [r1]
 800b1ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b1f0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b1f2:	2b00      	cmp	r3, #0
 800b1f4:	d1e3      	bne.n	800b1be <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	681b      	ldr	r3, [r3, #0]
 800b1fa:	3314      	adds	r3, #20
 800b1fc:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b1fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b200:	e853 3f00 	ldrex	r3, [r3]
 800b204:	623b      	str	r3, [r7, #32]
   return(result);
 800b206:	6a3b      	ldr	r3, [r7, #32]
 800b208:	f023 0301 	bic.w	r3, r3, #1
 800b20c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b210:	687b      	ldr	r3, [r7, #4]
 800b212:	681b      	ldr	r3, [r3, #0]
 800b214:	3314      	adds	r3, #20
 800b216:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800b21a:	633a      	str	r2, [r7, #48]	@ 0x30
 800b21c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b21e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800b220:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800b222:	e841 2300 	strex	r3, r2, [r1]
 800b226:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800b228:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b22a:	2b00      	cmp	r3, #0
 800b22c:	d1e3      	bne.n	800b1f6 <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	2220      	movs	r2, #32
 800b232:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	2200      	movs	r2, #0
 800b23a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	681b      	ldr	r3, [r3, #0]
 800b240:	330c      	adds	r3, #12
 800b242:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b244:	693b      	ldr	r3, [r7, #16]
 800b246:	e853 3f00 	ldrex	r3, [r3]
 800b24a:	60fb      	str	r3, [r7, #12]
   return(result);
 800b24c:	68fb      	ldr	r3, [r7, #12]
 800b24e:	f023 0310 	bic.w	r3, r3, #16
 800b252:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b256:	687b      	ldr	r3, [r7, #4]
 800b258:	681b      	ldr	r3, [r3, #0]
 800b25a:	330c      	adds	r3, #12
 800b25c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 800b260:	61fa      	str	r2, [r7, #28]
 800b262:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b264:	69b9      	ldr	r1, [r7, #24]
 800b266:	69fa      	ldr	r2, [r7, #28]
 800b268:	e841 2300 	strex	r3, r2, [r1]
 800b26c:	617b      	str	r3, [r7, #20]
   return(result);
 800b26e:	697b      	ldr	r3, [r7, #20]
 800b270:	2b00      	cmp	r3, #0
 800b272:	d1e3      	bne.n	800b23c <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2202      	movs	r2, #2
 800b278:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b27a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b27e:	4619      	mov	r1, r3
 800b280:	6878      	ldr	r0, [r7, #4]
 800b282:	f000 f847 	bl	800b314 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 800b286:	e023      	b.n	800b2d0 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b288:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b28c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b290:	2b00      	cmp	r3, #0
 800b292:	d009      	beq.n	800b2a8 <HAL_UART_IRQHandler+0x524>
 800b294:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b298:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800b29c:	2b00      	cmp	r3, #0
 800b29e:	d003      	beq.n	800b2a8 <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 800b2a0:	6878      	ldr	r0, [r7, #4]
 800b2a2:	f000 f8b7 	bl	800b414 <UART_Transmit_IT>
    return;
 800b2a6:	e014      	b.n	800b2d2 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b2a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b2ac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2b0:	2b00      	cmp	r3, #0
 800b2b2:	d00e      	beq.n	800b2d2 <HAL_UART_IRQHandler+0x54e>
 800b2b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b2b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b2bc:	2b00      	cmp	r3, #0
 800b2be:	d008      	beq.n	800b2d2 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 800b2c0:	6878      	ldr	r0, [r7, #4]
 800b2c2:	f000 f8f7 	bl	800b4b4 <UART_EndTransmit_IT>
    return;
 800b2c6:	e004      	b.n	800b2d2 <HAL_UART_IRQHandler+0x54e>
    return;
 800b2c8:	bf00      	nop
 800b2ca:	e002      	b.n	800b2d2 <HAL_UART_IRQHandler+0x54e>
      return;
 800b2cc:	bf00      	nop
 800b2ce:	e000      	b.n	800b2d2 <HAL_UART_IRQHandler+0x54e>
      return;
 800b2d0:	bf00      	nop
  }
}
 800b2d2:	37e8      	adds	r7, #232	@ 0xe8
 800b2d4:	46bd      	mov	sp, r7
 800b2d6:	bd80      	pop	{r7, pc}

0800b2d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b2d8:	b480      	push	{r7}
 800b2da:	b083      	sub	sp, #12
 800b2dc:	af00      	add	r7, sp, #0
 800b2de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b2e0:	bf00      	nop
 800b2e2:	370c      	adds	r7, #12
 800b2e4:	46bd      	mov	sp, r7
 800b2e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2ea:	4770      	bx	lr

0800b2ec <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 800b2ec:	b480      	push	{r7}
 800b2ee:	b083      	sub	sp, #12
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 800b2f4:	bf00      	nop
 800b2f6:	370c      	adds	r7, #12
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fe:	4770      	bx	lr

0800b300 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b300:	b480      	push	{r7}
 800b302:	b083      	sub	sp, #12
 800b304:	af00      	add	r7, sp, #0
 800b306:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b308:	bf00      	nop
 800b30a:	370c      	adds	r7, #12
 800b30c:	46bd      	mov	sp, r7
 800b30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b312:	4770      	bx	lr

0800b314 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b314:	b480      	push	{r7}
 800b316:	b083      	sub	sp, #12
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
 800b31c:	460b      	mov	r3, r1
 800b31e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b320:	bf00      	nop
 800b322:	370c      	adds	r7, #12
 800b324:	46bd      	mov	sp, r7
 800b326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32a:	4770      	bx	lr

0800b32c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b32c:	b480      	push	{r7}
 800b32e:	b095      	sub	sp, #84	@ 0x54
 800b330:	af00      	add	r7, sp, #0
 800b332:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b334:	687b      	ldr	r3, [r7, #4]
 800b336:	681b      	ldr	r3, [r3, #0]
 800b338:	330c      	adds	r3, #12
 800b33a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b33c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b33e:	e853 3f00 	ldrex	r3, [r3]
 800b342:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800b344:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800b346:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b34a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	330c      	adds	r3, #12
 800b352:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800b354:	643a      	str	r2, [r7, #64]	@ 0x40
 800b356:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b358:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800b35a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800b35c:	e841 2300 	strex	r3, r2, [r1]
 800b360:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800b362:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b364:	2b00      	cmp	r3, #0
 800b366:	d1e5      	bne.n	800b334 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b368:	687b      	ldr	r3, [r7, #4]
 800b36a:	681b      	ldr	r3, [r3, #0]
 800b36c:	3314      	adds	r3, #20
 800b36e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b370:	6a3b      	ldr	r3, [r7, #32]
 800b372:	e853 3f00 	ldrex	r3, [r3]
 800b376:	61fb      	str	r3, [r7, #28]
   return(result);
 800b378:	69fb      	ldr	r3, [r7, #28]
 800b37a:	f023 0301 	bic.w	r3, r3, #1
 800b37e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800b380:	687b      	ldr	r3, [r7, #4]
 800b382:	681b      	ldr	r3, [r3, #0]
 800b384:	3314      	adds	r3, #20
 800b386:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800b388:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800b38a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b38c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800b38e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800b390:	e841 2300 	strex	r3, r2, [r1]
 800b394:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800b396:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d1e5      	bne.n	800b368 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b3a0:	2b01      	cmp	r3, #1
 800b3a2:	d119      	bne.n	800b3d8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b3a4:	687b      	ldr	r3, [r7, #4]
 800b3a6:	681b      	ldr	r3, [r3, #0]
 800b3a8:	330c      	adds	r3, #12
 800b3aa:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b3ac:	68fb      	ldr	r3, [r7, #12]
 800b3ae:	e853 3f00 	ldrex	r3, [r3]
 800b3b2:	60bb      	str	r3, [r7, #8]
   return(result);
 800b3b4:	68bb      	ldr	r3, [r7, #8]
 800b3b6:	f023 0310 	bic.w	r3, r3, #16
 800b3ba:	647b      	str	r3, [r7, #68]	@ 0x44
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	330c      	adds	r3, #12
 800b3c2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b3c4:	61ba      	str	r2, [r7, #24]
 800b3c6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b3c8:	6979      	ldr	r1, [r7, #20]
 800b3ca:	69ba      	ldr	r2, [r7, #24]
 800b3cc:	e841 2300 	strex	r3, r2, [r1]
 800b3d0:	613b      	str	r3, [r7, #16]
   return(result);
 800b3d2:	693b      	ldr	r3, [r7, #16]
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	d1e5      	bne.n	800b3a4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b3d8:	687b      	ldr	r3, [r7, #4]
 800b3da:	2220      	movs	r2, #32
 800b3dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b3e0:	687b      	ldr	r3, [r7, #4]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800b3e6:	bf00      	nop
 800b3e8:	3754      	adds	r7, #84	@ 0x54
 800b3ea:	46bd      	mov	sp, r7
 800b3ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b3f0:	4770      	bx	lr

0800b3f2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b3f2:	b580      	push	{r7, lr}
 800b3f4:	b084      	sub	sp, #16
 800b3f6:	af00      	add	r7, sp, #0
 800b3f8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b3fa:	687b      	ldr	r3, [r7, #4]
 800b3fc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b3fe:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	2200      	movs	r2, #0
 800b404:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b406:	68f8      	ldr	r0, [r7, #12]
 800b408:	f7ff ff7a 	bl	800b300 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b40c:	bf00      	nop
 800b40e:	3710      	adds	r7, #16
 800b410:	46bd      	mov	sp, r7
 800b412:	bd80      	pop	{r7, pc}

0800b414 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b414:	b480      	push	{r7}
 800b416:	b085      	sub	sp, #20
 800b418:	af00      	add	r7, sp, #0
 800b41a:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b41c:	687b      	ldr	r3, [r7, #4]
 800b41e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800b422:	b2db      	uxtb	r3, r3
 800b424:	2b21      	cmp	r3, #33	@ 0x21
 800b426:	d13e      	bne.n	800b4a6 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b428:	687b      	ldr	r3, [r7, #4]
 800b42a:	689b      	ldr	r3, [r3, #8]
 800b42c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b430:	d114      	bne.n	800b45c <UART_Transmit_IT+0x48>
 800b432:	687b      	ldr	r3, [r7, #4]
 800b434:	691b      	ldr	r3, [r3, #16]
 800b436:	2b00      	cmp	r3, #0
 800b438:	d110      	bne.n	800b45c <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 800b43a:	687b      	ldr	r3, [r7, #4]
 800b43c:	6a1b      	ldr	r3, [r3, #32]
 800b43e:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b440:	68fb      	ldr	r3, [r7, #12]
 800b442:	881b      	ldrh	r3, [r3, #0]
 800b444:	461a      	mov	r2, r3
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	681b      	ldr	r3, [r3, #0]
 800b44a:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b44e:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b450:	687b      	ldr	r3, [r7, #4]
 800b452:	6a1b      	ldr	r3, [r3, #32]
 800b454:	1c9a      	adds	r2, r3, #2
 800b456:	687b      	ldr	r3, [r7, #4]
 800b458:	621a      	str	r2, [r3, #32]
 800b45a:	e008      	b.n	800b46e <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	6a1b      	ldr	r3, [r3, #32]
 800b460:	1c59      	adds	r1, r3, #1
 800b462:	687a      	ldr	r2, [r7, #4]
 800b464:	6211      	str	r1, [r2, #32]
 800b466:	781a      	ldrb	r2, [r3, #0]
 800b468:	687b      	ldr	r3, [r7, #4]
 800b46a:	681b      	ldr	r3, [r3, #0]
 800b46c:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b46e:	687b      	ldr	r3, [r7, #4]
 800b470:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800b472:	b29b      	uxth	r3, r3
 800b474:	3b01      	subs	r3, #1
 800b476:	b29b      	uxth	r3, r3
 800b478:	687a      	ldr	r2, [r7, #4]
 800b47a:	4619      	mov	r1, r3
 800b47c:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800b47e:	2b00      	cmp	r3, #0
 800b480:	d10f      	bne.n	800b4a2 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b482:	687b      	ldr	r3, [r7, #4]
 800b484:	681b      	ldr	r3, [r3, #0]
 800b486:	68da      	ldr	r2, [r3, #12]
 800b488:	687b      	ldr	r3, [r7, #4]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b490:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b492:	687b      	ldr	r3, [r7, #4]
 800b494:	681b      	ldr	r3, [r3, #0]
 800b496:	68da      	ldr	r2, [r3, #12]
 800b498:	687b      	ldr	r3, [r7, #4]
 800b49a:	681b      	ldr	r3, [r3, #0]
 800b49c:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b4a0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b4a2:	2300      	movs	r3, #0
 800b4a4:	e000      	b.n	800b4a8 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b4a6:	2302      	movs	r3, #2
  }
}
 800b4a8:	4618      	mov	r0, r3
 800b4aa:	3714      	adds	r7, #20
 800b4ac:	46bd      	mov	sp, r7
 800b4ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b4b2:	4770      	bx	lr

0800b4b4 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b4b4:	b580      	push	{r7, lr}
 800b4b6:	b082      	sub	sp, #8
 800b4b8:	af00      	add	r7, sp, #0
 800b4ba:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b4bc:	687b      	ldr	r3, [r7, #4]
 800b4be:	681b      	ldr	r3, [r3, #0]
 800b4c0:	68da      	ldr	r2, [r3, #12]
 800b4c2:	687b      	ldr	r3, [r7, #4]
 800b4c4:	681b      	ldr	r3, [r3, #0]
 800b4c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800b4ca:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	2220      	movs	r2, #32
 800b4d0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b4d4:	6878      	ldr	r0, [r7, #4]
 800b4d6:	f7ff feff 	bl	800b2d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b4da:	2300      	movs	r3, #0
}
 800b4dc:	4618      	mov	r0, r3
 800b4de:	3708      	adds	r7, #8
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	bd80      	pop	{r7, pc}

0800b4e4 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b4e4:	b580      	push	{r7, lr}
 800b4e6:	b08c      	sub	sp, #48	@ 0x30
 800b4e8:	af00      	add	r7, sp, #0
 800b4ea:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 800b4ec:	2300      	movs	r3, #0
 800b4ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 800b4f0:	2300      	movs	r3, #0
 800b4f2:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800b4fa:	b2db      	uxtb	r3, r3
 800b4fc:	2b22      	cmp	r3, #34	@ 0x22
 800b4fe:	f040 80aa 	bne.w	800b656 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b502:	687b      	ldr	r3, [r7, #4]
 800b504:	689b      	ldr	r3, [r3, #8]
 800b506:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b50a:	d115      	bne.n	800b538 <UART_Receive_IT+0x54>
 800b50c:	687b      	ldr	r3, [r7, #4]
 800b50e:	691b      	ldr	r3, [r3, #16]
 800b510:	2b00      	cmp	r3, #0
 800b512:	d111      	bne.n	800b538 <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b514:	687b      	ldr	r3, [r7, #4]
 800b516:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b518:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b51a:	687b      	ldr	r3, [r7, #4]
 800b51c:	681b      	ldr	r3, [r3, #0]
 800b51e:	685b      	ldr	r3, [r3, #4]
 800b520:	b29b      	uxth	r3, r3
 800b522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b526:	b29a      	uxth	r2, r3
 800b528:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800b52a:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b52c:	687b      	ldr	r3, [r7, #4]
 800b52e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b530:	1c9a      	adds	r2, r3, #2
 800b532:	687b      	ldr	r3, [r7, #4]
 800b534:	629a      	str	r2, [r3, #40]	@ 0x28
 800b536:	e024      	b.n	800b582 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b538:	687b      	ldr	r3, [r7, #4]
 800b53a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b53c:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	689b      	ldr	r3, [r3, #8]
 800b542:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b546:	d007      	beq.n	800b558 <UART_Receive_IT+0x74>
 800b548:	687b      	ldr	r3, [r7, #4]
 800b54a:	689b      	ldr	r3, [r3, #8]
 800b54c:	2b00      	cmp	r3, #0
 800b54e:	d10a      	bne.n	800b566 <UART_Receive_IT+0x82>
 800b550:	687b      	ldr	r3, [r7, #4]
 800b552:	691b      	ldr	r3, [r3, #16]
 800b554:	2b00      	cmp	r3, #0
 800b556:	d106      	bne.n	800b566 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b558:	687b      	ldr	r3, [r7, #4]
 800b55a:	681b      	ldr	r3, [r3, #0]
 800b55c:	685b      	ldr	r3, [r3, #4]
 800b55e:	b2da      	uxtb	r2, r3
 800b560:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b562:	701a      	strb	r2, [r3, #0]
 800b564:	e008      	b.n	800b578 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b566:	687b      	ldr	r3, [r7, #4]
 800b568:	681b      	ldr	r3, [r3, #0]
 800b56a:	685b      	ldr	r3, [r3, #4]
 800b56c:	b2db      	uxtb	r3, r3
 800b56e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b572:	b2da      	uxtb	r2, r3
 800b574:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800b576:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b578:	687b      	ldr	r3, [r7, #4]
 800b57a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b57c:	1c5a      	adds	r2, r3, #1
 800b57e:	687b      	ldr	r3, [r7, #4]
 800b580:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800b586:	b29b      	uxth	r3, r3
 800b588:	3b01      	subs	r3, #1
 800b58a:	b29b      	uxth	r3, r3
 800b58c:	687a      	ldr	r2, [r7, #4]
 800b58e:	4619      	mov	r1, r3
 800b590:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800b592:	2b00      	cmp	r3, #0
 800b594:	d15d      	bne.n	800b652 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b596:	687b      	ldr	r3, [r7, #4]
 800b598:	681b      	ldr	r3, [r3, #0]
 800b59a:	68da      	ldr	r2, [r3, #12]
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	681b      	ldr	r3, [r3, #0]
 800b5a0:	f022 0220 	bic.w	r2, r2, #32
 800b5a4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	68da      	ldr	r2, [r3, #12]
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	681b      	ldr	r3, [r3, #0]
 800b5b0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800b5b4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	681b      	ldr	r3, [r3, #0]
 800b5ba:	695a      	ldr	r2, [r3, #20]
 800b5bc:	687b      	ldr	r3, [r7, #4]
 800b5be:	681b      	ldr	r3, [r3, #0]
 800b5c0:	f022 0201 	bic.w	r2, r2, #1
 800b5c4:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b5c6:	687b      	ldr	r3, [r7, #4]
 800b5c8:	2220      	movs	r2, #32
 800b5ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800b5ce:	687b      	ldr	r3, [r7, #4]
 800b5d0:	2200      	movs	r2, #0
 800b5d2:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b5d8:	2b01      	cmp	r3, #1
 800b5da:	d135      	bne.n	800b648 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	2200      	movs	r2, #0
 800b5e0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	330c      	adds	r3, #12
 800b5e8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b5ea:	697b      	ldr	r3, [r7, #20]
 800b5ec:	e853 3f00 	ldrex	r3, [r3]
 800b5f0:	613b      	str	r3, [r7, #16]
   return(result);
 800b5f2:	693b      	ldr	r3, [r7, #16]
 800b5f4:	f023 0310 	bic.w	r3, r3, #16
 800b5f8:	627b      	str	r3, [r7, #36]	@ 0x24
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	330c      	adds	r3, #12
 800b600:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800b602:	623a      	str	r2, [r7, #32]
 800b604:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b606:	69f9      	ldr	r1, [r7, #28]
 800b608:	6a3a      	ldr	r2, [r7, #32]
 800b60a:	e841 2300 	strex	r3, r2, [r1]
 800b60e:	61bb      	str	r3, [r7, #24]
   return(result);
 800b610:	69bb      	ldr	r3, [r7, #24]
 800b612:	2b00      	cmp	r3, #0
 800b614:	d1e5      	bne.n	800b5e2 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800b616:	687b      	ldr	r3, [r7, #4]
 800b618:	681b      	ldr	r3, [r3, #0]
 800b61a:	681b      	ldr	r3, [r3, #0]
 800b61c:	f003 0310 	and.w	r3, r3, #16
 800b620:	2b10      	cmp	r3, #16
 800b622:	d10a      	bne.n	800b63a <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b624:	2300      	movs	r3, #0
 800b626:	60fb      	str	r3, [r7, #12]
 800b628:	687b      	ldr	r3, [r7, #4]
 800b62a:	681b      	ldr	r3, [r3, #0]
 800b62c:	681b      	ldr	r3, [r3, #0]
 800b62e:	60fb      	str	r3, [r7, #12]
 800b630:	687b      	ldr	r3, [r7, #4]
 800b632:	681b      	ldr	r3, [r3, #0]
 800b634:	685b      	ldr	r3, [r3, #4]
 800b636:	60fb      	str	r3, [r7, #12]
 800b638:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800b63e:	4619      	mov	r1, r3
 800b640:	6878      	ldr	r0, [r7, #4]
 800b642:	f7ff fe67 	bl	800b314 <HAL_UARTEx_RxEventCallback>
 800b646:	e002      	b.n	800b64e <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800b648:	6878      	ldr	r0, [r7, #4]
 800b64a:	f7ff fe4f 	bl	800b2ec <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 800b64e:	2300      	movs	r3, #0
 800b650:	e002      	b.n	800b658 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 800b652:	2300      	movs	r3, #0
 800b654:	e000      	b.n	800b658 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800b656:	2302      	movs	r3, #2
  }
}
 800b658:	4618      	mov	r0, r3
 800b65a:	3730      	adds	r7, #48	@ 0x30
 800b65c:	46bd      	mov	sp, r7
 800b65e:	bd80      	pop	{r7, pc}

0800b660 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b660:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800b664:	b0c0      	sub	sp, #256	@ 0x100
 800b666:	af00      	add	r7, sp, #0
 800b668:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b66c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b670:	681b      	ldr	r3, [r3, #0]
 800b672:	691b      	ldr	r3, [r3, #16]
 800b674:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800b678:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b67c:	68d9      	ldr	r1, [r3, #12]
 800b67e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b682:	681a      	ldr	r2, [r3, #0]
 800b684:	ea40 0301 	orr.w	r3, r0, r1
 800b688:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b68a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b68e:	689a      	ldr	r2, [r3, #8]
 800b690:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b694:	691b      	ldr	r3, [r3, #16]
 800b696:	431a      	orrs	r2, r3
 800b698:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b69c:	695b      	ldr	r3, [r3, #20]
 800b69e:	431a      	orrs	r2, r3
 800b6a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b6a4:	69db      	ldr	r3, [r3, #28]
 800b6a6:	4313      	orrs	r3, r2
 800b6a8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800b6ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b6b0:	681b      	ldr	r3, [r3, #0]
 800b6b2:	68db      	ldr	r3, [r3, #12]
 800b6b4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 800b6b8:	f021 010c 	bic.w	r1, r1, #12
 800b6bc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b6c0:	681a      	ldr	r2, [r3, #0]
 800b6c2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 800b6c6:	430b      	orrs	r3, r1
 800b6c8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b6ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b6ce:	681b      	ldr	r3, [r3, #0]
 800b6d0:	695b      	ldr	r3, [r3, #20]
 800b6d2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 800b6d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b6da:	6999      	ldr	r1, [r3, #24]
 800b6dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b6e0:	681a      	ldr	r2, [r3, #0]
 800b6e2:	ea40 0301 	orr.w	r3, r0, r1
 800b6e6:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b6e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b6ec:	681a      	ldr	r2, [r3, #0]
 800b6ee:	4b8f      	ldr	r3, [pc, #572]	@ (800b92c <UART_SetConfig+0x2cc>)
 800b6f0:	429a      	cmp	r2, r3
 800b6f2:	d005      	beq.n	800b700 <UART_SetConfig+0xa0>
 800b6f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b6f8:	681a      	ldr	r2, [r3, #0]
 800b6fa:	4b8d      	ldr	r3, [pc, #564]	@ (800b930 <UART_SetConfig+0x2d0>)
 800b6fc:	429a      	cmp	r2, r3
 800b6fe:	d104      	bne.n	800b70a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b700:	f7fd fa70 	bl	8008be4 <HAL_RCC_GetPCLK2Freq>
 800b704:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 800b708:	e003      	b.n	800b712 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b70a:	f7fd fa57 	bl	8008bbc <HAL_RCC_GetPCLK1Freq>
 800b70e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b712:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b716:	69db      	ldr	r3, [r3, #28]
 800b718:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800b71c:	f040 810c 	bne.w	800b938 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b720:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b724:	2200      	movs	r2, #0
 800b726:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800b72a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800b72e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 800b732:	4622      	mov	r2, r4
 800b734:	462b      	mov	r3, r5
 800b736:	1891      	adds	r1, r2, r2
 800b738:	65b9      	str	r1, [r7, #88]	@ 0x58
 800b73a:	415b      	adcs	r3, r3
 800b73c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800b73e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 800b742:	4621      	mov	r1, r4
 800b744:	eb12 0801 	adds.w	r8, r2, r1
 800b748:	4629      	mov	r1, r5
 800b74a:	eb43 0901 	adc.w	r9, r3, r1
 800b74e:	f04f 0200 	mov.w	r2, #0
 800b752:	f04f 0300 	mov.w	r3, #0
 800b756:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800b75a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800b75e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800b762:	4690      	mov	r8, r2
 800b764:	4699      	mov	r9, r3
 800b766:	4623      	mov	r3, r4
 800b768:	eb18 0303 	adds.w	r3, r8, r3
 800b76c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800b770:	462b      	mov	r3, r5
 800b772:	eb49 0303 	adc.w	r3, r9, r3
 800b776:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800b77a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b77e:	685b      	ldr	r3, [r3, #4]
 800b780:	2200      	movs	r2, #0
 800b782:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800b786:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800b78a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800b78e:	460b      	mov	r3, r1
 800b790:	18db      	adds	r3, r3, r3
 800b792:	653b      	str	r3, [r7, #80]	@ 0x50
 800b794:	4613      	mov	r3, r2
 800b796:	eb42 0303 	adc.w	r3, r2, r3
 800b79a:	657b      	str	r3, [r7, #84]	@ 0x54
 800b79c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 800b7a0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 800b7a4:	f7f5 f8d2 	bl	800094c <__aeabi_uldivmod>
 800b7a8:	4602      	mov	r2, r0
 800b7aa:	460b      	mov	r3, r1
 800b7ac:	4b61      	ldr	r3, [pc, #388]	@ (800b934 <UART_SetConfig+0x2d4>)
 800b7ae:	fba3 2302 	umull	r2, r3, r3, r2
 800b7b2:	095b      	lsrs	r3, r3, #5
 800b7b4:	011c      	lsls	r4, r3, #4
 800b7b6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b7ba:	2200      	movs	r2, #0
 800b7bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b7c0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 800b7c4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 800b7c8:	4642      	mov	r2, r8
 800b7ca:	464b      	mov	r3, r9
 800b7cc:	1891      	adds	r1, r2, r2
 800b7ce:	64b9      	str	r1, [r7, #72]	@ 0x48
 800b7d0:	415b      	adcs	r3, r3
 800b7d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800b7d4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 800b7d8:	4641      	mov	r1, r8
 800b7da:	eb12 0a01 	adds.w	sl, r2, r1
 800b7de:	4649      	mov	r1, r9
 800b7e0:	eb43 0b01 	adc.w	fp, r3, r1
 800b7e4:	f04f 0200 	mov.w	r2, #0
 800b7e8:	f04f 0300 	mov.w	r3, #0
 800b7ec:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 800b7f0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 800b7f4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800b7f8:	4692      	mov	sl, r2
 800b7fa:	469b      	mov	fp, r3
 800b7fc:	4643      	mov	r3, r8
 800b7fe:	eb1a 0303 	adds.w	r3, sl, r3
 800b802:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b806:	464b      	mov	r3, r9
 800b808:	eb4b 0303 	adc.w	r3, fp, r3
 800b80c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800b810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b814:	685b      	ldr	r3, [r3, #4]
 800b816:	2200      	movs	r2, #0
 800b818:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800b81c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 800b820:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 800b824:	460b      	mov	r3, r1
 800b826:	18db      	adds	r3, r3, r3
 800b828:	643b      	str	r3, [r7, #64]	@ 0x40
 800b82a:	4613      	mov	r3, r2
 800b82c:	eb42 0303 	adc.w	r3, r2, r3
 800b830:	647b      	str	r3, [r7, #68]	@ 0x44
 800b832:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800b836:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800b83a:	f7f5 f887 	bl	800094c <__aeabi_uldivmod>
 800b83e:	4602      	mov	r2, r0
 800b840:	460b      	mov	r3, r1
 800b842:	4611      	mov	r1, r2
 800b844:	4b3b      	ldr	r3, [pc, #236]	@ (800b934 <UART_SetConfig+0x2d4>)
 800b846:	fba3 2301 	umull	r2, r3, r3, r1
 800b84a:	095b      	lsrs	r3, r3, #5
 800b84c:	2264      	movs	r2, #100	@ 0x64
 800b84e:	fb02 f303 	mul.w	r3, r2, r3
 800b852:	1acb      	subs	r3, r1, r3
 800b854:	00db      	lsls	r3, r3, #3
 800b856:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800b85a:	4b36      	ldr	r3, [pc, #216]	@ (800b934 <UART_SetConfig+0x2d4>)
 800b85c:	fba3 2302 	umull	r2, r3, r3, r2
 800b860:	095b      	lsrs	r3, r3, #5
 800b862:	005b      	lsls	r3, r3, #1
 800b864:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800b868:	441c      	add	r4, r3
 800b86a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b86e:	2200      	movs	r2, #0
 800b870:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b874:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800b878:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800b87c:	4642      	mov	r2, r8
 800b87e:	464b      	mov	r3, r9
 800b880:	1891      	adds	r1, r2, r2
 800b882:	63b9      	str	r1, [r7, #56]	@ 0x38
 800b884:	415b      	adcs	r3, r3
 800b886:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800b888:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800b88c:	4641      	mov	r1, r8
 800b88e:	1851      	adds	r1, r2, r1
 800b890:	6339      	str	r1, [r7, #48]	@ 0x30
 800b892:	4649      	mov	r1, r9
 800b894:	414b      	adcs	r3, r1
 800b896:	637b      	str	r3, [r7, #52]	@ 0x34
 800b898:	f04f 0200 	mov.w	r2, #0
 800b89c:	f04f 0300 	mov.w	r3, #0
 800b8a0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 800b8a4:	4659      	mov	r1, fp
 800b8a6:	00cb      	lsls	r3, r1, #3
 800b8a8:	4651      	mov	r1, sl
 800b8aa:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800b8ae:	4651      	mov	r1, sl
 800b8b0:	00ca      	lsls	r2, r1, #3
 800b8b2:	4610      	mov	r0, r2
 800b8b4:	4619      	mov	r1, r3
 800b8b6:	4603      	mov	r3, r0
 800b8b8:	4642      	mov	r2, r8
 800b8ba:	189b      	adds	r3, r3, r2
 800b8bc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b8c0:	464b      	mov	r3, r9
 800b8c2:	460a      	mov	r2, r1
 800b8c4:	eb42 0303 	adc.w	r3, r2, r3
 800b8c8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b8cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b8d0:	685b      	ldr	r3, [r3, #4]
 800b8d2:	2200      	movs	r2, #0
 800b8d4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800b8d8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800b8dc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 800b8e0:	460b      	mov	r3, r1
 800b8e2:	18db      	adds	r3, r3, r3
 800b8e4:	62bb      	str	r3, [r7, #40]	@ 0x28
 800b8e6:	4613      	mov	r3, r2
 800b8e8:	eb42 0303 	adc.w	r3, r2, r3
 800b8ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800b8ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 800b8f2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 800b8f6:	f7f5 f829 	bl	800094c <__aeabi_uldivmod>
 800b8fa:	4602      	mov	r2, r0
 800b8fc:	460b      	mov	r3, r1
 800b8fe:	4b0d      	ldr	r3, [pc, #52]	@ (800b934 <UART_SetConfig+0x2d4>)
 800b900:	fba3 1302 	umull	r1, r3, r3, r2
 800b904:	095b      	lsrs	r3, r3, #5
 800b906:	2164      	movs	r1, #100	@ 0x64
 800b908:	fb01 f303 	mul.w	r3, r1, r3
 800b90c:	1ad3      	subs	r3, r2, r3
 800b90e:	00db      	lsls	r3, r3, #3
 800b910:	3332      	adds	r3, #50	@ 0x32
 800b912:	4a08      	ldr	r2, [pc, #32]	@ (800b934 <UART_SetConfig+0x2d4>)
 800b914:	fba2 2303 	umull	r2, r3, r2, r3
 800b918:	095b      	lsrs	r3, r3, #5
 800b91a:	f003 0207 	and.w	r2, r3, #7
 800b91e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b922:	681b      	ldr	r3, [r3, #0]
 800b924:	4422      	add	r2, r4
 800b926:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b928:	e106      	b.n	800bb38 <UART_SetConfig+0x4d8>
 800b92a:	bf00      	nop
 800b92c:	40011000 	.word	0x40011000
 800b930:	40011400 	.word	0x40011400
 800b934:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b938:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b93c:	2200      	movs	r2, #0
 800b93e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800b942:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800b946:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800b94a:	4642      	mov	r2, r8
 800b94c:	464b      	mov	r3, r9
 800b94e:	1891      	adds	r1, r2, r2
 800b950:	6239      	str	r1, [r7, #32]
 800b952:	415b      	adcs	r3, r3
 800b954:	627b      	str	r3, [r7, #36]	@ 0x24
 800b956:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b95a:	4641      	mov	r1, r8
 800b95c:	1854      	adds	r4, r2, r1
 800b95e:	4649      	mov	r1, r9
 800b960:	eb43 0501 	adc.w	r5, r3, r1
 800b964:	f04f 0200 	mov.w	r2, #0
 800b968:	f04f 0300 	mov.w	r3, #0
 800b96c:	00eb      	lsls	r3, r5, #3
 800b96e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800b972:	00e2      	lsls	r2, r4, #3
 800b974:	4614      	mov	r4, r2
 800b976:	461d      	mov	r5, r3
 800b978:	4643      	mov	r3, r8
 800b97a:	18e3      	adds	r3, r4, r3
 800b97c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800b980:	464b      	mov	r3, r9
 800b982:	eb45 0303 	adc.w	r3, r5, r3
 800b986:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800b98a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800b98e:	685b      	ldr	r3, [r3, #4]
 800b990:	2200      	movs	r2, #0
 800b992:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800b996:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800b99a:	f04f 0200 	mov.w	r2, #0
 800b99e:	f04f 0300 	mov.w	r3, #0
 800b9a2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800b9a6:	4629      	mov	r1, r5
 800b9a8:	008b      	lsls	r3, r1, #2
 800b9aa:	4621      	mov	r1, r4
 800b9ac:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800b9b0:	4621      	mov	r1, r4
 800b9b2:	008a      	lsls	r2, r1, #2
 800b9b4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800b9b8:	f7f4 ffc8 	bl	800094c <__aeabi_uldivmod>
 800b9bc:	4602      	mov	r2, r0
 800b9be:	460b      	mov	r3, r1
 800b9c0:	4b60      	ldr	r3, [pc, #384]	@ (800bb44 <UART_SetConfig+0x4e4>)
 800b9c2:	fba3 2302 	umull	r2, r3, r3, r2
 800b9c6:	095b      	lsrs	r3, r3, #5
 800b9c8:	011c      	lsls	r4, r3, #4
 800b9ca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800b9ce:	2200      	movs	r2, #0
 800b9d0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800b9d4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800b9d8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800b9dc:	4642      	mov	r2, r8
 800b9de:	464b      	mov	r3, r9
 800b9e0:	1891      	adds	r1, r2, r2
 800b9e2:	61b9      	str	r1, [r7, #24]
 800b9e4:	415b      	adcs	r3, r3
 800b9e6:	61fb      	str	r3, [r7, #28]
 800b9e8:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b9ec:	4641      	mov	r1, r8
 800b9ee:	1851      	adds	r1, r2, r1
 800b9f0:	6139      	str	r1, [r7, #16]
 800b9f2:	4649      	mov	r1, r9
 800b9f4:	414b      	adcs	r3, r1
 800b9f6:	617b      	str	r3, [r7, #20]
 800b9f8:	f04f 0200 	mov.w	r2, #0
 800b9fc:	f04f 0300 	mov.w	r3, #0
 800ba00:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 800ba04:	4659      	mov	r1, fp
 800ba06:	00cb      	lsls	r3, r1, #3
 800ba08:	4651      	mov	r1, sl
 800ba0a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800ba0e:	4651      	mov	r1, sl
 800ba10:	00ca      	lsls	r2, r1, #3
 800ba12:	4610      	mov	r0, r2
 800ba14:	4619      	mov	r1, r3
 800ba16:	4603      	mov	r3, r0
 800ba18:	4642      	mov	r2, r8
 800ba1a:	189b      	adds	r3, r3, r2
 800ba1c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ba20:	464b      	mov	r3, r9
 800ba22:	460a      	mov	r2, r1
 800ba24:	eb42 0303 	adc.w	r3, r2, r3
 800ba28:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ba2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800ba30:	685b      	ldr	r3, [r3, #4]
 800ba32:	2200      	movs	r2, #0
 800ba34:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ba36:	67fa      	str	r2, [r7, #124]	@ 0x7c
 800ba38:	f04f 0200 	mov.w	r2, #0
 800ba3c:	f04f 0300 	mov.w	r3, #0
 800ba40:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 800ba44:	4649      	mov	r1, r9
 800ba46:	008b      	lsls	r3, r1, #2
 800ba48:	4641      	mov	r1, r8
 800ba4a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800ba4e:	4641      	mov	r1, r8
 800ba50:	008a      	lsls	r2, r1, #2
 800ba52:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800ba56:	f7f4 ff79 	bl	800094c <__aeabi_uldivmod>
 800ba5a:	4602      	mov	r2, r0
 800ba5c:	460b      	mov	r3, r1
 800ba5e:	4611      	mov	r1, r2
 800ba60:	4b38      	ldr	r3, [pc, #224]	@ (800bb44 <UART_SetConfig+0x4e4>)
 800ba62:	fba3 2301 	umull	r2, r3, r3, r1
 800ba66:	095b      	lsrs	r3, r3, #5
 800ba68:	2264      	movs	r2, #100	@ 0x64
 800ba6a:	fb02 f303 	mul.w	r3, r2, r3
 800ba6e:	1acb      	subs	r3, r1, r3
 800ba70:	011b      	lsls	r3, r3, #4
 800ba72:	3332      	adds	r3, #50	@ 0x32
 800ba74:	4a33      	ldr	r2, [pc, #204]	@ (800bb44 <UART_SetConfig+0x4e4>)
 800ba76:	fba2 2303 	umull	r2, r3, r2, r3
 800ba7a:	095b      	lsrs	r3, r3, #5
 800ba7c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800ba80:	441c      	add	r4, r3
 800ba82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800ba86:	2200      	movs	r2, #0
 800ba88:	673b      	str	r3, [r7, #112]	@ 0x70
 800ba8a:	677a      	str	r2, [r7, #116]	@ 0x74
 800ba8c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 800ba90:	4642      	mov	r2, r8
 800ba92:	464b      	mov	r3, r9
 800ba94:	1891      	adds	r1, r2, r2
 800ba96:	60b9      	str	r1, [r7, #8]
 800ba98:	415b      	adcs	r3, r3
 800ba9a:	60fb      	str	r3, [r7, #12]
 800ba9c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800baa0:	4641      	mov	r1, r8
 800baa2:	1851      	adds	r1, r2, r1
 800baa4:	6039      	str	r1, [r7, #0]
 800baa6:	4649      	mov	r1, r9
 800baa8:	414b      	adcs	r3, r1
 800baaa:	607b      	str	r3, [r7, #4]
 800baac:	f04f 0200 	mov.w	r2, #0
 800bab0:	f04f 0300 	mov.w	r3, #0
 800bab4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800bab8:	4659      	mov	r1, fp
 800baba:	00cb      	lsls	r3, r1, #3
 800babc:	4651      	mov	r1, sl
 800babe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800bac2:	4651      	mov	r1, sl
 800bac4:	00ca      	lsls	r2, r1, #3
 800bac6:	4610      	mov	r0, r2
 800bac8:	4619      	mov	r1, r3
 800baca:	4603      	mov	r3, r0
 800bacc:	4642      	mov	r2, r8
 800bace:	189b      	adds	r3, r3, r2
 800bad0:	66bb      	str	r3, [r7, #104]	@ 0x68
 800bad2:	464b      	mov	r3, r9
 800bad4:	460a      	mov	r2, r1
 800bad6:	eb42 0303 	adc.w	r3, r2, r3
 800bada:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800badc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bae0:	685b      	ldr	r3, [r3, #4]
 800bae2:	2200      	movs	r2, #0
 800bae4:	663b      	str	r3, [r7, #96]	@ 0x60
 800bae6:	667a      	str	r2, [r7, #100]	@ 0x64
 800bae8:	f04f 0200 	mov.w	r2, #0
 800baec:	f04f 0300 	mov.w	r3, #0
 800baf0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 800baf4:	4649      	mov	r1, r9
 800baf6:	008b      	lsls	r3, r1, #2
 800baf8:	4641      	mov	r1, r8
 800bafa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800bafe:	4641      	mov	r1, r8
 800bb00:	008a      	lsls	r2, r1, #2
 800bb02:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 800bb06:	f7f4 ff21 	bl	800094c <__aeabi_uldivmod>
 800bb0a:	4602      	mov	r2, r0
 800bb0c:	460b      	mov	r3, r1
 800bb0e:	4b0d      	ldr	r3, [pc, #52]	@ (800bb44 <UART_SetConfig+0x4e4>)
 800bb10:	fba3 1302 	umull	r1, r3, r3, r2
 800bb14:	095b      	lsrs	r3, r3, #5
 800bb16:	2164      	movs	r1, #100	@ 0x64
 800bb18:	fb01 f303 	mul.w	r3, r1, r3
 800bb1c:	1ad3      	subs	r3, r2, r3
 800bb1e:	011b      	lsls	r3, r3, #4
 800bb20:	3332      	adds	r3, #50	@ 0x32
 800bb22:	4a08      	ldr	r2, [pc, #32]	@ (800bb44 <UART_SetConfig+0x4e4>)
 800bb24:	fba2 2303 	umull	r2, r3, r2, r3
 800bb28:	095b      	lsrs	r3, r3, #5
 800bb2a:	f003 020f 	and.w	r2, r3, #15
 800bb2e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800bb32:	681b      	ldr	r3, [r3, #0]
 800bb34:	4422      	add	r2, r4
 800bb36:	609a      	str	r2, [r3, #8]
}
 800bb38:	bf00      	nop
 800bb3a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800bb3e:	46bd      	mov	sp, r7
 800bb40:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800bb44:	51eb851f 	.word	0x51eb851f

0800bb48 <SDIO_Init>:
  * @param  SDIOx: Pointer to SDMMC register base
  * @param  Init: SDMMC initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_Init(SDIO_TypeDef *SDIOx, SDIO_InitTypeDef Init)
{
 800bb48:	b084      	sub	sp, #16
 800bb4a:	b480      	push	{r7}
 800bb4c:	b085      	sub	sp, #20
 800bb4e:	af00      	add	r7, sp, #0
 800bb50:	6078      	str	r0, [r7, #4]
 800bb52:	f107 001c 	add.w	r0, r7, #28
 800bb56:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  uint32_t tmpreg = 0;
 800bb5a:	2300      	movs	r3, #0
 800bb5c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_BUS_WIDE(Init.BusWide));
  assert_param(IS_SDIO_HARDWARE_FLOW_CONTROL(Init.HardwareFlowControl));
  assert_param(IS_SDIO_CLKDIV(Init.ClockDiv));
  
  /* Set SDMMC configuration parameters */
  tmpreg |= (Init.ClockEdge           |\
 800bb5e:	69fa      	ldr	r2, [r7, #28]
             Init.ClockBypass         |\
 800bb60:	6a3b      	ldr	r3, [r7, #32]
  tmpreg |= (Init.ClockEdge           |\
 800bb62:	431a      	orrs	r2, r3
             Init.ClockPowerSave      |\
 800bb64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
             Init.ClockBypass         |\
 800bb66:	431a      	orrs	r2, r3
             Init.BusWide             |\
 800bb68:	6abb      	ldr	r3, [r7, #40]	@ 0x28
             Init.ClockPowerSave      |\
 800bb6a:	431a      	orrs	r2, r3
             Init.HardwareFlowControl |\
 800bb6c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
             Init.BusWide             |\
 800bb6e:	431a      	orrs	r2, r3
             Init.ClockDiv
 800bb70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
             Init.HardwareFlowControl |\
 800bb72:	4313      	orrs	r3, r2
  tmpreg |= (Init.ClockEdge           |\
 800bb74:	68fa      	ldr	r2, [r7, #12]
 800bb76:	4313      	orrs	r3, r2
 800bb78:	60fb      	str	r3, [r7, #12]
             ); 
  
  /* Write to SDMMC CLKCR */
  MODIFY_REG(SDIOx->CLKCR, CLKCR_CLEAR_MASK, tmpreg);  
 800bb7a:	687b      	ldr	r3, [r7, #4]
 800bb7c:	685b      	ldr	r3, [r3, #4]
 800bb7e:	f423 43fd 	bic.w	r3, r3, #32384	@ 0x7e80
 800bb82:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800bb86:	68fa      	ldr	r2, [r7, #12]
 800bb88:	431a      	orrs	r2, r3
 800bb8a:	687b      	ldr	r3, [r7, #4]
 800bb8c:	605a      	str	r2, [r3, #4]

  return HAL_OK;
 800bb8e:	2300      	movs	r3, #0
}
 800bb90:	4618      	mov	r0, r3
 800bb92:	3714      	adds	r7, #20
 800bb94:	46bd      	mov	sp, r7
 800bb96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb9a:	b004      	add	sp, #16
 800bb9c:	4770      	bx	lr

0800bb9e <SDIO_ReadFIFO>:
  * @brief  Read data (word) from Rx FIFO in blocking mode (polling) 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
uint32_t SDIO_ReadFIFO(SDIO_TypeDef *SDIOx)
{
 800bb9e:	b480      	push	{r7}
 800bba0:	b083      	sub	sp, #12
 800bba2:	af00      	add	r7, sp, #0
 800bba4:	6078      	str	r0, [r7, #4]
  /* Read data from Rx FIFO */ 
  return (SDIOx->FIFO);
 800bba6:	687b      	ldr	r3, [r7, #4]
 800bba8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
}
 800bbac:	4618      	mov	r0, r3
 800bbae:	370c      	adds	r7, #12
 800bbb0:	46bd      	mov	sp, r7
 800bbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbb6:	4770      	bx	lr

0800bbb8 <SDIO_PowerState_ON>:
  * @brief  Set SDMMC Power state to ON. 
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_PowerState_ON(SDIO_TypeDef *SDIOx)
{  
 800bbb8:	b480      	push	{r7}
 800bbba:	b083      	sub	sp, #12
 800bbbc:	af00      	add	r7, sp, #0
 800bbbe:	6078      	str	r0, [r7, #4]
  /* Set power state to ON */ 
  SDIOx->POWER = SDIO_POWER_PWRCTRL;
 800bbc0:	687b      	ldr	r3, [r7, #4]
 800bbc2:	2203      	movs	r2, #3
 800bbc4:	601a      	str	r2, [r3, #0]

  return HAL_OK;
 800bbc6:	2300      	movs	r3, #0
}
 800bbc8:	4618      	mov	r0, r3
 800bbca:	370c      	adds	r7, #12
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd2:	4770      	bx	lr

0800bbd4 <SDIO_GetPowerState>:
  *            - 0x00: Power OFF
  *            - 0x02: Power UP
  *            - 0x03: Power ON 
  */
uint32_t SDIO_GetPowerState(SDIO_TypeDef *SDIOx)  
{
 800bbd4:	b480      	push	{r7}
 800bbd6:	b083      	sub	sp, #12
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
  return (SDIOx->POWER & SDIO_POWER_PWRCTRL);
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	681b      	ldr	r3, [r3, #0]
 800bbe0:	f003 0303 	and.w	r3, r3, #3
}
 800bbe4:	4618      	mov	r0, r3
 800bbe6:	370c      	adds	r7, #12
 800bbe8:	46bd      	mov	sp, r7
 800bbea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbee:	4770      	bx	lr

0800bbf0 <SDIO_SendCommand>:
  * @param  Command: pointer to a SDIO_CmdInitTypeDef structure that contains 
  *         the configuration information for the SDMMC command
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_SendCommand(SDIO_TypeDef *SDIOx, SDIO_CmdInitTypeDef *Command)
{
 800bbf0:	b480      	push	{r7}
 800bbf2:	b085      	sub	sp, #20
 800bbf4:	af00      	add	r7, sp, #0
 800bbf6:	6078      	str	r0, [r7, #4]
 800bbf8:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800bbfa:	2300      	movs	r3, #0
 800bbfc:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_RESPONSE(Command->Response));
  assert_param(IS_SDIO_WAIT(Command->WaitForInterrupt));
  assert_param(IS_SDIO_CPSM(Command->CPSM));

  /* Set the SDMMC Argument value */
  SDIOx->ARG = Command->Argument;
 800bbfe:	683b      	ldr	r3, [r7, #0]
 800bc00:	681a      	ldr	r2, [r3, #0]
 800bc02:	687b      	ldr	r3, [r7, #4]
 800bc04:	609a      	str	r2, [r3, #8]

  /* Set SDMMC command parameters */
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800bc06:	683b      	ldr	r3, [r7, #0]
 800bc08:	685a      	ldr	r2, [r3, #4]
                       Command->Response         |\
 800bc0a:	683b      	ldr	r3, [r7, #0]
 800bc0c:	689b      	ldr	r3, [r3, #8]
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800bc0e:	431a      	orrs	r2, r3
                       Command->WaitForInterrupt |\
 800bc10:	683b      	ldr	r3, [r7, #0]
 800bc12:	68db      	ldr	r3, [r3, #12]
                       Command->Response         |\
 800bc14:	431a      	orrs	r2, r3
                       Command->CPSM);
 800bc16:	683b      	ldr	r3, [r7, #0]
 800bc18:	691b      	ldr	r3, [r3, #16]
                       Command->WaitForInterrupt |\
 800bc1a:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Command->CmdIndex         |\
 800bc1c:	68fa      	ldr	r2, [r7, #12]
 800bc1e:	4313      	orrs	r3, r2
 800bc20:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC CMD register */
  MODIFY_REG(SDIOx->CMD, CMD_CLEAR_MASK, tmpreg); 
 800bc22:	687b      	ldr	r3, [r7, #4]
 800bc24:	68db      	ldr	r3, [r3, #12]
 800bc26:	f423 637f 	bic.w	r3, r3, #4080	@ 0xff0
 800bc2a:	f023 030f 	bic.w	r3, r3, #15
 800bc2e:	68fa      	ldr	r2, [r7, #12]
 800bc30:	431a      	orrs	r2, r3
 800bc32:	687b      	ldr	r3, [r7, #4]
 800bc34:	60da      	str	r2, [r3, #12]
  
  return HAL_OK;  
 800bc36:	2300      	movs	r3, #0
}
 800bc38:	4618      	mov	r0, r3
 800bc3a:	3714      	adds	r7, #20
 800bc3c:	46bd      	mov	sp, r7
 800bc3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc42:	4770      	bx	lr

0800bc44 <SDIO_GetCommandResponse>:
  * @brief  Return the command index of last command for which response received
  * @param  SDIOx: Pointer to SDMMC register base
  * @retval Command index of the last command response received
  */
uint8_t SDIO_GetCommandResponse(SDIO_TypeDef *SDIOx)
{
 800bc44:	b480      	push	{r7}
 800bc46:	b083      	sub	sp, #12
 800bc48:	af00      	add	r7, sp, #0
 800bc4a:	6078      	str	r0, [r7, #4]
  return (uint8_t)(SDIOx->RESPCMD);
 800bc4c:	687b      	ldr	r3, [r7, #4]
 800bc4e:	691b      	ldr	r3, [r3, #16]
 800bc50:	b2db      	uxtb	r3, r3
}
 800bc52:	4618      	mov	r0, r3
 800bc54:	370c      	adds	r7, #12
 800bc56:	46bd      	mov	sp, r7
 800bc58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc5c:	4770      	bx	lr

0800bc5e <SDIO_GetResponse>:
  *            @arg SDIO_RESP3: Response Register 3
  *            @arg SDIO_RESP4: Response Register 4  
  * @retval The Corresponding response register value
  */
uint32_t SDIO_GetResponse(SDIO_TypeDef *SDIOx, uint32_t Response)
{
 800bc5e:	b480      	push	{r7}
 800bc60:	b085      	sub	sp, #20
 800bc62:	af00      	add	r7, sp, #0
 800bc64:	6078      	str	r0, [r7, #4]
 800bc66:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_SDIO_RESP(Response));
  
  /* Get the response */
  tmp = (uint32_t)(&(SDIOx->RESP1)) + Response;
 800bc68:	687b      	ldr	r3, [r7, #4]
 800bc6a:	3314      	adds	r3, #20
 800bc6c:	461a      	mov	r2, r3
 800bc6e:	683b      	ldr	r3, [r7, #0]
 800bc70:	4413      	add	r3, r2
 800bc72:	60fb      	str	r3, [r7, #12]
  
  return (*(__IO uint32_t *) tmp);
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	681b      	ldr	r3, [r3, #0]
}  
 800bc78:	4618      	mov	r0, r3
 800bc7a:	3714      	adds	r7, #20
 800bc7c:	46bd      	mov	sp, r7
 800bc7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc82:	4770      	bx	lr

0800bc84 <SDIO_ConfigData>:
  * @param  Data : pointer to a SDIO_DataInitTypeDef structure 
  *         that contains the configuration information for the SDMMC data.
  * @retval HAL status
  */
HAL_StatusTypeDef SDIO_ConfigData(SDIO_TypeDef *SDIOx, SDIO_DataInitTypeDef* Data)
{
 800bc84:	b480      	push	{r7}
 800bc86:	b085      	sub	sp, #20
 800bc88:	af00      	add	r7, sp, #0
 800bc8a:	6078      	str	r0, [r7, #4]
 800bc8c:	6039      	str	r1, [r7, #0]
  uint32_t tmpreg = 0;
 800bc8e:	2300      	movs	r3, #0
 800bc90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_SDIO_TRANSFER_DIR(Data->TransferDir));
  assert_param(IS_SDIO_TRANSFER_MODE(Data->TransferMode));
  assert_param(IS_SDIO_DPSM(Data->DPSM));

  /* Set the SDMMC Data TimeOut value */
  SDIOx->DTIMER = Data->DataTimeOut;
 800bc92:	683b      	ldr	r3, [r7, #0]
 800bc94:	681a      	ldr	r2, [r3, #0]
 800bc96:	687b      	ldr	r3, [r7, #4]
 800bc98:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Set the SDMMC DataLength value */
  SDIOx->DLEN = Data->DataLength;
 800bc9a:	683b      	ldr	r3, [r7, #0]
 800bc9c:	685a      	ldr	r2, [r3, #4]
 800bc9e:	687b      	ldr	r3, [r7, #4]
 800bca0:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Set the SDMMC data configuration parameters */
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800bca2:	683b      	ldr	r3, [r7, #0]
 800bca4:	689a      	ldr	r2, [r3, #8]
                       Data->TransferDir   |\
 800bca6:	683b      	ldr	r3, [r7, #0]
 800bca8:	68db      	ldr	r3, [r3, #12]
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800bcaa:	431a      	orrs	r2, r3
                       Data->TransferMode  |\
 800bcac:	683b      	ldr	r3, [r7, #0]
 800bcae:	691b      	ldr	r3, [r3, #16]
                       Data->TransferDir   |\
 800bcb0:	431a      	orrs	r2, r3
                       Data->DPSM);
 800bcb2:	683b      	ldr	r3, [r7, #0]
 800bcb4:	695b      	ldr	r3, [r3, #20]
                       Data->TransferMode  |\
 800bcb6:	4313      	orrs	r3, r2
  tmpreg |= (uint32_t)(Data->DataBlockSize |\
 800bcb8:	68fa      	ldr	r2, [r7, #12]
 800bcba:	4313      	orrs	r3, r2
 800bcbc:	60fb      	str	r3, [r7, #12]
  
  /* Write to SDMMC DCTRL */
  MODIFY_REG(SDIOx->DCTRL, DCTRL_CLEAR_MASK, tmpreg);
 800bcbe:	687b      	ldr	r3, [r7, #4]
 800bcc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bcc2:	f023 02f7 	bic.w	r2, r3, #247	@ 0xf7
 800bcc6:	68fb      	ldr	r3, [r7, #12]
 800bcc8:	431a      	orrs	r2, r3
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	62da      	str	r2, [r3, #44]	@ 0x2c

  return HAL_OK;
 800bcce:	2300      	movs	r3, #0

}
 800bcd0:	4618      	mov	r0, r3
 800bcd2:	3714      	adds	r7, #20
 800bcd4:	46bd      	mov	sp, r7
 800bcd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bcda:	4770      	bx	lr

0800bcdc <SDMMC_CmdBlockLength>:
  * @brief  Send the Data Block Length command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdBlockLength(SDIO_TypeDef *SDIOx, uint32_t BlockSize)
{
 800bcdc:	b580      	push	{r7, lr}
 800bcde:	b088      	sub	sp, #32
 800bce0:	af00      	add	r7, sp, #0
 800bce2:	6078      	str	r0, [r7, #4]
 800bce4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)BlockSize;
 800bce6:	683b      	ldr	r3, [r7, #0]
 800bce8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_BLOCKLEN;
 800bcea:	2310      	movs	r3, #16
 800bcec:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bcee:	2340      	movs	r3, #64	@ 0x40
 800bcf0:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bcf2:	2300      	movs	r3, #0
 800bcf4:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bcf6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bcfa:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bcfc:	f107 0308 	add.w	r3, r7, #8
 800bd00:	4619      	mov	r1, r3
 800bd02:	6878      	ldr	r0, [r7, #4]
 800bd04:	f7ff ff74 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SET_BLOCKLEN, SDIO_CMDTIMEOUT);
 800bd08:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd0c:	2110      	movs	r1, #16
 800bd0e:	6878      	ldr	r0, [r7, #4]
 800bd10:	f000 fa18 	bl	800c144 <SDMMC_GetCmdResp1>
 800bd14:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bd16:	69fb      	ldr	r3, [r7, #28]
}
 800bd18:	4618      	mov	r0, r3
 800bd1a:	3720      	adds	r7, #32
 800bd1c:	46bd      	mov	sp, r7
 800bd1e:	bd80      	pop	{r7, pc}

0800bd20 <SDMMC_CmdReadSingleBlock>:
  * @brief  Send the Read Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadSingleBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800bd20:	b580      	push	{r7, lr}
 800bd22:	b088      	sub	sp, #32
 800bd24:	af00      	add	r7, sp, #0
 800bd26:	6078      	str	r0, [r7, #4]
 800bd28:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800bd2a:	683b      	ldr	r3, [r7, #0]
 800bd2c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_SINGLE_BLOCK;
 800bd2e:	2311      	movs	r3, #17
 800bd30:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bd32:	2340      	movs	r3, #64	@ 0x40
 800bd34:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bd36:	2300      	movs	r3, #0
 800bd38:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bd3a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bd3e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bd40:	f107 0308 	add.w	r3, r7, #8
 800bd44:	4619      	mov	r1, r3
 800bd46:	6878      	ldr	r0, [r7, #4]
 800bd48:	f7ff ff52 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800bd4c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd50:	2111      	movs	r1, #17
 800bd52:	6878      	ldr	r0, [r7, #4]
 800bd54:	f000 f9f6 	bl	800c144 <SDMMC_GetCmdResp1>
 800bd58:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bd5a:	69fb      	ldr	r3, [r7, #28]
}
 800bd5c:	4618      	mov	r0, r3
 800bd5e:	3720      	adds	r7, #32
 800bd60:	46bd      	mov	sp, r7
 800bd62:	bd80      	pop	{r7, pc}

0800bd64 <SDMMC_CmdReadMultiBlock>:
  * @brief  Send the Read Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdReadMultiBlock(SDIO_TypeDef *SDIOx, uint32_t ReadAdd)
{
 800bd64:	b580      	push	{r7, lr}
 800bd66:	b088      	sub	sp, #32
 800bd68:	af00      	add	r7, sp, #0
 800bd6a:	6078      	str	r0, [r7, #4]
 800bd6c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)ReadAdd;
 800bd6e:	683b      	ldr	r3, [r7, #0]
 800bd70:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_READ_MULT_BLOCK;
 800bd72:	2312      	movs	r3, #18
 800bd74:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bd76:	2340      	movs	r3, #64	@ 0x40
 800bd78:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bd7a:	2300      	movs	r3, #0
 800bd7c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bd7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bd82:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bd84:	f107 0308 	add.w	r3, r7, #8
 800bd88:	4619      	mov	r1, r3
 800bd8a:	6878      	ldr	r0, [r7, #4]
 800bd8c:	f7ff ff30 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_READ_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800bd90:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bd94:	2112      	movs	r1, #18
 800bd96:	6878      	ldr	r0, [r7, #4]
 800bd98:	f000 f9d4 	bl	800c144 <SDMMC_GetCmdResp1>
 800bd9c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bd9e:	69fb      	ldr	r3, [r7, #28]
}
 800bda0:	4618      	mov	r0, r3
 800bda2:	3720      	adds	r7, #32
 800bda4:	46bd      	mov	sp, r7
 800bda6:	bd80      	pop	{r7, pc}

0800bda8 <SDMMC_CmdWriteSingleBlock>:
  * @brief  Send the Write Single Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteSingleBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800bda8:	b580      	push	{r7, lr}
 800bdaa:	b088      	sub	sp, #32
 800bdac:	af00      	add	r7, sp, #0
 800bdae:	6078      	str	r0, [r7, #4]
 800bdb0:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800bdb2:	683b      	ldr	r3, [r7, #0]
 800bdb4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_SINGLE_BLOCK;
 800bdb6:	2318      	movs	r3, #24
 800bdb8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bdba:	2340      	movs	r3, #64	@ 0x40
 800bdbc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bdbe:	2300      	movs	r3, #0
 800bdc0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bdc2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bdc6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bdc8:	f107 0308 	add.w	r3, r7, #8
 800bdcc:	4619      	mov	r1, r3
 800bdce:	6878      	ldr	r0, [r7, #4]
 800bdd0:	f7ff ff0e 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_SINGLE_BLOCK, SDIO_CMDTIMEOUT);
 800bdd4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bdd8:	2118      	movs	r1, #24
 800bdda:	6878      	ldr	r0, [r7, #4]
 800bddc:	f000 f9b2 	bl	800c144 <SDMMC_GetCmdResp1>
 800bde0:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bde2:	69fb      	ldr	r3, [r7, #28]
}
 800bde4:	4618      	mov	r0, r3
 800bde6:	3720      	adds	r7, #32
 800bde8:	46bd      	mov	sp, r7
 800bdea:	bd80      	pop	{r7, pc}

0800bdec <SDMMC_CmdWriteMultiBlock>:
  * @brief  Send the Write Multi Block command and check the response
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdWriteMultiBlock(SDIO_TypeDef *SDIOx, uint32_t WriteAdd)
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b088      	sub	sp, #32
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
 800bdf4:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Set Block Size for Card */ 
  sdmmc_cmdinit.Argument         = (uint32_t)WriteAdd;
 800bdf6:	683b      	ldr	r3, [r7, #0]
 800bdf8:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_WRITE_MULT_BLOCK;
 800bdfa:	2319      	movs	r3, #25
 800bdfc:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bdfe:	2340      	movs	r3, #64	@ 0x40
 800be00:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800be02:	2300      	movs	r3, #0
 800be04:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800be06:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800be0a:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800be0c:	f107 0308 	add.w	r3, r7, #8
 800be10:	4619      	mov	r1, r3
 800be12:	6878      	ldr	r0, [r7, #4]
 800be14:	f7ff feec 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_WRITE_MULT_BLOCK, SDIO_CMDTIMEOUT);
 800be18:	f241 3288 	movw	r2, #5000	@ 0x1388
 800be1c:	2119      	movs	r1, #25
 800be1e:	6878      	ldr	r0, [r7, #4]
 800be20:	f000 f990 	bl	800c144 <SDMMC_GetCmdResp1>
 800be24:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800be26:	69fb      	ldr	r3, [r7, #28]
}
 800be28:	4618      	mov	r0, r3
 800be2a:	3720      	adds	r7, #32
 800be2c:	46bd      	mov	sp, r7
 800be2e:	bd80      	pop	{r7, pc}

0800be30 <SDMMC_CmdStopTransfer>:
  * @brief  Send the Stop Transfer command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdStopTransfer(SDIO_TypeDef *SDIOx)
{
 800be30:	b580      	push	{r7, lr}
 800be32:	b088      	sub	sp, #32
 800be34:	af00      	add	r7, sp, #0
 800be36:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD12 STOP_TRANSMISSION  */
  sdmmc_cmdinit.Argument         = 0U;
 800be38:	2300      	movs	r3, #0
 800be3a:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_STOP_TRANSMISSION;
 800be3c:	230c      	movs	r3, #12
 800be3e:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800be40:	2340      	movs	r3, #64	@ 0x40
 800be42:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800be44:	2300      	movs	r3, #0
 800be46:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800be48:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800be4c:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800be4e:	f107 0308 	add.w	r3, r7, #8
 800be52:	4619      	mov	r1, r3
 800be54:	6878      	ldr	r0, [r7, #4]
 800be56:	f7ff fecb 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_STOP_TRANSMISSION, SDIO_STOPTRANSFERTIMEOUT);
 800be5a:	4a05      	ldr	r2, [pc, #20]	@ (800be70 <SDMMC_CmdStopTransfer+0x40>)
 800be5c:	210c      	movs	r1, #12
 800be5e:	6878      	ldr	r0, [r7, #4]
 800be60:	f000 f970 	bl	800c144 <SDMMC_GetCmdResp1>
 800be64:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800be66:	69fb      	ldr	r3, [r7, #28]
}
 800be68:	4618      	mov	r0, r3
 800be6a:	3720      	adds	r7, #32
 800be6c:	46bd      	mov	sp, r7
 800be6e:	bd80      	pop	{r7, pc}
 800be70:	05f5e100 	.word	0x05f5e100

0800be74 <SDMMC_CmdSelDesel>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  addr: Address of the card to be selected  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSelDesel(SDIO_TypeDef *SDIOx, uint64_t Addr)
{
 800be74:	b580      	push	{r7, lr}
 800be76:	b08a      	sub	sp, #40	@ 0x28
 800be78:	af00      	add	r7, sp, #0
 800be7a:	60f8      	str	r0, [r7, #12]
 800be7c:	e9c7 2300 	strd	r2, r3, [r7]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD7 SDMMC_SEL_DESEL_CARD */
  sdmmc_cmdinit.Argument         = (uint32_t)Addr;
 800be80:	683b      	ldr	r3, [r7, #0]
 800be82:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEL_DESEL_CARD;
 800be84:	2307      	movs	r3, #7
 800be86:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800be88:	2340      	movs	r3, #64	@ 0x40
 800be8a:	61bb      	str	r3, [r7, #24]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800be8c:	2300      	movs	r3, #0
 800be8e:	61fb      	str	r3, [r7, #28]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800be90:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800be94:	623b      	str	r3, [r7, #32]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800be96:	f107 0310 	add.w	r3, r7, #16
 800be9a:	4619      	mov	r1, r3
 800be9c:	68f8      	ldr	r0, [r7, #12]
 800be9e:	f7ff fea7 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEL_DESEL_CARD, SDIO_CMDTIMEOUT);
 800bea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bea6:	2107      	movs	r1, #7
 800bea8:	68f8      	ldr	r0, [r7, #12]
 800beaa:	f000 f94b 	bl	800c144 <SDMMC_GetCmdResp1>
 800beae:	6278      	str	r0, [r7, #36]	@ 0x24

  return errorstate;
 800beb0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800beb2:	4618      	mov	r0, r3
 800beb4:	3728      	adds	r7, #40	@ 0x28
 800beb6:	46bd      	mov	sp, r7
 800beb8:	bd80      	pop	{r7, pc}

0800beba <SDMMC_CmdGoIdleState>:
  * @brief  Send the Go Idle State command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdGoIdleState(SDIO_TypeDef *SDIOx)
{
 800beba:	b580      	push	{r7, lr}
 800bebc:	b088      	sub	sp, #32
 800bebe:	af00      	add	r7, sp, #0
 800bec0:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = 0U;
 800bec2:	2300      	movs	r3, #0
 800bec4:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_GO_IDLE_STATE;
 800bec6:	2300      	movs	r3, #0
 800bec8:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_NO;
 800beca:	2300      	movs	r3, #0
 800becc:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bece:	2300      	movs	r3, #0
 800bed0:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bed2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bed6:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bed8:	f107 0308 	add.w	r3, r7, #8
 800bedc:	4619      	mov	r1, r3
 800bede:	6878      	ldr	r0, [r7, #4]
 800bee0:	f7ff fe86 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdError(SDIOx);
 800bee4:	6878      	ldr	r0, [r7, #4]
 800bee6:	f000 fb65 	bl	800c5b4 <SDMMC_GetCmdError>
 800beea:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800beec:	69fb      	ldr	r3, [r7, #28]
}
 800beee:	4618      	mov	r0, r3
 800bef0:	3720      	adds	r7, #32
 800bef2:	46bd      	mov	sp, r7
 800bef4:	bd80      	pop	{r7, pc}

0800bef6 <SDMMC_CmdOperCond>:
  * @brief  Send the Operating Condition command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdOperCond(SDIO_TypeDef *SDIOx)
{
 800bef6:	b580      	push	{r7, lr}
 800bef8:	b088      	sub	sp, #32
 800befa:	af00      	add	r7, sp, #0
 800befc:	6078      	str	r0, [r7, #4]
  /* Send CMD8 to verify SD card interface operating condition */
  /* Argument: - [31:12]: Reserved (shall be set to '0')
  - [11:8]: Supply Voltage (VHS) 0x1 (Range: 2.7-3.6 V)
  - [7:0]: Check Pattern (recommended 0xAA) */
  /* CMD Response: R7 */
  sdmmc_cmdinit.Argument         = SDMMC_CHECK_PATTERN;
 800befe:	f44f 73d5 	mov.w	r3, #426	@ 0x1aa
 800bf02:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_HS_SEND_EXT_CSD;
 800bf04:	2308      	movs	r3, #8
 800bf06:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bf08:	2340      	movs	r3, #64	@ 0x40
 800bf0a:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bf0c:	2300      	movs	r3, #0
 800bf0e:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bf10:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf14:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bf16:	f107 0308 	add.w	r3, r7, #8
 800bf1a:	4619      	mov	r1, r3
 800bf1c:	6878      	ldr	r0, [r7, #4]
 800bf1e:	f7ff fe67 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp7(SDIOx);
 800bf22:	6878      	ldr	r0, [r7, #4]
 800bf24:	f000 faf8 	bl	800c518 <SDMMC_GetCmdResp7>
 800bf28:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bf2a:	69fb      	ldr	r3, [r7, #28]
}
 800bf2c:	4618      	mov	r0, r3
 800bf2e:	3720      	adds	r7, #32
 800bf30:	46bd      	mov	sp, r7
 800bf32:	bd80      	pop	{r7, pc}

0800bf34 <SDMMC_CmdAppCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument 
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800bf34:	b580      	push	{r7, lr}
 800bf36:	b088      	sub	sp, #32
 800bf38:	af00      	add	r7, sp, #0
 800bf3a:	6078      	str	r0, [r7, #4]
 800bf3c:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)Argument;
 800bf3e:	683b      	ldr	r3, [r7, #0]
 800bf40:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_CMD;
 800bf42:	2337      	movs	r3, #55	@ 0x37
 800bf44:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bf46:	2340      	movs	r3, #64	@ 0x40
 800bf48:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bf4a:	2300      	movs	r3, #0
 800bf4c:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bf4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf52:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bf54:	f107 0308 	add.w	r3, r7, #8
 800bf58:	4619      	mov	r1, r3
 800bf5a:	6878      	ldr	r0, [r7, #4]
 800bf5c:	f7ff fe48 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  /* If there is a HAL_ERROR, it is a MMC card, else
  it is a SD card: SD card 2.0 (voltage range mismatch)
     or SD card 1.x */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_CMD, SDIO_CMDTIMEOUT);
 800bf60:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bf64:	2137      	movs	r1, #55	@ 0x37
 800bf66:	6878      	ldr	r0, [r7, #4]
 800bf68:	f000 f8ec 	bl	800c144 <SDMMC_GetCmdResp1>
 800bf6c:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bf6e:	69fb      	ldr	r3, [r7, #28]
}
 800bf70:	4618      	mov	r0, r3
 800bf72:	3720      	adds	r7, #32
 800bf74:	46bd      	mov	sp, r7
 800bf76:	bd80      	pop	{r7, pc}

0800bf78 <SDMMC_CmdAppOperCommand>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdAppOperCommand(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800bf78:	b580      	push	{r7, lr}
 800bf7a:	b088      	sub	sp, #32
 800bf7c:	af00      	add	r7, sp, #0
 800bf7e:	6078      	str	r0, [r7, #4]
 800bf80:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = SDMMC_VOLTAGE_WINDOW_SD | Argument;
 800bf82:	683b      	ldr	r3, [r7, #0]
 800bf84:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 800bf88:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800bf8c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_OP_COND;
 800bf8e:	2329      	movs	r3, #41	@ 0x29
 800bf90:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bf92:	2340      	movs	r3, #64	@ 0x40
 800bf94:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bf96:	2300      	movs	r3, #0
 800bf98:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bf9a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bf9e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bfa0:	f107 0308 	add.w	r3, r7, #8
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	6878      	ldr	r0, [r7, #4]
 800bfa8:	f7ff fe22 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp3(SDIOx);
 800bfac:	6878      	ldr	r0, [r7, #4]
 800bfae:	f000 f9ff 	bl	800c3b0 <SDMMC_GetCmdResp3>
 800bfb2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bfb4:	69fb      	ldr	r3, [r7, #28]
}
 800bfb6:	4618      	mov	r0, r3
 800bfb8:	3720      	adds	r7, #32
 800bfba:	46bd      	mov	sp, r7
 800bfbc:	bd80      	pop	{r7, pc}

0800bfbe <SDMMC_CmdBusWidth>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  BusWidth: BusWidth
  * @retval HAL status
  */
uint32_t SDMMC_CmdBusWidth(SDIO_TypeDef *SDIOx, uint32_t BusWidth)
{
 800bfbe:	b580      	push	{r7, lr}
 800bfc0:	b088      	sub	sp, #32
 800bfc2:	af00      	add	r7, sp, #0
 800bfc4:	6078      	str	r0, [r7, #4]
 800bfc6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = (uint32_t)BusWidth;
 800bfc8:	683b      	ldr	r3, [r7, #0]
 800bfca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_APP_SD_SET_BUSWIDTH;
 800bfcc:	2306      	movs	r3, #6
 800bfce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800bfd0:	2340      	movs	r3, #64	@ 0x40
 800bfd2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800bfd4:	2300      	movs	r3, #0
 800bfd6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800bfd8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800bfdc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800bfde:	f107 0308 	add.w	r3, r7, #8
 800bfe2:	4619      	mov	r1, r3
 800bfe4:	6878      	ldr	r0, [r7, #4]
 800bfe6:	f7ff fe03 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_APP_SD_SET_BUSWIDTH, SDIO_CMDTIMEOUT);
 800bfea:	f241 3288 	movw	r2, #5000	@ 0x1388
 800bfee:	2106      	movs	r1, #6
 800bff0:	6878      	ldr	r0, [r7, #4]
 800bff2:	f000 f8a7 	bl	800c144 <SDMMC_GetCmdResp1>
 800bff6:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800bff8:	69fb      	ldr	r3, [r7, #28]
}
 800bffa:	4618      	mov	r0, r3
 800bffc:	3720      	adds	r7, #32
 800bffe:	46bd      	mov	sp, r7
 800c000:	bd80      	pop	{r7, pc}

0800c002 <SDMMC_CmdSendSCR>:
  * @brief  Send the Send SCR command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendSCR(SDIO_TypeDef *SDIOx)
{
 800c002:	b580      	push	{r7, lr}
 800c004:	b088      	sub	sp, #32
 800c006:	af00      	add	r7, sp, #0
 800c008:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD51 SD_APP_SEND_SCR */
  sdmmc_cmdinit.Argument         = 0U;
 800c00a:	2300      	movs	r3, #0
 800c00c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SD_APP_SEND_SCR;
 800c00e:	2333      	movs	r3, #51	@ 0x33
 800c010:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c012:	2340      	movs	r3, #64	@ 0x40
 800c014:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c016:	2300      	movs	r3, #0
 800c018:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c01a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c01e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c020:	f107 0308 	add.w	r3, r7, #8
 800c024:	4619      	mov	r1, r3
 800c026:	6878      	ldr	r0, [r7, #4]
 800c028:	f7ff fde2 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SD_APP_SEND_SCR, SDIO_CMDTIMEOUT);
 800c02c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c030:	2133      	movs	r1, #51	@ 0x33
 800c032:	6878      	ldr	r0, [r7, #4]
 800c034:	f000 f886 	bl	800c144 <SDMMC_GetCmdResp1>
 800c038:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c03a:	69fb      	ldr	r3, [r7, #28]
}
 800c03c:	4618      	mov	r0, r3
 800c03e:	3720      	adds	r7, #32
 800c040:	46bd      	mov	sp, r7
 800c042:	bd80      	pop	{r7, pc}

0800c044 <SDMMC_CmdSendCID>:
  * @brief  Send the Send CID command and check the response.
  * @param  SDIOx: Pointer to SDIO register base 
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCID(SDIO_TypeDef *SDIOx)
{
 800c044:	b580      	push	{r7, lr}
 800c046:	b088      	sub	sp, #32
 800c048:	af00      	add	r7, sp, #0
 800c04a:	6078      	str	r0, [r7, #4]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD2 ALL_SEND_CID */
  sdmmc_cmdinit.Argument         = 0U;
 800c04c:	2300      	movs	r3, #0
 800c04e:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_ALL_SEND_CID;
 800c050:	2302      	movs	r3, #2
 800c052:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800c054:	23c0      	movs	r3, #192	@ 0xc0
 800c056:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c058:	2300      	movs	r3, #0
 800c05a:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c05c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c060:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c062:	f107 0308 	add.w	r3, r7, #8
 800c066:	4619      	mov	r1, r3
 800c068:	6878      	ldr	r0, [r7, #4]
 800c06a:	f7ff fdc1 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800c06e:	6878      	ldr	r0, [r7, #4]
 800c070:	f000 f956 	bl	800c320 <SDMMC_GetCmdResp2>
 800c074:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c076:	69fb      	ldr	r3, [r7, #28]
}
 800c078:	4618      	mov	r0, r3
 800c07a:	3720      	adds	r7, #32
 800c07c:	46bd      	mov	sp, r7
 800c07e:	bd80      	pop	{r7, pc}

0800c080 <SDMMC_CmdSendCSD>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendCSD(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800c080:	b580      	push	{r7, lr}
 800c082:	b088      	sub	sp, #32
 800c084:	af00      	add	r7, sp, #0
 800c086:	6078      	str	r0, [r7, #4]
 800c088:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD9 SEND_CSD */
  sdmmc_cmdinit.Argument         = Argument;
 800c08a:	683b      	ldr	r3, [r7, #0]
 800c08c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_CSD;
 800c08e:	2309      	movs	r3, #9
 800c090:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_LONG;
 800c092:	23c0      	movs	r3, #192	@ 0xc0
 800c094:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c096:	2300      	movs	r3, #0
 800c098:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c09a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c09e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c0a0:	f107 0308 	add.w	r3, r7, #8
 800c0a4:	4619      	mov	r1, r3
 800c0a6:	6878      	ldr	r0, [r7, #4]
 800c0a8:	f7ff fda2 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp2(SDIOx);
 800c0ac:	6878      	ldr	r0, [r7, #4]
 800c0ae:	f000 f937 	bl	800c320 <SDMMC_GetCmdResp2>
 800c0b2:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c0b4:	69fb      	ldr	r3, [r7, #28]
}
 800c0b6:	4618      	mov	r0, r3
 800c0b8:	3720      	adds	r7, #32
 800c0ba:	46bd      	mov	sp, r7
 800c0bc:	bd80      	pop	{r7, pc}

0800c0be <SDMMC_CmdSetRelAdd>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  pRCA: Card RCA  
  * @retval HAL status
  */
uint32_t SDMMC_CmdSetRelAdd(SDIO_TypeDef *SDIOx, uint16_t *pRCA)
{
 800c0be:	b580      	push	{r7, lr}
 800c0c0:	b088      	sub	sp, #32
 800c0c2:	af00      	add	r7, sp, #0
 800c0c4:	6078      	str	r0, [r7, #4]
 800c0c6:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  /* Send CMD3 SD_CMD_SET_REL_ADDR */
  sdmmc_cmdinit.Argument         = 0U;
 800c0c8:	2300      	movs	r3, #0
 800c0ca:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SET_REL_ADDR;
 800c0cc:	2303      	movs	r3, #3
 800c0ce:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c0d0:	2340      	movs	r3, #64	@ 0x40
 800c0d2:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c0d4:	2300      	movs	r3, #0
 800c0d6:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c0d8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c0dc:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c0de:	f107 0308 	add.w	r3, r7, #8
 800c0e2:	4619      	mov	r1, r3
 800c0e4:	6878      	ldr	r0, [r7, #4]
 800c0e6:	f7ff fd83 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp6(SDIOx, SDMMC_CMD_SET_REL_ADDR, pRCA);
 800c0ea:	683a      	ldr	r2, [r7, #0]
 800c0ec:	2103      	movs	r1, #3
 800c0ee:	6878      	ldr	r0, [r7, #4]
 800c0f0:	f000 f99c 	bl	800c42c <SDMMC_GetCmdResp6>
 800c0f4:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c0f6:	69fb      	ldr	r3, [r7, #28]
}
 800c0f8:	4618      	mov	r0, r3
 800c0fa:	3720      	adds	r7, #32
 800c0fc:	46bd      	mov	sp, r7
 800c0fe:	bd80      	pop	{r7, pc}

0800c100 <SDMMC_CmdSendStatus>:
  * @param  SDIOx: Pointer to SDIO register base 
  * @param  Argument: Command Argument
  * @retval HAL status
  */
uint32_t SDMMC_CmdSendStatus(SDIO_TypeDef *SDIOx, uint32_t Argument)
{
 800c100:	b580      	push	{r7, lr}
 800c102:	b088      	sub	sp, #32
 800c104:	af00      	add	r7, sp, #0
 800c106:	6078      	str	r0, [r7, #4]
 800c108:	6039      	str	r1, [r7, #0]
  SDIO_CmdInitTypeDef  sdmmc_cmdinit;
  uint32_t errorstate;
  
  sdmmc_cmdinit.Argument         = Argument;
 800c10a:	683b      	ldr	r3, [r7, #0]
 800c10c:	60bb      	str	r3, [r7, #8]
  sdmmc_cmdinit.CmdIndex         = SDMMC_CMD_SEND_STATUS;
 800c10e:	230d      	movs	r3, #13
 800c110:	60fb      	str	r3, [r7, #12]
  sdmmc_cmdinit.Response         = SDIO_RESPONSE_SHORT;
 800c112:	2340      	movs	r3, #64	@ 0x40
 800c114:	613b      	str	r3, [r7, #16]
  sdmmc_cmdinit.WaitForInterrupt = SDIO_WAIT_NO;
 800c116:	2300      	movs	r3, #0
 800c118:	617b      	str	r3, [r7, #20]
  sdmmc_cmdinit.CPSM             = SDIO_CPSM_ENABLE;
 800c11a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c11e:	61bb      	str	r3, [r7, #24]
  (void)SDIO_SendCommand(SDIOx, &sdmmc_cmdinit);
 800c120:	f107 0308 	add.w	r3, r7, #8
 800c124:	4619      	mov	r1, r3
 800c126:	6878      	ldr	r0, [r7, #4]
 800c128:	f7ff fd62 	bl	800bbf0 <SDIO_SendCommand>
  
  /* Check for error conditions */
  errorstate = SDMMC_GetCmdResp1(SDIOx, SDMMC_CMD_SEND_STATUS, SDIO_CMDTIMEOUT);
 800c12c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c130:	210d      	movs	r1, #13
 800c132:	6878      	ldr	r0, [r7, #4]
 800c134:	f000 f806 	bl	800c144 <SDMMC_GetCmdResp1>
 800c138:	61f8      	str	r0, [r7, #28]

  return errorstate;
 800c13a:	69fb      	ldr	r3, [r7, #28]
}
 800c13c:	4618      	mov	r0, r3
 800c13e:	3720      	adds	r7, #32
 800c140:	46bd      	mov	sp, r7
 800c142:	bd80      	pop	{r7, pc}

0800c144 <SDMMC_GetCmdResp1>:
  * @param  SDIOx Pointer to SDMMC register base
  * @param  SD_CMD: The sent command index  
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp1(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint32_t Timeout)
{
 800c144:	b580      	push	{r7, lr}
 800c146:	b088      	sub	sp, #32
 800c148:	af00      	add	r7, sp, #0
 800c14a:	60f8      	str	r0, [r7, #12]
 800c14c:	460b      	mov	r3, r1
 800c14e:	607a      	str	r2, [r7, #4]
 800c150:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;
  
  /* 8 is the number of required instructions cycles for the below loop statement.
  The Timeout is expressed in ms */
  uint32_t count = Timeout * (SystemCoreClock / 8U /1000U);
 800c152:	4b70      	ldr	r3, [pc, #448]	@ (800c314 <SDMMC_GetCmdResp1+0x1d0>)
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	4a70      	ldr	r2, [pc, #448]	@ (800c318 <SDMMC_GetCmdResp1+0x1d4>)
 800c158:	fba2 2303 	umull	r2, r3, r2, r3
 800c15c:	0a5a      	lsrs	r2, r3, #9
 800c15e:	687b      	ldr	r3, [r7, #4]
 800c160:	fb02 f303 	mul.w	r3, r2, r3
 800c164:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800c166:	69fb      	ldr	r3, [r7, #28]
 800c168:	1e5a      	subs	r2, r3, #1
 800c16a:	61fa      	str	r2, [r7, #28]
 800c16c:	2b00      	cmp	r3, #0
 800c16e:	d102      	bne.n	800c176 <SDMMC_GetCmdResp1+0x32>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c170:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c174:	e0c9      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
    }
    sta_reg = SDIOx->STA;
 800c176:	68fb      	ldr	r3, [r7, #12]
 800c178:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c17a:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c17c:	69bb      	ldr	r3, [r7, #24]
 800c17e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c182:	2b00      	cmp	r3, #0
 800c184:	d0ef      	beq.n	800c166 <SDMMC_GetCmdResp1+0x22>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c186:	69bb      	ldr	r3, [r7, #24]
 800c188:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c18c:	2b00      	cmp	r3, #0
 800c18e:	d1ea      	bne.n	800c166 <SDMMC_GetCmdResp1+0x22>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c190:	68fb      	ldr	r3, [r7, #12]
 800c192:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c194:	f003 0304 	and.w	r3, r3, #4
 800c198:	2b00      	cmp	r3, #0
 800c19a:	d004      	beq.n	800c1a6 <SDMMC_GetCmdResp1+0x62>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c19c:	68fb      	ldr	r3, [r7, #12]
 800c19e:	2204      	movs	r2, #4
 800c1a0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c1a2:	2304      	movs	r3, #4
 800c1a4:	e0b1      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c1a6:	68fb      	ldr	r3, [r7, #12]
 800c1a8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c1aa:	f003 0301 	and.w	r3, r3, #1
 800c1ae:	2b00      	cmp	r3, #0
 800c1b0:	d004      	beq.n	800c1bc <SDMMC_GetCmdResp1+0x78>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c1b2:	68fb      	ldr	r3, [r7, #12]
 800c1b4:	2201      	movs	r2, #1
 800c1b6:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c1b8:	2301      	movs	r3, #1
 800c1ba:	e0a6      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  {
    /* Nothing to do */
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c1bc:	68fb      	ldr	r3, [r7, #12]
 800c1be:	22c5      	movs	r2, #197	@ 0xc5
 800c1c0:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800c1c2:	68f8      	ldr	r0, [r7, #12]
 800c1c4:	f7ff fd3e 	bl	800bc44 <SDIO_GetCommandResponse>
 800c1c8:	4603      	mov	r3, r0
 800c1ca:	461a      	mov	r2, r3
 800c1cc:	7afb      	ldrb	r3, [r7, #11]
 800c1ce:	4293      	cmp	r3, r2
 800c1d0:	d001      	beq.n	800c1d6 <SDMMC_GetCmdResp1+0x92>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c1d2:	2301      	movs	r3, #1
 800c1d4:	e099      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  
  /* We have received response, retrieve it for analysis  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800c1d6:	2100      	movs	r1, #0
 800c1d8:	68f8      	ldr	r0, [r7, #12]
 800c1da:	f7ff fd40 	bl	800bc5e <SDIO_GetResponse>
 800c1de:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & SDMMC_OCR_ERRORBITS) == SDMMC_ALLZERO)
 800c1e0:	697a      	ldr	r2, [r7, #20]
 800c1e2:	4b4e      	ldr	r3, [pc, #312]	@ (800c31c <SDMMC_GetCmdResp1+0x1d8>)
 800c1e4:	4013      	ands	r3, r2
 800c1e6:	2b00      	cmp	r3, #0
 800c1e8:	d101      	bne.n	800c1ee <SDMMC_GetCmdResp1+0xaa>
  {
    return SDMMC_ERROR_NONE;
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	e08d      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_OUT_OF_RANGE) == SDMMC_OCR_ADDR_OUT_OF_RANGE)
 800c1ee:	697b      	ldr	r3, [r7, #20]
 800c1f0:	2b00      	cmp	r3, #0
 800c1f2:	da02      	bge.n	800c1fa <SDMMC_GetCmdResp1+0xb6>
  {
    return SDMMC_ERROR_ADDR_OUT_OF_RANGE;
 800c1f4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800c1f8:	e087      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ADDR_MISALIGNED) == SDMMC_OCR_ADDR_MISALIGNED)
 800c1fa:	697b      	ldr	r3, [r7, #20]
 800c1fc:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800c200:	2b00      	cmp	r3, #0
 800c202:	d001      	beq.n	800c208 <SDMMC_GetCmdResp1+0xc4>
  {
    return SDMMC_ERROR_ADDR_MISALIGNED;
 800c204:	2340      	movs	r3, #64	@ 0x40
 800c206:	e080      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BLOCK_LEN_ERR) == SDMMC_OCR_BLOCK_LEN_ERR)
 800c208:	697b      	ldr	r3, [r7, #20]
 800c20a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800c20e:	2b00      	cmp	r3, #0
 800c210:	d001      	beq.n	800c216 <SDMMC_GetCmdResp1+0xd2>
  {
    return SDMMC_ERROR_BLOCK_LEN_ERR;
 800c212:	2380      	movs	r3, #128	@ 0x80
 800c214:	e079      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_SEQ_ERR) == SDMMC_OCR_ERASE_SEQ_ERR)
 800c216:	697b      	ldr	r3, [r7, #20]
 800c218:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800c21c:	2b00      	cmp	r3, #0
 800c21e:	d002      	beq.n	800c226 <SDMMC_GetCmdResp1+0xe2>
  {
    return SDMMC_ERROR_ERASE_SEQ_ERR;
 800c220:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800c224:	e071      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_BAD_ERASE_PARAM) == SDMMC_OCR_BAD_ERASE_PARAM)
 800c226:	697b      	ldr	r3, [r7, #20]
 800c228:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800c22c:	2b00      	cmp	r3, #0
 800c22e:	d002      	beq.n	800c236 <SDMMC_GetCmdResp1+0xf2>
  {
    return SDMMC_ERROR_BAD_ERASE_PARAM;
 800c230:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800c234:	e069      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WRITE_PROT_VIOLATION) == SDMMC_OCR_WRITE_PROT_VIOLATION)
 800c236:	697b      	ldr	r3, [r7, #20]
 800c238:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800c23c:	2b00      	cmp	r3, #0
 800c23e:	d002      	beq.n	800c246 <SDMMC_GetCmdResp1+0x102>
  {
    return SDMMC_ERROR_WRITE_PROT_VIOLATION;
 800c240:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800c244:	e061      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_LOCK_UNLOCK_FAILED) == SDMMC_OCR_LOCK_UNLOCK_FAILED)
 800c246:	697b      	ldr	r3, [r7, #20]
 800c248:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800c24c:	2b00      	cmp	r3, #0
 800c24e:	d002      	beq.n	800c256 <SDMMC_GetCmdResp1+0x112>
  {
    return SDMMC_ERROR_LOCK_UNLOCK_FAILED;
 800c250:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800c254:	e059      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_COM_CRC_FAILED) == SDMMC_OCR_COM_CRC_FAILED)
 800c256:	697b      	ldr	r3, [r7, #20]
 800c258:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d002      	beq.n	800c266 <SDMMC_GetCmdResp1+0x122>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c260:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c264:	e051      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ILLEGAL_CMD) == SDMMC_OCR_ILLEGAL_CMD)
 800c266:	697b      	ldr	r3, [r7, #20]
 800c268:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800c26c:	2b00      	cmp	r3, #0
 800c26e:	d002      	beq.n	800c276 <SDMMC_GetCmdResp1+0x132>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c270:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c274:	e049      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_FAILED) == SDMMC_OCR_CARD_ECC_FAILED)
 800c276:	697b      	ldr	r3, [r7, #20]
 800c278:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800c27c:	2b00      	cmp	r3, #0
 800c27e:	d002      	beq.n	800c286 <SDMMC_GetCmdResp1+0x142>
  {
    return SDMMC_ERROR_CARD_ECC_FAILED;
 800c280:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800c284:	e041      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CC_ERROR) == SDMMC_OCR_CC_ERROR)
 800c286:	697b      	ldr	r3, [r7, #20]
 800c288:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	d002      	beq.n	800c296 <SDMMC_GetCmdResp1+0x152>
  {
    return SDMMC_ERROR_CC_ERR;
 800c290:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c294:	e039      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_READ_UNDERRUN) == SDMMC_OCR_STREAM_READ_UNDERRUN)
 800c296:	697b      	ldr	r3, [r7, #20]
 800c298:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800c29c:	2b00      	cmp	r3, #0
 800c29e:	d002      	beq.n	800c2a6 <SDMMC_GetCmdResp1+0x162>
  {
    return SDMMC_ERROR_STREAM_READ_UNDERRUN;
 800c2a0:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800c2a4:	e031      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_STREAM_WRITE_OVERRUN) == SDMMC_OCR_STREAM_WRITE_OVERRUN)
 800c2a6:	697b      	ldr	r3, [r7, #20]
 800c2a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800c2ac:	2b00      	cmp	r3, #0
 800c2ae:	d002      	beq.n	800c2b6 <SDMMC_GetCmdResp1+0x172>
  {
    return SDMMC_ERROR_STREAM_WRITE_OVERRUN;
 800c2b0:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 800c2b4:	e029      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CID_CSD_OVERWRITE) == SDMMC_OCR_CID_CSD_OVERWRITE)
 800c2b6:	697b      	ldr	r3, [r7, #20]
 800c2b8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800c2bc:	2b00      	cmp	r3, #0
 800c2be:	d002      	beq.n	800c2c6 <SDMMC_GetCmdResp1+0x182>
  {
    return SDMMC_ERROR_CID_CSD_OVERWRITE;
 800c2c0:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800c2c4:	e021      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_WP_ERASE_SKIP) == SDMMC_OCR_WP_ERASE_SKIP)
 800c2c6:	697b      	ldr	r3, [r7, #20]
 800c2c8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d002      	beq.n	800c2d6 <SDMMC_GetCmdResp1+0x192>
  {
    return SDMMC_ERROR_WP_ERASE_SKIP;
 800c2d0:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 800c2d4:	e019      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_CARD_ECC_DISABLED) == SDMMC_OCR_CARD_ECC_DISABLED)
 800c2d6:	697b      	ldr	r3, [r7, #20]
 800c2d8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c2dc:	2b00      	cmp	r3, #0
 800c2de:	d002      	beq.n	800c2e6 <SDMMC_GetCmdResp1+0x1a2>
  {
    return SDMMC_ERROR_CARD_ECC_DISABLED;
 800c2e0:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 800c2e4:	e011      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_ERASE_RESET) == SDMMC_OCR_ERASE_RESET)
 800c2e6:	697b      	ldr	r3, [r7, #20]
 800c2e8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800c2ec:	2b00      	cmp	r3, #0
 800c2ee:	d002      	beq.n	800c2f6 <SDMMC_GetCmdResp1+0x1b2>
  {
    return SDMMC_ERROR_ERASE_RESET;
 800c2f0:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800c2f4:	e009      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else if((response_r1 & SDMMC_OCR_AKE_SEQ_ERROR) == SDMMC_OCR_AKE_SEQ_ERROR)
 800c2f6:	697b      	ldr	r3, [r7, #20]
 800c2f8:	f003 0308 	and.w	r3, r3, #8
 800c2fc:	2b00      	cmp	r3, #0
 800c2fe:	d002      	beq.n	800c306 <SDMMC_GetCmdResp1+0x1c2>
  {
    return SDMMC_ERROR_AKE_SEQ_ERR;
 800c300:	f44f 0300 	mov.w	r3, #8388608	@ 0x800000
 800c304:	e001      	b.n	800c30a <SDMMC_GetCmdResp1+0x1c6>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c306:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800c30a:	4618      	mov	r0, r3
 800c30c:	3720      	adds	r7, #32
 800c30e:	46bd      	mov	sp, r7
 800c310:	bd80      	pop	{r7, pc}
 800c312:	bf00      	nop
 800c314:	20000048 	.word	0x20000048
 800c318:	10624dd3 	.word	0x10624dd3
 800c31c:	fdffe008 	.word	0xfdffe008

0800c320 <SDMMC_GetCmdResp2>:
  * @brief  Checks for error conditions for R2 (CID or CSD) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp2(SDIO_TypeDef *SDIOx)
{
 800c320:	b480      	push	{r7}
 800c322:	b085      	sub	sp, #20
 800c324:	af00      	add	r7, sp, #0
 800c326:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c328:	4b1f      	ldr	r3, [pc, #124]	@ (800c3a8 <SDMMC_GetCmdResp2+0x88>)
 800c32a:	681b      	ldr	r3, [r3, #0]
 800c32c:	4a1f      	ldr	r2, [pc, #124]	@ (800c3ac <SDMMC_GetCmdResp2+0x8c>)
 800c32e:	fba2 2303 	umull	r2, r3, r2, r3
 800c332:	0a5b      	lsrs	r3, r3, #9
 800c334:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c338:	fb02 f303 	mul.w	r3, r2, r3
 800c33c:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	1e5a      	subs	r2, r3, #1
 800c342:	60fa      	str	r2, [r7, #12]
 800c344:	2b00      	cmp	r3, #0
 800c346:	d102      	bne.n	800c34e <SDMMC_GetCmdResp2+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c348:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c34c:	e026      	b.n	800c39c <SDMMC_GetCmdResp2+0x7c>
    }
    sta_reg = SDIOx->STA;
 800c34e:	687b      	ldr	r3, [r7, #4]
 800c350:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c352:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c354:	68bb      	ldr	r3, [r7, #8]
 800c356:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c35a:	2b00      	cmp	r3, #0
 800c35c:	d0ef      	beq.n	800c33e <SDMMC_GetCmdResp2+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c35e:	68bb      	ldr	r3, [r7, #8]
 800c360:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c364:	2b00      	cmp	r3, #0
 800c366:	d1ea      	bne.n	800c33e <SDMMC_GetCmdResp2+0x1e>
    
  if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c368:	687b      	ldr	r3, [r7, #4]
 800c36a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c36c:	f003 0304 	and.w	r3, r3, #4
 800c370:	2b00      	cmp	r3, #0
 800c372:	d004      	beq.n	800c37e <SDMMC_GetCmdResp2+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c374:	687b      	ldr	r3, [r7, #4]
 800c376:	2204      	movs	r2, #4
 800c378:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c37a:	2304      	movs	r3, #4
 800c37c:	e00e      	b.n	800c39c <SDMMC_GetCmdResp2+0x7c>
  }
  else if (__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c37e:	687b      	ldr	r3, [r7, #4]
 800c380:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c382:	f003 0301 	and.w	r3, r3, #1
 800c386:	2b00      	cmp	r3, #0
 800c388:	d004      	beq.n	800c394 <SDMMC_GetCmdResp2+0x74>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c38a:	687b      	ldr	r3, [r7, #4]
 800c38c:	2201      	movs	r2, #1
 800c38e:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c390:	2301      	movs	r3, #1
 800c392:	e003      	b.n	800c39c <SDMMC_GetCmdResp2+0x7c>
  }
  else
  {
    /* No error flag set */
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c394:	687b      	ldr	r3, [r7, #4]
 800c396:	22c5      	movs	r2, #197	@ 0xc5
 800c398:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  return SDMMC_ERROR_NONE;
 800c39a:	2300      	movs	r3, #0
}
 800c39c:	4618      	mov	r0, r3
 800c39e:	3714      	adds	r7, #20
 800c3a0:	46bd      	mov	sp, r7
 800c3a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c3a6:	4770      	bx	lr
 800c3a8:	20000048 	.word	0x20000048
 800c3ac:	10624dd3 	.word	0x10624dd3

0800c3b0 <SDMMC_GetCmdResp3>:
  * @brief  Checks for error conditions for R3 (OCR) response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp3(SDIO_TypeDef *SDIOx)
{
 800c3b0:	b480      	push	{r7}
 800c3b2:	b085      	sub	sp, #20
 800c3b4:	af00      	add	r7, sp, #0
 800c3b6:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c3b8:	4b1a      	ldr	r3, [pc, #104]	@ (800c424 <SDMMC_GetCmdResp3+0x74>)
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	4a1a      	ldr	r2, [pc, #104]	@ (800c428 <SDMMC_GetCmdResp3+0x78>)
 800c3be:	fba2 2303 	umull	r2, r3, r2, r3
 800c3c2:	0a5b      	lsrs	r3, r3, #9
 800c3c4:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c3c8:	fb02 f303 	mul.w	r3, r2, r3
 800c3cc:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	1e5a      	subs	r2, r3, #1
 800c3d2:	60fa      	str	r2, [r7, #12]
 800c3d4:	2b00      	cmp	r3, #0
 800c3d6:	d102      	bne.n	800c3de <SDMMC_GetCmdResp3+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c3d8:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c3dc:	e01b      	b.n	800c416 <SDMMC_GetCmdResp3+0x66>
    }
    sta_reg = SDIOx->STA;
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3e2:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c3e4:	68bb      	ldr	r3, [r7, #8]
 800c3e6:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c3ea:	2b00      	cmp	r3, #0
 800c3ec:	d0ef      	beq.n	800c3ce <SDMMC_GetCmdResp3+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c3ee:	68bb      	ldr	r3, [r7, #8]
 800c3f0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c3f4:	2b00      	cmp	r3, #0
 800c3f6:	d1ea      	bne.n	800c3ce <SDMMC_GetCmdResp3+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c3f8:	687b      	ldr	r3, [r7, #4]
 800c3fa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c3fc:	f003 0304 	and.w	r3, r3, #4
 800c400:	2b00      	cmp	r3, #0
 800c402:	d004      	beq.n	800c40e <SDMMC_GetCmdResp3+0x5e>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c404:	687b      	ldr	r3, [r7, #4]
 800c406:	2204      	movs	r2, #4
 800c408:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c40a:	2304      	movs	r3, #4
 800c40c:	e003      	b.n	800c416 <SDMMC_GetCmdResp3+0x66>
  }
  else
  {  
    /* Clear all the static flags */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c40e:	687b      	ldr	r3, [r7, #4]
 800c410:	22c5      	movs	r2, #197	@ 0xc5
 800c412:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800c414:	2300      	movs	r3, #0
}
 800c416:	4618      	mov	r0, r3
 800c418:	3714      	adds	r7, #20
 800c41a:	46bd      	mov	sp, r7
 800c41c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c420:	4770      	bx	lr
 800c422:	bf00      	nop
 800c424:	20000048 	.word	0x20000048
 800c428:	10624dd3 	.word	0x10624dd3

0800c42c <SDMMC_GetCmdResp6>:
  * @param  pRCA: Pointer to the variable that will contain the SD card relative 
  *         address RCA   
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp6(SDIO_TypeDef *SDIOx, uint8_t SD_CMD, uint16_t *pRCA)
{
 800c42c:	b580      	push	{r7, lr}
 800c42e:	b088      	sub	sp, #32
 800c430:	af00      	add	r7, sp, #0
 800c432:	60f8      	str	r0, [r7, #12]
 800c434:	460b      	mov	r3, r1
 800c436:	607a      	str	r2, [r7, #4]
 800c438:	72fb      	strb	r3, [r7, #11]
  uint32_t response_r1;
  uint32_t sta_reg;

  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c43a:	4b35      	ldr	r3, [pc, #212]	@ (800c510 <SDMMC_GetCmdResp6+0xe4>)
 800c43c:	681b      	ldr	r3, [r3, #0]
 800c43e:	4a35      	ldr	r2, [pc, #212]	@ (800c514 <SDMMC_GetCmdResp6+0xe8>)
 800c440:	fba2 2303 	umull	r2, r3, r2, r3
 800c444:	0a5b      	lsrs	r3, r3, #9
 800c446:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c44a:	fb02 f303 	mul.w	r3, r2, r3
 800c44e:	61fb      	str	r3, [r7, #28]
  
  do
  {
    if (count-- == 0U)
 800c450:	69fb      	ldr	r3, [r7, #28]
 800c452:	1e5a      	subs	r2, r3, #1
 800c454:	61fa      	str	r2, [r7, #28]
 800c456:	2b00      	cmp	r3, #0
 800c458:	d102      	bne.n	800c460 <SDMMC_GetCmdResp6+0x34>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c45a:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c45e:	e052      	b.n	800c506 <SDMMC_GetCmdResp6+0xda>
    }
    sta_reg = SDIOx->STA;
 800c460:	68fb      	ldr	r3, [r7, #12]
 800c462:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c464:	61bb      	str	r3, [r7, #24]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c466:	69bb      	ldr	r3, [r7, #24]
 800c468:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c46c:	2b00      	cmp	r3, #0
 800c46e:	d0ef      	beq.n	800c450 <SDMMC_GetCmdResp6+0x24>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c470:	69bb      	ldr	r3, [r7, #24]
 800c472:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c476:	2b00      	cmp	r3, #0
 800c478:	d1ea      	bne.n	800c450 <SDMMC_GetCmdResp6+0x24>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c47a:	68fb      	ldr	r3, [r7, #12]
 800c47c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c47e:	f003 0304 	and.w	r3, r3, #4
 800c482:	2b00      	cmp	r3, #0
 800c484:	d004      	beq.n	800c490 <SDMMC_GetCmdResp6+0x64>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c486:	68fb      	ldr	r3, [r7, #12]
 800c488:	2204      	movs	r2, #4
 800c48a:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c48c:	2304      	movs	r3, #4
 800c48e:	e03a      	b.n	800c506 <SDMMC_GetCmdResp6+0xda>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c490:	68fb      	ldr	r3, [r7, #12]
 800c492:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c494:	f003 0301 	and.w	r3, r3, #1
 800c498:	2b00      	cmp	r3, #0
 800c49a:	d004      	beq.n	800c4a6 <SDMMC_GetCmdResp6+0x7a>
  {
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c49c:	68fb      	ldr	r3, [r7, #12]
 800c49e:	2201      	movs	r2, #1
 800c4a0:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c4a2:	2301      	movs	r3, #1
 800c4a4:	e02f      	b.n	800c506 <SDMMC_GetCmdResp6+0xda>
  {
    /* Nothing to do */
  }
  
  /* Check response received is of desired command */
  if(SDIO_GetCommandResponse(SDIOx) != SD_CMD)
 800c4a6:	68f8      	ldr	r0, [r7, #12]
 800c4a8:	f7ff fbcc 	bl	800bc44 <SDIO_GetCommandResponse>
 800c4ac:	4603      	mov	r3, r0
 800c4ae:	461a      	mov	r2, r3
 800c4b0:	7afb      	ldrb	r3, [r7, #11]
 800c4b2:	4293      	cmp	r3, r2
 800c4b4:	d001      	beq.n	800c4ba <SDMMC_GetCmdResp6+0x8e>
  {
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c4b6:	2301      	movs	r3, #1
 800c4b8:	e025      	b.n	800c506 <SDMMC_GetCmdResp6+0xda>
  }
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	22c5      	movs	r2, #197	@ 0xc5
 800c4be:	639a      	str	r2, [r3, #56]	@ 0x38
  
  /* We have received response, retrieve it.  */
  response_r1 = SDIO_GetResponse(SDIOx, SDIO_RESP1);
 800c4c0:	2100      	movs	r1, #0
 800c4c2:	68f8      	ldr	r0, [r7, #12]
 800c4c4:	f7ff fbcb 	bl	800bc5e <SDIO_GetResponse>
 800c4c8:	6178      	str	r0, [r7, #20]
  
  if((response_r1 & (SDMMC_R6_GENERAL_UNKNOWN_ERROR | SDMMC_R6_ILLEGAL_CMD | SDMMC_R6_COM_CRC_FAILED)) == SDMMC_ALLZERO)
 800c4ca:	697b      	ldr	r3, [r7, #20]
 800c4cc:	f403 4360 	and.w	r3, r3, #57344	@ 0xe000
 800c4d0:	2b00      	cmp	r3, #0
 800c4d2:	d106      	bne.n	800c4e2 <SDMMC_GetCmdResp6+0xb6>
  {
    *pRCA = (uint16_t) (response_r1 >> 16);
 800c4d4:	697b      	ldr	r3, [r7, #20]
 800c4d6:	0c1b      	lsrs	r3, r3, #16
 800c4d8:	b29a      	uxth	r2, r3
 800c4da:	687b      	ldr	r3, [r7, #4]
 800c4dc:	801a      	strh	r2, [r3, #0]
    
    return SDMMC_ERROR_NONE;
 800c4de:	2300      	movs	r3, #0
 800c4e0:	e011      	b.n	800c506 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_ILLEGAL_CMD) == SDMMC_R6_ILLEGAL_CMD)
 800c4e2:	697b      	ldr	r3, [r7, #20]
 800c4e4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800c4e8:	2b00      	cmp	r3, #0
 800c4ea:	d002      	beq.n	800c4f2 <SDMMC_GetCmdResp6+0xc6>
  {
    return SDMMC_ERROR_ILLEGAL_CMD;
 800c4ec:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800c4f0:	e009      	b.n	800c506 <SDMMC_GetCmdResp6+0xda>
  }
  else if((response_r1 & SDMMC_R6_COM_CRC_FAILED) == SDMMC_R6_COM_CRC_FAILED)
 800c4f2:	697b      	ldr	r3, [r7, #20]
 800c4f4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800c4f8:	2b00      	cmp	r3, #0
 800c4fa:	d002      	beq.n	800c502 <SDMMC_GetCmdResp6+0xd6>
  {
    return SDMMC_ERROR_COM_CRC_FAILED;
 800c4fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800c500:	e001      	b.n	800c506 <SDMMC_GetCmdResp6+0xda>
  }
  else
  {
    return SDMMC_ERROR_GENERAL_UNKNOWN_ERR;
 800c502:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
  }
}
 800c506:	4618      	mov	r0, r3
 800c508:	3720      	adds	r7, #32
 800c50a:	46bd      	mov	sp, r7
 800c50c:	bd80      	pop	{r7, pc}
 800c50e:	bf00      	nop
 800c510:	20000048 	.word	0x20000048
 800c514:	10624dd3 	.word	0x10624dd3

0800c518 <SDMMC_GetCmdResp7>:
  * @brief  Checks for error conditions for R7 response.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
uint32_t SDMMC_GetCmdResp7(SDIO_TypeDef *SDIOx)
{
 800c518:	b480      	push	{r7}
 800c51a:	b085      	sub	sp, #20
 800c51c:	af00      	add	r7, sp, #0
 800c51e:	6078      	str	r0, [r7, #4]
  uint32_t sta_reg;
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c520:	4b22      	ldr	r3, [pc, #136]	@ (800c5ac <SDMMC_GetCmdResp7+0x94>)
 800c522:	681b      	ldr	r3, [r3, #0]
 800c524:	4a22      	ldr	r2, [pc, #136]	@ (800c5b0 <SDMMC_GetCmdResp7+0x98>)
 800c526:	fba2 2303 	umull	r2, r3, r2, r3
 800c52a:	0a5b      	lsrs	r3, r3, #9
 800c52c:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c530:	fb02 f303 	mul.w	r3, r2, r3
 800c534:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	1e5a      	subs	r2, r3, #1
 800c53a:	60fa      	str	r2, [r7, #12]
 800c53c:	2b00      	cmp	r3, #0
 800c53e:	d102      	bne.n	800c546 <SDMMC_GetCmdResp7+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c540:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c544:	e02c      	b.n	800c5a0 <SDMMC_GetCmdResp7+0x88>
    }
    sta_reg = SDIOx->STA;
 800c546:	687b      	ldr	r3, [r7, #4]
 800c548:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c54a:	60bb      	str	r3, [r7, #8]
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c54c:	68bb      	ldr	r3, [r7, #8]
 800c54e:	f003 0345 	and.w	r3, r3, #69	@ 0x45
 800c552:	2b00      	cmp	r3, #0
 800c554:	d0ef      	beq.n	800c536 <SDMMC_GetCmdResp7+0x1e>
         ((sta_reg & SDIO_FLAG_CMDACT) != 0U ));
 800c556:	68bb      	ldr	r3, [r7, #8]
 800c558:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
  }while(((sta_reg & (SDIO_FLAG_CCRCFAIL | SDIO_FLAG_CMDREND | SDIO_FLAG_CTIMEOUT)) == 0U) ||
 800c55c:	2b00      	cmp	r3, #0
 800c55e:	d1ea      	bne.n	800c536 <SDMMC_GetCmdResp7+0x1e>
    
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT))
 800c560:	687b      	ldr	r3, [r7, #4]
 800c562:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c564:	f003 0304 	and.w	r3, r3, #4
 800c568:	2b00      	cmp	r3, #0
 800c56a:	d004      	beq.n	800c576 <SDMMC_GetCmdResp7+0x5e>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CTIMEOUT);
 800c56c:	687b      	ldr	r3, [r7, #4]
 800c56e:	2204      	movs	r2, #4
 800c570:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_RSP_TIMEOUT;
 800c572:	2304      	movs	r3, #4
 800c574:	e014      	b.n	800c5a0 <SDMMC_GetCmdResp7+0x88>
  }
  else if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL))
 800c576:	687b      	ldr	r3, [r7, #4]
 800c578:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c57a:	f003 0301 	and.w	r3, r3, #1
 800c57e:	2b00      	cmp	r3, #0
 800c580:	d004      	beq.n	800c58c <SDMMC_GetCmdResp7+0x74>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CCRCFAIL);
 800c582:	687b      	ldr	r3, [r7, #4]
 800c584:	2201      	movs	r2, #1
 800c586:	639a      	str	r2, [r3, #56]	@ 0x38
    
    return SDMMC_ERROR_CMD_CRC_FAIL;
 800c588:	2301      	movs	r3, #1
 800c58a:	e009      	b.n	800c5a0 <SDMMC_GetCmdResp7+0x88>
  else
  {
    /* Nothing to do */
  }
  
  if(__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDREND))
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c590:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c594:	2b00      	cmp	r3, #0
 800c596:	d002      	beq.n	800c59e <SDMMC_GetCmdResp7+0x86>
  {
    /* Card is SD V2.0 compliant */
    __SDIO_CLEAR_FLAG(SDIOx, SDIO_FLAG_CMDREND);
 800c598:	687b      	ldr	r3, [r7, #4]
 800c59a:	2240      	movs	r2, #64	@ 0x40
 800c59c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  
  return SDMMC_ERROR_NONE;
 800c59e:	2300      	movs	r3, #0
  
}
 800c5a0:	4618      	mov	r0, r3
 800c5a2:	3714      	adds	r7, #20
 800c5a4:	46bd      	mov	sp, r7
 800c5a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c5aa:	4770      	bx	lr
 800c5ac:	20000048 	.word	0x20000048
 800c5b0:	10624dd3 	.word	0x10624dd3

0800c5b4 <SDMMC_GetCmdError>:
  * @brief  Checks for error conditions for CMD0.
  * @param  SDIOx Pointer to SDMMC register base
  * @retval SD Card error state
  */
static uint32_t SDMMC_GetCmdError(SDIO_TypeDef *SDIOx)
{
 800c5b4:	b480      	push	{r7}
 800c5b6:	b085      	sub	sp, #20
 800c5b8:	af00      	add	r7, sp, #0
 800c5ba:	6078      	str	r0, [r7, #4]
  /* 8 is the number of required instructions cycles for the below loop statement.
  The SDIO_CMDTIMEOUT is expressed in ms */
  uint32_t count = SDIO_CMDTIMEOUT * (SystemCoreClock / 8U /1000U);
 800c5bc:	4b11      	ldr	r3, [pc, #68]	@ (800c604 <SDMMC_GetCmdError+0x50>)
 800c5be:	681b      	ldr	r3, [r3, #0]
 800c5c0:	4a11      	ldr	r2, [pc, #68]	@ (800c608 <SDMMC_GetCmdError+0x54>)
 800c5c2:	fba2 2303 	umull	r2, r3, r2, r3
 800c5c6:	0a5b      	lsrs	r3, r3, #9
 800c5c8:	f241 3288 	movw	r2, #5000	@ 0x1388
 800c5cc:	fb02 f303 	mul.w	r3, r2, r3
 800c5d0:	60fb      	str	r3, [r7, #12]
  
  do
  {
    if (count-- == 0U)
 800c5d2:	68fb      	ldr	r3, [r7, #12]
 800c5d4:	1e5a      	subs	r2, r3, #1
 800c5d6:	60fa      	str	r2, [r7, #12]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	d102      	bne.n	800c5e2 <SDMMC_GetCmdError+0x2e>
    {
      return SDMMC_ERROR_TIMEOUT;
 800c5dc:	f04f 4300 	mov.w	r3, #2147483648	@ 0x80000000
 800c5e0:	e009      	b.n	800c5f6 <SDMMC_GetCmdError+0x42>
    }
    
  }while(!__SDIO_GET_FLAG(SDIOx, SDIO_FLAG_CMDSENT));
 800c5e2:	687b      	ldr	r3, [r7, #4]
 800c5e4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c5e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c5ea:	2b00      	cmp	r3, #0
 800c5ec:	d0f1      	beq.n	800c5d2 <SDMMC_GetCmdError+0x1e>
  
  /* Clear all the static flags */
  __SDIO_CLEAR_FLAG(SDIOx, SDIO_STATIC_CMD_FLAGS);
 800c5ee:	687b      	ldr	r3, [r7, #4]
 800c5f0:	22c5      	movs	r2, #197	@ 0xc5
 800c5f2:	639a      	str	r2, [r3, #56]	@ 0x38
  
  return SDMMC_ERROR_NONE;
 800c5f4:	2300      	movs	r3, #0
}
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	3714      	adds	r7, #20
 800c5fa:	46bd      	mov	sp, r7
 800c5fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c600:	4770      	bx	lr
 800c602:	bf00      	nop
 800c604:	20000048 	.word	0x20000048
 800c608:	10624dd3 	.word	0x10624dd3

0800c60c <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800c60c:	b580      	push	{r7, lr}
 800c60e:	af00      	add	r7, sp, #0
  /*## FatFS: Link the SD driver ###########################*/
  retSD = FATFS_LinkDriver(&SD_Driver, SDPath);
 800c610:	4904      	ldr	r1, [pc, #16]	@ (800c624 <MX_FATFS_Init+0x18>)
 800c612:	4805      	ldr	r0, [pc, #20]	@ (800c628 <MX_FATFS_Init+0x1c>)
 800c614:	f002 fea8 	bl	800f368 <FATFS_LinkDriver>
 800c618:	4603      	mov	r3, r0
 800c61a:	461a      	mov	r2, r3
 800c61c:	4b03      	ldr	r3, [pc, #12]	@ (800c62c <MX_FATFS_Init+0x20>)
 800c61e:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800c620:	bf00      	nop
 800c622:	bd80      	pop	{r7, pc}
 800c624:	20015f10 	.word	0x20015f10
 800c628:	08014494 	.word	0x08014494
 800c62c:	20015f0c 	.word	0x20015f0c

0800c630 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800c630:	b480      	push	{r7}
 800c632:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800c634:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800c636:	4618      	mov	r0, r3
 800c638:	46bd      	mov	sp, r7
 800c63a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c63e:	4770      	bx	lr

0800c640 <BSP_SD_Init>:
/**
  * @brief  Initializes the SD card device.
  * @retval SD status
  */
__weak uint8_t BSP_SD_Init(void)
{
 800c640:	b580      	push	{r7, lr}
 800c642:	b082      	sub	sp, #8
 800c644:	af00      	add	r7, sp, #0
  uint8_t sd_state = MSD_OK;
 800c646:	2300      	movs	r3, #0
 800c648:	71fb      	strb	r3, [r7, #7]
  /* Check if the SD card is plugged in the slot */
  if (BSP_SD_IsDetected() != SD_PRESENT)
 800c64a:	f000 f87b 	bl	800c744 <BSP_SD_IsDetected>
 800c64e:	4603      	mov	r3, r0
 800c650:	2b01      	cmp	r3, #1
 800c652:	d001      	beq.n	800c658 <BSP_SD_Init+0x18>
  {
    return MSD_ERROR;
 800c654:	2301      	movs	r3, #1
 800c656:	e012      	b.n	800c67e <BSP_SD_Init+0x3e>
  }
  /* HAL SD initialization */
  sd_state = HAL_SD_Init(&hsd);
 800c658:	480b      	ldr	r0, [pc, #44]	@ (800c688 <BSP_SD_Init+0x48>)
 800c65a:	f7fc fb09 	bl	8008c70 <HAL_SD_Init>
 800c65e:	4603      	mov	r3, r0
 800c660:	71fb      	strb	r3, [r7, #7]
  /* Configure SD Bus width (4 bits mode selected) */
  if (sd_state == MSD_OK)
 800c662:	79fb      	ldrb	r3, [r7, #7]
 800c664:	2b00      	cmp	r3, #0
 800c666:	d109      	bne.n	800c67c <BSP_SD_Init+0x3c>
  {
    /* Enable wide operation */
    if (HAL_SD_ConfigWideBusOperation(&hsd, SDIO_BUS_WIDE_4B) != HAL_OK)
 800c668:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800c66c:	4806      	ldr	r0, [pc, #24]	@ (800c688 <BSP_SD_Init+0x48>)
 800c66e:	f7fc ff49 	bl	8009504 <HAL_SD_ConfigWideBusOperation>
 800c672:	4603      	mov	r3, r0
 800c674:	2b00      	cmp	r3, #0
 800c676:	d001      	beq.n	800c67c <BSP_SD_Init+0x3c>
    {
      sd_state = MSD_ERROR;
 800c678:	2301      	movs	r3, #1
 800c67a:	71fb      	strb	r3, [r7, #7]
    }
  }

  return sd_state;
 800c67c:	79fb      	ldrb	r3, [r7, #7]
}
 800c67e:	4618      	mov	r0, r3
 800c680:	3708      	adds	r7, #8
 800c682:	46bd      	mov	sp, r7
 800c684:	bd80      	pop	{r7, pc}
 800c686:	bf00      	nop
 800c688:	20015c24 	.word	0x20015c24

0800c68c <BSP_SD_ReadBlocks_DMA>:
  * @param  ReadAddr: Address from where data is to be read
  * @param  NumOfBlocks: Number of SD blocks to read
  * @retval SD status
  */
__weak uint8_t BSP_SD_ReadBlocks_DMA(uint32_t *pData, uint32_t ReadAddr, uint32_t NumOfBlocks)
{
 800c68c:	b580      	push	{r7, lr}
 800c68e:	b086      	sub	sp, #24
 800c690:	af00      	add	r7, sp, #0
 800c692:	60f8      	str	r0, [r7, #12]
 800c694:	60b9      	str	r1, [r7, #8]
 800c696:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c698:	2300      	movs	r3, #0
 800c69a:	75fb      	strb	r3, [r7, #23]

  /* Read block(s) in DMA transfer mode */
  if (HAL_SD_ReadBlocks_DMA(&hsd, (uint8_t *)pData, ReadAddr, NumOfBlocks) != HAL_OK)
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	68ba      	ldr	r2, [r7, #8]
 800c6a0:	68f9      	ldr	r1, [r7, #12]
 800c6a2:	4806      	ldr	r0, [pc, #24]	@ (800c6bc <BSP_SD_ReadBlocks_DMA+0x30>)
 800c6a4:	f7fc fb8c 	bl	8008dc0 <HAL_SD_ReadBlocks_DMA>
 800c6a8:	4603      	mov	r3, r0
 800c6aa:	2b00      	cmp	r3, #0
 800c6ac:	d001      	beq.n	800c6b2 <BSP_SD_ReadBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c6ae:	2301      	movs	r3, #1
 800c6b0:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c6b2:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6b4:	4618      	mov	r0, r3
 800c6b6:	3718      	adds	r7, #24
 800c6b8:	46bd      	mov	sp, r7
 800c6ba:	bd80      	pop	{r7, pc}
 800c6bc:	20015c24 	.word	0x20015c24

0800c6c0 <BSP_SD_WriteBlocks_DMA>:
  * @param  WriteAddr: Address from where data is to be written
  * @param  NumOfBlocks: Number of SD blocks to write
  * @retval SD status
  */
__weak uint8_t BSP_SD_WriteBlocks_DMA(uint32_t *pData, uint32_t WriteAddr, uint32_t NumOfBlocks)
{
 800c6c0:	b580      	push	{r7, lr}
 800c6c2:	b086      	sub	sp, #24
 800c6c4:	af00      	add	r7, sp, #0
 800c6c6:	60f8      	str	r0, [r7, #12]
 800c6c8:	60b9      	str	r1, [r7, #8]
 800c6ca:	607a      	str	r2, [r7, #4]
  uint8_t sd_state = MSD_OK;
 800c6cc:	2300      	movs	r3, #0
 800c6ce:	75fb      	strb	r3, [r7, #23]

  /* Write block(s) in DMA transfer mode */
  if (HAL_SD_WriteBlocks_DMA(&hsd, (uint8_t *)pData, WriteAddr, NumOfBlocks) != HAL_OK)
 800c6d0:	687b      	ldr	r3, [r7, #4]
 800c6d2:	68ba      	ldr	r2, [r7, #8]
 800c6d4:	68f9      	ldr	r1, [r7, #12]
 800c6d6:	4806      	ldr	r0, [pc, #24]	@ (800c6f0 <BSP_SD_WriteBlocks_DMA+0x30>)
 800c6d8:	f7fc fc54 	bl	8008f84 <HAL_SD_WriteBlocks_DMA>
 800c6dc:	4603      	mov	r3, r0
 800c6de:	2b00      	cmp	r3, #0
 800c6e0:	d001      	beq.n	800c6e6 <BSP_SD_WriteBlocks_DMA+0x26>
  {
    sd_state = MSD_ERROR;
 800c6e2:	2301      	movs	r3, #1
 800c6e4:	75fb      	strb	r3, [r7, #23]
  }

  return sd_state;
 800c6e6:	7dfb      	ldrb	r3, [r7, #23]
}
 800c6e8:	4618      	mov	r0, r3
 800c6ea:	3718      	adds	r7, #24
 800c6ec:	46bd      	mov	sp, r7
 800c6ee:	bd80      	pop	{r7, pc}
 800c6f0:	20015c24 	.word	0x20015c24

0800c6f4 <BSP_SD_GetCardState>:
  *          This value can be one of the following values:
  *            @arg  SD_TRANSFER_OK: No data transfer is acting
  *            @arg  SD_TRANSFER_BUSY: Data transfer is acting
  */
__weak uint8_t BSP_SD_GetCardState(void)
{
 800c6f4:	b580      	push	{r7, lr}
 800c6f6:	af00      	add	r7, sp, #0
  return ((HAL_SD_GetCardState(&hsd) == HAL_SD_CARD_TRANSFER ) ? SD_TRANSFER_OK : SD_TRANSFER_BUSY);
 800c6f8:	4805      	ldr	r0, [pc, #20]	@ (800c710 <BSP_SD_GetCardState+0x1c>)
 800c6fa:	f7fc ff9d 	bl	8009638 <HAL_SD_GetCardState>
 800c6fe:	4603      	mov	r3, r0
 800c700:	2b04      	cmp	r3, #4
 800c702:	bf14      	ite	ne
 800c704:	2301      	movne	r3, #1
 800c706:	2300      	moveq	r3, #0
 800c708:	b2db      	uxtb	r3, r3
}
 800c70a:	4618      	mov	r0, r3
 800c70c:	bd80      	pop	{r7, pc}
 800c70e:	bf00      	nop
 800c710:	20015c24 	.word	0x20015c24

0800c714 <BSP_SD_GetCardInfo>:
  * @brief  Get SD information about specific SD card.
  * @param  CardInfo: Pointer to HAL_SD_CardInfoTypedef structure
  * @retval None
  */
__weak void BSP_SD_GetCardInfo(HAL_SD_CardInfoTypeDef *CardInfo)
{
 800c714:	b580      	push	{r7, lr}
 800c716:	b082      	sub	sp, #8
 800c718:	af00      	add	r7, sp, #0
 800c71a:	6078      	str	r0, [r7, #4]
  /* Get SD card Information */
  HAL_SD_GetCardInfo(&hsd, CardInfo);
 800c71c:	6879      	ldr	r1, [r7, #4]
 800c71e:	4803      	ldr	r0, [pc, #12]	@ (800c72c <BSP_SD_GetCardInfo+0x18>)
 800c720:	f7fc fec4 	bl	80094ac <HAL_SD_GetCardInfo>
}
 800c724:	bf00      	nop
 800c726:	3708      	adds	r7, #8
 800c728:	46bd      	mov	sp, r7
 800c72a:	bd80      	pop	{r7, pc}
 800c72c:	20015c24 	.word	0x20015c24

0800c730 <HAL_SD_RxCpltCallback>:
  * @brief Rx Transfer completed callback
  * @param hsd: SD handle
  * @retval None
  */
void HAL_SD_RxCpltCallback(SD_HandleTypeDef *hsd)
{
 800c730:	b580      	push	{r7, lr}
 800c732:	b082      	sub	sp, #8
 800c734:	af00      	add	r7, sp, #0
 800c736:	6078      	str	r0, [r7, #4]
  BSP_SD_ReadCpltCallback();
 800c738:	f000 f996 	bl	800ca68 <BSP_SD_ReadCpltCallback>
}
 800c73c:	bf00      	nop
 800c73e:	3708      	adds	r7, #8
 800c740:	46bd      	mov	sp, r7
 800c742:	bd80      	pop	{r7, pc}

0800c744 <BSP_SD_IsDetected>:
 * @brief  Detects if SD card is correctly plugged in the memory slot or not.
 * @param  None
 * @retval Returns if SD is detected or not
 */
__weak uint8_t BSP_SD_IsDetected(void)
{
 800c744:	b480      	push	{r7}
 800c746:	b083      	sub	sp, #12
 800c748:	af00      	add	r7, sp, #0
  __IO uint8_t status = SD_PRESENT;
 800c74a:	2301      	movs	r3, #1
 800c74c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN 1 */
  /* user code can be inserted here */
  /* USER CODE END 1 */

  return status;
 800c74e:	79fb      	ldrb	r3, [r7, #7]
 800c750:	b2db      	uxtb	r3, r3
}
 800c752:	4618      	mov	r0, r3
 800c754:	370c      	adds	r7, #12
 800c756:	46bd      	mov	sp, r7
 800c758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c75c:	4770      	bx	lr

0800c75e <SD_CheckStatusWithTimeout>:
/* USER CODE END beforeFunctionSection */

/* Private functions ---------------------------------------------------------*/

static int SD_CheckStatusWithTimeout(uint32_t timeout)
{
 800c75e:	b580      	push	{r7, lr}
 800c760:	b084      	sub	sp, #16
 800c762:	af00      	add	r7, sp, #0
 800c764:	6078      	str	r0, [r7, #4]
  uint32_t timer;
  /* block until SDIO peripheral is ready again or a timeout occur */
#if (osCMSIS <= 0x20000U)
  timer = osKernelSysTick();
 800c766:	f002 fe97 	bl	800f498 <osKernelSysTick>
 800c76a:	60f8      	str	r0, [r7, #12]
  while( osKernelSysTick() - timer < timeout)
 800c76c:	e006      	b.n	800c77c <SD_CheckStatusWithTimeout+0x1e>
#else
  timer = osKernelGetTickCount();
  while( osKernelGetTickCount() - timer < timeout)
#endif
  {
    if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c76e:	f7ff ffc1 	bl	800c6f4 <BSP_SD_GetCardState>
 800c772:	4603      	mov	r3, r0
 800c774:	2b00      	cmp	r3, #0
 800c776:	d101      	bne.n	800c77c <SD_CheckStatusWithTimeout+0x1e>
    {
      return 0;
 800c778:	2300      	movs	r3, #0
 800c77a:	e009      	b.n	800c790 <SD_CheckStatusWithTimeout+0x32>
  while( osKernelSysTick() - timer < timeout)
 800c77c:	f002 fe8c 	bl	800f498 <osKernelSysTick>
 800c780:	4602      	mov	r2, r0
 800c782:	68fb      	ldr	r3, [r7, #12]
 800c784:	1ad3      	subs	r3, r2, r3
 800c786:	687a      	ldr	r2, [r7, #4]
 800c788:	429a      	cmp	r2, r3
 800c78a:	d8f0      	bhi.n	800c76e <SD_CheckStatusWithTimeout+0x10>
    }
  }

  return -1;
 800c78c:	f04f 33ff 	mov.w	r3, #4294967295
}
 800c790:	4618      	mov	r0, r3
 800c792:	3710      	adds	r7, #16
 800c794:	46bd      	mov	sp, r7
 800c796:	bd80      	pop	{r7, pc}

0800c798 <SD_CheckStatus>:

static DSTATUS SD_CheckStatus(BYTE lun)
{
 800c798:	b580      	push	{r7, lr}
 800c79a:	b082      	sub	sp, #8
 800c79c:	af00      	add	r7, sp, #0
 800c79e:	4603      	mov	r3, r0
 800c7a0:	71fb      	strb	r3, [r7, #7]
  Stat = STA_NOINIT;
 800c7a2:	4b0b      	ldr	r3, [pc, #44]	@ (800c7d0 <SD_CheckStatus+0x38>)
 800c7a4:	2201      	movs	r2, #1
 800c7a6:	701a      	strb	r2, [r3, #0]

  if(BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c7a8:	f7ff ffa4 	bl	800c6f4 <BSP_SD_GetCardState>
 800c7ac:	4603      	mov	r3, r0
 800c7ae:	2b00      	cmp	r3, #0
 800c7b0:	d107      	bne.n	800c7c2 <SD_CheckStatus+0x2a>
  {
    Stat &= ~STA_NOINIT;
 800c7b2:	4b07      	ldr	r3, [pc, #28]	@ (800c7d0 <SD_CheckStatus+0x38>)
 800c7b4:	781b      	ldrb	r3, [r3, #0]
 800c7b6:	b2db      	uxtb	r3, r3
 800c7b8:	f023 0301 	bic.w	r3, r3, #1
 800c7bc:	b2da      	uxtb	r2, r3
 800c7be:	4b04      	ldr	r3, [pc, #16]	@ (800c7d0 <SD_CheckStatus+0x38>)
 800c7c0:	701a      	strb	r2, [r3, #0]
  }

  return Stat;
 800c7c2:	4b03      	ldr	r3, [pc, #12]	@ (800c7d0 <SD_CheckStatus+0x38>)
 800c7c4:	781b      	ldrb	r3, [r3, #0]
 800c7c6:	b2db      	uxtb	r3, r3
}
 800c7c8:	4618      	mov	r0, r3
 800c7ca:	3708      	adds	r7, #8
 800c7cc:	46bd      	mov	sp, r7
 800c7ce:	bd80      	pop	{r7, pc}
 800c7d0:	20000074 	.word	0x20000074

0800c7d4 <SD_initialize>:
  * @brief  Initializes a Drive
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_initialize(BYTE lun)
{
 800c7d4:	b590      	push	{r4, r7, lr}
 800c7d6:	b087      	sub	sp, #28
 800c7d8:	af00      	add	r7, sp, #0
 800c7da:	4603      	mov	r3, r0
 800c7dc:	71fb      	strb	r3, [r7, #7]
Stat = STA_NOINIT;
 800c7de:	4b20      	ldr	r3, [pc, #128]	@ (800c860 <SD_initialize+0x8c>)
 800c7e0:	2201      	movs	r2, #1
 800c7e2:	701a      	strb	r2, [r3, #0]
  /*
   * check that the kernel has been started before continuing
   * as the osMessage API will fail otherwise
   */
#if (osCMSIS <= 0x20000U)
  if(osKernelRunning())
 800c7e4:	f002 fe4c 	bl	800f480 <osKernelRunning>
 800c7e8:	4603      	mov	r3, r0
 800c7ea:	2b00      	cmp	r3, #0
 800c7ec:	d030      	beq.n	800c850 <SD_initialize+0x7c>
  if(osKernelGetState() == osKernelRunning)
#endif
  {
#if !defined(DISABLE_SD_INIT)

    if(BSP_SD_Init() == MSD_OK)
 800c7ee:	f7ff ff27 	bl	800c640 <BSP_SD_Init>
 800c7f2:	4603      	mov	r3, r0
 800c7f4:	2b00      	cmp	r3, #0
 800c7f6:	d107      	bne.n	800c808 <SD_initialize+0x34>
    {
      Stat = SD_CheckStatus(lun);
 800c7f8:	79fb      	ldrb	r3, [r7, #7]
 800c7fa:	4618      	mov	r0, r3
 800c7fc:	f7ff ffcc 	bl	800c798 <SD_CheckStatus>
 800c800:	4603      	mov	r3, r0
 800c802:	461a      	mov	r2, r3
 800c804:	4b16      	ldr	r3, [pc, #88]	@ (800c860 <SD_initialize+0x8c>)
 800c806:	701a      	strb	r2, [r3, #0]
    /*
    * if the SD is correctly initialized, create the operation queue
    * if not already created
    */

    if (Stat != STA_NOINIT)
 800c808:	4b15      	ldr	r3, [pc, #84]	@ (800c860 <SD_initialize+0x8c>)
 800c80a:	781b      	ldrb	r3, [r3, #0]
 800c80c:	b2db      	uxtb	r3, r3
 800c80e:	2b01      	cmp	r3, #1
 800c810:	d01e      	beq.n	800c850 <SD_initialize+0x7c>
    {
      if (SDQueueID == NULL)
 800c812:	4b14      	ldr	r3, [pc, #80]	@ (800c864 <SD_initialize+0x90>)
 800c814:	681b      	ldr	r3, [r3, #0]
 800c816:	2b00      	cmp	r3, #0
 800c818:	d10e      	bne.n	800c838 <SD_initialize+0x64>
      {
 #if (osCMSIS <= 0x20000U)
      osMessageQDef(SD_Queue, QUEUE_SIZE, uint16_t);
 800c81a:	4b13      	ldr	r3, [pc, #76]	@ (800c868 <SD_initialize+0x94>)
 800c81c:	f107 0408 	add.w	r4, r7, #8
 800c820:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800c822:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
      SDQueueID = osMessageCreate (osMessageQ(SD_Queue), NULL);
 800c826:	f107 0308 	add.w	r3, r7, #8
 800c82a:	2100      	movs	r1, #0
 800c82c:	4618      	mov	r0, r3
 800c82e:	f003 f808 	bl	800f842 <osMessageCreate>
 800c832:	4603      	mov	r3, r0
 800c834:	4a0b      	ldr	r2, [pc, #44]	@ (800c864 <SD_initialize+0x90>)
 800c836:	6013      	str	r3, [r2, #0]
#else
      SDQueueID = osMessageQueueNew(QUEUE_SIZE, 2, NULL);
#endif
      }

      if (SDQueueID == NULL)
 800c838:	4b0a      	ldr	r3, [pc, #40]	@ (800c864 <SD_initialize+0x90>)
 800c83a:	681b      	ldr	r3, [r3, #0]
 800c83c:	2b00      	cmp	r3, #0
 800c83e:	d107      	bne.n	800c850 <SD_initialize+0x7c>
      {
        Stat |= STA_NOINIT;
 800c840:	4b07      	ldr	r3, [pc, #28]	@ (800c860 <SD_initialize+0x8c>)
 800c842:	781b      	ldrb	r3, [r3, #0]
 800c844:	b2db      	uxtb	r3, r3
 800c846:	f043 0301 	orr.w	r3, r3, #1
 800c84a:	b2da      	uxtb	r2, r3
 800c84c:	4b04      	ldr	r3, [pc, #16]	@ (800c860 <SD_initialize+0x8c>)
 800c84e:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  return Stat;
 800c850:	4b03      	ldr	r3, [pc, #12]	@ (800c860 <SD_initialize+0x8c>)
 800c852:	781b      	ldrb	r3, [r3, #0]
 800c854:	b2db      	uxtb	r3, r3
}
 800c856:	4618      	mov	r0, r3
 800c858:	371c      	adds	r7, #28
 800c85a:	46bd      	mov	sp, r7
 800c85c:	bd90      	pop	{r4, r7, pc}
 800c85e:	bf00      	nop
 800c860:	20000074 	.word	0x20000074
 800c864:	20016148 	.word	0x20016148
 800c868:	08013c10 	.word	0x08013c10

0800c86c <SD_status>:
  * @brief  Gets Disk Status
  * @param  lun : not used
  * @retval DSTATUS: Operation status
  */
DSTATUS SD_status(BYTE lun)
{
 800c86c:	b580      	push	{r7, lr}
 800c86e:	b082      	sub	sp, #8
 800c870:	af00      	add	r7, sp, #0
 800c872:	4603      	mov	r3, r0
 800c874:	71fb      	strb	r3, [r7, #7]
  return SD_CheckStatus(lun);
 800c876:	79fb      	ldrb	r3, [r7, #7]
 800c878:	4618      	mov	r0, r3
 800c87a:	f7ff ff8d 	bl	800c798 <SD_CheckStatus>
 800c87e:	4603      	mov	r3, r0
}
 800c880:	4618      	mov	r0, r3
 800c882:	3708      	adds	r7, #8
 800c884:	46bd      	mov	sp, r7
 800c886:	bd80      	pop	{r7, pc}

0800c888 <SD_read>:
  * @param  count: Number of sectors to read (1..128)
  * @retval DRESULT: Operation result
  */

DRESULT SD_read(BYTE lun, BYTE *buff, DWORD sector, UINT count)
{
 800c888:	b580      	push	{r7, lr}
 800c88a:	b08a      	sub	sp, #40	@ 0x28
 800c88c:	af00      	add	r7, sp, #0
 800c88e:	60b9      	str	r1, [r7, #8]
 800c890:	607a      	str	r2, [r7, #4]
 800c892:	603b      	str	r3, [r7, #0]
 800c894:	4603      	mov	r3, r0
 800c896:	73fb      	strb	r3, [r7, #15]
  uint8_t ret;
  DRESULT res = RES_ERROR;
 800c898:	2301      	movs	r3, #1
 800c89a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
#endif
  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c89e:	f247 5030 	movw	r0, #30000	@ 0x7530
 800c8a2:	f7ff ff5c 	bl	800c75e <SD_CheckStatusWithTimeout>
 800c8a6:	4603      	mov	r3, r0
 800c8a8:	2b00      	cmp	r3, #0
 800c8aa:	da02      	bge.n	800c8b2 <SD_read+0x2a>
  {
    return res;
 800c8ac:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c8b0:	e032      	b.n	800c918 <SD_read+0x90>
#if defined(ENABLE_SCRATCH_BUFFER)
  if (!((uint32_t)buff & 0x3))
  {
#endif
    /* Fast path cause destination buffer is correctly aligned */
    ret = BSP_SD_ReadBlocks_DMA((uint32_t*)buff, (uint32_t)(sector), count);
 800c8b2:	683a      	ldr	r2, [r7, #0]
 800c8b4:	6879      	ldr	r1, [r7, #4]
 800c8b6:	68b8      	ldr	r0, [r7, #8]
 800c8b8:	f7ff fee8 	bl	800c68c <BSP_SD_ReadBlocks_DMA>
 800c8bc:	4603      	mov	r3, r0
 800c8be:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26

    if (ret == MSD_OK) {
 800c8c2:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d124      	bne.n	800c914 <SD_read+0x8c>
#if (osCMSIS < 0x20000U)
    /* wait for a message from the queue or a timeout */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800c8ca:	4b15      	ldr	r3, [pc, #84]	@ (800c920 <SD_read+0x98>)
 800c8cc:	6819      	ldr	r1, [r3, #0]
 800c8ce:	f107 0314 	add.w	r3, r7, #20
 800c8d2:	f247 5230 	movw	r2, #30000	@ 0x7530
 800c8d6:	4618      	mov	r0, r3
 800c8d8:	f003 f81c 	bl	800f914 <osMessageGet>

    if (event.status == osEventMessage)
 800c8dc:	697b      	ldr	r3, [r7, #20]
 800c8de:	2b10      	cmp	r3, #16
 800c8e0:	d118      	bne.n	800c914 <SD_read+0x8c>
    {
      if (event.value.v == READ_CPLT_MSG)
 800c8e2:	69bb      	ldr	r3, [r7, #24]
 800c8e4:	2b01      	cmp	r3, #1
 800c8e6:	d115      	bne.n	800c914 <SD_read+0x8c>
      {
        timer = osKernelSysTick();
 800c8e8:	f002 fdd6 	bl	800f498 <osKernelSysTick>
 800c8ec:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800c8ee:	e008      	b.n	800c902 <SD_read+0x7a>
            timer = osKernelGetTickCount();
            /* block until SDIO IP is ready or a timeout occur */
            while(osKernelGetTickCount() - timer <SD_TIMEOUT)
#endif
            {
              if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c8f0:	f7ff ff00 	bl	800c6f4 <BSP_SD_GetCardState>
 800c8f4:	4603      	mov	r3, r0
 800c8f6:	2b00      	cmp	r3, #0
 800c8f8:	d103      	bne.n	800c902 <SD_read+0x7a>
              {
                res = RES_OK;
 800c8fa:	2300      	movs	r3, #0
 800c8fc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                adjust the address and the D-Cache size to invalidate accordingly.
                */
                alignedAddr = (uint32_t)buff & ~0x1F;
                SCB_InvalidateDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif
                break;
 800c900:	e008      	b.n	800c914 <SD_read+0x8c>
        while(osKernelSysTick() - timer <SD_TIMEOUT)
 800c902:	f002 fdc9 	bl	800f498 <osKernelSysTick>
 800c906:	4602      	mov	r2, r0
 800c908:	6a3b      	ldr	r3, [r7, #32]
 800c90a:	1ad3      	subs	r3, r2, r3
 800c90c:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c910:	4293      	cmp	r3, r2
 800c912:	d9ed      	bls.n	800c8f0 <SD_read+0x68>

      if ((i == count) && (ret == MSD_OK ))
        res = RES_OK;
    }
#endif
  return res;
 800c914:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c918:	4618      	mov	r0, r3
 800c91a:	3728      	adds	r7, #40	@ 0x28
 800c91c:	46bd      	mov	sp, r7
 800c91e:	bd80      	pop	{r7, pc}
 800c920:	20016148 	.word	0x20016148

0800c924 <SD_write>:
  * @retval DRESULT: Operation result
  */
#if _USE_WRITE == 1

DRESULT SD_write(BYTE lun, const BYTE *buff, DWORD sector, UINT count)
{
 800c924:	b580      	push	{r7, lr}
 800c926:	b08a      	sub	sp, #40	@ 0x28
 800c928:	af00      	add	r7, sp, #0
 800c92a:	60b9      	str	r1, [r7, #8]
 800c92c:	607a      	str	r2, [r7, #4]
 800c92e:	603b      	str	r3, [r7, #0]
 800c930:	4603      	mov	r3, r0
 800c932:	73fb      	strb	r3, [r7, #15]
  DRESULT res = RES_ERROR;
 800c934:	2301      	movs	r3, #1
 800c936:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

  /*
  * ensure the SDCard is ready for a new operation
  */

  if (SD_CheckStatusWithTimeout(SD_TIMEOUT) < 0)
 800c93a:	f247 5030 	movw	r0, #30000	@ 0x7530
 800c93e:	f7ff ff0e 	bl	800c75e <SD_CheckStatusWithTimeout>
 800c942:	4603      	mov	r3, r0
 800c944:	2b00      	cmp	r3, #0
 800c946:	da02      	bge.n	800c94e <SD_write+0x2a>
  {
    return res;
 800c948:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800c94c:	e02e      	b.n	800c9ac <SD_write+0x88>
  */
  alignedAddr = (uint32_t)buff & ~0x1F;
  SCB_CleanDCache_by_Addr((uint32_t*)alignedAddr, count*BLOCKSIZE + ((uint32_t)buff - alignedAddr));
#endif

  if(BSP_SD_WriteBlocks_DMA((uint32_t*)buff,
 800c94e:	683a      	ldr	r2, [r7, #0]
 800c950:	6879      	ldr	r1, [r7, #4]
 800c952:	68b8      	ldr	r0, [r7, #8]
 800c954:	f7ff feb4 	bl	800c6c0 <BSP_SD_WriteBlocks_DMA>
 800c958:	4603      	mov	r3, r0
 800c95a:	2b00      	cmp	r3, #0
 800c95c:	d124      	bne.n	800c9a8 <SD_write+0x84>
                           (uint32_t) (sector),
                           count) == MSD_OK)
  {
#if (osCMSIS < 0x20000U)
    /* Get the message from the queue */
    event = osMessageGet(SDQueueID, SD_TIMEOUT);
 800c95e:	4b15      	ldr	r3, [pc, #84]	@ (800c9b4 <SD_write+0x90>)
 800c960:	6819      	ldr	r1, [r3, #0]
 800c962:	f107 0314 	add.w	r3, r7, #20
 800c966:	f247 5230 	movw	r2, #30000	@ 0x7530
 800c96a:	4618      	mov	r0, r3
 800c96c:	f002 ffd2 	bl	800f914 <osMessageGet>

    if (event.status == osEventMessage)
 800c970:	697b      	ldr	r3, [r7, #20]
 800c972:	2b10      	cmp	r3, #16
 800c974:	d118      	bne.n	800c9a8 <SD_write+0x84>
    {
      if (event.value.v == WRITE_CPLT_MSG)
 800c976:	69bb      	ldr	r3, [r7, #24]
 800c978:	2b02      	cmp	r3, #2
 800c97a:	d115      	bne.n	800c9a8 <SD_write+0x84>
    status = osMessageQueueGet(SDQueueID, (void *)&event, NULL, SD_TIMEOUT);
    if ((status == osOK) && (event == WRITE_CPLT_MSG))
    {
#endif
 #if (osCMSIS < 0x20000U)
        timer = osKernelSysTick();
 800c97c:	f002 fd8c 	bl	800f498 <osKernelSysTick>
 800c980:	6238      	str	r0, [r7, #32]
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800c982:	e008      	b.n	800c996 <SD_write+0x72>
        timer = osKernelGetTickCount();
        /* block until SDIO IP is ready or a timeout occur */
        while(osKernelGetTickCount() - timer  < SD_TIMEOUT)
#endif
        {
          if (BSP_SD_GetCardState() == SD_TRANSFER_OK)
 800c984:	f7ff feb6 	bl	800c6f4 <BSP_SD_GetCardState>
 800c988:	4603      	mov	r3, r0
 800c98a:	2b00      	cmp	r3, #0
 800c98c:	d103      	bne.n	800c996 <SD_write+0x72>
          {
            res = RES_OK;
 800c98e:	2300      	movs	r3, #0
 800c990:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
            break;
 800c994:	e008      	b.n	800c9a8 <SD_write+0x84>
        while(osKernelSysTick() - timer  < SD_TIMEOUT)
 800c996:	f002 fd7f 	bl	800f498 <osKernelSysTick>
 800c99a:	4602      	mov	r2, r0
 800c99c:	6a3b      	ldr	r3, [r7, #32]
 800c99e:	1ad3      	subs	r3, r2, r3
 800c9a0:	f247 522f 	movw	r2, #29999	@ 0x752f
 800c9a4:	4293      	cmp	r3, r2
 800c9a6:	d9ed      	bls.n	800c984 <SD_write+0x60>
    }

  }
#endif

  return res;
 800c9a8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 800c9ac:	4618      	mov	r0, r3
 800c9ae:	3728      	adds	r7, #40	@ 0x28
 800c9b0:	46bd      	mov	sp, r7
 800c9b2:	bd80      	pop	{r7, pc}
 800c9b4:	20016148 	.word	0x20016148

0800c9b8 <SD_ioctl>:
  * @param  *buff: Buffer to send/receive control data
  * @retval DRESULT: Operation result
  */
#if _USE_IOCTL == 1
DRESULT SD_ioctl(BYTE lun, BYTE cmd, void *buff)
{
 800c9b8:	b580      	push	{r7, lr}
 800c9ba:	b08c      	sub	sp, #48	@ 0x30
 800c9bc:	af00      	add	r7, sp, #0
 800c9be:	4603      	mov	r3, r0
 800c9c0:	603a      	str	r2, [r7, #0]
 800c9c2:	71fb      	strb	r3, [r7, #7]
 800c9c4:	460b      	mov	r3, r1
 800c9c6:	71bb      	strb	r3, [r7, #6]
  DRESULT res = RES_ERROR;
 800c9c8:	2301      	movs	r3, #1
 800c9ca:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  BSP_SD_CardInfo CardInfo;

  if (Stat & STA_NOINIT) return RES_NOTRDY;
 800c9ce:	4b25      	ldr	r3, [pc, #148]	@ (800ca64 <SD_ioctl+0xac>)
 800c9d0:	781b      	ldrb	r3, [r3, #0]
 800c9d2:	b2db      	uxtb	r3, r3
 800c9d4:	f003 0301 	and.w	r3, r3, #1
 800c9d8:	2b00      	cmp	r3, #0
 800c9da:	d001      	beq.n	800c9e0 <SD_ioctl+0x28>
 800c9dc:	2303      	movs	r3, #3
 800c9de:	e03c      	b.n	800ca5a <SD_ioctl+0xa2>

  switch (cmd)
 800c9e0:	79bb      	ldrb	r3, [r7, #6]
 800c9e2:	2b03      	cmp	r3, #3
 800c9e4:	d834      	bhi.n	800ca50 <SD_ioctl+0x98>
 800c9e6:	a201      	add	r2, pc, #4	@ (adr r2, 800c9ec <SD_ioctl+0x34>)
 800c9e8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c9ec:	0800c9fd 	.word	0x0800c9fd
 800c9f0:	0800ca05 	.word	0x0800ca05
 800c9f4:	0800ca1d 	.word	0x0800ca1d
 800c9f8:	0800ca37 	.word	0x0800ca37
  {
  /* Make sure that no pending write process */
  case CTRL_SYNC :
    res = RES_OK;
 800c9fc:	2300      	movs	r3, #0
 800c9fe:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ca02:	e028      	b.n	800ca56 <SD_ioctl+0x9e>

  /* Get number of sectors on the disk (DWORD) */
  case GET_SECTOR_COUNT :
    BSP_SD_GetCardInfo(&CardInfo);
 800ca04:	f107 030c 	add.w	r3, r7, #12
 800ca08:	4618      	mov	r0, r3
 800ca0a:	f7ff fe83 	bl	800c714 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockNbr;
 800ca0e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ca10:	683b      	ldr	r3, [r7, #0]
 800ca12:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ca14:	2300      	movs	r3, #0
 800ca16:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ca1a:	e01c      	b.n	800ca56 <SD_ioctl+0x9e>

  /* Get R/W sector size (WORD) */
  case GET_SECTOR_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ca1c:	f107 030c 	add.w	r3, r7, #12
 800ca20:	4618      	mov	r0, r3
 800ca22:	f7ff fe77 	bl	800c714 <BSP_SD_GetCardInfo>
    *(WORD*)buff = CardInfo.LogBlockSize;
 800ca26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca28:	b29a      	uxth	r2, r3
 800ca2a:	683b      	ldr	r3, [r7, #0]
 800ca2c:	801a      	strh	r2, [r3, #0]
    res = RES_OK;
 800ca2e:	2300      	movs	r3, #0
 800ca30:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ca34:	e00f      	b.n	800ca56 <SD_ioctl+0x9e>

  /* Get erase block size in unit of sector (DWORD) */
  case GET_BLOCK_SIZE :
    BSP_SD_GetCardInfo(&CardInfo);
 800ca36:	f107 030c 	add.w	r3, r7, #12
 800ca3a:	4618      	mov	r0, r3
 800ca3c:	f7ff fe6a 	bl	800c714 <BSP_SD_GetCardInfo>
    *(DWORD*)buff = CardInfo.LogBlockSize / SD_DEFAULT_BLOCK_SIZE;
 800ca40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ca42:	0a5a      	lsrs	r2, r3, #9
 800ca44:	683b      	ldr	r3, [r7, #0]
 800ca46:	601a      	str	r2, [r3, #0]
    res = RES_OK;
 800ca48:	2300      	movs	r3, #0
 800ca4a:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    break;
 800ca4e:	e002      	b.n	800ca56 <SD_ioctl+0x9e>

  default:
    res = RES_PARERR;
 800ca50:	2304      	movs	r3, #4
 800ca52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  }

  return res;
 800ca56:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800ca5a:	4618      	mov	r0, r3
 800ca5c:	3730      	adds	r7, #48	@ 0x30
 800ca5e:	46bd      	mov	sp, r7
 800ca60:	bd80      	pop	{r7, pc}
 800ca62:	bf00      	nop
 800ca64:	20000074 	.word	0x20000074

0800ca68 <BSP_SD_ReadCpltCallback>:
  * @brief Rx Transfer completed callbacks
  * @param hsd: SD handle
  * @retval None
  */
void BSP_SD_ReadCpltCallback(void)
{
 800ca68:	b580      	push	{r7, lr}
 800ca6a:	af00      	add	r7, sp, #0
  /*
   * No need to add an "osKernelRunning()" check here, as the SD_initialize()
   * is always called before any SD_Read()/SD_Write() call
   */
#if (osCMSIS < 0x20000U)
   osMessagePut(SDQueueID, READ_CPLT_MSG, 0);
 800ca6c:	4b04      	ldr	r3, [pc, #16]	@ (800ca80 <BSP_SD_ReadCpltCallback+0x18>)
 800ca6e:	681b      	ldr	r3, [r3, #0]
 800ca70:	2200      	movs	r2, #0
 800ca72:	2101      	movs	r1, #1
 800ca74:	4618      	mov	r0, r3
 800ca76:	f002 ff0d 	bl	800f894 <osMessagePut>
#else
   const uint16_t msg = READ_CPLT_MSG;
   osMessageQueuePut(SDQueueID, (const void *)&msg, 0, 0);
#endif
}
 800ca7a:	bf00      	nop
 800ca7c:	bd80      	pop	{r7, pc}
 800ca7e:	bf00      	nop
 800ca80:	20016148 	.word	0x20016148

0800ca84 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800ca84:	b580      	push	{r7, lr}
 800ca86:	b084      	sub	sp, #16
 800ca88:	af00      	add	r7, sp, #0
 800ca8a:	4603      	mov	r3, r0
 800ca8c:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800ca8e:	79fb      	ldrb	r3, [r7, #7]
 800ca90:	4a08      	ldr	r2, [pc, #32]	@ (800cab4 <disk_status+0x30>)
 800ca92:	009b      	lsls	r3, r3, #2
 800ca94:	4413      	add	r3, r2
 800ca96:	685b      	ldr	r3, [r3, #4]
 800ca98:	685b      	ldr	r3, [r3, #4]
 800ca9a:	79fa      	ldrb	r2, [r7, #7]
 800ca9c:	4905      	ldr	r1, [pc, #20]	@ (800cab4 <disk_status+0x30>)
 800ca9e:	440a      	add	r2, r1
 800caa0:	7a12      	ldrb	r2, [r2, #8]
 800caa2:	4610      	mov	r0, r2
 800caa4:	4798      	blx	r3
 800caa6:	4603      	mov	r3, r0
 800caa8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800caaa:	7bfb      	ldrb	r3, [r7, #15]
}
 800caac:	4618      	mov	r0, r3
 800caae:	3710      	adds	r7, #16
 800cab0:	46bd      	mov	sp, r7
 800cab2:	bd80      	pop	{r7, pc}
 800cab4:	20016174 	.word	0x20016174

0800cab8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800cab8:	b580      	push	{r7, lr}
 800caba:	b084      	sub	sp, #16
 800cabc:	af00      	add	r7, sp, #0
 800cabe:	4603      	mov	r3, r0
 800cac0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800cac2:	2300      	movs	r3, #0
 800cac4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800cac6:	79fb      	ldrb	r3, [r7, #7]
 800cac8:	4a0e      	ldr	r2, [pc, #56]	@ (800cb04 <disk_initialize+0x4c>)
 800caca:	5cd3      	ldrb	r3, [r2, r3]
 800cacc:	2b00      	cmp	r3, #0
 800cace:	d114      	bne.n	800cafa <disk_initialize+0x42>
  {
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800cad0:	79fb      	ldrb	r3, [r7, #7]
 800cad2:	4a0c      	ldr	r2, [pc, #48]	@ (800cb04 <disk_initialize+0x4c>)
 800cad4:	009b      	lsls	r3, r3, #2
 800cad6:	4413      	add	r3, r2
 800cad8:	685b      	ldr	r3, [r3, #4]
 800cada:	681b      	ldr	r3, [r3, #0]
 800cadc:	79fa      	ldrb	r2, [r7, #7]
 800cade:	4909      	ldr	r1, [pc, #36]	@ (800cb04 <disk_initialize+0x4c>)
 800cae0:	440a      	add	r2, r1
 800cae2:	7a12      	ldrb	r2, [r2, #8]
 800cae4:	4610      	mov	r0, r2
 800cae6:	4798      	blx	r3
 800cae8:	4603      	mov	r3, r0
 800caea:	73fb      	strb	r3, [r7, #15]
    if(stat == RES_OK)
 800caec:	7bfb      	ldrb	r3, [r7, #15]
 800caee:	2b00      	cmp	r3, #0
 800caf0:	d103      	bne.n	800cafa <disk_initialize+0x42>
    {
      disk.is_initialized[pdrv] = 1;
 800caf2:	79fb      	ldrb	r3, [r7, #7]
 800caf4:	4a03      	ldr	r2, [pc, #12]	@ (800cb04 <disk_initialize+0x4c>)
 800caf6:	2101      	movs	r1, #1
 800caf8:	54d1      	strb	r1, [r2, r3]
    }
  }
  return stat;
 800cafa:	7bfb      	ldrb	r3, [r7, #15]
}
 800cafc:	4618      	mov	r0, r3
 800cafe:	3710      	adds	r7, #16
 800cb00:	46bd      	mov	sp, r7
 800cb02:	bd80      	pop	{r7, pc}
 800cb04:	20016174 	.word	0x20016174

0800cb08 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800cb08:	b590      	push	{r4, r7, lr}
 800cb0a:	b087      	sub	sp, #28
 800cb0c:	af00      	add	r7, sp, #0
 800cb0e:	60b9      	str	r1, [r7, #8]
 800cb10:	607a      	str	r2, [r7, #4]
 800cb12:	603b      	str	r3, [r7, #0]
 800cb14:	4603      	mov	r3, r0
 800cb16:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800cb18:	7bfb      	ldrb	r3, [r7, #15]
 800cb1a:	4a0a      	ldr	r2, [pc, #40]	@ (800cb44 <disk_read+0x3c>)
 800cb1c:	009b      	lsls	r3, r3, #2
 800cb1e:	4413      	add	r3, r2
 800cb20:	685b      	ldr	r3, [r3, #4]
 800cb22:	689c      	ldr	r4, [r3, #8]
 800cb24:	7bfb      	ldrb	r3, [r7, #15]
 800cb26:	4a07      	ldr	r2, [pc, #28]	@ (800cb44 <disk_read+0x3c>)
 800cb28:	4413      	add	r3, r2
 800cb2a:	7a18      	ldrb	r0, [r3, #8]
 800cb2c:	683b      	ldr	r3, [r7, #0]
 800cb2e:	687a      	ldr	r2, [r7, #4]
 800cb30:	68b9      	ldr	r1, [r7, #8]
 800cb32:	47a0      	blx	r4
 800cb34:	4603      	mov	r3, r0
 800cb36:	75fb      	strb	r3, [r7, #23]
  return res;
 800cb38:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb3a:	4618      	mov	r0, r3
 800cb3c:	371c      	adds	r7, #28
 800cb3e:	46bd      	mov	sp, r7
 800cb40:	bd90      	pop	{r4, r7, pc}
 800cb42:	bf00      	nop
 800cb44:	20016174 	.word	0x20016174

0800cb48 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800cb48:	b590      	push	{r4, r7, lr}
 800cb4a:	b087      	sub	sp, #28
 800cb4c:	af00      	add	r7, sp, #0
 800cb4e:	60b9      	str	r1, [r7, #8]
 800cb50:	607a      	str	r2, [r7, #4]
 800cb52:	603b      	str	r3, [r7, #0]
 800cb54:	4603      	mov	r3, r0
 800cb56:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800cb58:	7bfb      	ldrb	r3, [r7, #15]
 800cb5a:	4a0a      	ldr	r2, [pc, #40]	@ (800cb84 <disk_write+0x3c>)
 800cb5c:	009b      	lsls	r3, r3, #2
 800cb5e:	4413      	add	r3, r2
 800cb60:	685b      	ldr	r3, [r3, #4]
 800cb62:	68dc      	ldr	r4, [r3, #12]
 800cb64:	7bfb      	ldrb	r3, [r7, #15]
 800cb66:	4a07      	ldr	r2, [pc, #28]	@ (800cb84 <disk_write+0x3c>)
 800cb68:	4413      	add	r3, r2
 800cb6a:	7a18      	ldrb	r0, [r3, #8]
 800cb6c:	683b      	ldr	r3, [r7, #0]
 800cb6e:	687a      	ldr	r2, [r7, #4]
 800cb70:	68b9      	ldr	r1, [r7, #8]
 800cb72:	47a0      	blx	r4
 800cb74:	4603      	mov	r3, r0
 800cb76:	75fb      	strb	r3, [r7, #23]
  return res;
 800cb78:	7dfb      	ldrb	r3, [r7, #23]
}
 800cb7a:	4618      	mov	r0, r3
 800cb7c:	371c      	adds	r7, #28
 800cb7e:	46bd      	mov	sp, r7
 800cb80:	bd90      	pop	{r4, r7, pc}
 800cb82:	bf00      	nop
 800cb84:	20016174 	.word	0x20016174

0800cb88 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800cb88:	b580      	push	{r7, lr}
 800cb8a:	b084      	sub	sp, #16
 800cb8c:	af00      	add	r7, sp, #0
 800cb8e:	4603      	mov	r3, r0
 800cb90:	603a      	str	r2, [r7, #0]
 800cb92:	71fb      	strb	r3, [r7, #7]
 800cb94:	460b      	mov	r3, r1
 800cb96:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800cb98:	79fb      	ldrb	r3, [r7, #7]
 800cb9a:	4a09      	ldr	r2, [pc, #36]	@ (800cbc0 <disk_ioctl+0x38>)
 800cb9c:	009b      	lsls	r3, r3, #2
 800cb9e:	4413      	add	r3, r2
 800cba0:	685b      	ldr	r3, [r3, #4]
 800cba2:	691b      	ldr	r3, [r3, #16]
 800cba4:	79fa      	ldrb	r2, [r7, #7]
 800cba6:	4906      	ldr	r1, [pc, #24]	@ (800cbc0 <disk_ioctl+0x38>)
 800cba8:	440a      	add	r2, r1
 800cbaa:	7a10      	ldrb	r0, [r2, #8]
 800cbac:	79b9      	ldrb	r1, [r7, #6]
 800cbae:	683a      	ldr	r2, [r7, #0]
 800cbb0:	4798      	blx	r3
 800cbb2:	4603      	mov	r3, r0
 800cbb4:	73fb      	strb	r3, [r7, #15]
  return res;
 800cbb6:	7bfb      	ldrb	r3, [r7, #15]
}
 800cbb8:	4618      	mov	r0, r3
 800cbba:	3710      	adds	r7, #16
 800cbbc:	46bd      	mov	sp, r7
 800cbbe:	bd80      	pop	{r7, pc}
 800cbc0:	20016174 	.word	0x20016174

0800cbc4 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800cbc4:	b480      	push	{r7}
 800cbc6:	b085      	sub	sp, #20
 800cbc8:	af00      	add	r7, sp, #0
 800cbca:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	3301      	adds	r3, #1
 800cbd0:	781b      	ldrb	r3, [r3, #0]
 800cbd2:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800cbd4:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800cbd8:	021b      	lsls	r3, r3, #8
 800cbda:	b21a      	sxth	r2, r3
 800cbdc:	687b      	ldr	r3, [r7, #4]
 800cbde:	781b      	ldrb	r3, [r3, #0]
 800cbe0:	b21b      	sxth	r3, r3
 800cbe2:	4313      	orrs	r3, r2
 800cbe4:	b21b      	sxth	r3, r3
 800cbe6:	81fb      	strh	r3, [r7, #14]
	return rv;
 800cbe8:	89fb      	ldrh	r3, [r7, #14]
}
 800cbea:	4618      	mov	r0, r3
 800cbec:	3714      	adds	r7, #20
 800cbee:	46bd      	mov	sp, r7
 800cbf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbf4:	4770      	bx	lr

0800cbf6 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800cbf6:	b480      	push	{r7}
 800cbf8:	b085      	sub	sp, #20
 800cbfa:	af00      	add	r7, sp, #0
 800cbfc:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800cbfe:	687b      	ldr	r3, [r7, #4]
 800cc00:	3303      	adds	r3, #3
 800cc02:	781b      	ldrb	r3, [r3, #0]
 800cc04:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800cc06:	68fb      	ldr	r3, [r7, #12]
 800cc08:	021b      	lsls	r3, r3, #8
 800cc0a:	687a      	ldr	r2, [r7, #4]
 800cc0c:	3202      	adds	r2, #2
 800cc0e:	7812      	ldrb	r2, [r2, #0]
 800cc10:	4313      	orrs	r3, r2
 800cc12:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800cc14:	68fb      	ldr	r3, [r7, #12]
 800cc16:	021b      	lsls	r3, r3, #8
 800cc18:	687a      	ldr	r2, [r7, #4]
 800cc1a:	3201      	adds	r2, #1
 800cc1c:	7812      	ldrb	r2, [r2, #0]
 800cc1e:	4313      	orrs	r3, r2
 800cc20:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800cc22:	68fb      	ldr	r3, [r7, #12]
 800cc24:	021b      	lsls	r3, r3, #8
 800cc26:	687a      	ldr	r2, [r7, #4]
 800cc28:	7812      	ldrb	r2, [r2, #0]
 800cc2a:	4313      	orrs	r3, r2
 800cc2c:	60fb      	str	r3, [r7, #12]
	return rv;
 800cc2e:	68fb      	ldr	r3, [r7, #12]
}
 800cc30:	4618      	mov	r0, r3
 800cc32:	3714      	adds	r7, #20
 800cc34:	46bd      	mov	sp, r7
 800cc36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc3a:	4770      	bx	lr

0800cc3c <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800cc3c:	b480      	push	{r7}
 800cc3e:	b083      	sub	sp, #12
 800cc40:	af00      	add	r7, sp, #0
 800cc42:	6078      	str	r0, [r7, #4]
 800cc44:	460b      	mov	r3, r1
 800cc46:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800cc48:	687b      	ldr	r3, [r7, #4]
 800cc4a:	1c5a      	adds	r2, r3, #1
 800cc4c:	607a      	str	r2, [r7, #4]
 800cc4e:	887a      	ldrh	r2, [r7, #2]
 800cc50:	b2d2      	uxtb	r2, r2
 800cc52:	701a      	strb	r2, [r3, #0]
 800cc54:	887b      	ldrh	r3, [r7, #2]
 800cc56:	0a1b      	lsrs	r3, r3, #8
 800cc58:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800cc5a:	687b      	ldr	r3, [r7, #4]
 800cc5c:	1c5a      	adds	r2, r3, #1
 800cc5e:	607a      	str	r2, [r7, #4]
 800cc60:	887a      	ldrh	r2, [r7, #2]
 800cc62:	b2d2      	uxtb	r2, r2
 800cc64:	701a      	strb	r2, [r3, #0]
}
 800cc66:	bf00      	nop
 800cc68:	370c      	adds	r7, #12
 800cc6a:	46bd      	mov	sp, r7
 800cc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc70:	4770      	bx	lr

0800cc72 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800cc72:	b480      	push	{r7}
 800cc74:	b083      	sub	sp, #12
 800cc76:	af00      	add	r7, sp, #0
 800cc78:	6078      	str	r0, [r7, #4]
 800cc7a:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cc7c:	687b      	ldr	r3, [r7, #4]
 800cc7e:	1c5a      	adds	r2, r3, #1
 800cc80:	607a      	str	r2, [r7, #4]
 800cc82:	683a      	ldr	r2, [r7, #0]
 800cc84:	b2d2      	uxtb	r2, r2
 800cc86:	701a      	strb	r2, [r3, #0]
 800cc88:	683b      	ldr	r3, [r7, #0]
 800cc8a:	0a1b      	lsrs	r3, r3, #8
 800cc8c:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cc8e:	687b      	ldr	r3, [r7, #4]
 800cc90:	1c5a      	adds	r2, r3, #1
 800cc92:	607a      	str	r2, [r7, #4]
 800cc94:	683a      	ldr	r2, [r7, #0]
 800cc96:	b2d2      	uxtb	r2, r2
 800cc98:	701a      	strb	r2, [r3, #0]
 800cc9a:	683b      	ldr	r3, [r7, #0]
 800cc9c:	0a1b      	lsrs	r3, r3, #8
 800cc9e:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800cca0:	687b      	ldr	r3, [r7, #4]
 800cca2:	1c5a      	adds	r2, r3, #1
 800cca4:	607a      	str	r2, [r7, #4]
 800cca6:	683a      	ldr	r2, [r7, #0]
 800cca8:	b2d2      	uxtb	r2, r2
 800ccaa:	701a      	strb	r2, [r3, #0]
 800ccac:	683b      	ldr	r3, [r7, #0]
 800ccae:	0a1b      	lsrs	r3, r3, #8
 800ccb0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	1c5a      	adds	r2, r3, #1
 800ccb6:	607a      	str	r2, [r7, #4]
 800ccb8:	683a      	ldr	r2, [r7, #0]
 800ccba:	b2d2      	uxtb	r2, r2
 800ccbc:	701a      	strb	r2, [r3, #0]
}
 800ccbe:	bf00      	nop
 800ccc0:	370c      	adds	r7, #12
 800ccc2:	46bd      	mov	sp, r7
 800ccc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ccc8:	4770      	bx	lr

0800ccca <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800ccca:	b480      	push	{r7}
 800cccc:	b087      	sub	sp, #28
 800ccce:	af00      	add	r7, sp, #0
 800ccd0:	60f8      	str	r0, [r7, #12]
 800ccd2:	60b9      	str	r1, [r7, #8]
 800ccd4:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800ccd6:	68fb      	ldr	r3, [r7, #12]
 800ccd8:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800ccda:	68bb      	ldr	r3, [r7, #8]
 800ccdc:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800ccde:	687b      	ldr	r3, [r7, #4]
 800cce0:	2b00      	cmp	r3, #0
 800cce2:	d00d      	beq.n	800cd00 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800cce4:	693a      	ldr	r2, [r7, #16]
 800cce6:	1c53      	adds	r3, r2, #1
 800cce8:	613b      	str	r3, [r7, #16]
 800ccea:	697b      	ldr	r3, [r7, #20]
 800ccec:	1c59      	adds	r1, r3, #1
 800ccee:	6179      	str	r1, [r7, #20]
 800ccf0:	7812      	ldrb	r2, [r2, #0]
 800ccf2:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800ccf4:	687b      	ldr	r3, [r7, #4]
 800ccf6:	3b01      	subs	r3, #1
 800ccf8:	607b      	str	r3, [r7, #4]
 800ccfa:	687b      	ldr	r3, [r7, #4]
 800ccfc:	2b00      	cmp	r3, #0
 800ccfe:	d1f1      	bne.n	800cce4 <mem_cpy+0x1a>
	}
}
 800cd00:	bf00      	nop
 800cd02:	371c      	adds	r7, #28
 800cd04:	46bd      	mov	sp, r7
 800cd06:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd0a:	4770      	bx	lr

0800cd0c <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800cd0c:	b480      	push	{r7}
 800cd0e:	b087      	sub	sp, #28
 800cd10:	af00      	add	r7, sp, #0
 800cd12:	60f8      	str	r0, [r7, #12]
 800cd14:	60b9      	str	r1, [r7, #8]
 800cd16:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800cd18:	68fb      	ldr	r3, [r7, #12]
 800cd1a:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800cd1c:	697b      	ldr	r3, [r7, #20]
 800cd1e:	1c5a      	adds	r2, r3, #1
 800cd20:	617a      	str	r2, [r7, #20]
 800cd22:	68ba      	ldr	r2, [r7, #8]
 800cd24:	b2d2      	uxtb	r2, r2
 800cd26:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	3b01      	subs	r3, #1
 800cd2c:	607b      	str	r3, [r7, #4]
 800cd2e:	687b      	ldr	r3, [r7, #4]
 800cd30:	2b00      	cmp	r3, #0
 800cd32:	d1f3      	bne.n	800cd1c <mem_set+0x10>
}
 800cd34:	bf00      	nop
 800cd36:	bf00      	nop
 800cd38:	371c      	adds	r7, #28
 800cd3a:	46bd      	mov	sp, r7
 800cd3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd40:	4770      	bx	lr

0800cd42 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800cd42:	b480      	push	{r7}
 800cd44:	b089      	sub	sp, #36	@ 0x24
 800cd46:	af00      	add	r7, sp, #0
 800cd48:	60f8      	str	r0, [r7, #12]
 800cd4a:	60b9      	str	r1, [r7, #8]
 800cd4c:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800cd4e:	68fb      	ldr	r3, [r7, #12]
 800cd50:	61fb      	str	r3, [r7, #28]
 800cd52:	68bb      	ldr	r3, [r7, #8]
 800cd54:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800cd56:	2300      	movs	r3, #0
 800cd58:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800cd5a:	69fb      	ldr	r3, [r7, #28]
 800cd5c:	1c5a      	adds	r2, r3, #1
 800cd5e:	61fa      	str	r2, [r7, #28]
 800cd60:	781b      	ldrb	r3, [r3, #0]
 800cd62:	4619      	mov	r1, r3
 800cd64:	69bb      	ldr	r3, [r7, #24]
 800cd66:	1c5a      	adds	r2, r3, #1
 800cd68:	61ba      	str	r2, [r7, #24]
 800cd6a:	781b      	ldrb	r3, [r3, #0]
 800cd6c:	1acb      	subs	r3, r1, r3
 800cd6e:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800cd70:	687b      	ldr	r3, [r7, #4]
 800cd72:	3b01      	subs	r3, #1
 800cd74:	607b      	str	r3, [r7, #4]
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	2b00      	cmp	r3, #0
 800cd7a:	d002      	beq.n	800cd82 <mem_cmp+0x40>
 800cd7c:	697b      	ldr	r3, [r7, #20]
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d0eb      	beq.n	800cd5a <mem_cmp+0x18>

	return r;
 800cd82:	697b      	ldr	r3, [r7, #20]
}
 800cd84:	4618      	mov	r0, r3
 800cd86:	3724      	adds	r7, #36	@ 0x24
 800cd88:	46bd      	mov	sp, r7
 800cd8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd8e:	4770      	bx	lr

0800cd90 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800cd90:	b480      	push	{r7}
 800cd92:	b083      	sub	sp, #12
 800cd94:	af00      	add	r7, sp, #0
 800cd96:	6078      	str	r0, [r7, #4]
 800cd98:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800cd9a:	e002      	b.n	800cda2 <chk_chr+0x12>
 800cd9c:	687b      	ldr	r3, [r7, #4]
 800cd9e:	3301      	adds	r3, #1
 800cda0:	607b      	str	r3, [r7, #4]
 800cda2:	687b      	ldr	r3, [r7, #4]
 800cda4:	781b      	ldrb	r3, [r3, #0]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d005      	beq.n	800cdb6 <chk_chr+0x26>
 800cdaa:	687b      	ldr	r3, [r7, #4]
 800cdac:	781b      	ldrb	r3, [r3, #0]
 800cdae:	461a      	mov	r2, r3
 800cdb0:	683b      	ldr	r3, [r7, #0]
 800cdb2:	4293      	cmp	r3, r2
 800cdb4:	d1f2      	bne.n	800cd9c <chk_chr+0xc>
	return *str;
 800cdb6:	687b      	ldr	r3, [r7, #4]
 800cdb8:	781b      	ldrb	r3, [r3, #0]
}
 800cdba:	4618      	mov	r0, r3
 800cdbc:	370c      	adds	r7, #12
 800cdbe:	46bd      	mov	sp, r7
 800cdc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc4:	4770      	bx	lr

0800cdc6 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800cdc6:	b580      	push	{r7, lr}
 800cdc8:	b082      	sub	sp, #8
 800cdca:	af00      	add	r7, sp, #0
 800cdcc:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800cdce:	687b      	ldr	r3, [r7, #4]
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d009      	beq.n	800cde8 <lock_fs+0x22>
 800cdd4:	687b      	ldr	r3, [r7, #4]
 800cdd6:	68db      	ldr	r3, [r3, #12]
 800cdd8:	4618      	mov	r0, r3
 800cdda:	f002 fb00 	bl	800f3de <ff_req_grant>
 800cdde:	4603      	mov	r3, r0
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d001      	beq.n	800cde8 <lock_fs+0x22>
 800cde4:	2301      	movs	r3, #1
 800cde6:	e000      	b.n	800cdea <lock_fs+0x24>
 800cde8:	2300      	movs	r3, #0
}
 800cdea:	4618      	mov	r0, r3
 800cdec:	3708      	adds	r7, #8
 800cdee:	46bd      	mov	sp, r7
 800cdf0:	bd80      	pop	{r7, pc}

0800cdf2 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800cdf2:	b580      	push	{r7, lr}
 800cdf4:	b082      	sub	sp, #8
 800cdf6:	af00      	add	r7, sp, #0
 800cdf8:	6078      	str	r0, [r7, #4]
 800cdfa:	460b      	mov	r3, r1
 800cdfc:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	2b00      	cmp	r3, #0
 800ce02:	d00d      	beq.n	800ce20 <unlock_fs+0x2e>
 800ce04:	78fb      	ldrb	r3, [r7, #3]
 800ce06:	2b0c      	cmp	r3, #12
 800ce08:	d00a      	beq.n	800ce20 <unlock_fs+0x2e>
 800ce0a:	78fb      	ldrb	r3, [r7, #3]
 800ce0c:	2b0b      	cmp	r3, #11
 800ce0e:	d007      	beq.n	800ce20 <unlock_fs+0x2e>
 800ce10:	78fb      	ldrb	r3, [r7, #3]
 800ce12:	2b0f      	cmp	r3, #15
 800ce14:	d004      	beq.n	800ce20 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800ce16:	687b      	ldr	r3, [r7, #4]
 800ce18:	68db      	ldr	r3, [r3, #12]
 800ce1a:	4618      	mov	r0, r3
 800ce1c:	f002 faf4 	bl	800f408 <ff_rel_grant>
	}
}
 800ce20:	bf00      	nop
 800ce22:	3708      	adds	r7, #8
 800ce24:	46bd      	mov	sp, r7
 800ce26:	bd80      	pop	{r7, pc}

0800ce28 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800ce28:	b480      	push	{r7}
 800ce2a:	b085      	sub	sp, #20
 800ce2c:	af00      	add	r7, sp, #0
 800ce2e:	6078      	str	r0, [r7, #4]
 800ce30:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ce32:	2300      	movs	r3, #0
 800ce34:	60bb      	str	r3, [r7, #8]
 800ce36:	68bb      	ldr	r3, [r7, #8]
 800ce38:	60fb      	str	r3, [r7, #12]
 800ce3a:	e029      	b.n	800ce90 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800ce3c:	4a27      	ldr	r2, [pc, #156]	@ (800cedc <chk_lock+0xb4>)
 800ce3e:	68fb      	ldr	r3, [r7, #12]
 800ce40:	011b      	lsls	r3, r3, #4
 800ce42:	4413      	add	r3, r2
 800ce44:	681b      	ldr	r3, [r3, #0]
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d01d      	beq.n	800ce86 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ce4a:	4a24      	ldr	r2, [pc, #144]	@ (800cedc <chk_lock+0xb4>)
 800ce4c:	68fb      	ldr	r3, [r7, #12]
 800ce4e:	011b      	lsls	r3, r3, #4
 800ce50:	4413      	add	r3, r2
 800ce52:	681a      	ldr	r2, [r3, #0]
 800ce54:	687b      	ldr	r3, [r7, #4]
 800ce56:	681b      	ldr	r3, [r3, #0]
 800ce58:	429a      	cmp	r2, r3
 800ce5a:	d116      	bne.n	800ce8a <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800ce5c:	4a1f      	ldr	r2, [pc, #124]	@ (800cedc <chk_lock+0xb4>)
 800ce5e:	68fb      	ldr	r3, [r7, #12]
 800ce60:	011b      	lsls	r3, r3, #4
 800ce62:	4413      	add	r3, r2
 800ce64:	3304      	adds	r3, #4
 800ce66:	681a      	ldr	r2, [r3, #0]
 800ce68:	687b      	ldr	r3, [r7, #4]
 800ce6a:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800ce6c:	429a      	cmp	r2, r3
 800ce6e:	d10c      	bne.n	800ce8a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ce70:	4a1a      	ldr	r2, [pc, #104]	@ (800cedc <chk_lock+0xb4>)
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	011b      	lsls	r3, r3, #4
 800ce76:	4413      	add	r3, r2
 800ce78:	3308      	adds	r3, #8
 800ce7a:	681a      	ldr	r2, [r3, #0]
 800ce7c:	687b      	ldr	r3, [r7, #4]
 800ce7e:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800ce80:	429a      	cmp	r2, r3
 800ce82:	d102      	bne.n	800ce8a <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800ce84:	e007      	b.n	800ce96 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800ce86:	2301      	movs	r3, #1
 800ce88:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	3301      	adds	r3, #1
 800ce8e:	60fb      	str	r3, [r7, #12]
 800ce90:	68fb      	ldr	r3, [r7, #12]
 800ce92:	2b01      	cmp	r3, #1
 800ce94:	d9d2      	bls.n	800ce3c <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800ce96:	68fb      	ldr	r3, [r7, #12]
 800ce98:	2b02      	cmp	r3, #2
 800ce9a:	d109      	bne.n	800ceb0 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800ce9c:	68bb      	ldr	r3, [r7, #8]
 800ce9e:	2b00      	cmp	r3, #0
 800cea0:	d102      	bne.n	800cea8 <chk_lock+0x80>
 800cea2:	683b      	ldr	r3, [r7, #0]
 800cea4:	2b02      	cmp	r3, #2
 800cea6:	d101      	bne.n	800ceac <chk_lock+0x84>
 800cea8:	2300      	movs	r3, #0
 800ceaa:	e010      	b.n	800cece <chk_lock+0xa6>
 800ceac:	2312      	movs	r3, #18
 800ceae:	e00e      	b.n	800cece <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800ceb0:	683b      	ldr	r3, [r7, #0]
 800ceb2:	2b00      	cmp	r3, #0
 800ceb4:	d108      	bne.n	800cec8 <chk_lock+0xa0>
 800ceb6:	4a09      	ldr	r2, [pc, #36]	@ (800cedc <chk_lock+0xb4>)
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	011b      	lsls	r3, r3, #4
 800cebc:	4413      	add	r3, r2
 800cebe:	330c      	adds	r3, #12
 800cec0:	881b      	ldrh	r3, [r3, #0]
 800cec2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800cec6:	d101      	bne.n	800cecc <chk_lock+0xa4>
 800cec8:	2310      	movs	r3, #16
 800ceca:	e000      	b.n	800cece <chk_lock+0xa6>
 800cecc:	2300      	movs	r3, #0
}
 800cece:	4618      	mov	r0, r3
 800ced0:	3714      	adds	r7, #20
 800ced2:	46bd      	mov	sp, r7
 800ced4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ced8:	4770      	bx	lr
 800ceda:	bf00      	nop
 800cedc:	20016154 	.word	0x20016154

0800cee0 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800cee0:	b480      	push	{r7}
 800cee2:	b083      	sub	sp, #12
 800cee4:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800cee6:	2300      	movs	r3, #0
 800cee8:	607b      	str	r3, [r7, #4]
 800ceea:	e002      	b.n	800cef2 <enq_lock+0x12>
 800ceec:	687b      	ldr	r3, [r7, #4]
 800ceee:	3301      	adds	r3, #1
 800cef0:	607b      	str	r3, [r7, #4]
 800cef2:	687b      	ldr	r3, [r7, #4]
 800cef4:	2b01      	cmp	r3, #1
 800cef6:	d806      	bhi.n	800cf06 <enq_lock+0x26>
 800cef8:	4a09      	ldr	r2, [pc, #36]	@ (800cf20 <enq_lock+0x40>)
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	011b      	lsls	r3, r3, #4
 800cefe:	4413      	add	r3, r2
 800cf00:	681b      	ldr	r3, [r3, #0]
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d1f2      	bne.n	800ceec <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800cf06:	687b      	ldr	r3, [r7, #4]
 800cf08:	2b02      	cmp	r3, #2
 800cf0a:	bf14      	ite	ne
 800cf0c:	2301      	movne	r3, #1
 800cf0e:	2300      	moveq	r3, #0
 800cf10:	b2db      	uxtb	r3, r3
}
 800cf12:	4618      	mov	r0, r3
 800cf14:	370c      	adds	r7, #12
 800cf16:	46bd      	mov	sp, r7
 800cf18:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cf1c:	4770      	bx	lr
 800cf1e:	bf00      	nop
 800cf20:	20016154 	.word	0x20016154

0800cf24 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800cf24:	b480      	push	{r7}
 800cf26:	b085      	sub	sp, #20
 800cf28:	af00      	add	r7, sp, #0
 800cf2a:	6078      	str	r0, [r7, #4]
 800cf2c:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800cf2e:	2300      	movs	r3, #0
 800cf30:	60fb      	str	r3, [r7, #12]
 800cf32:	e01f      	b.n	800cf74 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800cf34:	4a41      	ldr	r2, [pc, #260]	@ (800d03c <inc_lock+0x118>)
 800cf36:	68fb      	ldr	r3, [r7, #12]
 800cf38:	011b      	lsls	r3, r3, #4
 800cf3a:	4413      	add	r3, r2
 800cf3c:	681a      	ldr	r2, [r3, #0]
 800cf3e:	687b      	ldr	r3, [r7, #4]
 800cf40:	681b      	ldr	r3, [r3, #0]
 800cf42:	429a      	cmp	r2, r3
 800cf44:	d113      	bne.n	800cf6e <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800cf46:	4a3d      	ldr	r2, [pc, #244]	@ (800d03c <inc_lock+0x118>)
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	011b      	lsls	r3, r3, #4
 800cf4c:	4413      	add	r3, r2
 800cf4e:	3304      	adds	r3, #4
 800cf50:	681a      	ldr	r2, [r3, #0]
 800cf52:	687b      	ldr	r3, [r7, #4]
 800cf54:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800cf56:	429a      	cmp	r2, r3
 800cf58:	d109      	bne.n	800cf6e <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800cf5a:	4a38      	ldr	r2, [pc, #224]	@ (800d03c <inc_lock+0x118>)
 800cf5c:	68fb      	ldr	r3, [r7, #12]
 800cf5e:	011b      	lsls	r3, r3, #4
 800cf60:	4413      	add	r3, r2
 800cf62:	3308      	adds	r3, #8
 800cf64:	681a      	ldr	r2, [r3, #0]
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800cf6a:	429a      	cmp	r2, r3
 800cf6c:	d006      	beq.n	800cf7c <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800cf6e:	68fb      	ldr	r3, [r7, #12]
 800cf70:	3301      	adds	r3, #1
 800cf72:	60fb      	str	r3, [r7, #12]
 800cf74:	68fb      	ldr	r3, [r7, #12]
 800cf76:	2b01      	cmp	r3, #1
 800cf78:	d9dc      	bls.n	800cf34 <inc_lock+0x10>
 800cf7a:	e000      	b.n	800cf7e <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800cf7c:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800cf7e:	68fb      	ldr	r3, [r7, #12]
 800cf80:	2b02      	cmp	r3, #2
 800cf82:	d132      	bne.n	800cfea <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800cf84:	2300      	movs	r3, #0
 800cf86:	60fb      	str	r3, [r7, #12]
 800cf88:	e002      	b.n	800cf90 <inc_lock+0x6c>
 800cf8a:	68fb      	ldr	r3, [r7, #12]
 800cf8c:	3301      	adds	r3, #1
 800cf8e:	60fb      	str	r3, [r7, #12]
 800cf90:	68fb      	ldr	r3, [r7, #12]
 800cf92:	2b01      	cmp	r3, #1
 800cf94:	d806      	bhi.n	800cfa4 <inc_lock+0x80>
 800cf96:	4a29      	ldr	r2, [pc, #164]	@ (800d03c <inc_lock+0x118>)
 800cf98:	68fb      	ldr	r3, [r7, #12]
 800cf9a:	011b      	lsls	r3, r3, #4
 800cf9c:	4413      	add	r3, r2
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	2b00      	cmp	r3, #0
 800cfa2:	d1f2      	bne.n	800cf8a <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800cfa4:	68fb      	ldr	r3, [r7, #12]
 800cfa6:	2b02      	cmp	r3, #2
 800cfa8:	d101      	bne.n	800cfae <inc_lock+0x8a>
 800cfaa:	2300      	movs	r3, #0
 800cfac:	e040      	b.n	800d030 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	681a      	ldr	r2, [r3, #0]
 800cfb2:	4922      	ldr	r1, [pc, #136]	@ (800d03c <inc_lock+0x118>)
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	011b      	lsls	r3, r3, #4
 800cfb8:	440b      	add	r3, r1
 800cfba:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800cfbc:	687b      	ldr	r3, [r7, #4]
 800cfbe:	689a      	ldr	r2, [r3, #8]
 800cfc0:	491e      	ldr	r1, [pc, #120]	@ (800d03c <inc_lock+0x118>)
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	011b      	lsls	r3, r3, #4
 800cfc6:	440b      	add	r3, r1
 800cfc8:	3304      	adds	r3, #4
 800cfca:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800cfcc:	687b      	ldr	r3, [r7, #4]
 800cfce:	695a      	ldr	r2, [r3, #20]
 800cfd0:	491a      	ldr	r1, [pc, #104]	@ (800d03c <inc_lock+0x118>)
 800cfd2:	68fb      	ldr	r3, [r7, #12]
 800cfd4:	011b      	lsls	r3, r3, #4
 800cfd6:	440b      	add	r3, r1
 800cfd8:	3308      	adds	r3, #8
 800cfda:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800cfdc:	4a17      	ldr	r2, [pc, #92]	@ (800d03c <inc_lock+0x118>)
 800cfde:	68fb      	ldr	r3, [r7, #12]
 800cfe0:	011b      	lsls	r3, r3, #4
 800cfe2:	4413      	add	r3, r2
 800cfe4:	330c      	adds	r3, #12
 800cfe6:	2200      	movs	r2, #0
 800cfe8:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800cfea:	683b      	ldr	r3, [r7, #0]
 800cfec:	2b00      	cmp	r3, #0
 800cfee:	d009      	beq.n	800d004 <inc_lock+0xe0>
 800cff0:	4a12      	ldr	r2, [pc, #72]	@ (800d03c <inc_lock+0x118>)
 800cff2:	68fb      	ldr	r3, [r7, #12]
 800cff4:	011b      	lsls	r3, r3, #4
 800cff6:	4413      	add	r3, r2
 800cff8:	330c      	adds	r3, #12
 800cffa:	881b      	ldrh	r3, [r3, #0]
 800cffc:	2b00      	cmp	r3, #0
 800cffe:	d001      	beq.n	800d004 <inc_lock+0xe0>
 800d000:	2300      	movs	r3, #0
 800d002:	e015      	b.n	800d030 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800d004:	683b      	ldr	r3, [r7, #0]
 800d006:	2b00      	cmp	r3, #0
 800d008:	d108      	bne.n	800d01c <inc_lock+0xf8>
 800d00a:	4a0c      	ldr	r2, [pc, #48]	@ (800d03c <inc_lock+0x118>)
 800d00c:	68fb      	ldr	r3, [r7, #12]
 800d00e:	011b      	lsls	r3, r3, #4
 800d010:	4413      	add	r3, r2
 800d012:	330c      	adds	r3, #12
 800d014:	881b      	ldrh	r3, [r3, #0]
 800d016:	3301      	adds	r3, #1
 800d018:	b29a      	uxth	r2, r3
 800d01a:	e001      	b.n	800d020 <inc_lock+0xfc>
 800d01c:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800d020:	4906      	ldr	r1, [pc, #24]	@ (800d03c <inc_lock+0x118>)
 800d022:	68fb      	ldr	r3, [r7, #12]
 800d024:	011b      	lsls	r3, r3, #4
 800d026:	440b      	add	r3, r1
 800d028:	330c      	adds	r3, #12
 800d02a:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800d02c:	68fb      	ldr	r3, [r7, #12]
 800d02e:	3301      	adds	r3, #1
}
 800d030:	4618      	mov	r0, r3
 800d032:	3714      	adds	r7, #20
 800d034:	46bd      	mov	sp, r7
 800d036:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d03a:	4770      	bx	lr
 800d03c:	20016154 	.word	0x20016154

0800d040 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800d040:	b480      	push	{r7}
 800d042:	b085      	sub	sp, #20
 800d044:	af00      	add	r7, sp, #0
 800d046:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800d048:	687b      	ldr	r3, [r7, #4]
 800d04a:	3b01      	subs	r3, #1
 800d04c:	607b      	str	r3, [r7, #4]
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	2b01      	cmp	r3, #1
 800d052:	d825      	bhi.n	800d0a0 <dec_lock+0x60>
		n = Files[i].ctr;
 800d054:	4a17      	ldr	r2, [pc, #92]	@ (800d0b4 <dec_lock+0x74>)
 800d056:	687b      	ldr	r3, [r7, #4]
 800d058:	011b      	lsls	r3, r3, #4
 800d05a:	4413      	add	r3, r2
 800d05c:	330c      	adds	r3, #12
 800d05e:	881b      	ldrh	r3, [r3, #0]
 800d060:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800d062:	89fb      	ldrh	r3, [r7, #14]
 800d064:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800d068:	d101      	bne.n	800d06e <dec_lock+0x2e>
 800d06a:	2300      	movs	r3, #0
 800d06c:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800d06e:	89fb      	ldrh	r3, [r7, #14]
 800d070:	2b00      	cmp	r3, #0
 800d072:	d002      	beq.n	800d07a <dec_lock+0x3a>
 800d074:	89fb      	ldrh	r3, [r7, #14]
 800d076:	3b01      	subs	r3, #1
 800d078:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800d07a:	4a0e      	ldr	r2, [pc, #56]	@ (800d0b4 <dec_lock+0x74>)
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	011b      	lsls	r3, r3, #4
 800d080:	4413      	add	r3, r2
 800d082:	330c      	adds	r3, #12
 800d084:	89fa      	ldrh	r2, [r7, #14]
 800d086:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800d088:	89fb      	ldrh	r3, [r7, #14]
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d105      	bne.n	800d09a <dec_lock+0x5a>
 800d08e:	4a09      	ldr	r2, [pc, #36]	@ (800d0b4 <dec_lock+0x74>)
 800d090:	687b      	ldr	r3, [r7, #4]
 800d092:	011b      	lsls	r3, r3, #4
 800d094:	4413      	add	r3, r2
 800d096:	2200      	movs	r2, #0
 800d098:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800d09a:	2300      	movs	r3, #0
 800d09c:	737b      	strb	r3, [r7, #13]
 800d09e:	e001      	b.n	800d0a4 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800d0a0:	2302      	movs	r3, #2
 800d0a2:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800d0a4:	7b7b      	ldrb	r3, [r7, #13]
}
 800d0a6:	4618      	mov	r0, r3
 800d0a8:	3714      	adds	r7, #20
 800d0aa:	46bd      	mov	sp, r7
 800d0ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0b0:	4770      	bx	lr
 800d0b2:	bf00      	nop
 800d0b4:	20016154 	.word	0x20016154

0800d0b8 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800d0b8:	b480      	push	{r7}
 800d0ba:	b085      	sub	sp, #20
 800d0bc:	af00      	add	r7, sp, #0
 800d0be:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800d0c0:	2300      	movs	r3, #0
 800d0c2:	60fb      	str	r3, [r7, #12]
 800d0c4:	e010      	b.n	800d0e8 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800d0c6:	4a0d      	ldr	r2, [pc, #52]	@ (800d0fc <clear_lock+0x44>)
 800d0c8:	68fb      	ldr	r3, [r7, #12]
 800d0ca:	011b      	lsls	r3, r3, #4
 800d0cc:	4413      	add	r3, r2
 800d0ce:	681b      	ldr	r3, [r3, #0]
 800d0d0:	687a      	ldr	r2, [r7, #4]
 800d0d2:	429a      	cmp	r2, r3
 800d0d4:	d105      	bne.n	800d0e2 <clear_lock+0x2a>
 800d0d6:	4a09      	ldr	r2, [pc, #36]	@ (800d0fc <clear_lock+0x44>)
 800d0d8:	68fb      	ldr	r3, [r7, #12]
 800d0da:	011b      	lsls	r3, r3, #4
 800d0dc:	4413      	add	r3, r2
 800d0de:	2200      	movs	r2, #0
 800d0e0:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800d0e2:	68fb      	ldr	r3, [r7, #12]
 800d0e4:	3301      	adds	r3, #1
 800d0e6:	60fb      	str	r3, [r7, #12]
 800d0e8:	68fb      	ldr	r3, [r7, #12]
 800d0ea:	2b01      	cmp	r3, #1
 800d0ec:	d9eb      	bls.n	800d0c6 <clear_lock+0xe>
	}
}
 800d0ee:	bf00      	nop
 800d0f0:	bf00      	nop
 800d0f2:	3714      	adds	r7, #20
 800d0f4:	46bd      	mov	sp, r7
 800d0f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d0fa:	4770      	bx	lr
 800d0fc:	20016154 	.word	0x20016154

0800d100 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800d100:	b580      	push	{r7, lr}
 800d102:	b086      	sub	sp, #24
 800d104:	af00      	add	r7, sp, #0
 800d106:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800d108:	2300      	movs	r3, #0
 800d10a:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800d10c:	687b      	ldr	r3, [r7, #4]
 800d10e:	78db      	ldrb	r3, [r3, #3]
 800d110:	2b00      	cmp	r3, #0
 800d112:	d034      	beq.n	800d17e <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800d114:	687b      	ldr	r3, [r7, #4]
 800d116:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d118:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800d11a:	687b      	ldr	r3, [r7, #4]
 800d11c:	7858      	ldrb	r0, [r3, #1]
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d124:	2301      	movs	r3, #1
 800d126:	697a      	ldr	r2, [r7, #20]
 800d128:	f7ff fd0e 	bl	800cb48 <disk_write>
 800d12c:	4603      	mov	r3, r0
 800d12e:	2b00      	cmp	r3, #0
 800d130:	d002      	beq.n	800d138 <sync_window+0x38>
			res = FR_DISK_ERR;
 800d132:	2301      	movs	r3, #1
 800d134:	73fb      	strb	r3, [r7, #15]
 800d136:	e022      	b.n	800d17e <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800d138:	687b      	ldr	r3, [r7, #4]
 800d13a:	2200      	movs	r2, #0
 800d13c:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800d13e:	687b      	ldr	r3, [r7, #4]
 800d140:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800d142:	697a      	ldr	r2, [r7, #20]
 800d144:	1ad2      	subs	r2, r2, r3
 800d146:	687b      	ldr	r3, [r7, #4]
 800d148:	69db      	ldr	r3, [r3, #28]
 800d14a:	429a      	cmp	r2, r3
 800d14c:	d217      	bcs.n	800d17e <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d14e:	687b      	ldr	r3, [r7, #4]
 800d150:	789b      	ldrb	r3, [r3, #2]
 800d152:	613b      	str	r3, [r7, #16]
 800d154:	e010      	b.n	800d178 <sync_window+0x78>
					wsect += fs->fsize;
 800d156:	687b      	ldr	r3, [r7, #4]
 800d158:	69db      	ldr	r3, [r3, #28]
 800d15a:	697a      	ldr	r2, [r7, #20]
 800d15c:	4413      	add	r3, r2
 800d15e:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800d160:	687b      	ldr	r3, [r7, #4]
 800d162:	7858      	ldrb	r0, [r3, #1]
 800d164:	687b      	ldr	r3, [r7, #4]
 800d166:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d16a:	2301      	movs	r3, #1
 800d16c:	697a      	ldr	r2, [r7, #20]
 800d16e:	f7ff fceb 	bl	800cb48 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800d172:	693b      	ldr	r3, [r7, #16]
 800d174:	3b01      	subs	r3, #1
 800d176:	613b      	str	r3, [r7, #16]
 800d178:	693b      	ldr	r3, [r7, #16]
 800d17a:	2b01      	cmp	r3, #1
 800d17c:	d8eb      	bhi.n	800d156 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800d17e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d180:	4618      	mov	r0, r3
 800d182:	3718      	adds	r7, #24
 800d184:	46bd      	mov	sp, r7
 800d186:	bd80      	pop	{r7, pc}

0800d188 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	b084      	sub	sp, #16
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	6078      	str	r0, [r7, #4]
 800d190:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800d192:	2300      	movs	r3, #0
 800d194:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800d196:	687b      	ldr	r3, [r7, #4]
 800d198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d19a:	683a      	ldr	r2, [r7, #0]
 800d19c:	429a      	cmp	r2, r3
 800d19e:	d01b      	beq.n	800d1d8 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800d1a0:	6878      	ldr	r0, [r7, #4]
 800d1a2:	f7ff ffad 	bl	800d100 <sync_window>
 800d1a6:	4603      	mov	r3, r0
 800d1a8:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800d1aa:	7bfb      	ldrb	r3, [r7, #15]
 800d1ac:	2b00      	cmp	r3, #0
 800d1ae:	d113      	bne.n	800d1d8 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800d1b0:	687b      	ldr	r3, [r7, #4]
 800d1b2:	7858      	ldrb	r0, [r3, #1]
 800d1b4:	687b      	ldr	r3, [r7, #4]
 800d1b6:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d1ba:	2301      	movs	r3, #1
 800d1bc:	683a      	ldr	r2, [r7, #0]
 800d1be:	f7ff fca3 	bl	800cb08 <disk_read>
 800d1c2:	4603      	mov	r3, r0
 800d1c4:	2b00      	cmp	r3, #0
 800d1c6:	d004      	beq.n	800d1d2 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800d1c8:	f04f 33ff 	mov.w	r3, #4294967295
 800d1cc:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800d1ce:	2301      	movs	r3, #1
 800d1d0:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	683a      	ldr	r2, [r7, #0]
 800d1d6:	631a      	str	r2, [r3, #48]	@ 0x30
		}
	}
	return res;
 800d1d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800d1da:	4618      	mov	r0, r3
 800d1dc:	3710      	adds	r7, #16
 800d1de:	46bd      	mov	sp, r7
 800d1e0:	bd80      	pop	{r7, pc}
	...

0800d1e4 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800d1e4:	b580      	push	{r7, lr}
 800d1e6:	b084      	sub	sp, #16
 800d1e8:	af00      	add	r7, sp, #0
 800d1ea:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800d1ec:	6878      	ldr	r0, [r7, #4]
 800d1ee:	f7ff ff87 	bl	800d100 <sync_window>
 800d1f2:	4603      	mov	r3, r0
 800d1f4:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800d1f6:	7bfb      	ldrb	r3, [r7, #15]
 800d1f8:	2b00      	cmp	r3, #0
 800d1fa:	d158      	bne.n	800d2ae <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800d1fc:	687b      	ldr	r3, [r7, #4]
 800d1fe:	781b      	ldrb	r3, [r3, #0]
 800d200:	2b03      	cmp	r3, #3
 800d202:	d148      	bne.n	800d296 <sync_fs+0xb2>
 800d204:	687b      	ldr	r3, [r7, #4]
 800d206:	791b      	ldrb	r3, [r3, #4]
 800d208:	2b01      	cmp	r3, #1
 800d20a:	d144      	bne.n	800d296 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800d20c:	687b      	ldr	r3, [r7, #4]
 800d20e:	3334      	adds	r3, #52	@ 0x34
 800d210:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800d214:	2100      	movs	r1, #0
 800d216:	4618      	mov	r0, r3
 800d218:	f7ff fd78 	bl	800cd0c <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800d21c:	687b      	ldr	r3, [r7, #4]
 800d21e:	3334      	adds	r3, #52	@ 0x34
 800d220:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800d224:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800d228:	4618      	mov	r0, r3
 800d22a:	f7ff fd07 	bl	800cc3c <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800d22e:	687b      	ldr	r3, [r7, #4]
 800d230:	3334      	adds	r3, #52	@ 0x34
 800d232:	4921      	ldr	r1, [pc, #132]	@ (800d2b8 <sync_fs+0xd4>)
 800d234:	4618      	mov	r0, r3
 800d236:	f7ff fd1c 	bl	800cc72 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800d23a:	687b      	ldr	r3, [r7, #4]
 800d23c:	3334      	adds	r3, #52	@ 0x34
 800d23e:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800d242:	491e      	ldr	r1, [pc, #120]	@ (800d2bc <sync_fs+0xd8>)
 800d244:	4618      	mov	r0, r3
 800d246:	f7ff fd14 	bl	800cc72 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800d24a:	687b      	ldr	r3, [r7, #4]
 800d24c:	3334      	adds	r3, #52	@ 0x34
 800d24e:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800d252:	687b      	ldr	r3, [r7, #4]
 800d254:	695b      	ldr	r3, [r3, #20]
 800d256:	4619      	mov	r1, r3
 800d258:	4610      	mov	r0, r2
 800d25a:	f7ff fd0a 	bl	800cc72 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800d25e:	687b      	ldr	r3, [r7, #4]
 800d260:	3334      	adds	r3, #52	@ 0x34
 800d262:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	691b      	ldr	r3, [r3, #16]
 800d26a:	4619      	mov	r1, r3
 800d26c:	4610      	mov	r0, r2
 800d26e:	f7ff fd00 	bl	800cc72 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800d272:	687b      	ldr	r3, [r7, #4]
 800d274:	6a1b      	ldr	r3, [r3, #32]
 800d276:	1c5a      	adds	r2, r3, #1
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	631a      	str	r2, [r3, #48]	@ 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800d27c:	687b      	ldr	r3, [r7, #4]
 800d27e:	7858      	ldrb	r0, [r3, #1]
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	f103 0134 	add.w	r1, r3, #52	@ 0x34
 800d286:	687b      	ldr	r3, [r7, #4]
 800d288:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800d28a:	2301      	movs	r3, #1
 800d28c:	f7ff fc5c 	bl	800cb48 <disk_write>
			fs->fsi_flag = 0;
 800d290:	687b      	ldr	r3, [r7, #4]
 800d292:	2200      	movs	r2, #0
 800d294:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800d296:	687b      	ldr	r3, [r7, #4]
 800d298:	785b      	ldrb	r3, [r3, #1]
 800d29a:	2200      	movs	r2, #0
 800d29c:	2100      	movs	r1, #0
 800d29e:	4618      	mov	r0, r3
 800d2a0:	f7ff fc72 	bl	800cb88 <disk_ioctl>
 800d2a4:	4603      	mov	r3, r0
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d001      	beq.n	800d2ae <sync_fs+0xca>
 800d2aa:	2301      	movs	r3, #1
 800d2ac:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800d2ae:	7bfb      	ldrb	r3, [r7, #15]
}
 800d2b0:	4618      	mov	r0, r3
 800d2b2:	3710      	adds	r7, #16
 800d2b4:	46bd      	mov	sp, r7
 800d2b6:	bd80      	pop	{r7, pc}
 800d2b8:	41615252 	.word	0x41615252
 800d2bc:	61417272 	.word	0x61417272

0800d2c0 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800d2c0:	b480      	push	{r7}
 800d2c2:	b083      	sub	sp, #12
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	6078      	str	r0, [r7, #4]
 800d2c8:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800d2ca:	683b      	ldr	r3, [r7, #0]
 800d2cc:	3b02      	subs	r3, #2
 800d2ce:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800d2d0:	687b      	ldr	r3, [r7, #4]
 800d2d2:	699b      	ldr	r3, [r3, #24]
 800d2d4:	3b02      	subs	r3, #2
 800d2d6:	683a      	ldr	r2, [r7, #0]
 800d2d8:	429a      	cmp	r2, r3
 800d2da:	d301      	bcc.n	800d2e0 <clust2sect+0x20>
 800d2dc:	2300      	movs	r3, #0
 800d2de:	e008      	b.n	800d2f2 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800d2e0:	687b      	ldr	r3, [r7, #4]
 800d2e2:	895b      	ldrh	r3, [r3, #10]
 800d2e4:	461a      	mov	r2, r3
 800d2e6:	683b      	ldr	r3, [r7, #0]
 800d2e8:	fb03 f202 	mul.w	r2, r3, r2
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d2f0:	4413      	add	r3, r2
}
 800d2f2:	4618      	mov	r0, r3
 800d2f4:	370c      	adds	r7, #12
 800d2f6:	46bd      	mov	sp, r7
 800d2f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fc:	4770      	bx	lr

0800d2fe <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800d2fe:	b580      	push	{r7, lr}
 800d300:	b086      	sub	sp, #24
 800d302:	af00      	add	r7, sp, #0
 800d304:	6078      	str	r0, [r7, #4]
 800d306:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800d308:	687b      	ldr	r3, [r7, #4]
 800d30a:	681b      	ldr	r3, [r3, #0]
 800d30c:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800d30e:	683b      	ldr	r3, [r7, #0]
 800d310:	2b01      	cmp	r3, #1
 800d312:	d904      	bls.n	800d31e <get_fat+0x20>
 800d314:	693b      	ldr	r3, [r7, #16]
 800d316:	699b      	ldr	r3, [r3, #24]
 800d318:	683a      	ldr	r2, [r7, #0]
 800d31a:	429a      	cmp	r2, r3
 800d31c:	d302      	bcc.n	800d324 <get_fat+0x26>
		val = 1;	/* Internal error */
 800d31e:	2301      	movs	r3, #1
 800d320:	617b      	str	r3, [r7, #20]
 800d322:	e08e      	b.n	800d442 <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800d324:	f04f 33ff 	mov.w	r3, #4294967295
 800d328:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800d32a:	693b      	ldr	r3, [r7, #16]
 800d32c:	781b      	ldrb	r3, [r3, #0]
 800d32e:	2b03      	cmp	r3, #3
 800d330:	d061      	beq.n	800d3f6 <get_fat+0xf8>
 800d332:	2b03      	cmp	r3, #3
 800d334:	dc7b      	bgt.n	800d42e <get_fat+0x130>
 800d336:	2b01      	cmp	r3, #1
 800d338:	d002      	beq.n	800d340 <get_fat+0x42>
 800d33a:	2b02      	cmp	r3, #2
 800d33c:	d041      	beq.n	800d3c2 <get_fat+0xc4>
 800d33e:	e076      	b.n	800d42e <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800d340:	683b      	ldr	r3, [r7, #0]
 800d342:	60fb      	str	r3, [r7, #12]
 800d344:	68fb      	ldr	r3, [r7, #12]
 800d346:	085b      	lsrs	r3, r3, #1
 800d348:	68fa      	ldr	r2, [r7, #12]
 800d34a:	4413      	add	r3, r2
 800d34c:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d34e:	693b      	ldr	r3, [r7, #16]
 800d350:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d352:	68fb      	ldr	r3, [r7, #12]
 800d354:	0a5b      	lsrs	r3, r3, #9
 800d356:	4413      	add	r3, r2
 800d358:	4619      	mov	r1, r3
 800d35a:	6938      	ldr	r0, [r7, #16]
 800d35c:	f7ff ff14 	bl	800d188 <move_window>
 800d360:	4603      	mov	r3, r0
 800d362:	2b00      	cmp	r3, #0
 800d364:	d166      	bne.n	800d434 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800d366:	68fb      	ldr	r3, [r7, #12]
 800d368:	1c5a      	adds	r2, r3, #1
 800d36a:	60fa      	str	r2, [r7, #12]
 800d36c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d370:	693a      	ldr	r2, [r7, #16]
 800d372:	4413      	add	r3, r2
 800d374:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d378:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d37a:	693b      	ldr	r3, [r7, #16]
 800d37c:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d37e:	68fb      	ldr	r3, [r7, #12]
 800d380:	0a5b      	lsrs	r3, r3, #9
 800d382:	4413      	add	r3, r2
 800d384:	4619      	mov	r1, r3
 800d386:	6938      	ldr	r0, [r7, #16]
 800d388:	f7ff fefe 	bl	800d188 <move_window>
 800d38c:	4603      	mov	r3, r0
 800d38e:	2b00      	cmp	r3, #0
 800d390:	d152      	bne.n	800d438 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800d392:	68fb      	ldr	r3, [r7, #12]
 800d394:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d398:	693a      	ldr	r2, [r7, #16]
 800d39a:	4413      	add	r3, r2
 800d39c:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800d3a0:	021b      	lsls	r3, r3, #8
 800d3a2:	68ba      	ldr	r2, [r7, #8]
 800d3a4:	4313      	orrs	r3, r2
 800d3a6:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800d3a8:	683b      	ldr	r3, [r7, #0]
 800d3aa:	f003 0301 	and.w	r3, r3, #1
 800d3ae:	2b00      	cmp	r3, #0
 800d3b0:	d002      	beq.n	800d3b8 <get_fat+0xba>
 800d3b2:	68bb      	ldr	r3, [r7, #8]
 800d3b4:	091b      	lsrs	r3, r3, #4
 800d3b6:	e002      	b.n	800d3be <get_fat+0xc0>
 800d3b8:	68bb      	ldr	r3, [r7, #8]
 800d3ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800d3be:	617b      	str	r3, [r7, #20]
			break;
 800d3c0:	e03f      	b.n	800d442 <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d3c2:	693b      	ldr	r3, [r7, #16]
 800d3c4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d3c6:	683b      	ldr	r3, [r7, #0]
 800d3c8:	0a1b      	lsrs	r3, r3, #8
 800d3ca:	4413      	add	r3, r2
 800d3cc:	4619      	mov	r1, r3
 800d3ce:	6938      	ldr	r0, [r7, #16]
 800d3d0:	f7ff feda 	bl	800d188 <move_window>
 800d3d4:	4603      	mov	r3, r0
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d130      	bne.n	800d43c <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800d3da:	693b      	ldr	r3, [r7, #16]
 800d3dc:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d3e0:	683b      	ldr	r3, [r7, #0]
 800d3e2:	005b      	lsls	r3, r3, #1
 800d3e4:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800d3e8:	4413      	add	r3, r2
 800d3ea:	4618      	mov	r0, r3
 800d3ec:	f7ff fbea 	bl	800cbc4 <ld_word>
 800d3f0:	4603      	mov	r3, r0
 800d3f2:	617b      	str	r3, [r7, #20]
			break;
 800d3f4:	e025      	b.n	800d442 <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d3f6:	693b      	ldr	r3, [r7, #16]
 800d3f8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d3fa:	683b      	ldr	r3, [r7, #0]
 800d3fc:	09db      	lsrs	r3, r3, #7
 800d3fe:	4413      	add	r3, r2
 800d400:	4619      	mov	r1, r3
 800d402:	6938      	ldr	r0, [r7, #16]
 800d404:	f7ff fec0 	bl	800d188 <move_window>
 800d408:	4603      	mov	r3, r0
 800d40a:	2b00      	cmp	r3, #0
 800d40c:	d118      	bne.n	800d440 <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800d40e:	693b      	ldr	r3, [r7, #16]
 800d410:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d414:	683b      	ldr	r3, [r7, #0]
 800d416:	009b      	lsls	r3, r3, #2
 800d418:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d41c:	4413      	add	r3, r2
 800d41e:	4618      	mov	r0, r3
 800d420:	f7ff fbe9 	bl	800cbf6 <ld_dword>
 800d424:	4603      	mov	r3, r0
 800d426:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800d42a:	617b      	str	r3, [r7, #20]
			break;
 800d42c:	e009      	b.n	800d442 <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800d42e:	2301      	movs	r3, #1
 800d430:	617b      	str	r3, [r7, #20]
 800d432:	e006      	b.n	800d442 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d434:	bf00      	nop
 800d436:	e004      	b.n	800d442 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800d438:	bf00      	nop
 800d43a:	e002      	b.n	800d442 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800d43c:	bf00      	nop
 800d43e:	e000      	b.n	800d442 <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800d440:	bf00      	nop
		}
	}

	return val;
 800d442:	697b      	ldr	r3, [r7, #20]
}
 800d444:	4618      	mov	r0, r3
 800d446:	3718      	adds	r7, #24
 800d448:	46bd      	mov	sp, r7
 800d44a:	bd80      	pop	{r7, pc}

0800d44c <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800d44c:	b590      	push	{r4, r7, lr}
 800d44e:	b089      	sub	sp, #36	@ 0x24
 800d450:	af00      	add	r7, sp, #0
 800d452:	60f8      	str	r0, [r7, #12]
 800d454:	60b9      	str	r1, [r7, #8]
 800d456:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800d458:	2302      	movs	r3, #2
 800d45a:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800d45c:	68bb      	ldr	r3, [r7, #8]
 800d45e:	2b01      	cmp	r3, #1
 800d460:	f240 80d9 	bls.w	800d616 <put_fat+0x1ca>
 800d464:	68fb      	ldr	r3, [r7, #12]
 800d466:	699b      	ldr	r3, [r3, #24]
 800d468:	68ba      	ldr	r2, [r7, #8]
 800d46a:	429a      	cmp	r2, r3
 800d46c:	f080 80d3 	bcs.w	800d616 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800d470:	68fb      	ldr	r3, [r7, #12]
 800d472:	781b      	ldrb	r3, [r3, #0]
 800d474:	2b03      	cmp	r3, #3
 800d476:	f000 8096 	beq.w	800d5a6 <put_fat+0x15a>
 800d47a:	2b03      	cmp	r3, #3
 800d47c:	f300 80cb 	bgt.w	800d616 <put_fat+0x1ca>
 800d480:	2b01      	cmp	r3, #1
 800d482:	d002      	beq.n	800d48a <put_fat+0x3e>
 800d484:	2b02      	cmp	r3, #2
 800d486:	d06e      	beq.n	800d566 <put_fat+0x11a>
 800d488:	e0c5      	b.n	800d616 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800d48a:	68bb      	ldr	r3, [r7, #8]
 800d48c:	61bb      	str	r3, [r7, #24]
 800d48e:	69bb      	ldr	r3, [r7, #24]
 800d490:	085b      	lsrs	r3, r3, #1
 800d492:	69ba      	ldr	r2, [r7, #24]
 800d494:	4413      	add	r3, r2
 800d496:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d498:	68fb      	ldr	r3, [r7, #12]
 800d49a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d49c:	69bb      	ldr	r3, [r7, #24]
 800d49e:	0a5b      	lsrs	r3, r3, #9
 800d4a0:	4413      	add	r3, r2
 800d4a2:	4619      	mov	r1, r3
 800d4a4:	68f8      	ldr	r0, [r7, #12]
 800d4a6:	f7ff fe6f 	bl	800d188 <move_window>
 800d4aa:	4603      	mov	r3, r0
 800d4ac:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d4ae:	7ffb      	ldrb	r3, [r7, #31]
 800d4b0:	2b00      	cmp	r3, #0
 800d4b2:	f040 80a9 	bne.w	800d608 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800d4b6:	68fb      	ldr	r3, [r7, #12]
 800d4b8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d4bc:	69bb      	ldr	r3, [r7, #24]
 800d4be:	1c59      	adds	r1, r3, #1
 800d4c0:	61b9      	str	r1, [r7, #24]
 800d4c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d4c6:	4413      	add	r3, r2
 800d4c8:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800d4ca:	68bb      	ldr	r3, [r7, #8]
 800d4cc:	f003 0301 	and.w	r3, r3, #1
 800d4d0:	2b00      	cmp	r3, #0
 800d4d2:	d00d      	beq.n	800d4f0 <put_fat+0xa4>
 800d4d4:	697b      	ldr	r3, [r7, #20]
 800d4d6:	781b      	ldrb	r3, [r3, #0]
 800d4d8:	b25b      	sxtb	r3, r3
 800d4da:	f003 030f 	and.w	r3, r3, #15
 800d4de:	b25a      	sxtb	r2, r3
 800d4e0:	687b      	ldr	r3, [r7, #4]
 800d4e2:	b25b      	sxtb	r3, r3
 800d4e4:	011b      	lsls	r3, r3, #4
 800d4e6:	b25b      	sxtb	r3, r3
 800d4e8:	4313      	orrs	r3, r2
 800d4ea:	b25b      	sxtb	r3, r3
 800d4ec:	b2db      	uxtb	r3, r3
 800d4ee:	e001      	b.n	800d4f4 <put_fat+0xa8>
 800d4f0:	687b      	ldr	r3, [r7, #4]
 800d4f2:	b2db      	uxtb	r3, r3
 800d4f4:	697a      	ldr	r2, [r7, #20]
 800d4f6:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d4f8:	68fb      	ldr	r3, [r7, #12]
 800d4fa:	2201      	movs	r2, #1
 800d4fc:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800d4fe:	68fb      	ldr	r3, [r7, #12]
 800d500:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d502:	69bb      	ldr	r3, [r7, #24]
 800d504:	0a5b      	lsrs	r3, r3, #9
 800d506:	4413      	add	r3, r2
 800d508:	4619      	mov	r1, r3
 800d50a:	68f8      	ldr	r0, [r7, #12]
 800d50c:	f7ff fe3c 	bl	800d188 <move_window>
 800d510:	4603      	mov	r3, r0
 800d512:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d514:	7ffb      	ldrb	r3, [r7, #31]
 800d516:	2b00      	cmp	r3, #0
 800d518:	d178      	bne.n	800d60c <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800d51a:	68fb      	ldr	r3, [r7, #12]
 800d51c:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d520:	69bb      	ldr	r3, [r7, #24]
 800d522:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d526:	4413      	add	r3, r2
 800d528:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800d52a:	68bb      	ldr	r3, [r7, #8]
 800d52c:	f003 0301 	and.w	r3, r3, #1
 800d530:	2b00      	cmp	r3, #0
 800d532:	d003      	beq.n	800d53c <put_fat+0xf0>
 800d534:	687b      	ldr	r3, [r7, #4]
 800d536:	091b      	lsrs	r3, r3, #4
 800d538:	b2db      	uxtb	r3, r3
 800d53a:	e00e      	b.n	800d55a <put_fat+0x10e>
 800d53c:	697b      	ldr	r3, [r7, #20]
 800d53e:	781b      	ldrb	r3, [r3, #0]
 800d540:	b25b      	sxtb	r3, r3
 800d542:	f023 030f 	bic.w	r3, r3, #15
 800d546:	b25a      	sxtb	r2, r3
 800d548:	687b      	ldr	r3, [r7, #4]
 800d54a:	0a1b      	lsrs	r3, r3, #8
 800d54c:	b25b      	sxtb	r3, r3
 800d54e:	f003 030f 	and.w	r3, r3, #15
 800d552:	b25b      	sxtb	r3, r3
 800d554:	4313      	orrs	r3, r2
 800d556:	b25b      	sxtb	r3, r3
 800d558:	b2db      	uxtb	r3, r3
 800d55a:	697a      	ldr	r2, [r7, #20]
 800d55c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800d55e:	68fb      	ldr	r3, [r7, #12]
 800d560:	2201      	movs	r2, #1
 800d562:	70da      	strb	r2, [r3, #3]
			break;
 800d564:	e057      	b.n	800d616 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800d566:	68fb      	ldr	r3, [r7, #12]
 800d568:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d56a:	68bb      	ldr	r3, [r7, #8]
 800d56c:	0a1b      	lsrs	r3, r3, #8
 800d56e:	4413      	add	r3, r2
 800d570:	4619      	mov	r1, r3
 800d572:	68f8      	ldr	r0, [r7, #12]
 800d574:	f7ff fe08 	bl	800d188 <move_window>
 800d578:	4603      	mov	r3, r0
 800d57a:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d57c:	7ffb      	ldrb	r3, [r7, #31]
 800d57e:	2b00      	cmp	r3, #0
 800d580:	d146      	bne.n	800d610 <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800d582:	68fb      	ldr	r3, [r7, #12]
 800d584:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d588:	68bb      	ldr	r3, [r7, #8]
 800d58a:	005b      	lsls	r3, r3, #1
 800d58c:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800d590:	4413      	add	r3, r2
 800d592:	687a      	ldr	r2, [r7, #4]
 800d594:	b292      	uxth	r2, r2
 800d596:	4611      	mov	r1, r2
 800d598:	4618      	mov	r0, r3
 800d59a:	f7ff fb4f 	bl	800cc3c <st_word>
			fs->wflag = 1;
 800d59e:	68fb      	ldr	r3, [r7, #12]
 800d5a0:	2201      	movs	r2, #1
 800d5a2:	70da      	strb	r2, [r3, #3]
			break;
 800d5a4:	e037      	b.n	800d616 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800d5a6:	68fb      	ldr	r3, [r7, #12]
 800d5a8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d5aa:	68bb      	ldr	r3, [r7, #8]
 800d5ac:	09db      	lsrs	r3, r3, #7
 800d5ae:	4413      	add	r3, r2
 800d5b0:	4619      	mov	r1, r3
 800d5b2:	68f8      	ldr	r0, [r7, #12]
 800d5b4:	f7ff fde8 	bl	800d188 <move_window>
 800d5b8:	4603      	mov	r3, r0
 800d5ba:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800d5bc:	7ffb      	ldrb	r3, [r7, #31]
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d128      	bne.n	800d614 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800d5c8:	68fb      	ldr	r3, [r7, #12]
 800d5ca:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d5ce:	68bb      	ldr	r3, [r7, #8]
 800d5d0:	009b      	lsls	r3, r3, #2
 800d5d2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d5d6:	4413      	add	r3, r2
 800d5d8:	4618      	mov	r0, r3
 800d5da:	f7ff fb0c 	bl	800cbf6 <ld_dword>
 800d5de:	4603      	mov	r3, r0
 800d5e0:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800d5e4:	4323      	orrs	r3, r4
 800d5e6:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800d5e8:	68fb      	ldr	r3, [r7, #12]
 800d5ea:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d5ee:	68bb      	ldr	r3, [r7, #8]
 800d5f0:	009b      	lsls	r3, r3, #2
 800d5f2:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800d5f6:	4413      	add	r3, r2
 800d5f8:	6879      	ldr	r1, [r7, #4]
 800d5fa:	4618      	mov	r0, r3
 800d5fc:	f7ff fb39 	bl	800cc72 <st_dword>
			fs->wflag = 1;
 800d600:	68fb      	ldr	r3, [r7, #12]
 800d602:	2201      	movs	r2, #1
 800d604:	70da      	strb	r2, [r3, #3]
			break;
 800d606:	e006      	b.n	800d616 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d608:	bf00      	nop
 800d60a:	e004      	b.n	800d616 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d60c:	bf00      	nop
 800d60e:	e002      	b.n	800d616 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d610:	bf00      	nop
 800d612:	e000      	b.n	800d616 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800d614:	bf00      	nop
		}
	}
	return res;
 800d616:	7ffb      	ldrb	r3, [r7, #31]
}
 800d618:	4618      	mov	r0, r3
 800d61a:	3724      	adds	r7, #36	@ 0x24
 800d61c:	46bd      	mov	sp, r7
 800d61e:	bd90      	pop	{r4, r7, pc}

0800d620 <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800d620:	b580      	push	{r7, lr}
 800d622:	b088      	sub	sp, #32
 800d624:	af00      	add	r7, sp, #0
 800d626:	60f8      	str	r0, [r7, #12]
 800d628:	60b9      	str	r1, [r7, #8]
 800d62a:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800d62c:	2300      	movs	r3, #0
 800d62e:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800d630:	68fb      	ldr	r3, [r7, #12]
 800d632:	681b      	ldr	r3, [r3, #0]
 800d634:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800d636:	68bb      	ldr	r3, [r7, #8]
 800d638:	2b01      	cmp	r3, #1
 800d63a:	d904      	bls.n	800d646 <remove_chain+0x26>
 800d63c:	69bb      	ldr	r3, [r7, #24]
 800d63e:	699b      	ldr	r3, [r3, #24]
 800d640:	68ba      	ldr	r2, [r7, #8]
 800d642:	429a      	cmp	r2, r3
 800d644:	d301      	bcc.n	800d64a <remove_chain+0x2a>
 800d646:	2302      	movs	r3, #2
 800d648:	e04b      	b.n	800d6e2 <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800d64a:	687b      	ldr	r3, [r7, #4]
 800d64c:	2b00      	cmp	r3, #0
 800d64e:	d00c      	beq.n	800d66a <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800d650:	f04f 32ff 	mov.w	r2, #4294967295
 800d654:	6879      	ldr	r1, [r7, #4]
 800d656:	69b8      	ldr	r0, [r7, #24]
 800d658:	f7ff fef8 	bl	800d44c <put_fat>
 800d65c:	4603      	mov	r3, r0
 800d65e:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800d660:	7ffb      	ldrb	r3, [r7, #31]
 800d662:	2b00      	cmp	r3, #0
 800d664:	d001      	beq.n	800d66a <remove_chain+0x4a>
 800d666:	7ffb      	ldrb	r3, [r7, #31]
 800d668:	e03b      	b.n	800d6e2 <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800d66a:	68b9      	ldr	r1, [r7, #8]
 800d66c:	68f8      	ldr	r0, [r7, #12]
 800d66e:	f7ff fe46 	bl	800d2fe <get_fat>
 800d672:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800d674:	697b      	ldr	r3, [r7, #20]
 800d676:	2b00      	cmp	r3, #0
 800d678:	d031      	beq.n	800d6de <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800d67a:	697b      	ldr	r3, [r7, #20]
 800d67c:	2b01      	cmp	r3, #1
 800d67e:	d101      	bne.n	800d684 <remove_chain+0x64>
 800d680:	2302      	movs	r3, #2
 800d682:	e02e      	b.n	800d6e2 <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800d684:	697b      	ldr	r3, [r7, #20]
 800d686:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d68a:	d101      	bne.n	800d690 <remove_chain+0x70>
 800d68c:	2301      	movs	r3, #1
 800d68e:	e028      	b.n	800d6e2 <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800d690:	2200      	movs	r2, #0
 800d692:	68b9      	ldr	r1, [r7, #8]
 800d694:	69b8      	ldr	r0, [r7, #24]
 800d696:	f7ff fed9 	bl	800d44c <put_fat>
 800d69a:	4603      	mov	r3, r0
 800d69c:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800d69e:	7ffb      	ldrb	r3, [r7, #31]
 800d6a0:	2b00      	cmp	r3, #0
 800d6a2:	d001      	beq.n	800d6a8 <remove_chain+0x88>
 800d6a4:	7ffb      	ldrb	r3, [r7, #31]
 800d6a6:	e01c      	b.n	800d6e2 <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800d6a8:	69bb      	ldr	r3, [r7, #24]
 800d6aa:	695a      	ldr	r2, [r3, #20]
 800d6ac:	69bb      	ldr	r3, [r7, #24]
 800d6ae:	699b      	ldr	r3, [r3, #24]
 800d6b0:	3b02      	subs	r3, #2
 800d6b2:	429a      	cmp	r2, r3
 800d6b4:	d20b      	bcs.n	800d6ce <remove_chain+0xae>
			fs->free_clst++;
 800d6b6:	69bb      	ldr	r3, [r7, #24]
 800d6b8:	695b      	ldr	r3, [r3, #20]
 800d6ba:	1c5a      	adds	r2, r3, #1
 800d6bc:	69bb      	ldr	r3, [r7, #24]
 800d6be:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800d6c0:	69bb      	ldr	r3, [r7, #24]
 800d6c2:	791b      	ldrb	r3, [r3, #4]
 800d6c4:	f043 0301 	orr.w	r3, r3, #1
 800d6c8:	b2da      	uxtb	r2, r3
 800d6ca:	69bb      	ldr	r3, [r7, #24]
 800d6cc:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800d6ce:	697b      	ldr	r3, [r7, #20]
 800d6d0:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800d6d2:	69bb      	ldr	r3, [r7, #24]
 800d6d4:	699b      	ldr	r3, [r3, #24]
 800d6d6:	68ba      	ldr	r2, [r7, #8]
 800d6d8:	429a      	cmp	r2, r3
 800d6da:	d3c6      	bcc.n	800d66a <remove_chain+0x4a>
 800d6dc:	e000      	b.n	800d6e0 <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800d6de:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800d6e0:	2300      	movs	r3, #0
}
 800d6e2:	4618      	mov	r0, r3
 800d6e4:	3720      	adds	r7, #32
 800d6e6:	46bd      	mov	sp, r7
 800d6e8:	bd80      	pop	{r7, pc}

0800d6ea <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800d6ea:	b580      	push	{r7, lr}
 800d6ec:	b088      	sub	sp, #32
 800d6ee:	af00      	add	r7, sp, #0
 800d6f0:	6078      	str	r0, [r7, #4]
 800d6f2:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800d6f4:	687b      	ldr	r3, [r7, #4]
 800d6f6:	681b      	ldr	r3, [r3, #0]
 800d6f8:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800d6fa:	683b      	ldr	r3, [r7, #0]
 800d6fc:	2b00      	cmp	r3, #0
 800d6fe:	d10d      	bne.n	800d71c <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800d700:	693b      	ldr	r3, [r7, #16]
 800d702:	691b      	ldr	r3, [r3, #16]
 800d704:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800d706:	69bb      	ldr	r3, [r7, #24]
 800d708:	2b00      	cmp	r3, #0
 800d70a:	d004      	beq.n	800d716 <create_chain+0x2c>
 800d70c:	693b      	ldr	r3, [r7, #16]
 800d70e:	699b      	ldr	r3, [r3, #24]
 800d710:	69ba      	ldr	r2, [r7, #24]
 800d712:	429a      	cmp	r2, r3
 800d714:	d31b      	bcc.n	800d74e <create_chain+0x64>
 800d716:	2301      	movs	r3, #1
 800d718:	61bb      	str	r3, [r7, #24]
 800d71a:	e018      	b.n	800d74e <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800d71c:	6839      	ldr	r1, [r7, #0]
 800d71e:	6878      	ldr	r0, [r7, #4]
 800d720:	f7ff fded 	bl	800d2fe <get_fat>
 800d724:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800d726:	68fb      	ldr	r3, [r7, #12]
 800d728:	2b01      	cmp	r3, #1
 800d72a:	d801      	bhi.n	800d730 <create_chain+0x46>
 800d72c:	2301      	movs	r3, #1
 800d72e:	e070      	b.n	800d812 <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800d730:	68fb      	ldr	r3, [r7, #12]
 800d732:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d736:	d101      	bne.n	800d73c <create_chain+0x52>
 800d738:	68fb      	ldr	r3, [r7, #12]
 800d73a:	e06a      	b.n	800d812 <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800d73c:	693b      	ldr	r3, [r7, #16]
 800d73e:	699b      	ldr	r3, [r3, #24]
 800d740:	68fa      	ldr	r2, [r7, #12]
 800d742:	429a      	cmp	r2, r3
 800d744:	d201      	bcs.n	800d74a <create_chain+0x60>
 800d746:	68fb      	ldr	r3, [r7, #12]
 800d748:	e063      	b.n	800d812 <create_chain+0x128>
		scl = clst;
 800d74a:	683b      	ldr	r3, [r7, #0]
 800d74c:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800d74e:	69bb      	ldr	r3, [r7, #24]
 800d750:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800d752:	69fb      	ldr	r3, [r7, #28]
 800d754:	3301      	adds	r3, #1
 800d756:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800d758:	693b      	ldr	r3, [r7, #16]
 800d75a:	699b      	ldr	r3, [r3, #24]
 800d75c:	69fa      	ldr	r2, [r7, #28]
 800d75e:	429a      	cmp	r2, r3
 800d760:	d307      	bcc.n	800d772 <create_chain+0x88>
				ncl = 2;
 800d762:	2302      	movs	r3, #2
 800d764:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800d766:	69fa      	ldr	r2, [r7, #28]
 800d768:	69bb      	ldr	r3, [r7, #24]
 800d76a:	429a      	cmp	r2, r3
 800d76c:	d901      	bls.n	800d772 <create_chain+0x88>
 800d76e:	2300      	movs	r3, #0
 800d770:	e04f      	b.n	800d812 <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800d772:	69f9      	ldr	r1, [r7, #28]
 800d774:	6878      	ldr	r0, [r7, #4]
 800d776:	f7ff fdc2 	bl	800d2fe <get_fat>
 800d77a:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800d77c:	68fb      	ldr	r3, [r7, #12]
 800d77e:	2b00      	cmp	r3, #0
 800d780:	d00e      	beq.n	800d7a0 <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800d782:	68fb      	ldr	r3, [r7, #12]
 800d784:	2b01      	cmp	r3, #1
 800d786:	d003      	beq.n	800d790 <create_chain+0xa6>
 800d788:	68fb      	ldr	r3, [r7, #12]
 800d78a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d78e:	d101      	bne.n	800d794 <create_chain+0xaa>
 800d790:	68fb      	ldr	r3, [r7, #12]
 800d792:	e03e      	b.n	800d812 <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800d794:	69fa      	ldr	r2, [r7, #28]
 800d796:	69bb      	ldr	r3, [r7, #24]
 800d798:	429a      	cmp	r2, r3
 800d79a:	d1da      	bne.n	800d752 <create_chain+0x68>
 800d79c:	2300      	movs	r3, #0
 800d79e:	e038      	b.n	800d812 <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800d7a0:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800d7a2:	f04f 32ff 	mov.w	r2, #4294967295
 800d7a6:	69f9      	ldr	r1, [r7, #28]
 800d7a8:	6938      	ldr	r0, [r7, #16]
 800d7aa:	f7ff fe4f 	bl	800d44c <put_fat>
 800d7ae:	4603      	mov	r3, r0
 800d7b0:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800d7b2:	7dfb      	ldrb	r3, [r7, #23]
 800d7b4:	2b00      	cmp	r3, #0
 800d7b6:	d109      	bne.n	800d7cc <create_chain+0xe2>
 800d7b8:	683b      	ldr	r3, [r7, #0]
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	d006      	beq.n	800d7cc <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800d7be:	69fa      	ldr	r2, [r7, #28]
 800d7c0:	6839      	ldr	r1, [r7, #0]
 800d7c2:	6938      	ldr	r0, [r7, #16]
 800d7c4:	f7ff fe42 	bl	800d44c <put_fat>
 800d7c8:	4603      	mov	r3, r0
 800d7ca:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800d7cc:	7dfb      	ldrb	r3, [r7, #23]
 800d7ce:	2b00      	cmp	r3, #0
 800d7d0:	d116      	bne.n	800d800 <create_chain+0x116>
		fs->last_clst = ncl;
 800d7d2:	693b      	ldr	r3, [r7, #16]
 800d7d4:	69fa      	ldr	r2, [r7, #28]
 800d7d6:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800d7d8:	693b      	ldr	r3, [r7, #16]
 800d7da:	695a      	ldr	r2, [r3, #20]
 800d7dc:	693b      	ldr	r3, [r7, #16]
 800d7de:	699b      	ldr	r3, [r3, #24]
 800d7e0:	3b02      	subs	r3, #2
 800d7e2:	429a      	cmp	r2, r3
 800d7e4:	d804      	bhi.n	800d7f0 <create_chain+0x106>
 800d7e6:	693b      	ldr	r3, [r7, #16]
 800d7e8:	695b      	ldr	r3, [r3, #20]
 800d7ea:	1e5a      	subs	r2, r3, #1
 800d7ec:	693b      	ldr	r3, [r7, #16]
 800d7ee:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800d7f0:	693b      	ldr	r3, [r7, #16]
 800d7f2:	791b      	ldrb	r3, [r3, #4]
 800d7f4:	f043 0301 	orr.w	r3, r3, #1
 800d7f8:	b2da      	uxtb	r2, r3
 800d7fa:	693b      	ldr	r3, [r7, #16]
 800d7fc:	711a      	strb	r2, [r3, #4]
 800d7fe:	e007      	b.n	800d810 <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800d800:	7dfb      	ldrb	r3, [r7, #23]
 800d802:	2b01      	cmp	r3, #1
 800d804:	d102      	bne.n	800d80c <create_chain+0x122>
 800d806:	f04f 33ff 	mov.w	r3, #4294967295
 800d80a:	e000      	b.n	800d80e <create_chain+0x124>
 800d80c:	2301      	movs	r3, #1
 800d80e:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800d810:	69fb      	ldr	r3, [r7, #28]
}
 800d812:	4618      	mov	r0, r3
 800d814:	3720      	adds	r7, #32
 800d816:	46bd      	mov	sp, r7
 800d818:	bd80      	pop	{r7, pc}

0800d81a <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800d81a:	b480      	push	{r7}
 800d81c:	b087      	sub	sp, #28
 800d81e:	af00      	add	r7, sp, #0
 800d820:	6078      	str	r0, [r7, #4]
 800d822:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800d824:	687b      	ldr	r3, [r7, #4]
 800d826:	681b      	ldr	r3, [r3, #0]
 800d828:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800d82a:	687b      	ldr	r3, [r7, #4]
 800d82c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d82e:	3304      	adds	r3, #4
 800d830:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800d832:	683b      	ldr	r3, [r7, #0]
 800d834:	0a5b      	lsrs	r3, r3, #9
 800d836:	68fa      	ldr	r2, [r7, #12]
 800d838:	8952      	ldrh	r2, [r2, #10]
 800d83a:	fbb3 f3f2 	udiv	r3, r3, r2
 800d83e:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d840:	693b      	ldr	r3, [r7, #16]
 800d842:	1d1a      	adds	r2, r3, #4
 800d844:	613a      	str	r2, [r7, #16]
 800d846:	681b      	ldr	r3, [r3, #0]
 800d848:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800d84a:	68bb      	ldr	r3, [r7, #8]
 800d84c:	2b00      	cmp	r3, #0
 800d84e:	d101      	bne.n	800d854 <clmt_clust+0x3a>
 800d850:	2300      	movs	r3, #0
 800d852:	e010      	b.n	800d876 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800d854:	697a      	ldr	r2, [r7, #20]
 800d856:	68bb      	ldr	r3, [r7, #8]
 800d858:	429a      	cmp	r2, r3
 800d85a:	d307      	bcc.n	800d86c <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800d85c:	697a      	ldr	r2, [r7, #20]
 800d85e:	68bb      	ldr	r3, [r7, #8]
 800d860:	1ad3      	subs	r3, r2, r3
 800d862:	617b      	str	r3, [r7, #20]
 800d864:	693b      	ldr	r3, [r7, #16]
 800d866:	3304      	adds	r3, #4
 800d868:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800d86a:	e7e9      	b.n	800d840 <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800d86c:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800d86e:	693b      	ldr	r3, [r7, #16]
 800d870:	681a      	ldr	r2, [r3, #0]
 800d872:	697b      	ldr	r3, [r7, #20]
 800d874:	4413      	add	r3, r2
}
 800d876:	4618      	mov	r0, r3
 800d878:	371c      	adds	r7, #28
 800d87a:	46bd      	mov	sp, r7
 800d87c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d880:	4770      	bx	lr

0800d882 <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800d882:	b580      	push	{r7, lr}
 800d884:	b086      	sub	sp, #24
 800d886:	af00      	add	r7, sp, #0
 800d888:	6078      	str	r0, [r7, #4]
 800d88a:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800d88c:	687b      	ldr	r3, [r7, #4]
 800d88e:	681b      	ldr	r3, [r3, #0]
 800d890:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800d892:	683b      	ldr	r3, [r7, #0]
 800d894:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d898:	d204      	bcs.n	800d8a4 <dir_sdi+0x22>
 800d89a:	683b      	ldr	r3, [r7, #0]
 800d89c:	f003 031f 	and.w	r3, r3, #31
 800d8a0:	2b00      	cmp	r3, #0
 800d8a2:	d001      	beq.n	800d8a8 <dir_sdi+0x26>
		return FR_INT_ERR;
 800d8a4:	2302      	movs	r3, #2
 800d8a6:	e063      	b.n	800d970 <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800d8a8:	687b      	ldr	r3, [r7, #4]
 800d8aa:	683a      	ldr	r2, [r7, #0]
 800d8ac:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800d8ae:	687b      	ldr	r3, [r7, #4]
 800d8b0:	689b      	ldr	r3, [r3, #8]
 800d8b2:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800d8b4:	697b      	ldr	r3, [r7, #20]
 800d8b6:	2b00      	cmp	r3, #0
 800d8b8:	d106      	bne.n	800d8c8 <dir_sdi+0x46>
 800d8ba:	693b      	ldr	r3, [r7, #16]
 800d8bc:	781b      	ldrb	r3, [r3, #0]
 800d8be:	2b02      	cmp	r3, #2
 800d8c0:	d902      	bls.n	800d8c8 <dir_sdi+0x46>
		clst = fs->dirbase;
 800d8c2:	693b      	ldr	r3, [r7, #16]
 800d8c4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d8c6:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800d8c8:	697b      	ldr	r3, [r7, #20]
 800d8ca:	2b00      	cmp	r3, #0
 800d8cc:	d10c      	bne.n	800d8e8 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800d8ce:	683b      	ldr	r3, [r7, #0]
 800d8d0:	095b      	lsrs	r3, r3, #5
 800d8d2:	693a      	ldr	r2, [r7, #16]
 800d8d4:	8912      	ldrh	r2, [r2, #8]
 800d8d6:	4293      	cmp	r3, r2
 800d8d8:	d301      	bcc.n	800d8de <dir_sdi+0x5c>
 800d8da:	2302      	movs	r3, #2
 800d8dc:	e048      	b.n	800d970 <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800d8de:	693b      	ldr	r3, [r7, #16]
 800d8e0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800d8e2:	687b      	ldr	r3, [r7, #4]
 800d8e4:	61da      	str	r2, [r3, #28]
 800d8e6:	e029      	b.n	800d93c <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800d8e8:	693b      	ldr	r3, [r7, #16]
 800d8ea:	895b      	ldrh	r3, [r3, #10]
 800d8ec:	025b      	lsls	r3, r3, #9
 800d8ee:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d8f0:	e019      	b.n	800d926 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800d8f2:	687b      	ldr	r3, [r7, #4]
 800d8f4:	6979      	ldr	r1, [r7, #20]
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	f7ff fd01 	bl	800d2fe <get_fat>
 800d8fc:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800d8fe:	697b      	ldr	r3, [r7, #20]
 800d900:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d904:	d101      	bne.n	800d90a <dir_sdi+0x88>
 800d906:	2301      	movs	r3, #1
 800d908:	e032      	b.n	800d970 <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800d90a:	697b      	ldr	r3, [r7, #20]
 800d90c:	2b01      	cmp	r3, #1
 800d90e:	d904      	bls.n	800d91a <dir_sdi+0x98>
 800d910:	693b      	ldr	r3, [r7, #16]
 800d912:	699b      	ldr	r3, [r3, #24]
 800d914:	697a      	ldr	r2, [r7, #20]
 800d916:	429a      	cmp	r2, r3
 800d918:	d301      	bcc.n	800d91e <dir_sdi+0x9c>
 800d91a:	2302      	movs	r3, #2
 800d91c:	e028      	b.n	800d970 <dir_sdi+0xee>
			ofs -= csz;
 800d91e:	683a      	ldr	r2, [r7, #0]
 800d920:	68fb      	ldr	r3, [r7, #12]
 800d922:	1ad3      	subs	r3, r2, r3
 800d924:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800d926:	683a      	ldr	r2, [r7, #0]
 800d928:	68fb      	ldr	r3, [r7, #12]
 800d92a:	429a      	cmp	r2, r3
 800d92c:	d2e1      	bcs.n	800d8f2 <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800d92e:	6979      	ldr	r1, [r7, #20]
 800d930:	6938      	ldr	r0, [r7, #16]
 800d932:	f7ff fcc5 	bl	800d2c0 <clust2sect>
 800d936:	4602      	mov	r2, r0
 800d938:	687b      	ldr	r3, [r7, #4]
 800d93a:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800d93c:	687b      	ldr	r3, [r7, #4]
 800d93e:	697a      	ldr	r2, [r7, #20]
 800d940:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800d942:	687b      	ldr	r3, [r7, #4]
 800d944:	69db      	ldr	r3, [r3, #28]
 800d946:	2b00      	cmp	r3, #0
 800d948:	d101      	bne.n	800d94e <dir_sdi+0xcc>
 800d94a:	2302      	movs	r3, #2
 800d94c:	e010      	b.n	800d970 <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800d94e:	687b      	ldr	r3, [r7, #4]
 800d950:	69da      	ldr	r2, [r3, #28]
 800d952:	683b      	ldr	r3, [r7, #0]
 800d954:	0a5b      	lsrs	r3, r3, #9
 800d956:	441a      	add	r2, r3
 800d958:	687b      	ldr	r3, [r7, #4]
 800d95a:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800d95c:	693b      	ldr	r3, [r7, #16]
 800d95e:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800d962:	683b      	ldr	r3, [r7, #0]
 800d964:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d968:	441a      	add	r2, r3
 800d96a:	687b      	ldr	r3, [r7, #4]
 800d96c:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800d96e:	2300      	movs	r3, #0
}
 800d970:	4618      	mov	r0, r3
 800d972:	3718      	adds	r7, #24
 800d974:	46bd      	mov	sp, r7
 800d976:	bd80      	pop	{r7, pc}

0800d978 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800d978:	b580      	push	{r7, lr}
 800d97a:	b086      	sub	sp, #24
 800d97c:	af00      	add	r7, sp, #0
 800d97e:	6078      	str	r0, [r7, #4]
 800d980:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800d982:	687b      	ldr	r3, [r7, #4]
 800d984:	681b      	ldr	r3, [r3, #0]
 800d986:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800d988:	687b      	ldr	r3, [r7, #4]
 800d98a:	695b      	ldr	r3, [r3, #20]
 800d98c:	3320      	adds	r3, #32
 800d98e:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800d990:	687b      	ldr	r3, [r7, #4]
 800d992:	69db      	ldr	r3, [r3, #28]
 800d994:	2b00      	cmp	r3, #0
 800d996:	d003      	beq.n	800d9a0 <dir_next+0x28>
 800d998:	68bb      	ldr	r3, [r7, #8]
 800d99a:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800d99e:	d301      	bcc.n	800d9a4 <dir_next+0x2c>
 800d9a0:	2304      	movs	r3, #4
 800d9a2:	e0aa      	b.n	800dafa <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800d9a4:	68bb      	ldr	r3, [r7, #8]
 800d9a6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d9aa:	2b00      	cmp	r3, #0
 800d9ac:	f040 8098 	bne.w	800dae0 <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800d9b0:	687b      	ldr	r3, [r7, #4]
 800d9b2:	69db      	ldr	r3, [r3, #28]
 800d9b4:	1c5a      	adds	r2, r3, #1
 800d9b6:	687b      	ldr	r3, [r7, #4]
 800d9b8:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800d9ba:	687b      	ldr	r3, [r7, #4]
 800d9bc:	699b      	ldr	r3, [r3, #24]
 800d9be:	2b00      	cmp	r3, #0
 800d9c0:	d10b      	bne.n	800d9da <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800d9c2:	68bb      	ldr	r3, [r7, #8]
 800d9c4:	095b      	lsrs	r3, r3, #5
 800d9c6:	68fa      	ldr	r2, [r7, #12]
 800d9c8:	8912      	ldrh	r2, [r2, #8]
 800d9ca:	4293      	cmp	r3, r2
 800d9cc:	f0c0 8088 	bcc.w	800dae0 <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800d9d0:	687b      	ldr	r3, [r7, #4]
 800d9d2:	2200      	movs	r2, #0
 800d9d4:	61da      	str	r2, [r3, #28]
 800d9d6:	2304      	movs	r3, #4
 800d9d8:	e08f      	b.n	800dafa <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800d9da:	68bb      	ldr	r3, [r7, #8]
 800d9dc:	0a5b      	lsrs	r3, r3, #9
 800d9de:	68fa      	ldr	r2, [r7, #12]
 800d9e0:	8952      	ldrh	r2, [r2, #10]
 800d9e2:	3a01      	subs	r2, #1
 800d9e4:	4013      	ands	r3, r2
 800d9e6:	2b00      	cmp	r3, #0
 800d9e8:	d17a      	bne.n	800dae0 <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800d9ea:	687a      	ldr	r2, [r7, #4]
 800d9ec:	687b      	ldr	r3, [r7, #4]
 800d9ee:	699b      	ldr	r3, [r3, #24]
 800d9f0:	4619      	mov	r1, r3
 800d9f2:	4610      	mov	r0, r2
 800d9f4:	f7ff fc83 	bl	800d2fe <get_fat>
 800d9f8:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800d9fa:	697b      	ldr	r3, [r7, #20]
 800d9fc:	2b01      	cmp	r3, #1
 800d9fe:	d801      	bhi.n	800da04 <dir_next+0x8c>
 800da00:	2302      	movs	r3, #2
 800da02:	e07a      	b.n	800dafa <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800da04:	697b      	ldr	r3, [r7, #20]
 800da06:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da0a:	d101      	bne.n	800da10 <dir_next+0x98>
 800da0c:	2301      	movs	r3, #1
 800da0e:	e074      	b.n	800dafa <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800da10:	68fb      	ldr	r3, [r7, #12]
 800da12:	699b      	ldr	r3, [r3, #24]
 800da14:	697a      	ldr	r2, [r7, #20]
 800da16:	429a      	cmp	r2, r3
 800da18:	d358      	bcc.n	800dacc <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800da1a:	683b      	ldr	r3, [r7, #0]
 800da1c:	2b00      	cmp	r3, #0
 800da1e:	d104      	bne.n	800da2a <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800da20:	687b      	ldr	r3, [r7, #4]
 800da22:	2200      	movs	r2, #0
 800da24:	61da      	str	r2, [r3, #28]
 800da26:	2304      	movs	r3, #4
 800da28:	e067      	b.n	800dafa <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800da2a:	687a      	ldr	r2, [r7, #4]
 800da2c:	687b      	ldr	r3, [r7, #4]
 800da2e:	699b      	ldr	r3, [r3, #24]
 800da30:	4619      	mov	r1, r3
 800da32:	4610      	mov	r0, r2
 800da34:	f7ff fe59 	bl	800d6ea <create_chain>
 800da38:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800da3a:	697b      	ldr	r3, [r7, #20]
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d101      	bne.n	800da44 <dir_next+0xcc>
 800da40:	2307      	movs	r3, #7
 800da42:	e05a      	b.n	800dafa <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800da44:	697b      	ldr	r3, [r7, #20]
 800da46:	2b01      	cmp	r3, #1
 800da48:	d101      	bne.n	800da4e <dir_next+0xd6>
 800da4a:	2302      	movs	r3, #2
 800da4c:	e055      	b.n	800dafa <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800da4e:	697b      	ldr	r3, [r7, #20]
 800da50:	f1b3 3fff 	cmp.w	r3, #4294967295
 800da54:	d101      	bne.n	800da5a <dir_next+0xe2>
 800da56:	2301      	movs	r3, #1
 800da58:	e04f      	b.n	800dafa <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800da5a:	68f8      	ldr	r0, [r7, #12]
 800da5c:	f7ff fb50 	bl	800d100 <sync_window>
 800da60:	4603      	mov	r3, r0
 800da62:	2b00      	cmp	r3, #0
 800da64:	d001      	beq.n	800da6a <dir_next+0xf2>
 800da66:	2301      	movs	r3, #1
 800da68:	e047      	b.n	800dafa <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800da6a:	68fb      	ldr	r3, [r7, #12]
 800da6c:	3334      	adds	r3, #52	@ 0x34
 800da6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800da72:	2100      	movs	r1, #0
 800da74:	4618      	mov	r0, r3
 800da76:	f7ff f949 	bl	800cd0c <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800da7a:	2300      	movs	r3, #0
 800da7c:	613b      	str	r3, [r7, #16]
 800da7e:	6979      	ldr	r1, [r7, #20]
 800da80:	68f8      	ldr	r0, [r7, #12]
 800da82:	f7ff fc1d 	bl	800d2c0 <clust2sect>
 800da86:	4602      	mov	r2, r0
 800da88:	68fb      	ldr	r3, [r7, #12]
 800da8a:	631a      	str	r2, [r3, #48]	@ 0x30
 800da8c:	e012      	b.n	800dab4 <dir_next+0x13c>
						fs->wflag = 1;
 800da8e:	68fb      	ldr	r3, [r7, #12]
 800da90:	2201      	movs	r2, #1
 800da92:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800da94:	68f8      	ldr	r0, [r7, #12]
 800da96:	f7ff fb33 	bl	800d100 <sync_window>
 800da9a:	4603      	mov	r3, r0
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d001      	beq.n	800daa4 <dir_next+0x12c>
 800daa0:	2301      	movs	r3, #1
 800daa2:	e02a      	b.n	800dafa <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800daa4:	693b      	ldr	r3, [r7, #16]
 800daa6:	3301      	adds	r3, #1
 800daa8:	613b      	str	r3, [r7, #16]
 800daaa:	68fb      	ldr	r3, [r7, #12]
 800daac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800daae:	1c5a      	adds	r2, r3, #1
 800dab0:	68fb      	ldr	r3, [r7, #12]
 800dab2:	631a      	str	r2, [r3, #48]	@ 0x30
 800dab4:	68fb      	ldr	r3, [r7, #12]
 800dab6:	895b      	ldrh	r3, [r3, #10]
 800dab8:	461a      	mov	r2, r3
 800daba:	693b      	ldr	r3, [r7, #16]
 800dabc:	4293      	cmp	r3, r2
 800dabe:	d3e6      	bcc.n	800da8e <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800dac0:	68fb      	ldr	r3, [r7, #12]
 800dac2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dac4:	693b      	ldr	r3, [r7, #16]
 800dac6:	1ad2      	subs	r2, r2, r3
 800dac8:	68fb      	ldr	r3, [r7, #12]
 800daca:	631a      	str	r2, [r3, #48]	@ 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800dacc:	687b      	ldr	r3, [r7, #4]
 800dace:	697a      	ldr	r2, [r7, #20]
 800dad0:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800dad2:	6979      	ldr	r1, [r7, #20]
 800dad4:	68f8      	ldr	r0, [r7, #12]
 800dad6:	f7ff fbf3 	bl	800d2c0 <clust2sect>
 800dada:	4602      	mov	r2, r0
 800dadc:	687b      	ldr	r3, [r7, #4]
 800dade:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800dae0:	687b      	ldr	r3, [r7, #4]
 800dae2:	68ba      	ldr	r2, [r7, #8]
 800dae4:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800dae6:	68fb      	ldr	r3, [r7, #12]
 800dae8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800daec:	68bb      	ldr	r3, [r7, #8]
 800daee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800daf2:	441a      	add	r2, r3
 800daf4:	687b      	ldr	r3, [r7, #4]
 800daf6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800daf8:	2300      	movs	r3, #0
}
 800dafa:	4618      	mov	r0, r3
 800dafc:	3718      	adds	r7, #24
 800dafe:	46bd      	mov	sp, r7
 800db00:	bd80      	pop	{r7, pc}

0800db02 <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800db02:	b580      	push	{r7, lr}
 800db04:	b086      	sub	sp, #24
 800db06:	af00      	add	r7, sp, #0
 800db08:	6078      	str	r0, [r7, #4]
 800db0a:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800db0c:	687b      	ldr	r3, [r7, #4]
 800db0e:	681b      	ldr	r3, [r3, #0]
 800db10:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800db12:	2100      	movs	r1, #0
 800db14:	6878      	ldr	r0, [r7, #4]
 800db16:	f7ff feb4 	bl	800d882 <dir_sdi>
 800db1a:	4603      	mov	r3, r0
 800db1c:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800db1e:	7dfb      	ldrb	r3, [r7, #23]
 800db20:	2b00      	cmp	r3, #0
 800db22:	d12b      	bne.n	800db7c <dir_alloc+0x7a>
		n = 0;
 800db24:	2300      	movs	r3, #0
 800db26:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800db28:	687b      	ldr	r3, [r7, #4]
 800db2a:	69db      	ldr	r3, [r3, #28]
 800db2c:	4619      	mov	r1, r3
 800db2e:	68f8      	ldr	r0, [r7, #12]
 800db30:	f7ff fb2a 	bl	800d188 <move_window>
 800db34:	4603      	mov	r3, r0
 800db36:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800db38:	7dfb      	ldrb	r3, [r7, #23]
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d11d      	bne.n	800db7a <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800db3e:	687b      	ldr	r3, [r7, #4]
 800db40:	6a1b      	ldr	r3, [r3, #32]
 800db42:	781b      	ldrb	r3, [r3, #0]
 800db44:	2be5      	cmp	r3, #229	@ 0xe5
 800db46:	d004      	beq.n	800db52 <dir_alloc+0x50>
 800db48:	687b      	ldr	r3, [r7, #4]
 800db4a:	6a1b      	ldr	r3, [r3, #32]
 800db4c:	781b      	ldrb	r3, [r3, #0]
 800db4e:	2b00      	cmp	r3, #0
 800db50:	d107      	bne.n	800db62 <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800db52:	693b      	ldr	r3, [r7, #16]
 800db54:	3301      	adds	r3, #1
 800db56:	613b      	str	r3, [r7, #16]
 800db58:	693a      	ldr	r2, [r7, #16]
 800db5a:	683b      	ldr	r3, [r7, #0]
 800db5c:	429a      	cmp	r2, r3
 800db5e:	d102      	bne.n	800db66 <dir_alloc+0x64>
 800db60:	e00c      	b.n	800db7c <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800db62:	2300      	movs	r3, #0
 800db64:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800db66:	2101      	movs	r1, #1
 800db68:	6878      	ldr	r0, [r7, #4]
 800db6a:	f7ff ff05 	bl	800d978 <dir_next>
 800db6e:	4603      	mov	r3, r0
 800db70:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800db72:	7dfb      	ldrb	r3, [r7, #23]
 800db74:	2b00      	cmp	r3, #0
 800db76:	d0d7      	beq.n	800db28 <dir_alloc+0x26>
 800db78:	e000      	b.n	800db7c <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800db7a:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800db7c:	7dfb      	ldrb	r3, [r7, #23]
 800db7e:	2b04      	cmp	r3, #4
 800db80:	d101      	bne.n	800db86 <dir_alloc+0x84>
 800db82:	2307      	movs	r3, #7
 800db84:	75fb      	strb	r3, [r7, #23]
	return res;
 800db86:	7dfb      	ldrb	r3, [r7, #23]
}
 800db88:	4618      	mov	r0, r3
 800db8a:	3718      	adds	r7, #24
 800db8c:	46bd      	mov	sp, r7
 800db8e:	bd80      	pop	{r7, pc}

0800db90 <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800db90:	b580      	push	{r7, lr}
 800db92:	b084      	sub	sp, #16
 800db94:	af00      	add	r7, sp, #0
 800db96:	6078      	str	r0, [r7, #4]
 800db98:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800db9a:	683b      	ldr	r3, [r7, #0]
 800db9c:	331a      	adds	r3, #26
 800db9e:	4618      	mov	r0, r3
 800dba0:	f7ff f810 	bl	800cbc4 <ld_word>
 800dba4:	4603      	mov	r3, r0
 800dba6:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800dba8:	687b      	ldr	r3, [r7, #4]
 800dbaa:	781b      	ldrb	r3, [r3, #0]
 800dbac:	2b03      	cmp	r3, #3
 800dbae:	d109      	bne.n	800dbc4 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800dbb0:	683b      	ldr	r3, [r7, #0]
 800dbb2:	3314      	adds	r3, #20
 800dbb4:	4618      	mov	r0, r3
 800dbb6:	f7ff f805 	bl	800cbc4 <ld_word>
 800dbba:	4603      	mov	r3, r0
 800dbbc:	041b      	lsls	r3, r3, #16
 800dbbe:	68fa      	ldr	r2, [r7, #12]
 800dbc0:	4313      	orrs	r3, r2
 800dbc2:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800dbc4:	68fb      	ldr	r3, [r7, #12]
}
 800dbc6:	4618      	mov	r0, r3
 800dbc8:	3710      	adds	r7, #16
 800dbca:	46bd      	mov	sp, r7
 800dbcc:	bd80      	pop	{r7, pc}

0800dbce <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800dbce:	b580      	push	{r7, lr}
 800dbd0:	b084      	sub	sp, #16
 800dbd2:	af00      	add	r7, sp, #0
 800dbd4:	60f8      	str	r0, [r7, #12]
 800dbd6:	60b9      	str	r1, [r7, #8]
 800dbd8:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800dbda:	68bb      	ldr	r3, [r7, #8]
 800dbdc:	331a      	adds	r3, #26
 800dbde:	687a      	ldr	r2, [r7, #4]
 800dbe0:	b292      	uxth	r2, r2
 800dbe2:	4611      	mov	r1, r2
 800dbe4:	4618      	mov	r0, r3
 800dbe6:	f7ff f829 	bl	800cc3c <st_word>
	if (fs->fs_type == FS_FAT32) {
 800dbea:	68fb      	ldr	r3, [r7, #12]
 800dbec:	781b      	ldrb	r3, [r3, #0]
 800dbee:	2b03      	cmp	r3, #3
 800dbf0:	d109      	bne.n	800dc06 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800dbf2:	68bb      	ldr	r3, [r7, #8]
 800dbf4:	f103 0214 	add.w	r2, r3, #20
 800dbf8:	687b      	ldr	r3, [r7, #4]
 800dbfa:	0c1b      	lsrs	r3, r3, #16
 800dbfc:	b29b      	uxth	r3, r3
 800dbfe:	4619      	mov	r1, r3
 800dc00:	4610      	mov	r0, r2
 800dc02:	f7ff f81b 	bl	800cc3c <st_word>
	}
}
 800dc06:	bf00      	nop
 800dc08:	3710      	adds	r7, #16
 800dc0a:	46bd      	mov	sp, r7
 800dc0c:	bd80      	pop	{r7, pc}

0800dc0e <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800dc0e:	b580      	push	{r7, lr}
 800dc10:	b086      	sub	sp, #24
 800dc12:	af00      	add	r7, sp, #0
 800dc14:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800dc16:	687b      	ldr	r3, [r7, #4]
 800dc18:	681b      	ldr	r3, [r3, #0]
 800dc1a:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800dc1c:	2100      	movs	r1, #0
 800dc1e:	6878      	ldr	r0, [r7, #4]
 800dc20:	f7ff fe2f 	bl	800d882 <dir_sdi>
 800dc24:	4603      	mov	r3, r0
 800dc26:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800dc28:	7dfb      	ldrb	r3, [r7, #23]
 800dc2a:	2b00      	cmp	r3, #0
 800dc2c:	d001      	beq.n	800dc32 <dir_find+0x24>
 800dc2e:	7dfb      	ldrb	r3, [r7, #23]
 800dc30:	e03e      	b.n	800dcb0 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800dc32:	687b      	ldr	r3, [r7, #4]
 800dc34:	69db      	ldr	r3, [r3, #28]
 800dc36:	4619      	mov	r1, r3
 800dc38:	6938      	ldr	r0, [r7, #16]
 800dc3a:	f7ff faa5 	bl	800d188 <move_window>
 800dc3e:	4603      	mov	r3, r0
 800dc40:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800dc42:	7dfb      	ldrb	r3, [r7, #23]
 800dc44:	2b00      	cmp	r3, #0
 800dc46:	d12f      	bne.n	800dca8 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800dc48:	687b      	ldr	r3, [r7, #4]
 800dc4a:	6a1b      	ldr	r3, [r3, #32]
 800dc4c:	781b      	ldrb	r3, [r3, #0]
 800dc4e:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800dc50:	7bfb      	ldrb	r3, [r7, #15]
 800dc52:	2b00      	cmp	r3, #0
 800dc54:	d102      	bne.n	800dc5c <dir_find+0x4e>
 800dc56:	2304      	movs	r3, #4
 800dc58:	75fb      	strb	r3, [r7, #23]
 800dc5a:	e028      	b.n	800dcae <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800dc5c:	687b      	ldr	r3, [r7, #4]
 800dc5e:	6a1b      	ldr	r3, [r3, #32]
 800dc60:	330b      	adds	r3, #11
 800dc62:	781b      	ldrb	r3, [r3, #0]
 800dc64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800dc68:	b2da      	uxtb	r2, r3
 800dc6a:	687b      	ldr	r3, [r7, #4]
 800dc6c:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800dc6e:	687b      	ldr	r3, [r7, #4]
 800dc70:	6a1b      	ldr	r3, [r3, #32]
 800dc72:	330b      	adds	r3, #11
 800dc74:	781b      	ldrb	r3, [r3, #0]
 800dc76:	f003 0308 	and.w	r3, r3, #8
 800dc7a:	2b00      	cmp	r3, #0
 800dc7c:	d10a      	bne.n	800dc94 <dir_find+0x86>
 800dc7e:	687b      	ldr	r3, [r7, #4]
 800dc80:	6a18      	ldr	r0, [r3, #32]
 800dc82:	687b      	ldr	r3, [r7, #4]
 800dc84:	3324      	adds	r3, #36	@ 0x24
 800dc86:	220b      	movs	r2, #11
 800dc88:	4619      	mov	r1, r3
 800dc8a:	f7ff f85a 	bl	800cd42 <mem_cmp>
 800dc8e:	4603      	mov	r3, r0
 800dc90:	2b00      	cmp	r3, #0
 800dc92:	d00b      	beq.n	800dcac <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800dc94:	2100      	movs	r1, #0
 800dc96:	6878      	ldr	r0, [r7, #4]
 800dc98:	f7ff fe6e 	bl	800d978 <dir_next>
 800dc9c:	4603      	mov	r3, r0
 800dc9e:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800dca0:	7dfb      	ldrb	r3, [r7, #23]
 800dca2:	2b00      	cmp	r3, #0
 800dca4:	d0c5      	beq.n	800dc32 <dir_find+0x24>
 800dca6:	e002      	b.n	800dcae <dir_find+0xa0>
		if (res != FR_OK) break;
 800dca8:	bf00      	nop
 800dcaa:	e000      	b.n	800dcae <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800dcac:	bf00      	nop

	return res;
 800dcae:	7dfb      	ldrb	r3, [r7, #23]
}
 800dcb0:	4618      	mov	r0, r3
 800dcb2:	3718      	adds	r7, #24
 800dcb4:	46bd      	mov	sp, r7
 800dcb6:	bd80      	pop	{r7, pc}

0800dcb8 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800dcb8:	b580      	push	{r7, lr}
 800dcba:	b084      	sub	sp, #16
 800dcbc:	af00      	add	r7, sp, #0
 800dcbe:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800dcc0:	687b      	ldr	r3, [r7, #4]
 800dcc2:	681b      	ldr	r3, [r3, #0]
 800dcc4:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800dcc6:	2101      	movs	r1, #1
 800dcc8:	6878      	ldr	r0, [r7, #4]
 800dcca:	f7ff ff1a 	bl	800db02 <dir_alloc>
 800dcce:	4603      	mov	r3, r0
 800dcd0:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800dcd2:	7bfb      	ldrb	r3, [r7, #15]
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d11c      	bne.n	800dd12 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	69db      	ldr	r3, [r3, #28]
 800dcdc:	4619      	mov	r1, r3
 800dcde:	68b8      	ldr	r0, [r7, #8]
 800dce0:	f7ff fa52 	bl	800d188 <move_window>
 800dce4:	4603      	mov	r3, r0
 800dce6:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800dce8:	7bfb      	ldrb	r3, [r7, #15]
 800dcea:	2b00      	cmp	r3, #0
 800dcec:	d111      	bne.n	800dd12 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800dcee:	687b      	ldr	r3, [r7, #4]
 800dcf0:	6a1b      	ldr	r3, [r3, #32]
 800dcf2:	2220      	movs	r2, #32
 800dcf4:	2100      	movs	r1, #0
 800dcf6:	4618      	mov	r0, r3
 800dcf8:	f7ff f808 	bl	800cd0c <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800dcfc:	687b      	ldr	r3, [r7, #4]
 800dcfe:	6a18      	ldr	r0, [r3, #32]
 800dd00:	687b      	ldr	r3, [r7, #4]
 800dd02:	3324      	adds	r3, #36	@ 0x24
 800dd04:	220b      	movs	r2, #11
 800dd06:	4619      	mov	r1, r3
 800dd08:	f7fe ffdf 	bl	800ccca <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800dd0c:	68bb      	ldr	r3, [r7, #8]
 800dd0e:	2201      	movs	r2, #1
 800dd10:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800dd12:	7bfb      	ldrb	r3, [r7, #15]
}
 800dd14:	4618      	mov	r0, r3
 800dd16:	3710      	adds	r7, #16
 800dd18:	46bd      	mov	sp, r7
 800dd1a:	bd80      	pop	{r7, pc}

0800dd1c <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800dd1c:	b580      	push	{r7, lr}
 800dd1e:	b088      	sub	sp, #32
 800dd20:	af00      	add	r7, sp, #0
 800dd22:	6078      	str	r0, [r7, #4]
 800dd24:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800dd26:	683b      	ldr	r3, [r7, #0]
 800dd28:	681b      	ldr	r3, [r3, #0]
 800dd2a:	60fb      	str	r3, [r7, #12]
 800dd2c:	687b      	ldr	r3, [r7, #4]
 800dd2e:	3324      	adds	r3, #36	@ 0x24
 800dd30:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800dd32:	220b      	movs	r2, #11
 800dd34:	2120      	movs	r1, #32
 800dd36:	68b8      	ldr	r0, [r7, #8]
 800dd38:	f7fe ffe8 	bl	800cd0c <mem_set>
	si = i = 0; ni = 8;
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	613b      	str	r3, [r7, #16]
 800dd40:	693b      	ldr	r3, [r7, #16]
 800dd42:	61fb      	str	r3, [r7, #28]
 800dd44:	2308      	movs	r3, #8
 800dd46:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800dd48:	69fb      	ldr	r3, [r7, #28]
 800dd4a:	1c5a      	adds	r2, r3, #1
 800dd4c:	61fa      	str	r2, [r7, #28]
 800dd4e:	68fa      	ldr	r2, [r7, #12]
 800dd50:	4413      	add	r3, r2
 800dd52:	781b      	ldrb	r3, [r3, #0]
 800dd54:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800dd56:	7efb      	ldrb	r3, [r7, #27]
 800dd58:	2b20      	cmp	r3, #32
 800dd5a:	d94e      	bls.n	800ddfa <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800dd5c:	7efb      	ldrb	r3, [r7, #27]
 800dd5e:	2b2f      	cmp	r3, #47	@ 0x2f
 800dd60:	d006      	beq.n	800dd70 <create_name+0x54>
 800dd62:	7efb      	ldrb	r3, [r7, #27]
 800dd64:	2b5c      	cmp	r3, #92	@ 0x5c
 800dd66:	d110      	bne.n	800dd8a <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800dd68:	e002      	b.n	800dd70 <create_name+0x54>
 800dd6a:	69fb      	ldr	r3, [r7, #28]
 800dd6c:	3301      	adds	r3, #1
 800dd6e:	61fb      	str	r3, [r7, #28]
 800dd70:	68fa      	ldr	r2, [r7, #12]
 800dd72:	69fb      	ldr	r3, [r7, #28]
 800dd74:	4413      	add	r3, r2
 800dd76:	781b      	ldrb	r3, [r3, #0]
 800dd78:	2b2f      	cmp	r3, #47	@ 0x2f
 800dd7a:	d0f6      	beq.n	800dd6a <create_name+0x4e>
 800dd7c:	68fa      	ldr	r2, [r7, #12]
 800dd7e:	69fb      	ldr	r3, [r7, #28]
 800dd80:	4413      	add	r3, r2
 800dd82:	781b      	ldrb	r3, [r3, #0]
 800dd84:	2b5c      	cmp	r3, #92	@ 0x5c
 800dd86:	d0f0      	beq.n	800dd6a <create_name+0x4e>
			break;
 800dd88:	e038      	b.n	800ddfc <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800dd8a:	7efb      	ldrb	r3, [r7, #27]
 800dd8c:	2b2e      	cmp	r3, #46	@ 0x2e
 800dd8e:	d003      	beq.n	800dd98 <create_name+0x7c>
 800dd90:	693a      	ldr	r2, [r7, #16]
 800dd92:	697b      	ldr	r3, [r7, #20]
 800dd94:	429a      	cmp	r2, r3
 800dd96:	d30c      	bcc.n	800ddb2 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800dd98:	697b      	ldr	r3, [r7, #20]
 800dd9a:	2b0b      	cmp	r3, #11
 800dd9c:	d002      	beq.n	800dda4 <create_name+0x88>
 800dd9e:	7efb      	ldrb	r3, [r7, #27]
 800dda0:	2b2e      	cmp	r3, #46	@ 0x2e
 800dda2:	d001      	beq.n	800dda8 <create_name+0x8c>
 800dda4:	2306      	movs	r3, #6
 800dda6:	e044      	b.n	800de32 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800dda8:	2308      	movs	r3, #8
 800ddaa:	613b      	str	r3, [r7, #16]
 800ddac:	230b      	movs	r3, #11
 800ddae:	617b      	str	r3, [r7, #20]
			continue;
 800ddb0:	e022      	b.n	800ddf8 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800ddb2:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	da04      	bge.n	800ddc4 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800ddba:	7efb      	ldrb	r3, [r7, #27]
 800ddbc:	3b80      	subs	r3, #128	@ 0x80
 800ddbe:	4a1f      	ldr	r2, [pc, #124]	@ (800de3c <create_name+0x120>)
 800ddc0:	5cd3      	ldrb	r3, [r2, r3]
 800ddc2:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800ddc4:	7efb      	ldrb	r3, [r7, #27]
 800ddc6:	4619      	mov	r1, r3
 800ddc8:	481d      	ldr	r0, [pc, #116]	@ (800de40 <create_name+0x124>)
 800ddca:	f7fe ffe1 	bl	800cd90 <chk_chr>
 800ddce:	4603      	mov	r3, r0
 800ddd0:	2b00      	cmp	r3, #0
 800ddd2:	d001      	beq.n	800ddd8 <create_name+0xbc>
 800ddd4:	2306      	movs	r3, #6
 800ddd6:	e02c      	b.n	800de32 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800ddd8:	7efb      	ldrb	r3, [r7, #27]
 800ddda:	2b60      	cmp	r3, #96	@ 0x60
 800dddc:	d905      	bls.n	800ddea <create_name+0xce>
 800ddde:	7efb      	ldrb	r3, [r7, #27]
 800dde0:	2b7a      	cmp	r3, #122	@ 0x7a
 800dde2:	d802      	bhi.n	800ddea <create_name+0xce>
 800dde4:	7efb      	ldrb	r3, [r7, #27]
 800dde6:	3b20      	subs	r3, #32
 800dde8:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800ddea:	693b      	ldr	r3, [r7, #16]
 800ddec:	1c5a      	adds	r2, r3, #1
 800ddee:	613a      	str	r2, [r7, #16]
 800ddf0:	68ba      	ldr	r2, [r7, #8]
 800ddf2:	4413      	add	r3, r2
 800ddf4:	7efa      	ldrb	r2, [r7, #27]
 800ddf6:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800ddf8:	e7a6      	b.n	800dd48 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800ddfa:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800ddfc:	68fa      	ldr	r2, [r7, #12]
 800ddfe:	69fb      	ldr	r3, [r7, #28]
 800de00:	441a      	add	r2, r3
 800de02:	683b      	ldr	r3, [r7, #0]
 800de04:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800de06:	693b      	ldr	r3, [r7, #16]
 800de08:	2b00      	cmp	r3, #0
 800de0a:	d101      	bne.n	800de10 <create_name+0xf4>
 800de0c:	2306      	movs	r3, #6
 800de0e:	e010      	b.n	800de32 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800de10:	68bb      	ldr	r3, [r7, #8]
 800de12:	781b      	ldrb	r3, [r3, #0]
 800de14:	2be5      	cmp	r3, #229	@ 0xe5
 800de16:	d102      	bne.n	800de1e <create_name+0x102>
 800de18:	68bb      	ldr	r3, [r7, #8]
 800de1a:	2205      	movs	r2, #5
 800de1c:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800de1e:	7efb      	ldrb	r3, [r7, #27]
 800de20:	2b20      	cmp	r3, #32
 800de22:	d801      	bhi.n	800de28 <create_name+0x10c>
 800de24:	2204      	movs	r2, #4
 800de26:	e000      	b.n	800de2a <create_name+0x10e>
 800de28:	2200      	movs	r2, #0
 800de2a:	68bb      	ldr	r3, [r7, #8]
 800de2c:	330b      	adds	r3, #11
 800de2e:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800de30:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800de32:	4618      	mov	r0, r3
 800de34:	3720      	adds	r7, #32
 800de36:	46bd      	mov	sp, r7
 800de38:	bd80      	pop	{r7, pc}
 800de3a:	bf00      	nop
 800de3c:	080144a8 	.word	0x080144a8
 800de40:	08013c20 	.word	0x08013c20

0800de44 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800de44:	b580      	push	{r7, lr}
 800de46:	b086      	sub	sp, #24
 800de48:	af00      	add	r7, sp, #0
 800de4a:	6078      	str	r0, [r7, #4]
 800de4c:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800de4e:	687b      	ldr	r3, [r7, #4]
 800de50:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800de52:	693b      	ldr	r3, [r7, #16]
 800de54:	681b      	ldr	r3, [r3, #0]
 800de56:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800de58:	e002      	b.n	800de60 <follow_path+0x1c>
 800de5a:	683b      	ldr	r3, [r7, #0]
 800de5c:	3301      	adds	r3, #1
 800de5e:	603b      	str	r3, [r7, #0]
 800de60:	683b      	ldr	r3, [r7, #0]
 800de62:	781b      	ldrb	r3, [r3, #0]
 800de64:	2b2f      	cmp	r3, #47	@ 0x2f
 800de66:	d0f8      	beq.n	800de5a <follow_path+0x16>
 800de68:	683b      	ldr	r3, [r7, #0]
 800de6a:	781b      	ldrb	r3, [r3, #0]
 800de6c:	2b5c      	cmp	r3, #92	@ 0x5c
 800de6e:	d0f4      	beq.n	800de5a <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800de70:	693b      	ldr	r3, [r7, #16]
 800de72:	2200      	movs	r2, #0
 800de74:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800de76:	683b      	ldr	r3, [r7, #0]
 800de78:	781b      	ldrb	r3, [r3, #0]
 800de7a:	2b1f      	cmp	r3, #31
 800de7c:	d80a      	bhi.n	800de94 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800de7e:	687b      	ldr	r3, [r7, #4]
 800de80:	2280      	movs	r2, #128	@ 0x80
 800de82:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800de86:	2100      	movs	r1, #0
 800de88:	6878      	ldr	r0, [r7, #4]
 800de8a:	f7ff fcfa 	bl	800d882 <dir_sdi>
 800de8e:	4603      	mov	r3, r0
 800de90:	75fb      	strb	r3, [r7, #23]
 800de92:	e043      	b.n	800df1c <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800de94:	463b      	mov	r3, r7
 800de96:	4619      	mov	r1, r3
 800de98:	6878      	ldr	r0, [r7, #4]
 800de9a:	f7ff ff3f 	bl	800dd1c <create_name>
 800de9e:	4603      	mov	r3, r0
 800dea0:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800dea2:	7dfb      	ldrb	r3, [r7, #23]
 800dea4:	2b00      	cmp	r3, #0
 800dea6:	d134      	bne.n	800df12 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800dea8:	6878      	ldr	r0, [r7, #4]
 800deaa:	f7ff feb0 	bl	800dc0e <dir_find>
 800deae:	4603      	mov	r3, r0
 800deb0:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800deb2:	687b      	ldr	r3, [r7, #4]
 800deb4:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800deb8:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800deba:	7dfb      	ldrb	r3, [r7, #23]
 800debc:	2b00      	cmp	r3, #0
 800debe:	d00a      	beq.n	800ded6 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800dec0:	7dfb      	ldrb	r3, [r7, #23]
 800dec2:	2b04      	cmp	r3, #4
 800dec4:	d127      	bne.n	800df16 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800dec6:	7afb      	ldrb	r3, [r7, #11]
 800dec8:	f003 0304 	and.w	r3, r3, #4
 800decc:	2b00      	cmp	r3, #0
 800dece:	d122      	bne.n	800df16 <follow_path+0xd2>
 800ded0:	2305      	movs	r3, #5
 800ded2:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800ded4:	e01f      	b.n	800df16 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800ded6:	7afb      	ldrb	r3, [r7, #11]
 800ded8:	f003 0304 	and.w	r3, r3, #4
 800dedc:	2b00      	cmp	r3, #0
 800dede:	d11c      	bne.n	800df1a <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800dee0:	693b      	ldr	r3, [r7, #16]
 800dee2:	799b      	ldrb	r3, [r3, #6]
 800dee4:	f003 0310 	and.w	r3, r3, #16
 800dee8:	2b00      	cmp	r3, #0
 800deea:	d102      	bne.n	800def2 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800deec:	2305      	movs	r3, #5
 800deee:	75fb      	strb	r3, [r7, #23]
 800def0:	e014      	b.n	800df1c <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800def2:	68fb      	ldr	r3, [r7, #12]
 800def4:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800def8:	687b      	ldr	r3, [r7, #4]
 800defa:	695b      	ldr	r3, [r3, #20]
 800defc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800df00:	4413      	add	r3, r2
 800df02:	4619      	mov	r1, r3
 800df04:	68f8      	ldr	r0, [r7, #12]
 800df06:	f7ff fe43 	bl	800db90 <ld_clust>
 800df0a:	4602      	mov	r2, r0
 800df0c:	693b      	ldr	r3, [r7, #16]
 800df0e:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800df10:	e7c0      	b.n	800de94 <follow_path+0x50>
			if (res != FR_OK) break;
 800df12:	bf00      	nop
 800df14:	e002      	b.n	800df1c <follow_path+0xd8>
				break;
 800df16:	bf00      	nop
 800df18:	e000      	b.n	800df1c <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800df1a:	bf00      	nop
			}
		}
	}

	return res;
 800df1c:	7dfb      	ldrb	r3, [r7, #23]
}
 800df1e:	4618      	mov	r0, r3
 800df20:	3718      	adds	r7, #24
 800df22:	46bd      	mov	sp, r7
 800df24:	bd80      	pop	{r7, pc}

0800df26 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800df26:	b480      	push	{r7}
 800df28:	b087      	sub	sp, #28
 800df2a:	af00      	add	r7, sp, #0
 800df2c:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800df2e:	f04f 33ff 	mov.w	r3, #4294967295
 800df32:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800df34:	687b      	ldr	r3, [r7, #4]
 800df36:	681b      	ldr	r3, [r3, #0]
 800df38:	2b00      	cmp	r3, #0
 800df3a:	d031      	beq.n	800dfa0 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800df3c:	687b      	ldr	r3, [r7, #4]
 800df3e:	681b      	ldr	r3, [r3, #0]
 800df40:	617b      	str	r3, [r7, #20]
 800df42:	e002      	b.n	800df4a <get_ldnumber+0x24>
 800df44:	697b      	ldr	r3, [r7, #20]
 800df46:	3301      	adds	r3, #1
 800df48:	617b      	str	r3, [r7, #20]
 800df4a:	697b      	ldr	r3, [r7, #20]
 800df4c:	781b      	ldrb	r3, [r3, #0]
 800df4e:	2b20      	cmp	r3, #32
 800df50:	d903      	bls.n	800df5a <get_ldnumber+0x34>
 800df52:	697b      	ldr	r3, [r7, #20]
 800df54:	781b      	ldrb	r3, [r3, #0]
 800df56:	2b3a      	cmp	r3, #58	@ 0x3a
 800df58:	d1f4      	bne.n	800df44 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800df5a:	697b      	ldr	r3, [r7, #20]
 800df5c:	781b      	ldrb	r3, [r3, #0]
 800df5e:	2b3a      	cmp	r3, #58	@ 0x3a
 800df60:	d11c      	bne.n	800df9c <get_ldnumber+0x76>
			tp = *path;
 800df62:	687b      	ldr	r3, [r7, #4]
 800df64:	681b      	ldr	r3, [r3, #0]
 800df66:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800df68:	68fb      	ldr	r3, [r7, #12]
 800df6a:	1c5a      	adds	r2, r3, #1
 800df6c:	60fa      	str	r2, [r7, #12]
 800df6e:	781b      	ldrb	r3, [r3, #0]
 800df70:	3b30      	subs	r3, #48	@ 0x30
 800df72:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800df74:	68bb      	ldr	r3, [r7, #8]
 800df76:	2b09      	cmp	r3, #9
 800df78:	d80e      	bhi.n	800df98 <get_ldnumber+0x72>
 800df7a:	68fa      	ldr	r2, [r7, #12]
 800df7c:	697b      	ldr	r3, [r7, #20]
 800df7e:	429a      	cmp	r2, r3
 800df80:	d10a      	bne.n	800df98 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800df82:	68bb      	ldr	r3, [r7, #8]
 800df84:	2b00      	cmp	r3, #0
 800df86:	d107      	bne.n	800df98 <get_ldnumber+0x72>
					vol = (int)i;
 800df88:	68bb      	ldr	r3, [r7, #8]
 800df8a:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800df8c:	697b      	ldr	r3, [r7, #20]
 800df8e:	3301      	adds	r3, #1
 800df90:	617b      	str	r3, [r7, #20]
 800df92:	687b      	ldr	r3, [r7, #4]
 800df94:	697a      	ldr	r2, [r7, #20]
 800df96:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800df98:	693b      	ldr	r3, [r7, #16]
 800df9a:	e002      	b.n	800dfa2 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800df9c:	2300      	movs	r3, #0
 800df9e:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800dfa0:	693b      	ldr	r3, [r7, #16]
}
 800dfa2:	4618      	mov	r0, r3
 800dfa4:	371c      	adds	r7, #28
 800dfa6:	46bd      	mov	sp, r7
 800dfa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dfac:	4770      	bx	lr
	...

0800dfb0 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800dfb0:	b580      	push	{r7, lr}
 800dfb2:	b082      	sub	sp, #8
 800dfb4:	af00      	add	r7, sp, #0
 800dfb6:	6078      	str	r0, [r7, #4]
 800dfb8:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800dfba:	687b      	ldr	r3, [r7, #4]
 800dfbc:	2200      	movs	r2, #0
 800dfbe:	70da      	strb	r2, [r3, #3]
 800dfc0:	687b      	ldr	r3, [r7, #4]
 800dfc2:	f04f 32ff 	mov.w	r2, #4294967295
 800dfc6:	631a      	str	r2, [r3, #48]	@ 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800dfc8:	6839      	ldr	r1, [r7, #0]
 800dfca:	6878      	ldr	r0, [r7, #4]
 800dfcc:	f7ff f8dc 	bl	800d188 <move_window>
 800dfd0:	4603      	mov	r3, r0
 800dfd2:	2b00      	cmp	r3, #0
 800dfd4:	d001      	beq.n	800dfda <check_fs+0x2a>
 800dfd6:	2304      	movs	r3, #4
 800dfd8:	e038      	b.n	800e04c <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800dfda:	687b      	ldr	r3, [r7, #4]
 800dfdc:	3334      	adds	r3, #52	@ 0x34
 800dfde:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800dfe2:	4618      	mov	r0, r3
 800dfe4:	f7fe fdee 	bl	800cbc4 <ld_word>
 800dfe8:	4603      	mov	r3, r0
 800dfea:	461a      	mov	r2, r3
 800dfec:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800dff0:	429a      	cmp	r2, r3
 800dff2:	d001      	beq.n	800dff8 <check_fs+0x48>
 800dff4:	2303      	movs	r3, #3
 800dff6:	e029      	b.n	800e04c <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800dff8:	687b      	ldr	r3, [r7, #4]
 800dffa:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800dffe:	2be9      	cmp	r3, #233	@ 0xe9
 800e000:	d009      	beq.n	800e016 <check_fs+0x66>
 800e002:	687b      	ldr	r3, [r7, #4]
 800e004:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800e008:	2beb      	cmp	r3, #235	@ 0xeb
 800e00a:	d11e      	bne.n	800e04a <check_fs+0x9a>
 800e00c:	687b      	ldr	r3, [r7, #4]
 800e00e:	f893 3036 	ldrb.w	r3, [r3, #54]	@ 0x36
 800e012:	2b90      	cmp	r3, #144	@ 0x90
 800e014:	d119      	bne.n	800e04a <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800e016:	687b      	ldr	r3, [r7, #4]
 800e018:	3334      	adds	r3, #52	@ 0x34
 800e01a:	3336      	adds	r3, #54	@ 0x36
 800e01c:	4618      	mov	r0, r3
 800e01e:	f7fe fdea 	bl	800cbf6 <ld_dword>
 800e022:	4603      	mov	r3, r0
 800e024:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800e028:	4a0a      	ldr	r2, [pc, #40]	@ (800e054 <check_fs+0xa4>)
 800e02a:	4293      	cmp	r3, r2
 800e02c:	d101      	bne.n	800e032 <check_fs+0x82>
 800e02e:	2300      	movs	r3, #0
 800e030:	e00c      	b.n	800e04c <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800e032:	687b      	ldr	r3, [r7, #4]
 800e034:	3334      	adds	r3, #52	@ 0x34
 800e036:	3352      	adds	r3, #82	@ 0x52
 800e038:	4618      	mov	r0, r3
 800e03a:	f7fe fddc 	bl	800cbf6 <ld_dword>
 800e03e:	4603      	mov	r3, r0
 800e040:	4a05      	ldr	r2, [pc, #20]	@ (800e058 <check_fs+0xa8>)
 800e042:	4293      	cmp	r3, r2
 800e044:	d101      	bne.n	800e04a <check_fs+0x9a>
 800e046:	2300      	movs	r3, #0
 800e048:	e000      	b.n	800e04c <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800e04a:	2302      	movs	r3, #2
}
 800e04c:	4618      	mov	r0, r3
 800e04e:	3708      	adds	r7, #8
 800e050:	46bd      	mov	sp, r7
 800e052:	bd80      	pop	{r7, pc}
 800e054:	00544146 	.word	0x00544146
 800e058:	33544146 	.word	0x33544146

0800e05c <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800e05c:	b580      	push	{r7, lr}
 800e05e:	b096      	sub	sp, #88	@ 0x58
 800e060:	af00      	add	r7, sp, #0
 800e062:	60f8      	str	r0, [r7, #12]
 800e064:	60b9      	str	r1, [r7, #8]
 800e066:	4613      	mov	r3, r2
 800e068:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800e06a:	68bb      	ldr	r3, [r7, #8]
 800e06c:	2200      	movs	r2, #0
 800e06e:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800e070:	68f8      	ldr	r0, [r7, #12]
 800e072:	f7ff ff58 	bl	800df26 <get_ldnumber>
 800e076:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800e078:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e07a:	2b00      	cmp	r3, #0
 800e07c:	da01      	bge.n	800e082 <find_volume+0x26>
 800e07e:	230b      	movs	r3, #11
 800e080:	e235      	b.n	800e4ee <find_volume+0x492>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800e082:	4aa5      	ldr	r2, [pc, #660]	@ (800e318 <find_volume+0x2bc>)
 800e084:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e086:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e08a:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800e08c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e08e:	2b00      	cmp	r3, #0
 800e090:	d101      	bne.n	800e096 <find_volume+0x3a>
 800e092:	230c      	movs	r3, #12
 800e094:	e22b      	b.n	800e4ee <find_volume+0x492>

	ENTER_FF(fs);						/* Lock the volume */
 800e096:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e098:	f7fe fe95 	bl	800cdc6 <lock_fs>
 800e09c:	4603      	mov	r3, r0
 800e09e:	2b00      	cmp	r3, #0
 800e0a0:	d101      	bne.n	800e0a6 <find_volume+0x4a>
 800e0a2:	230f      	movs	r3, #15
 800e0a4:	e223      	b.n	800e4ee <find_volume+0x492>
	*rfs = fs;							/* Return pointer to the file system object */
 800e0a6:	68bb      	ldr	r3, [r7, #8]
 800e0a8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e0aa:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800e0ac:	79fb      	ldrb	r3, [r7, #7]
 800e0ae:	f023 0301 	bic.w	r3, r3, #1
 800e0b2:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800e0b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0b6:	781b      	ldrb	r3, [r3, #0]
 800e0b8:	2b00      	cmp	r3, #0
 800e0ba:	d01a      	beq.n	800e0f2 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800e0bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0be:	785b      	ldrb	r3, [r3, #1]
 800e0c0:	4618      	mov	r0, r3
 800e0c2:	f7fe fcdf 	bl	800ca84 <disk_status>
 800e0c6:	4603      	mov	r3, r0
 800e0c8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800e0cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e0d0:	f003 0301 	and.w	r3, r3, #1
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d10c      	bne.n	800e0f2 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800e0d8:	79fb      	ldrb	r3, [r7, #7]
 800e0da:	2b00      	cmp	r3, #0
 800e0dc:	d007      	beq.n	800e0ee <find_volume+0x92>
 800e0de:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e0e2:	f003 0304 	and.w	r3, r3, #4
 800e0e6:	2b00      	cmp	r3, #0
 800e0e8:	d001      	beq.n	800e0ee <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800e0ea:	230a      	movs	r3, #10
 800e0ec:	e1ff      	b.n	800e4ee <find_volume+0x492>
			}
			return FR_OK;				/* The file system object is valid */
 800e0ee:	2300      	movs	r3, #0
 800e0f0:	e1fd      	b.n	800e4ee <find_volume+0x492>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800e0f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0f4:	2200      	movs	r2, #0
 800e0f6:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800e0f8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0fa:	b2da      	uxtb	r2, r3
 800e0fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0fe:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800e100:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e102:	785b      	ldrb	r3, [r3, #1]
 800e104:	4618      	mov	r0, r3
 800e106:	f7fe fcd7 	bl	800cab8 <disk_initialize>
 800e10a:	4603      	mov	r3, r0
 800e10c:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800e110:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e114:	f003 0301 	and.w	r3, r3, #1
 800e118:	2b00      	cmp	r3, #0
 800e11a:	d001      	beq.n	800e120 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800e11c:	2303      	movs	r3, #3
 800e11e:	e1e6      	b.n	800e4ee <find_volume+0x492>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800e120:	79fb      	ldrb	r3, [r7, #7]
 800e122:	2b00      	cmp	r3, #0
 800e124:	d007      	beq.n	800e136 <find_volume+0xda>
 800e126:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800e12a:	f003 0304 	and.w	r3, r3, #4
 800e12e:	2b00      	cmp	r3, #0
 800e130:	d001      	beq.n	800e136 <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800e132:	230a      	movs	r3, #10
 800e134:	e1db      	b.n	800e4ee <find_volume+0x492>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800e136:	2300      	movs	r3, #0
 800e138:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800e13a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e13c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e13e:	f7ff ff37 	bl	800dfb0 <check_fs>
 800e142:	4603      	mov	r3, r0
 800e144:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800e148:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e14c:	2b02      	cmp	r3, #2
 800e14e:	d149      	bne.n	800e1e4 <find_volume+0x188>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e150:	2300      	movs	r3, #0
 800e152:	643b      	str	r3, [r7, #64]	@ 0x40
 800e154:	e01e      	b.n	800e194 <find_volume+0x138>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800e156:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e158:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 800e15c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e15e:	011b      	lsls	r3, r3, #4
 800e160:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800e164:	4413      	add	r3, r2
 800e166:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800e168:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e16a:	3304      	adds	r3, #4
 800e16c:	781b      	ldrb	r3, [r3, #0]
 800e16e:	2b00      	cmp	r3, #0
 800e170:	d006      	beq.n	800e180 <find_volume+0x124>
 800e172:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e174:	3308      	adds	r3, #8
 800e176:	4618      	mov	r0, r3
 800e178:	f7fe fd3d 	bl	800cbf6 <ld_dword>
 800e17c:	4602      	mov	r2, r0
 800e17e:	e000      	b.n	800e182 <find_volume+0x126>
 800e180:	2200      	movs	r2, #0
 800e182:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e184:	009b      	lsls	r3, r3, #2
 800e186:	3358      	adds	r3, #88	@ 0x58
 800e188:	443b      	add	r3, r7
 800e18a:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800e18e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e190:	3301      	adds	r3, #1
 800e192:	643b      	str	r3, [r7, #64]	@ 0x40
 800e194:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e196:	2b03      	cmp	r3, #3
 800e198:	d9dd      	bls.n	800e156 <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800e19a:	2300      	movs	r3, #0
 800e19c:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800e19e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e1a0:	2b00      	cmp	r3, #0
 800e1a2:	d002      	beq.n	800e1aa <find_volume+0x14e>
 800e1a4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e1a6:	3b01      	subs	r3, #1
 800e1a8:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800e1aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e1ac:	009b      	lsls	r3, r3, #2
 800e1ae:	3358      	adds	r3, #88	@ 0x58
 800e1b0:	443b      	add	r3, r7
 800e1b2:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800e1b6:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800e1b8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e1ba:	2b00      	cmp	r3, #0
 800e1bc:	d005      	beq.n	800e1ca <find_volume+0x16e>
 800e1be:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e1c0:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e1c2:	f7ff fef5 	bl	800dfb0 <check_fs>
 800e1c6:	4603      	mov	r3, r0
 800e1c8:	e000      	b.n	800e1cc <find_volume+0x170>
 800e1ca:	2303      	movs	r3, #3
 800e1cc:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800e1d0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e1d4:	2b01      	cmp	r3, #1
 800e1d6:	d905      	bls.n	800e1e4 <find_volume+0x188>
 800e1d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e1da:	3301      	adds	r3, #1
 800e1dc:	643b      	str	r3, [r7, #64]	@ 0x40
 800e1de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e1e0:	2b03      	cmp	r3, #3
 800e1e2:	d9e2      	bls.n	800e1aa <find_volume+0x14e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800e1e4:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e1e8:	2b04      	cmp	r3, #4
 800e1ea:	d101      	bne.n	800e1f0 <find_volume+0x194>
 800e1ec:	2301      	movs	r3, #1
 800e1ee:	e17e      	b.n	800e4ee <find_volume+0x492>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800e1f0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e1f4:	2b01      	cmp	r3, #1
 800e1f6:	d901      	bls.n	800e1fc <find_volume+0x1a0>
 800e1f8:	230d      	movs	r3, #13
 800e1fa:	e178      	b.n	800e4ee <find_volume+0x492>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800e1fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e1fe:	3334      	adds	r3, #52	@ 0x34
 800e200:	330b      	adds	r3, #11
 800e202:	4618      	mov	r0, r3
 800e204:	f7fe fcde 	bl	800cbc4 <ld_word>
 800e208:	4603      	mov	r3, r0
 800e20a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800e20e:	d001      	beq.n	800e214 <find_volume+0x1b8>
 800e210:	230d      	movs	r3, #13
 800e212:	e16c      	b.n	800e4ee <find_volume+0x492>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800e214:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e216:	3334      	adds	r3, #52	@ 0x34
 800e218:	3316      	adds	r3, #22
 800e21a:	4618      	mov	r0, r3
 800e21c:	f7fe fcd2 	bl	800cbc4 <ld_word>
 800e220:	4603      	mov	r3, r0
 800e222:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800e224:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e226:	2b00      	cmp	r3, #0
 800e228:	d106      	bne.n	800e238 <find_volume+0x1dc>
 800e22a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e22c:	3334      	adds	r3, #52	@ 0x34
 800e22e:	3324      	adds	r3, #36	@ 0x24
 800e230:	4618      	mov	r0, r3
 800e232:	f7fe fce0 	bl	800cbf6 <ld_dword>
 800e236:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800e238:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e23a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e23c:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800e23e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e240:	f893 2044 	ldrb.w	r2, [r3, #68]	@ 0x44
 800e244:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e246:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800e248:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e24a:	789b      	ldrb	r3, [r3, #2]
 800e24c:	2b01      	cmp	r3, #1
 800e24e:	d005      	beq.n	800e25c <find_volume+0x200>
 800e250:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e252:	789b      	ldrb	r3, [r3, #2]
 800e254:	2b02      	cmp	r3, #2
 800e256:	d001      	beq.n	800e25c <find_volume+0x200>
 800e258:	230d      	movs	r3, #13
 800e25a:	e148      	b.n	800e4ee <find_volume+0x492>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800e25c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e25e:	789b      	ldrb	r3, [r3, #2]
 800e260:	461a      	mov	r2, r3
 800e262:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e264:	fb02 f303 	mul.w	r3, r2, r3
 800e268:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800e26a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e26c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800e270:	461a      	mov	r2, r3
 800e272:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e274:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800e276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e278:	895b      	ldrh	r3, [r3, #10]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d008      	beq.n	800e290 <find_volume+0x234>
 800e27e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e280:	895b      	ldrh	r3, [r3, #10]
 800e282:	461a      	mov	r2, r3
 800e284:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e286:	895b      	ldrh	r3, [r3, #10]
 800e288:	3b01      	subs	r3, #1
 800e28a:	4013      	ands	r3, r2
 800e28c:	2b00      	cmp	r3, #0
 800e28e:	d001      	beq.n	800e294 <find_volume+0x238>
 800e290:	230d      	movs	r3, #13
 800e292:	e12c      	b.n	800e4ee <find_volume+0x492>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800e294:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e296:	3334      	adds	r3, #52	@ 0x34
 800e298:	3311      	adds	r3, #17
 800e29a:	4618      	mov	r0, r3
 800e29c:	f7fe fc92 	bl	800cbc4 <ld_word>
 800e2a0:	4603      	mov	r3, r0
 800e2a2:	461a      	mov	r2, r3
 800e2a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2a6:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800e2a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2aa:	891b      	ldrh	r3, [r3, #8]
 800e2ac:	f003 030f 	and.w	r3, r3, #15
 800e2b0:	b29b      	uxth	r3, r3
 800e2b2:	2b00      	cmp	r3, #0
 800e2b4:	d001      	beq.n	800e2ba <find_volume+0x25e>
 800e2b6:	230d      	movs	r3, #13
 800e2b8:	e119      	b.n	800e4ee <find_volume+0x492>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800e2ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2bc:	3334      	adds	r3, #52	@ 0x34
 800e2be:	3313      	adds	r3, #19
 800e2c0:	4618      	mov	r0, r3
 800e2c2:	f7fe fc7f 	bl	800cbc4 <ld_word>
 800e2c6:	4603      	mov	r3, r0
 800e2c8:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800e2ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e2cc:	2b00      	cmp	r3, #0
 800e2ce:	d106      	bne.n	800e2de <find_volume+0x282>
 800e2d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2d2:	3334      	adds	r3, #52	@ 0x34
 800e2d4:	3320      	adds	r3, #32
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	f7fe fc8d 	bl	800cbf6 <ld_dword>
 800e2dc:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800e2de:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e2e0:	3334      	adds	r3, #52	@ 0x34
 800e2e2:	330e      	adds	r3, #14
 800e2e4:	4618      	mov	r0, r3
 800e2e6:	f7fe fc6d 	bl	800cbc4 <ld_word>
 800e2ea:	4603      	mov	r3, r0
 800e2ec:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800e2ee:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800e2f0:	2b00      	cmp	r3, #0
 800e2f2:	d101      	bne.n	800e2f8 <find_volume+0x29c>
 800e2f4:	230d      	movs	r3, #13
 800e2f6:	e0fa      	b.n	800e4ee <find_volume+0x492>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800e2f8:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e2fa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e2fc:	4413      	add	r3, r2
 800e2fe:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e300:	8912      	ldrh	r2, [r2, #8]
 800e302:	0912      	lsrs	r2, r2, #4
 800e304:	b292      	uxth	r2, r2
 800e306:	4413      	add	r3, r2
 800e308:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800e30a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e30c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e30e:	429a      	cmp	r2, r3
 800e310:	d204      	bcs.n	800e31c <find_volume+0x2c0>
 800e312:	230d      	movs	r3, #13
 800e314:	e0eb      	b.n	800e4ee <find_volume+0x492>
 800e316:	bf00      	nop
 800e318:	2001614c 	.word	0x2001614c
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800e31c:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e31e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e320:	1ad3      	subs	r3, r2, r3
 800e322:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e324:	8952      	ldrh	r2, [r2, #10]
 800e326:	fbb3 f3f2 	udiv	r3, r3, r2
 800e32a:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800e32c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e32e:	2b00      	cmp	r3, #0
 800e330:	d101      	bne.n	800e336 <find_volume+0x2da>
 800e332:	230d      	movs	r3, #13
 800e334:	e0db      	b.n	800e4ee <find_volume+0x492>
		fmt = FS_FAT32;
 800e336:	2303      	movs	r3, #3
 800e338:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800e33c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e33e:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800e342:	4293      	cmp	r3, r2
 800e344:	d802      	bhi.n	800e34c <find_volume+0x2f0>
 800e346:	2302      	movs	r3, #2
 800e348:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800e34c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e34e:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800e352:	4293      	cmp	r3, r2
 800e354:	d802      	bhi.n	800e35c <find_volume+0x300>
 800e356:	2301      	movs	r3, #1
 800e358:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800e35c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e35e:	1c9a      	adds	r2, r3, #2
 800e360:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e362:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800e364:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e366:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e368:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800e36a:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800e36c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e36e:	441a      	add	r2, r3
 800e370:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e372:	625a      	str	r2, [r3, #36]	@ 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800e374:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e378:	441a      	add	r2, r3
 800e37a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e37c:	62da      	str	r2, [r3, #44]	@ 0x2c
		if (fmt == FS_FAT32) {
 800e37e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e382:	2b03      	cmp	r3, #3
 800e384:	d11e      	bne.n	800e3c4 <find_volume+0x368>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800e386:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e388:	3334      	adds	r3, #52	@ 0x34
 800e38a:	332a      	adds	r3, #42	@ 0x2a
 800e38c:	4618      	mov	r0, r3
 800e38e:	f7fe fc19 	bl	800cbc4 <ld_word>
 800e392:	4603      	mov	r3, r0
 800e394:	2b00      	cmp	r3, #0
 800e396:	d001      	beq.n	800e39c <find_volume+0x340>
 800e398:	230d      	movs	r3, #13
 800e39a:	e0a8      	b.n	800e4ee <find_volume+0x492>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800e39c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e39e:	891b      	ldrh	r3, [r3, #8]
 800e3a0:	2b00      	cmp	r3, #0
 800e3a2:	d001      	beq.n	800e3a8 <find_volume+0x34c>
 800e3a4:	230d      	movs	r3, #13
 800e3a6:	e0a2      	b.n	800e4ee <find_volume+0x492>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800e3a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3aa:	3334      	adds	r3, #52	@ 0x34
 800e3ac:	332c      	adds	r3, #44	@ 0x2c
 800e3ae:	4618      	mov	r0, r3
 800e3b0:	f7fe fc21 	bl	800cbf6 <ld_dword>
 800e3b4:	4602      	mov	r2, r0
 800e3b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3b8:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800e3ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3bc:	699b      	ldr	r3, [r3, #24]
 800e3be:	009b      	lsls	r3, r3, #2
 800e3c0:	647b      	str	r3, [r7, #68]	@ 0x44
 800e3c2:	e01f      	b.n	800e404 <find_volume+0x3a8>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800e3c4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3c6:	891b      	ldrh	r3, [r3, #8]
 800e3c8:	2b00      	cmp	r3, #0
 800e3ca:	d101      	bne.n	800e3d0 <find_volume+0x374>
 800e3cc:	230d      	movs	r3, #13
 800e3ce:	e08e      	b.n	800e4ee <find_volume+0x492>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800e3d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800e3d4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e3d6:	441a      	add	r2, r3
 800e3d8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3da:	629a      	str	r2, [r3, #40]	@ 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800e3dc:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e3e0:	2b02      	cmp	r3, #2
 800e3e2:	d103      	bne.n	800e3ec <find_volume+0x390>
 800e3e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3e6:	699b      	ldr	r3, [r3, #24]
 800e3e8:	005b      	lsls	r3, r3, #1
 800e3ea:	e00a      	b.n	800e402 <find_volume+0x3a6>
 800e3ec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3ee:	699a      	ldr	r2, [r3, #24]
 800e3f0:	4613      	mov	r3, r2
 800e3f2:	005b      	lsls	r3, r3, #1
 800e3f4:	4413      	add	r3, r2
 800e3f6:	085a      	lsrs	r2, r3, #1
 800e3f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3fa:	699b      	ldr	r3, [r3, #24]
 800e3fc:	f003 0301 	and.w	r3, r3, #1
 800e400:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800e402:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800e404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e406:	69da      	ldr	r2, [r3, #28]
 800e408:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e40a:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800e40e:	0a5b      	lsrs	r3, r3, #9
 800e410:	429a      	cmp	r2, r3
 800e412:	d201      	bcs.n	800e418 <find_volume+0x3bc>
 800e414:	230d      	movs	r3, #13
 800e416:	e06a      	b.n	800e4ee <find_volume+0x492>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800e418:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e41a:	f04f 32ff 	mov.w	r2, #4294967295
 800e41e:	615a      	str	r2, [r3, #20]
 800e420:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e422:	695a      	ldr	r2, [r3, #20]
 800e424:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e426:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800e428:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e42a:	2280      	movs	r2, #128	@ 0x80
 800e42c:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800e42e:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800e432:	2b03      	cmp	r3, #3
 800e434:	d149      	bne.n	800e4ca <find_volume+0x46e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800e436:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e438:	3334      	adds	r3, #52	@ 0x34
 800e43a:	3330      	adds	r3, #48	@ 0x30
 800e43c:	4618      	mov	r0, r3
 800e43e:	f7fe fbc1 	bl	800cbc4 <ld_word>
 800e442:	4603      	mov	r3, r0
 800e444:	2b01      	cmp	r3, #1
 800e446:	d140      	bne.n	800e4ca <find_volume+0x46e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800e448:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800e44a:	3301      	adds	r3, #1
 800e44c:	4619      	mov	r1, r3
 800e44e:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e450:	f7fe fe9a 	bl	800d188 <move_window>
 800e454:	4603      	mov	r3, r0
 800e456:	2b00      	cmp	r3, #0
 800e458:	d137      	bne.n	800e4ca <find_volume+0x46e>
		{
			fs->fsi_flag = 0;
 800e45a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e45c:	2200      	movs	r2, #0
 800e45e:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800e460:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e462:	3334      	adds	r3, #52	@ 0x34
 800e464:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e468:	4618      	mov	r0, r3
 800e46a:	f7fe fbab 	bl	800cbc4 <ld_word>
 800e46e:	4603      	mov	r3, r0
 800e470:	461a      	mov	r2, r3
 800e472:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800e476:	429a      	cmp	r2, r3
 800e478:	d127      	bne.n	800e4ca <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800e47a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e47c:	3334      	adds	r3, #52	@ 0x34
 800e47e:	4618      	mov	r0, r3
 800e480:	f7fe fbb9 	bl	800cbf6 <ld_dword>
 800e484:	4603      	mov	r3, r0
 800e486:	4a1c      	ldr	r2, [pc, #112]	@ (800e4f8 <find_volume+0x49c>)
 800e488:	4293      	cmp	r3, r2
 800e48a:	d11e      	bne.n	800e4ca <find_volume+0x46e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800e48c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e48e:	3334      	adds	r3, #52	@ 0x34
 800e490:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800e494:	4618      	mov	r0, r3
 800e496:	f7fe fbae 	bl	800cbf6 <ld_dword>
 800e49a:	4603      	mov	r3, r0
 800e49c:	4a17      	ldr	r2, [pc, #92]	@ (800e4fc <find_volume+0x4a0>)
 800e49e:	4293      	cmp	r3, r2
 800e4a0:	d113      	bne.n	800e4ca <find_volume+0x46e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800e4a2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4a4:	3334      	adds	r3, #52	@ 0x34
 800e4a6:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800e4aa:	4618      	mov	r0, r3
 800e4ac:	f7fe fba3 	bl	800cbf6 <ld_dword>
 800e4b0:	4602      	mov	r2, r0
 800e4b2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4b4:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800e4b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4b8:	3334      	adds	r3, #52	@ 0x34
 800e4ba:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800e4be:	4618      	mov	r0, r3
 800e4c0:	f7fe fb99 	bl	800cbf6 <ld_dword>
 800e4c4:	4602      	mov	r2, r0
 800e4c6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4c8:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800e4ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4cc:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800e4d0:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800e4d2:	4b0b      	ldr	r3, [pc, #44]	@ (800e500 <find_volume+0x4a4>)
 800e4d4:	881b      	ldrh	r3, [r3, #0]
 800e4d6:	3301      	adds	r3, #1
 800e4d8:	b29a      	uxth	r2, r3
 800e4da:	4b09      	ldr	r3, [pc, #36]	@ (800e500 <find_volume+0x4a4>)
 800e4dc:	801a      	strh	r2, [r3, #0]
 800e4de:	4b08      	ldr	r3, [pc, #32]	@ (800e500 <find_volume+0x4a4>)
 800e4e0:	881a      	ldrh	r2, [r3, #0]
 800e4e2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e4e4:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800e4e6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800e4e8:	f7fe fde6 	bl	800d0b8 <clear_lock>
#endif
	return FR_OK;
 800e4ec:	2300      	movs	r3, #0
}
 800e4ee:	4618      	mov	r0, r3
 800e4f0:	3758      	adds	r7, #88	@ 0x58
 800e4f2:	46bd      	mov	sp, r7
 800e4f4:	bd80      	pop	{r7, pc}
 800e4f6:	bf00      	nop
 800e4f8:	41615252 	.word	0x41615252
 800e4fc:	61417272 	.word	0x61417272
 800e500:	20016150 	.word	0x20016150

0800e504 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800e504:	b580      	push	{r7, lr}
 800e506:	b084      	sub	sp, #16
 800e508:	af00      	add	r7, sp, #0
 800e50a:	6078      	str	r0, [r7, #4]
 800e50c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800e50e:	2309      	movs	r3, #9
 800e510:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800e512:	687b      	ldr	r3, [r7, #4]
 800e514:	2b00      	cmp	r3, #0
 800e516:	d02e      	beq.n	800e576 <validate+0x72>
 800e518:	687b      	ldr	r3, [r7, #4]
 800e51a:	681b      	ldr	r3, [r3, #0]
 800e51c:	2b00      	cmp	r3, #0
 800e51e:	d02a      	beq.n	800e576 <validate+0x72>
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	681b      	ldr	r3, [r3, #0]
 800e524:	781b      	ldrb	r3, [r3, #0]
 800e526:	2b00      	cmp	r3, #0
 800e528:	d025      	beq.n	800e576 <validate+0x72>
 800e52a:	687b      	ldr	r3, [r7, #4]
 800e52c:	889a      	ldrh	r2, [r3, #4]
 800e52e:	687b      	ldr	r3, [r7, #4]
 800e530:	681b      	ldr	r3, [r3, #0]
 800e532:	88db      	ldrh	r3, [r3, #6]
 800e534:	429a      	cmp	r2, r3
 800e536:	d11e      	bne.n	800e576 <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	681b      	ldr	r3, [r3, #0]
 800e53c:	4618      	mov	r0, r3
 800e53e:	f7fe fc42 	bl	800cdc6 <lock_fs>
 800e542:	4603      	mov	r3, r0
 800e544:	2b00      	cmp	r3, #0
 800e546:	d014      	beq.n	800e572 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	681b      	ldr	r3, [r3, #0]
 800e54c:	785b      	ldrb	r3, [r3, #1]
 800e54e:	4618      	mov	r0, r3
 800e550:	f7fe fa98 	bl	800ca84 <disk_status>
 800e554:	4603      	mov	r3, r0
 800e556:	f003 0301 	and.w	r3, r3, #1
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d102      	bne.n	800e564 <validate+0x60>
				res = FR_OK;
 800e55e:	2300      	movs	r3, #0
 800e560:	73fb      	strb	r3, [r7, #15]
 800e562:	e008      	b.n	800e576 <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800e564:	687b      	ldr	r3, [r7, #4]
 800e566:	681b      	ldr	r3, [r3, #0]
 800e568:	2100      	movs	r1, #0
 800e56a:	4618      	mov	r0, r3
 800e56c:	f7fe fc41 	bl	800cdf2 <unlock_fs>
 800e570:	e001      	b.n	800e576 <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800e572:	230f      	movs	r3, #15
 800e574:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800e576:	7bfb      	ldrb	r3, [r7, #15]
 800e578:	2b00      	cmp	r3, #0
 800e57a:	d102      	bne.n	800e582 <validate+0x7e>
 800e57c:	687b      	ldr	r3, [r7, #4]
 800e57e:	681b      	ldr	r3, [r3, #0]
 800e580:	e000      	b.n	800e584 <validate+0x80>
 800e582:	2300      	movs	r3, #0
 800e584:	683a      	ldr	r2, [r7, #0]
 800e586:	6013      	str	r3, [r2, #0]
	return res;
 800e588:	7bfb      	ldrb	r3, [r7, #15]
}
 800e58a:	4618      	mov	r0, r3
 800e58c:	3710      	adds	r7, #16
 800e58e:	46bd      	mov	sp, r7
 800e590:	bd80      	pop	{r7, pc}
	...

0800e594 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800e594:	b580      	push	{r7, lr}
 800e596:	b088      	sub	sp, #32
 800e598:	af00      	add	r7, sp, #0
 800e59a:	60f8      	str	r0, [r7, #12]
 800e59c:	60b9      	str	r1, [r7, #8]
 800e59e:	4613      	mov	r3, r2
 800e5a0:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800e5a2:	68bb      	ldr	r3, [r7, #8]
 800e5a4:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800e5a6:	f107 0310 	add.w	r3, r7, #16
 800e5aa:	4618      	mov	r0, r3
 800e5ac:	f7ff fcbb 	bl	800df26 <get_ldnumber>
 800e5b0:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800e5b2:	69fb      	ldr	r3, [r7, #28]
 800e5b4:	2b00      	cmp	r3, #0
 800e5b6:	da01      	bge.n	800e5bc <f_mount+0x28>
 800e5b8:	230b      	movs	r3, #11
 800e5ba:	e048      	b.n	800e64e <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800e5bc:	4a26      	ldr	r2, [pc, #152]	@ (800e658 <f_mount+0xc4>)
 800e5be:	69fb      	ldr	r3, [r7, #28]
 800e5c0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800e5c4:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800e5c6:	69bb      	ldr	r3, [r7, #24]
 800e5c8:	2b00      	cmp	r3, #0
 800e5ca:	d00f      	beq.n	800e5ec <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800e5cc:	69b8      	ldr	r0, [r7, #24]
 800e5ce:	f7fe fd73 	bl	800d0b8 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800e5d2:	69bb      	ldr	r3, [r7, #24]
 800e5d4:	68db      	ldr	r3, [r3, #12]
 800e5d6:	4618      	mov	r0, r3
 800e5d8:	f000 fef5 	bl	800f3c6 <ff_del_syncobj>
 800e5dc:	4603      	mov	r3, r0
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d101      	bne.n	800e5e6 <f_mount+0x52>
 800e5e2:	2302      	movs	r3, #2
 800e5e4:	e033      	b.n	800e64e <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800e5e6:	69bb      	ldr	r3, [r7, #24]
 800e5e8:	2200      	movs	r2, #0
 800e5ea:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800e5ec:	68fb      	ldr	r3, [r7, #12]
 800e5ee:	2b00      	cmp	r3, #0
 800e5f0:	d00f      	beq.n	800e612 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800e5f2:	68fb      	ldr	r3, [r7, #12]
 800e5f4:	2200      	movs	r2, #0
 800e5f6:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800e5f8:	69fb      	ldr	r3, [r7, #28]
 800e5fa:	b2da      	uxtb	r2, r3
 800e5fc:	68fb      	ldr	r3, [r7, #12]
 800e5fe:	330c      	adds	r3, #12
 800e600:	4619      	mov	r1, r3
 800e602:	4610      	mov	r0, r2
 800e604:	f000 febf 	bl	800f386 <ff_cre_syncobj>
 800e608:	4603      	mov	r3, r0
 800e60a:	2b00      	cmp	r3, #0
 800e60c:	d101      	bne.n	800e612 <f_mount+0x7e>
 800e60e:	2302      	movs	r3, #2
 800e610:	e01d      	b.n	800e64e <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800e612:	68fa      	ldr	r2, [r7, #12]
 800e614:	4910      	ldr	r1, [pc, #64]	@ (800e658 <f_mount+0xc4>)
 800e616:	69fb      	ldr	r3, [r7, #28]
 800e618:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	2b00      	cmp	r3, #0
 800e620:	d002      	beq.n	800e628 <f_mount+0x94>
 800e622:	79fb      	ldrb	r3, [r7, #7]
 800e624:	2b01      	cmp	r3, #1
 800e626:	d001      	beq.n	800e62c <f_mount+0x98>
 800e628:	2300      	movs	r3, #0
 800e62a:	e010      	b.n	800e64e <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800e62c:	f107 010c 	add.w	r1, r7, #12
 800e630:	f107 0308 	add.w	r3, r7, #8
 800e634:	2200      	movs	r2, #0
 800e636:	4618      	mov	r0, r3
 800e638:	f7ff fd10 	bl	800e05c <find_volume>
 800e63c:	4603      	mov	r3, r0
 800e63e:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800e640:	68fb      	ldr	r3, [r7, #12]
 800e642:	7dfa      	ldrb	r2, [r7, #23]
 800e644:	4611      	mov	r1, r2
 800e646:	4618      	mov	r0, r3
 800e648:	f7fe fbd3 	bl	800cdf2 <unlock_fs>
 800e64c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e64e:	4618      	mov	r0, r3
 800e650:	3720      	adds	r7, #32
 800e652:	46bd      	mov	sp, r7
 800e654:	bd80      	pop	{r7, pc}
 800e656:	bf00      	nop
 800e658:	2001614c 	.word	0x2001614c

0800e65c <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800e65c:	b580      	push	{r7, lr}
 800e65e:	b098      	sub	sp, #96	@ 0x60
 800e660:	af00      	add	r7, sp, #0
 800e662:	60f8      	str	r0, [r7, #12]
 800e664:	60b9      	str	r1, [r7, #8]
 800e666:	4613      	mov	r3, r2
 800e668:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800e66a:	68fb      	ldr	r3, [r7, #12]
 800e66c:	2b00      	cmp	r3, #0
 800e66e:	d101      	bne.n	800e674 <f_open+0x18>
 800e670:	2309      	movs	r3, #9
 800e672:	e1b0      	b.n	800e9d6 <f_open+0x37a>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800e674:	79fb      	ldrb	r3, [r7, #7]
 800e676:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800e67a:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800e67c:	79fa      	ldrb	r2, [r7, #7]
 800e67e:	f107 0110 	add.w	r1, r7, #16
 800e682:	f107 0308 	add.w	r3, r7, #8
 800e686:	4618      	mov	r0, r3
 800e688:	f7ff fce8 	bl	800e05c <find_volume>
 800e68c:	4603      	mov	r3, r0
 800e68e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800e692:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e696:	2b00      	cmp	r3, #0
 800e698:	f040 818d 	bne.w	800e9b6 <f_open+0x35a>
		dj.obj.fs = fs;
 800e69c:	693b      	ldr	r3, [r7, #16]
 800e69e:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800e6a0:	68ba      	ldr	r2, [r7, #8]
 800e6a2:	f107 0314 	add.w	r3, r7, #20
 800e6a6:	4611      	mov	r1, r2
 800e6a8:	4618      	mov	r0, r3
 800e6aa:	f7ff fbcb 	bl	800de44 <follow_path>
 800e6ae:	4603      	mov	r3, r0
 800e6b0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800e6b4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e6b8:	2b00      	cmp	r3, #0
 800e6ba:	d118      	bne.n	800e6ee <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800e6bc:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800e6c0:	b25b      	sxtb	r3, r3
 800e6c2:	2b00      	cmp	r3, #0
 800e6c4:	da03      	bge.n	800e6ce <f_open+0x72>
				res = FR_INVALID_NAME;
 800e6c6:	2306      	movs	r3, #6
 800e6c8:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e6cc:	e00f      	b.n	800e6ee <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e6ce:	79fb      	ldrb	r3, [r7, #7]
 800e6d0:	2b01      	cmp	r3, #1
 800e6d2:	bf8c      	ite	hi
 800e6d4:	2301      	movhi	r3, #1
 800e6d6:	2300      	movls	r3, #0
 800e6d8:	b2db      	uxtb	r3, r3
 800e6da:	461a      	mov	r2, r3
 800e6dc:	f107 0314 	add.w	r3, r7, #20
 800e6e0:	4611      	mov	r1, r2
 800e6e2:	4618      	mov	r0, r3
 800e6e4:	f7fe fba0 	bl	800ce28 <chk_lock>
 800e6e8:	4603      	mov	r3, r0
 800e6ea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800e6ee:	79fb      	ldrb	r3, [r7, #7]
 800e6f0:	f003 031c 	and.w	r3, r3, #28
 800e6f4:	2b00      	cmp	r3, #0
 800e6f6:	d07f      	beq.n	800e7f8 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800e6f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e6fc:	2b00      	cmp	r3, #0
 800e6fe:	d017      	beq.n	800e730 <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800e700:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e704:	2b04      	cmp	r3, #4
 800e706:	d10e      	bne.n	800e726 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800e708:	f7fe fbea 	bl	800cee0 <enq_lock>
 800e70c:	4603      	mov	r3, r0
 800e70e:	2b00      	cmp	r3, #0
 800e710:	d006      	beq.n	800e720 <f_open+0xc4>
 800e712:	f107 0314 	add.w	r3, r7, #20
 800e716:	4618      	mov	r0, r3
 800e718:	f7ff face 	bl	800dcb8 <dir_register>
 800e71c:	4603      	mov	r3, r0
 800e71e:	e000      	b.n	800e722 <f_open+0xc6>
 800e720:	2312      	movs	r3, #18
 800e722:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800e726:	79fb      	ldrb	r3, [r7, #7]
 800e728:	f043 0308 	orr.w	r3, r3, #8
 800e72c:	71fb      	strb	r3, [r7, #7]
 800e72e:	e010      	b.n	800e752 <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800e730:	7ebb      	ldrb	r3, [r7, #26]
 800e732:	f003 0311 	and.w	r3, r3, #17
 800e736:	2b00      	cmp	r3, #0
 800e738:	d003      	beq.n	800e742 <f_open+0xe6>
					res = FR_DENIED;
 800e73a:	2307      	movs	r3, #7
 800e73c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e740:	e007      	b.n	800e752 <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800e742:	79fb      	ldrb	r3, [r7, #7]
 800e744:	f003 0304 	and.w	r3, r3, #4
 800e748:	2b00      	cmp	r3, #0
 800e74a:	d002      	beq.n	800e752 <f_open+0xf6>
 800e74c:	2308      	movs	r3, #8
 800e74e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800e752:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e756:	2b00      	cmp	r3, #0
 800e758:	d168      	bne.n	800e82c <f_open+0x1d0>
 800e75a:	79fb      	ldrb	r3, [r7, #7]
 800e75c:	f003 0308 	and.w	r3, r3, #8
 800e760:	2b00      	cmp	r3, #0
 800e762:	d063      	beq.n	800e82c <f_open+0x1d0>
				dw = GET_FATTIME();
 800e764:	f7fd ff64 	bl	800c630 <get_fattime>
 800e768:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800e76a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e76c:	330e      	adds	r3, #14
 800e76e:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e770:	4618      	mov	r0, r3
 800e772:	f7fe fa7e 	bl	800cc72 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800e776:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e778:	3316      	adds	r3, #22
 800e77a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e77c:	4618      	mov	r0, r3
 800e77e:	f7fe fa78 	bl	800cc72 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800e782:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e784:	330b      	adds	r3, #11
 800e786:	2220      	movs	r2, #32
 800e788:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800e78a:	693b      	ldr	r3, [r7, #16]
 800e78c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e78e:	4611      	mov	r1, r2
 800e790:	4618      	mov	r0, r3
 800e792:	f7ff f9fd 	bl	800db90 <ld_clust>
 800e796:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800e798:	693b      	ldr	r3, [r7, #16]
 800e79a:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800e79c:	2200      	movs	r2, #0
 800e79e:	4618      	mov	r0, r3
 800e7a0:	f7ff fa15 	bl	800dbce <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800e7a4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e7a6:	331c      	adds	r3, #28
 800e7a8:	2100      	movs	r1, #0
 800e7aa:	4618      	mov	r0, r3
 800e7ac:	f7fe fa61 	bl	800cc72 <st_dword>
					fs->wflag = 1;
 800e7b0:	693b      	ldr	r3, [r7, #16]
 800e7b2:	2201      	movs	r2, #1
 800e7b4:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800e7b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e7b8:	2b00      	cmp	r3, #0
 800e7ba:	d037      	beq.n	800e82c <f_open+0x1d0>
						dw = fs->winsect;
 800e7bc:	693b      	ldr	r3, [r7, #16]
 800e7be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800e7c0:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800e7c2:	f107 0314 	add.w	r3, r7, #20
 800e7c6:	2200      	movs	r2, #0
 800e7c8:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800e7ca:	4618      	mov	r0, r3
 800e7cc:	f7fe ff28 	bl	800d620 <remove_chain>
 800e7d0:	4603      	mov	r3, r0
 800e7d2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800e7d6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e7da:	2b00      	cmp	r3, #0
 800e7dc:	d126      	bne.n	800e82c <f_open+0x1d0>
							res = move_window(fs, dw);
 800e7de:	693b      	ldr	r3, [r7, #16]
 800e7e0:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e7e2:	4618      	mov	r0, r3
 800e7e4:	f7fe fcd0 	bl	800d188 <move_window>
 800e7e8:	4603      	mov	r3, r0
 800e7ea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800e7ee:	693b      	ldr	r3, [r7, #16]
 800e7f0:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e7f2:	3a01      	subs	r2, #1
 800e7f4:	611a      	str	r2, [r3, #16]
 800e7f6:	e019      	b.n	800e82c <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800e7f8:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e7fc:	2b00      	cmp	r3, #0
 800e7fe:	d115      	bne.n	800e82c <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800e800:	7ebb      	ldrb	r3, [r7, #26]
 800e802:	f003 0310 	and.w	r3, r3, #16
 800e806:	2b00      	cmp	r3, #0
 800e808:	d003      	beq.n	800e812 <f_open+0x1b6>
					res = FR_NO_FILE;
 800e80a:	2304      	movs	r3, #4
 800e80c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e810:	e00c      	b.n	800e82c <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800e812:	79fb      	ldrb	r3, [r7, #7]
 800e814:	f003 0302 	and.w	r3, r3, #2
 800e818:	2b00      	cmp	r3, #0
 800e81a:	d007      	beq.n	800e82c <f_open+0x1d0>
 800e81c:	7ebb      	ldrb	r3, [r7, #26]
 800e81e:	f003 0301 	and.w	r3, r3, #1
 800e822:	2b00      	cmp	r3, #0
 800e824:	d002      	beq.n	800e82c <f_open+0x1d0>
						res = FR_DENIED;
 800e826:	2307      	movs	r3, #7
 800e828:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800e82c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e830:	2b00      	cmp	r3, #0
 800e832:	d126      	bne.n	800e882 <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800e834:	79fb      	ldrb	r3, [r7, #7]
 800e836:	f003 0308 	and.w	r3, r3, #8
 800e83a:	2b00      	cmp	r3, #0
 800e83c:	d003      	beq.n	800e846 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800e83e:	79fb      	ldrb	r3, [r7, #7]
 800e840:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e844:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800e846:	693b      	ldr	r3, [r7, #16]
 800e848:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800e84e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e850:	68fb      	ldr	r3, [r7, #12]
 800e852:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800e854:	79fb      	ldrb	r3, [r7, #7]
 800e856:	2b01      	cmp	r3, #1
 800e858:	bf8c      	ite	hi
 800e85a:	2301      	movhi	r3, #1
 800e85c:	2300      	movls	r3, #0
 800e85e:	b2db      	uxtb	r3, r3
 800e860:	461a      	mov	r2, r3
 800e862:	f107 0314 	add.w	r3, r7, #20
 800e866:	4611      	mov	r1, r2
 800e868:	4618      	mov	r0, r3
 800e86a:	f7fe fb5b 	bl	800cf24 <inc_lock>
 800e86e:	4602      	mov	r2, r0
 800e870:	68fb      	ldr	r3, [r7, #12]
 800e872:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800e874:	68fb      	ldr	r3, [r7, #12]
 800e876:	691b      	ldr	r3, [r3, #16]
 800e878:	2b00      	cmp	r3, #0
 800e87a:	d102      	bne.n	800e882 <f_open+0x226>
 800e87c:	2302      	movs	r3, #2
 800e87e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800e882:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e886:	2b00      	cmp	r3, #0
 800e888:	f040 8095 	bne.w	800e9b6 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800e88c:	693b      	ldr	r3, [r7, #16]
 800e88e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e890:	4611      	mov	r1, r2
 800e892:	4618      	mov	r0, r3
 800e894:	f7ff f97c 	bl	800db90 <ld_clust>
 800e898:	4602      	mov	r2, r0
 800e89a:	68fb      	ldr	r3, [r7, #12]
 800e89c:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800e89e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e8a0:	331c      	adds	r3, #28
 800e8a2:	4618      	mov	r0, r3
 800e8a4:	f7fe f9a7 	bl	800cbf6 <ld_dword>
 800e8a8:	4602      	mov	r2, r0
 800e8aa:	68fb      	ldr	r3, [r7, #12]
 800e8ac:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800e8ae:	68fb      	ldr	r3, [r7, #12]
 800e8b0:	2200      	movs	r2, #0
 800e8b2:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800e8b4:	693a      	ldr	r2, [r7, #16]
 800e8b6:	68fb      	ldr	r3, [r7, #12]
 800e8b8:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800e8ba:	693b      	ldr	r3, [r7, #16]
 800e8bc:	88da      	ldrh	r2, [r3, #6]
 800e8be:	68fb      	ldr	r3, [r7, #12]
 800e8c0:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800e8c2:	68fb      	ldr	r3, [r7, #12]
 800e8c4:	79fa      	ldrb	r2, [r7, #7]
 800e8c6:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800e8c8:	68fb      	ldr	r3, [r7, #12]
 800e8ca:	2200      	movs	r2, #0
 800e8cc:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800e8ce:	68fb      	ldr	r3, [r7, #12]
 800e8d0:	2200      	movs	r2, #0
 800e8d2:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800e8d4:	68fb      	ldr	r3, [r7, #12]
 800e8d6:	2200      	movs	r2, #0
 800e8d8:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800e8da:	68fb      	ldr	r3, [r7, #12]
 800e8dc:	3330      	adds	r3, #48	@ 0x30
 800e8de:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e8e2:	2100      	movs	r1, #0
 800e8e4:	4618      	mov	r0, r3
 800e8e6:	f7fe fa11 	bl	800cd0c <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800e8ea:	79fb      	ldrb	r3, [r7, #7]
 800e8ec:	f003 0320 	and.w	r3, r3, #32
 800e8f0:	2b00      	cmp	r3, #0
 800e8f2:	d060      	beq.n	800e9b6 <f_open+0x35a>
 800e8f4:	68fb      	ldr	r3, [r7, #12]
 800e8f6:	68db      	ldr	r3, [r3, #12]
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d05c      	beq.n	800e9b6 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800e8fc:	68fb      	ldr	r3, [r7, #12]
 800e8fe:	68da      	ldr	r2, [r3, #12]
 800e900:	68fb      	ldr	r3, [r7, #12]
 800e902:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800e904:	693b      	ldr	r3, [r7, #16]
 800e906:	895b      	ldrh	r3, [r3, #10]
 800e908:	025b      	lsls	r3, r3, #9
 800e90a:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800e90c:	68fb      	ldr	r3, [r7, #12]
 800e90e:	689b      	ldr	r3, [r3, #8]
 800e910:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e912:	68fb      	ldr	r3, [r7, #12]
 800e914:	68db      	ldr	r3, [r3, #12]
 800e916:	657b      	str	r3, [r7, #84]	@ 0x54
 800e918:	e016      	b.n	800e948 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800e91a:	68fb      	ldr	r3, [r7, #12]
 800e91c:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e91e:	4618      	mov	r0, r3
 800e920:	f7fe fced 	bl	800d2fe <get_fat>
 800e924:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800e926:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e928:	2b01      	cmp	r3, #1
 800e92a:	d802      	bhi.n	800e932 <f_open+0x2d6>
 800e92c:	2302      	movs	r3, #2
 800e92e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800e932:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800e934:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e938:	d102      	bne.n	800e940 <f_open+0x2e4>
 800e93a:	2301      	movs	r3, #1
 800e93c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800e940:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e942:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e944:	1ad3      	subs	r3, r2, r3
 800e946:	657b      	str	r3, [r7, #84]	@ 0x54
 800e948:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e94c:	2b00      	cmp	r3, #0
 800e94e:	d103      	bne.n	800e958 <f_open+0x2fc>
 800e950:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e952:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e954:	429a      	cmp	r2, r3
 800e956:	d8e0      	bhi.n	800e91a <f_open+0x2be>
				}
				fp->clust = clst;
 800e958:	68fb      	ldr	r3, [r7, #12]
 800e95a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800e95c:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800e95e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e962:	2b00      	cmp	r3, #0
 800e964:	d127      	bne.n	800e9b6 <f_open+0x35a>
 800e966:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e968:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e96c:	2b00      	cmp	r3, #0
 800e96e:	d022      	beq.n	800e9b6 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800e970:	693b      	ldr	r3, [r7, #16]
 800e972:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800e974:	4618      	mov	r0, r3
 800e976:	f7fe fca3 	bl	800d2c0 <clust2sect>
 800e97a:	6478      	str	r0, [r7, #68]	@ 0x44
 800e97c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e97e:	2b00      	cmp	r3, #0
 800e980:	d103      	bne.n	800e98a <f_open+0x32e>
						res = FR_INT_ERR;
 800e982:	2302      	movs	r3, #2
 800e984:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800e988:	e015      	b.n	800e9b6 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800e98a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e98c:	0a5a      	lsrs	r2, r3, #9
 800e98e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e990:	441a      	add	r2, r3
 800e992:	68fb      	ldr	r3, [r7, #12]
 800e994:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800e996:	693b      	ldr	r3, [r7, #16]
 800e998:	7858      	ldrb	r0, [r3, #1]
 800e99a:	68fb      	ldr	r3, [r7, #12]
 800e99c:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e9a0:	68fb      	ldr	r3, [r7, #12]
 800e9a2:	6a1a      	ldr	r2, [r3, #32]
 800e9a4:	2301      	movs	r3, #1
 800e9a6:	f7fe f8af 	bl	800cb08 <disk_read>
 800e9aa:	4603      	mov	r3, r0
 800e9ac:	2b00      	cmp	r3, #0
 800e9ae:	d002      	beq.n	800e9b6 <f_open+0x35a>
 800e9b0:	2301      	movs	r3, #1
 800e9b2:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800e9b6:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800e9ba:	2b00      	cmp	r3, #0
 800e9bc:	d002      	beq.n	800e9c4 <f_open+0x368>
 800e9be:	68fb      	ldr	r3, [r7, #12]
 800e9c0:	2200      	movs	r2, #0
 800e9c2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800e9c4:	693b      	ldr	r3, [r7, #16]
 800e9c6:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 800e9ca:	4611      	mov	r1, r2
 800e9cc:	4618      	mov	r0, r3
 800e9ce:	f7fe fa10 	bl	800cdf2 <unlock_fs>
 800e9d2:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800e9d6:	4618      	mov	r0, r3
 800e9d8:	3760      	adds	r7, #96	@ 0x60
 800e9da:	46bd      	mov	sp, r7
 800e9dc:	bd80      	pop	{r7, pc}

0800e9de <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800e9de:	b580      	push	{r7, lr}
 800e9e0:	b08e      	sub	sp, #56	@ 0x38
 800e9e2:	af00      	add	r7, sp, #0
 800e9e4:	60f8      	str	r0, [r7, #12]
 800e9e6:	60b9      	str	r1, [r7, #8]
 800e9e8:	607a      	str	r2, [r7, #4]
 800e9ea:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800e9ec:	68bb      	ldr	r3, [r7, #8]
 800e9ee:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800e9f0:	683b      	ldr	r3, [r7, #0]
 800e9f2:	2200      	movs	r2, #0
 800e9f4:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800e9f6:	68fb      	ldr	r3, [r7, #12]
 800e9f8:	f107 0214 	add.w	r2, r7, #20
 800e9fc:	4611      	mov	r1, r2
 800e9fe:	4618      	mov	r0, r3
 800ea00:	f7ff fd80 	bl	800e504 <validate>
 800ea04:	4603      	mov	r3, r0
 800ea06:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800ea0a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ea0e:	2b00      	cmp	r3, #0
 800ea10:	d107      	bne.n	800ea22 <f_read+0x44>
 800ea12:	68fb      	ldr	r3, [r7, #12]
 800ea14:	7d5b      	ldrb	r3, [r3, #21]
 800ea16:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800ea1a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ea1e:	2b00      	cmp	r3, #0
 800ea20:	d009      	beq.n	800ea36 <f_read+0x58>
 800ea22:	697b      	ldr	r3, [r7, #20]
 800ea24:	f897 2037 	ldrb.w	r2, [r7, #55]	@ 0x37
 800ea28:	4611      	mov	r1, r2
 800ea2a:	4618      	mov	r0, r3
 800ea2c:	f7fe f9e1 	bl	800cdf2 <unlock_fs>
 800ea30:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800ea34:	e13d      	b.n	800ecb2 <f_read+0x2d4>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800ea36:	68fb      	ldr	r3, [r7, #12]
 800ea38:	7d1b      	ldrb	r3, [r3, #20]
 800ea3a:	f003 0301 	and.w	r3, r3, #1
 800ea3e:	2b00      	cmp	r3, #0
 800ea40:	d106      	bne.n	800ea50 <f_read+0x72>
 800ea42:	697b      	ldr	r3, [r7, #20]
 800ea44:	2107      	movs	r1, #7
 800ea46:	4618      	mov	r0, r3
 800ea48:	f7fe f9d3 	bl	800cdf2 <unlock_fs>
 800ea4c:	2307      	movs	r3, #7
 800ea4e:	e130      	b.n	800ecb2 <f_read+0x2d4>
	remain = fp->obj.objsize - fp->fptr;
 800ea50:	68fb      	ldr	r3, [r7, #12]
 800ea52:	68da      	ldr	r2, [r3, #12]
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	699b      	ldr	r3, [r3, #24]
 800ea58:	1ad3      	subs	r3, r2, r3
 800ea5a:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800ea5c:	687a      	ldr	r2, [r7, #4]
 800ea5e:	6a3b      	ldr	r3, [r7, #32]
 800ea60:	429a      	cmp	r2, r3
 800ea62:	f240 811c 	bls.w	800ec9e <f_read+0x2c0>
 800ea66:	6a3b      	ldr	r3, [r7, #32]
 800ea68:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800ea6a:	e118      	b.n	800ec9e <f_read+0x2c0>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800ea6c:	68fb      	ldr	r3, [r7, #12]
 800ea6e:	699b      	ldr	r3, [r3, #24]
 800ea70:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	f040 80e4 	bne.w	800ec42 <f_read+0x264>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800ea7a:	68fb      	ldr	r3, [r7, #12]
 800ea7c:	699b      	ldr	r3, [r3, #24]
 800ea7e:	0a5b      	lsrs	r3, r3, #9
 800ea80:	697a      	ldr	r2, [r7, #20]
 800ea82:	8952      	ldrh	r2, [r2, #10]
 800ea84:	3a01      	subs	r2, #1
 800ea86:	4013      	ands	r3, r2
 800ea88:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800ea8a:	69fb      	ldr	r3, [r7, #28]
 800ea8c:	2b00      	cmp	r3, #0
 800ea8e:	d139      	bne.n	800eb04 <f_read+0x126>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800ea90:	68fb      	ldr	r3, [r7, #12]
 800ea92:	699b      	ldr	r3, [r3, #24]
 800ea94:	2b00      	cmp	r3, #0
 800ea96:	d103      	bne.n	800eaa0 <f_read+0xc2>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800ea98:	68fb      	ldr	r3, [r7, #12]
 800ea9a:	689b      	ldr	r3, [r3, #8]
 800ea9c:	633b      	str	r3, [r7, #48]	@ 0x30
 800ea9e:	e013      	b.n	800eac8 <f_read+0xea>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800eaa0:	68fb      	ldr	r3, [r7, #12]
 800eaa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800eaa4:	2b00      	cmp	r3, #0
 800eaa6:	d007      	beq.n	800eab8 <f_read+0xda>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800eaa8:	68fb      	ldr	r3, [r7, #12]
 800eaaa:	699b      	ldr	r3, [r3, #24]
 800eaac:	4619      	mov	r1, r3
 800eaae:	68f8      	ldr	r0, [r7, #12]
 800eab0:	f7fe feb3 	bl	800d81a <clmt_clust>
 800eab4:	6338      	str	r0, [r7, #48]	@ 0x30
 800eab6:	e007      	b.n	800eac8 <f_read+0xea>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800eab8:	68fa      	ldr	r2, [r7, #12]
 800eaba:	68fb      	ldr	r3, [r7, #12]
 800eabc:	69db      	ldr	r3, [r3, #28]
 800eabe:	4619      	mov	r1, r3
 800eac0:	4610      	mov	r0, r2
 800eac2:	f7fe fc1c 	bl	800d2fe <get_fat>
 800eac6:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800eac8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaca:	2b01      	cmp	r3, #1
 800eacc:	d809      	bhi.n	800eae2 <f_read+0x104>
 800eace:	68fb      	ldr	r3, [r7, #12]
 800ead0:	2202      	movs	r2, #2
 800ead2:	755a      	strb	r2, [r3, #21]
 800ead4:	697b      	ldr	r3, [r7, #20]
 800ead6:	2102      	movs	r1, #2
 800ead8:	4618      	mov	r0, r3
 800eada:	f7fe f98a 	bl	800cdf2 <unlock_fs>
 800eade:	2302      	movs	r3, #2
 800eae0:	e0e7      	b.n	800ecb2 <f_read+0x2d4>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800eae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eae8:	d109      	bne.n	800eafe <f_read+0x120>
 800eaea:	68fb      	ldr	r3, [r7, #12]
 800eaec:	2201      	movs	r2, #1
 800eaee:	755a      	strb	r2, [r3, #21]
 800eaf0:	697b      	ldr	r3, [r7, #20]
 800eaf2:	2101      	movs	r1, #1
 800eaf4:	4618      	mov	r0, r3
 800eaf6:	f7fe f97c 	bl	800cdf2 <unlock_fs>
 800eafa:	2301      	movs	r3, #1
 800eafc:	e0d9      	b.n	800ecb2 <f_read+0x2d4>
				fp->clust = clst;				/* Update current cluster */
 800eafe:	68fb      	ldr	r3, [r7, #12]
 800eb00:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800eb02:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800eb04:	697a      	ldr	r2, [r7, #20]
 800eb06:	68fb      	ldr	r3, [r7, #12]
 800eb08:	69db      	ldr	r3, [r3, #28]
 800eb0a:	4619      	mov	r1, r3
 800eb0c:	4610      	mov	r0, r2
 800eb0e:	f7fe fbd7 	bl	800d2c0 <clust2sect>
 800eb12:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800eb14:	69bb      	ldr	r3, [r7, #24]
 800eb16:	2b00      	cmp	r3, #0
 800eb18:	d109      	bne.n	800eb2e <f_read+0x150>
 800eb1a:	68fb      	ldr	r3, [r7, #12]
 800eb1c:	2202      	movs	r2, #2
 800eb1e:	755a      	strb	r2, [r3, #21]
 800eb20:	697b      	ldr	r3, [r7, #20]
 800eb22:	2102      	movs	r1, #2
 800eb24:	4618      	mov	r0, r3
 800eb26:	f7fe f964 	bl	800cdf2 <unlock_fs>
 800eb2a:	2302      	movs	r3, #2
 800eb2c:	e0c1      	b.n	800ecb2 <f_read+0x2d4>
			sect += csect;
 800eb2e:	69ba      	ldr	r2, [r7, #24]
 800eb30:	69fb      	ldr	r3, [r7, #28]
 800eb32:	4413      	add	r3, r2
 800eb34:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800eb36:	687b      	ldr	r3, [r7, #4]
 800eb38:	0a5b      	lsrs	r3, r3, #9
 800eb3a:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800eb3c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb3e:	2b00      	cmp	r3, #0
 800eb40:	d03e      	beq.n	800ebc0 <f_read+0x1e2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800eb42:	69fa      	ldr	r2, [r7, #28]
 800eb44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb46:	4413      	add	r3, r2
 800eb48:	697a      	ldr	r2, [r7, #20]
 800eb4a:	8952      	ldrh	r2, [r2, #10]
 800eb4c:	4293      	cmp	r3, r2
 800eb4e:	d905      	bls.n	800eb5c <f_read+0x17e>
					cc = fs->csize - csect;
 800eb50:	697b      	ldr	r3, [r7, #20]
 800eb52:	895b      	ldrh	r3, [r3, #10]
 800eb54:	461a      	mov	r2, r3
 800eb56:	69fb      	ldr	r3, [r7, #28]
 800eb58:	1ad3      	subs	r3, r2, r3
 800eb5a:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800eb5c:	697b      	ldr	r3, [r7, #20]
 800eb5e:	7858      	ldrb	r0, [r3, #1]
 800eb60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eb62:	69ba      	ldr	r2, [r7, #24]
 800eb64:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800eb66:	f7fd ffcf 	bl	800cb08 <disk_read>
 800eb6a:	4603      	mov	r3, r0
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d009      	beq.n	800eb84 <f_read+0x1a6>
 800eb70:	68fb      	ldr	r3, [r7, #12]
 800eb72:	2201      	movs	r2, #1
 800eb74:	755a      	strb	r2, [r3, #21]
 800eb76:	697b      	ldr	r3, [r7, #20]
 800eb78:	2101      	movs	r1, #1
 800eb7a:	4618      	mov	r0, r3
 800eb7c:	f7fe f939 	bl	800cdf2 <unlock_fs>
 800eb80:	2301      	movs	r3, #1
 800eb82:	e096      	b.n	800ecb2 <f_read+0x2d4>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800eb84:	68fb      	ldr	r3, [r7, #12]
 800eb86:	7d1b      	ldrb	r3, [r3, #20]
 800eb88:	b25b      	sxtb	r3, r3
 800eb8a:	2b00      	cmp	r3, #0
 800eb8c:	da14      	bge.n	800ebb8 <f_read+0x1da>
 800eb8e:	68fb      	ldr	r3, [r7, #12]
 800eb90:	6a1a      	ldr	r2, [r3, #32]
 800eb92:	69bb      	ldr	r3, [r7, #24]
 800eb94:	1ad3      	subs	r3, r2, r3
 800eb96:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800eb98:	429a      	cmp	r2, r3
 800eb9a:	d90d      	bls.n	800ebb8 <f_read+0x1da>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800eb9c:	68fb      	ldr	r3, [r7, #12]
 800eb9e:	6a1a      	ldr	r2, [r3, #32]
 800eba0:	69bb      	ldr	r3, [r7, #24]
 800eba2:	1ad3      	subs	r3, r2, r3
 800eba4:	025b      	lsls	r3, r3, #9
 800eba6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800eba8:	18d0      	adds	r0, r2, r3
 800ebaa:	68fb      	ldr	r3, [r7, #12]
 800ebac:	3330      	adds	r3, #48	@ 0x30
 800ebae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ebb2:	4619      	mov	r1, r3
 800ebb4:	f7fe f889 	bl	800ccca <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800ebb8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ebba:	025b      	lsls	r3, r3, #9
 800ebbc:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800ebbe:	e05a      	b.n	800ec76 <f_read+0x298>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ebc0:	68fb      	ldr	r3, [r7, #12]
 800ebc2:	6a1b      	ldr	r3, [r3, #32]
 800ebc4:	69ba      	ldr	r2, [r7, #24]
 800ebc6:	429a      	cmp	r2, r3
 800ebc8:	d038      	beq.n	800ec3c <f_read+0x25e>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ebca:	68fb      	ldr	r3, [r7, #12]
 800ebcc:	7d1b      	ldrb	r3, [r3, #20]
 800ebce:	b25b      	sxtb	r3, r3
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	da1d      	bge.n	800ec10 <f_read+0x232>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ebd4:	697b      	ldr	r3, [r7, #20]
 800ebd6:	7858      	ldrb	r0, [r3, #1]
 800ebd8:	68fb      	ldr	r3, [r7, #12]
 800ebda:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ebde:	68fb      	ldr	r3, [r7, #12]
 800ebe0:	6a1a      	ldr	r2, [r3, #32]
 800ebe2:	2301      	movs	r3, #1
 800ebe4:	f7fd ffb0 	bl	800cb48 <disk_write>
 800ebe8:	4603      	mov	r3, r0
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d009      	beq.n	800ec02 <f_read+0x224>
 800ebee:	68fb      	ldr	r3, [r7, #12]
 800ebf0:	2201      	movs	r2, #1
 800ebf2:	755a      	strb	r2, [r3, #21]
 800ebf4:	697b      	ldr	r3, [r7, #20]
 800ebf6:	2101      	movs	r1, #1
 800ebf8:	4618      	mov	r0, r3
 800ebfa:	f7fe f8fa 	bl	800cdf2 <unlock_fs>
 800ebfe:	2301      	movs	r3, #1
 800ec00:	e057      	b.n	800ecb2 <f_read+0x2d4>
					fp->flag &= (BYTE)~FA_DIRTY;
 800ec02:	68fb      	ldr	r3, [r7, #12]
 800ec04:	7d1b      	ldrb	r3, [r3, #20]
 800ec06:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ec0a:	b2da      	uxtb	r2, r3
 800ec0c:	68fb      	ldr	r3, [r7, #12]
 800ec0e:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800ec10:	697b      	ldr	r3, [r7, #20]
 800ec12:	7858      	ldrb	r0, [r3, #1]
 800ec14:	68fb      	ldr	r3, [r7, #12]
 800ec16:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ec1a:	2301      	movs	r3, #1
 800ec1c:	69ba      	ldr	r2, [r7, #24]
 800ec1e:	f7fd ff73 	bl	800cb08 <disk_read>
 800ec22:	4603      	mov	r3, r0
 800ec24:	2b00      	cmp	r3, #0
 800ec26:	d009      	beq.n	800ec3c <f_read+0x25e>
 800ec28:	68fb      	ldr	r3, [r7, #12]
 800ec2a:	2201      	movs	r2, #1
 800ec2c:	755a      	strb	r2, [r3, #21]
 800ec2e:	697b      	ldr	r3, [r7, #20]
 800ec30:	2101      	movs	r1, #1
 800ec32:	4618      	mov	r0, r3
 800ec34:	f7fe f8dd 	bl	800cdf2 <unlock_fs>
 800ec38:	2301      	movs	r3, #1
 800ec3a:	e03a      	b.n	800ecb2 <f_read+0x2d4>
			}
#endif
			fp->sect = sect;
 800ec3c:	68fb      	ldr	r3, [r7, #12]
 800ec3e:	69ba      	ldr	r2, [r7, #24]
 800ec40:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 800ec42:	68fb      	ldr	r3, [r7, #12]
 800ec44:	699b      	ldr	r3, [r3, #24]
 800ec46:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec4a:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 800ec4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 800ec50:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ec52:	687b      	ldr	r3, [r7, #4]
 800ec54:	429a      	cmp	r2, r3
 800ec56:	d901      	bls.n	800ec5c <f_read+0x27e>
 800ec58:	687b      	ldr	r3, [r7, #4]
 800ec5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ec62:	68fb      	ldr	r3, [r7, #12]
 800ec64:	699b      	ldr	r3, [r3, #24]
 800ec66:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ec6a:	4413      	add	r3, r2
 800ec6c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ec6e:	4619      	mov	r1, r3
 800ec70:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800ec72:	f7fe f82a 	bl	800ccca <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 800ec76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ec78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec7a:	4413      	add	r3, r2
 800ec7c:	627b      	str	r3, [r7, #36]	@ 0x24
 800ec7e:	68fb      	ldr	r3, [r7, #12]
 800ec80:	699a      	ldr	r2, [r3, #24]
 800ec82:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec84:	441a      	add	r2, r3
 800ec86:	68fb      	ldr	r3, [r7, #12]
 800ec88:	619a      	str	r2, [r3, #24]
 800ec8a:	683b      	ldr	r3, [r7, #0]
 800ec8c:	681a      	ldr	r2, [r3, #0]
 800ec8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec90:	441a      	add	r2, r3
 800ec92:	683b      	ldr	r3, [r7, #0]
 800ec94:	601a      	str	r2, [r3, #0]
 800ec96:	687a      	ldr	r2, [r7, #4]
 800ec98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ec9a:	1ad3      	subs	r3, r2, r3
 800ec9c:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 800ec9e:	687b      	ldr	r3, [r7, #4]
 800eca0:	2b00      	cmp	r3, #0
 800eca2:	f47f aee3 	bne.w	800ea6c <f_read+0x8e>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 800eca6:	697b      	ldr	r3, [r7, #20]
 800eca8:	2100      	movs	r1, #0
 800ecaa:	4618      	mov	r0, r3
 800ecac:	f7fe f8a1 	bl	800cdf2 <unlock_fs>
 800ecb0:	2300      	movs	r3, #0
}
 800ecb2:	4618      	mov	r0, r3
 800ecb4:	3738      	adds	r7, #56	@ 0x38
 800ecb6:	46bd      	mov	sp, r7
 800ecb8:	bd80      	pop	{r7, pc}

0800ecba <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 800ecba:	b580      	push	{r7, lr}
 800ecbc:	b086      	sub	sp, #24
 800ecbe:	af00      	add	r7, sp, #0
 800ecc0:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 800ecc2:	687b      	ldr	r3, [r7, #4]
 800ecc4:	f107 0208 	add.w	r2, r7, #8
 800ecc8:	4611      	mov	r1, r2
 800ecca:	4618      	mov	r0, r3
 800eccc:	f7ff fc1a 	bl	800e504 <validate>
 800ecd0:	4603      	mov	r3, r0
 800ecd2:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800ecd4:	7dfb      	ldrb	r3, [r7, #23]
 800ecd6:	2b00      	cmp	r3, #0
 800ecd8:	d16d      	bne.n	800edb6 <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 800ecda:	687b      	ldr	r3, [r7, #4]
 800ecdc:	7d1b      	ldrb	r3, [r3, #20]
 800ecde:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ece2:	2b00      	cmp	r3, #0
 800ece4:	d067      	beq.n	800edb6 <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 800ece6:	687b      	ldr	r3, [r7, #4]
 800ece8:	7d1b      	ldrb	r3, [r3, #20]
 800ecea:	b25b      	sxtb	r3, r3
 800ecec:	2b00      	cmp	r3, #0
 800ecee:	da1a      	bge.n	800ed26 <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 800ecf0:	68bb      	ldr	r3, [r7, #8]
 800ecf2:	7858      	ldrb	r0, [r3, #1]
 800ecf4:	687b      	ldr	r3, [r7, #4]
 800ecf6:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ecfa:	687b      	ldr	r3, [r7, #4]
 800ecfc:	6a1a      	ldr	r2, [r3, #32]
 800ecfe:	2301      	movs	r3, #1
 800ed00:	f7fd ff22 	bl	800cb48 <disk_write>
 800ed04:	4603      	mov	r3, r0
 800ed06:	2b00      	cmp	r3, #0
 800ed08:	d006      	beq.n	800ed18 <f_sync+0x5e>
 800ed0a:	68bb      	ldr	r3, [r7, #8]
 800ed0c:	2101      	movs	r1, #1
 800ed0e:	4618      	mov	r0, r3
 800ed10:	f7fe f86f 	bl	800cdf2 <unlock_fs>
 800ed14:	2301      	movs	r3, #1
 800ed16:	e055      	b.n	800edc4 <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 800ed18:	687b      	ldr	r3, [r7, #4]
 800ed1a:	7d1b      	ldrb	r3, [r3, #20]
 800ed1c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800ed20:	b2da      	uxtb	r2, r3
 800ed22:	687b      	ldr	r3, [r7, #4]
 800ed24:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 800ed26:	f7fd fc83 	bl	800c630 <get_fattime>
 800ed2a:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 800ed2c:	68ba      	ldr	r2, [r7, #8]
 800ed2e:	687b      	ldr	r3, [r7, #4]
 800ed30:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed32:	4619      	mov	r1, r3
 800ed34:	4610      	mov	r0, r2
 800ed36:	f7fe fa27 	bl	800d188 <move_window>
 800ed3a:	4603      	mov	r3, r0
 800ed3c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 800ed3e:	7dfb      	ldrb	r3, [r7, #23]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d138      	bne.n	800edb6 <f_sync+0xfc>
					dir = fp->dir_ptr;
 800ed44:	687b      	ldr	r3, [r7, #4]
 800ed46:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ed48:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 800ed4a:	68fb      	ldr	r3, [r7, #12]
 800ed4c:	330b      	adds	r3, #11
 800ed4e:	781a      	ldrb	r2, [r3, #0]
 800ed50:	68fb      	ldr	r3, [r7, #12]
 800ed52:	330b      	adds	r3, #11
 800ed54:	f042 0220 	orr.w	r2, r2, #32
 800ed58:	b2d2      	uxtb	r2, r2
 800ed5a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 800ed5c:	687b      	ldr	r3, [r7, #4]
 800ed5e:	6818      	ldr	r0, [r3, #0]
 800ed60:	687b      	ldr	r3, [r7, #4]
 800ed62:	689b      	ldr	r3, [r3, #8]
 800ed64:	461a      	mov	r2, r3
 800ed66:	68f9      	ldr	r1, [r7, #12]
 800ed68:	f7fe ff31 	bl	800dbce <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 800ed6c:	68fb      	ldr	r3, [r7, #12]
 800ed6e:	f103 021c 	add.w	r2, r3, #28
 800ed72:	687b      	ldr	r3, [r7, #4]
 800ed74:	68db      	ldr	r3, [r3, #12]
 800ed76:	4619      	mov	r1, r3
 800ed78:	4610      	mov	r0, r2
 800ed7a:	f7fd ff7a 	bl	800cc72 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 800ed7e:	68fb      	ldr	r3, [r7, #12]
 800ed80:	3316      	adds	r3, #22
 800ed82:	6939      	ldr	r1, [r7, #16]
 800ed84:	4618      	mov	r0, r3
 800ed86:	f7fd ff74 	bl	800cc72 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 800ed8a:	68fb      	ldr	r3, [r7, #12]
 800ed8c:	3312      	adds	r3, #18
 800ed8e:	2100      	movs	r1, #0
 800ed90:	4618      	mov	r0, r3
 800ed92:	f7fd ff53 	bl	800cc3c <st_word>
					fs->wflag = 1;
 800ed96:	68bb      	ldr	r3, [r7, #8]
 800ed98:	2201      	movs	r2, #1
 800ed9a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 800ed9c:	68bb      	ldr	r3, [r7, #8]
 800ed9e:	4618      	mov	r0, r3
 800eda0:	f7fe fa20 	bl	800d1e4 <sync_fs>
 800eda4:	4603      	mov	r3, r0
 800eda6:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 800eda8:	687b      	ldr	r3, [r7, #4]
 800edaa:	7d1b      	ldrb	r3, [r3, #20]
 800edac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800edb0:	b2da      	uxtb	r2, r3
 800edb2:	687b      	ldr	r3, [r7, #4]
 800edb4:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 800edb6:	68bb      	ldr	r3, [r7, #8]
 800edb8:	7dfa      	ldrb	r2, [r7, #23]
 800edba:	4611      	mov	r1, r2
 800edbc:	4618      	mov	r0, r3
 800edbe:	f7fe f818 	bl	800cdf2 <unlock_fs>
 800edc2:	7dfb      	ldrb	r3, [r7, #23]
}
 800edc4:	4618      	mov	r0, r3
 800edc6:	3718      	adds	r7, #24
 800edc8:	46bd      	mov	sp, r7
 800edca:	bd80      	pop	{r7, pc}

0800edcc <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 800edcc:	b580      	push	{r7, lr}
 800edce:	b084      	sub	sp, #16
 800edd0:	af00      	add	r7, sp, #0
 800edd2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 800edd4:	6878      	ldr	r0, [r7, #4]
 800edd6:	f7ff ff70 	bl	800ecba <f_sync>
 800edda:	4603      	mov	r3, r0
 800eddc:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 800edde:	7bfb      	ldrb	r3, [r7, #15]
 800ede0:	2b00      	cmp	r3, #0
 800ede2:	d11d      	bne.n	800ee20 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 800ede4:	687b      	ldr	r3, [r7, #4]
 800ede6:	f107 0208 	add.w	r2, r7, #8
 800edea:	4611      	mov	r1, r2
 800edec:	4618      	mov	r0, r3
 800edee:	f7ff fb89 	bl	800e504 <validate>
 800edf2:	4603      	mov	r3, r0
 800edf4:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800edf6:	7bfb      	ldrb	r3, [r7, #15]
 800edf8:	2b00      	cmp	r3, #0
 800edfa:	d111      	bne.n	800ee20 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 800edfc:	687b      	ldr	r3, [r7, #4]
 800edfe:	691b      	ldr	r3, [r3, #16]
 800ee00:	4618      	mov	r0, r3
 800ee02:	f7fe f91d 	bl	800d040 <dec_lock>
 800ee06:	4603      	mov	r3, r0
 800ee08:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 800ee0a:	7bfb      	ldrb	r3, [r7, #15]
 800ee0c:	2b00      	cmp	r3, #0
 800ee0e:	d102      	bne.n	800ee16 <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 800ee10:	687b      	ldr	r3, [r7, #4]
 800ee12:	2200      	movs	r2, #0
 800ee14:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 800ee16:	68bb      	ldr	r3, [r7, #8]
 800ee18:	2100      	movs	r1, #0
 800ee1a:	4618      	mov	r0, r3
 800ee1c:	f7fd ffe9 	bl	800cdf2 <unlock_fs>
#endif
		}
	}
	return res;
 800ee20:	7bfb      	ldrb	r3, [r7, #15]
}
 800ee22:	4618      	mov	r0, r3
 800ee24:	3710      	adds	r7, #16
 800ee26:	46bd      	mov	sp, r7
 800ee28:	bd80      	pop	{r7, pc}

0800ee2a <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 800ee2a:	b580      	push	{r7, lr}
 800ee2c:	b090      	sub	sp, #64	@ 0x40
 800ee2e:	af00      	add	r7, sp, #0
 800ee30:	6078      	str	r0, [r7, #4]
 800ee32:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 800ee34:	687b      	ldr	r3, [r7, #4]
 800ee36:	f107 0208 	add.w	r2, r7, #8
 800ee3a:	4611      	mov	r1, r2
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	f7ff fb61 	bl	800e504 <validate>
 800ee42:	4603      	mov	r3, r0
 800ee44:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 800ee48:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ee4c:	2b00      	cmp	r3, #0
 800ee4e:	d103      	bne.n	800ee58 <f_lseek+0x2e>
 800ee50:	687b      	ldr	r3, [r7, #4]
 800ee52:	7d5b      	ldrb	r3, [r3, #21]
 800ee54:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 800ee58:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ee5c:	2b00      	cmp	r3, #0
 800ee5e:	d009      	beq.n	800ee74 <f_lseek+0x4a>
 800ee60:	68bb      	ldr	r3, [r7, #8]
 800ee62:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800ee66:	4611      	mov	r1, r2
 800ee68:	4618      	mov	r0, r3
 800ee6a:	f7fd ffc2 	bl	800cdf2 <unlock_fs>
 800ee6e:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 800ee72:	e229      	b.n	800f2c8 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 800ee74:	687b      	ldr	r3, [r7, #4]
 800ee76:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee78:	2b00      	cmp	r3, #0
 800ee7a:	f000 80ea 	beq.w	800f052 <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 800ee7e:	683b      	ldr	r3, [r7, #0]
 800ee80:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee84:	d164      	bne.n	800ef50 <f_lseek+0x126>
			tbl = fp->cltbl;
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ee8a:	627b      	str	r3, [r7, #36]	@ 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 800ee8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ee8e:	1d1a      	adds	r2, r3, #4
 800ee90:	627a      	str	r2, [r7, #36]	@ 0x24
 800ee92:	681b      	ldr	r3, [r3, #0]
 800ee94:	617b      	str	r3, [r7, #20]
 800ee96:	2302      	movs	r3, #2
 800ee98:	62bb      	str	r3, [r7, #40]	@ 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 800ee9a:	687b      	ldr	r3, [r7, #4]
 800ee9c:	689b      	ldr	r3, [r3, #8]
 800ee9e:	633b      	str	r3, [r7, #48]	@ 0x30
			if (cl) {
 800eea0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eea2:	2b00      	cmp	r3, #0
 800eea4:	d044      	beq.n	800ef30 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 800eea6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eea8:	613b      	str	r3, [r7, #16]
 800eeaa:	2300      	movs	r3, #0
 800eeac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eeae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eeb0:	3302      	adds	r3, #2
 800eeb2:	62bb      	str	r3, [r7, #40]	@ 0x28
					do {
						pcl = cl; ncl++;
 800eeb4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eeb6:	60fb      	str	r3, [r7, #12]
 800eeb8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eeba:	3301      	adds	r3, #1
 800eebc:	62fb      	str	r3, [r7, #44]	@ 0x2c
						cl = get_fat(&fp->obj, cl);
 800eebe:	687b      	ldr	r3, [r7, #4]
 800eec0:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800eec2:	4618      	mov	r0, r3
 800eec4:	f7fe fa1b 	bl	800d2fe <get_fat>
 800eec8:	6338      	str	r0, [r7, #48]	@ 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 800eeca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eecc:	2b01      	cmp	r3, #1
 800eece:	d809      	bhi.n	800eee4 <f_lseek+0xba>
 800eed0:	687b      	ldr	r3, [r7, #4]
 800eed2:	2202      	movs	r2, #2
 800eed4:	755a      	strb	r2, [r3, #21]
 800eed6:	68bb      	ldr	r3, [r7, #8]
 800eed8:	2102      	movs	r1, #2
 800eeda:	4618      	mov	r0, r3
 800eedc:	f7fd ff89 	bl	800cdf2 <unlock_fs>
 800eee0:	2302      	movs	r3, #2
 800eee2:	e1f1      	b.n	800f2c8 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800eee4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eee6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eeea:	d109      	bne.n	800ef00 <f_lseek+0xd6>
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	2201      	movs	r2, #1
 800eef0:	755a      	strb	r2, [r3, #21]
 800eef2:	68bb      	ldr	r3, [r7, #8]
 800eef4:	2101      	movs	r1, #1
 800eef6:	4618      	mov	r0, r3
 800eef8:	f7fd ff7b 	bl	800cdf2 <unlock_fs>
 800eefc:	2301      	movs	r3, #1
 800eefe:	e1e3      	b.n	800f2c8 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 800ef00:	68fb      	ldr	r3, [r7, #12]
 800ef02:	3301      	adds	r3, #1
 800ef04:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef06:	429a      	cmp	r2, r3
 800ef08:	d0d4      	beq.n	800eeb4 <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 800ef0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef0c:	697b      	ldr	r3, [r7, #20]
 800ef0e:	429a      	cmp	r2, r3
 800ef10:	d809      	bhi.n	800ef26 <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 800ef12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef14:	1d1a      	adds	r2, r3, #4
 800ef16:	627a      	str	r2, [r7, #36]	@ 0x24
 800ef18:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800ef1a:	601a      	str	r2, [r3, #0]
 800ef1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef1e:	1d1a      	adds	r2, r3, #4
 800ef20:	627a      	str	r2, [r7, #36]	@ 0x24
 800ef22:	693a      	ldr	r2, [r7, #16]
 800ef24:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 800ef26:	68bb      	ldr	r3, [r7, #8]
 800ef28:	699b      	ldr	r3, [r3, #24]
 800ef2a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ef2c:	429a      	cmp	r2, r3
 800ef2e:	d3ba      	bcc.n	800eea6 <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 800ef30:	687b      	ldr	r3, [r7, #4]
 800ef32:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef34:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef36:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 800ef38:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ef3a:	697b      	ldr	r3, [r7, #20]
 800ef3c:	429a      	cmp	r2, r3
 800ef3e:	d803      	bhi.n	800ef48 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 800ef40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ef42:	2200      	movs	r2, #0
 800ef44:	601a      	str	r2, [r3, #0]
 800ef46:	e1b6      	b.n	800f2b6 <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 800ef48:	2311      	movs	r3, #17
 800ef4a:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
 800ef4e:	e1b2      	b.n	800f2b6 <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 800ef50:	687b      	ldr	r3, [r7, #4]
 800ef52:	68db      	ldr	r3, [r3, #12]
 800ef54:	683a      	ldr	r2, [r7, #0]
 800ef56:	429a      	cmp	r2, r3
 800ef58:	d902      	bls.n	800ef60 <f_lseek+0x136>
 800ef5a:	687b      	ldr	r3, [r7, #4]
 800ef5c:	68db      	ldr	r3, [r3, #12]
 800ef5e:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 800ef60:	687b      	ldr	r3, [r7, #4]
 800ef62:	683a      	ldr	r2, [r7, #0]
 800ef64:	619a      	str	r2, [r3, #24]
			if (ofs) {
 800ef66:	683b      	ldr	r3, [r7, #0]
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	f000 81a4 	beq.w	800f2b6 <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 800ef6e:	683b      	ldr	r3, [r7, #0]
 800ef70:	3b01      	subs	r3, #1
 800ef72:	4619      	mov	r1, r3
 800ef74:	6878      	ldr	r0, [r7, #4]
 800ef76:	f7fe fc50 	bl	800d81a <clmt_clust>
 800ef7a:	4602      	mov	r2, r0
 800ef7c:	687b      	ldr	r3, [r7, #4]
 800ef7e:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 800ef80:	68ba      	ldr	r2, [r7, #8]
 800ef82:	687b      	ldr	r3, [r7, #4]
 800ef84:	69db      	ldr	r3, [r3, #28]
 800ef86:	4619      	mov	r1, r3
 800ef88:	4610      	mov	r0, r2
 800ef8a:	f7fe f999 	bl	800d2c0 <clust2sect>
 800ef8e:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 800ef90:	69bb      	ldr	r3, [r7, #24]
 800ef92:	2b00      	cmp	r3, #0
 800ef94:	d109      	bne.n	800efaa <f_lseek+0x180>
 800ef96:	687b      	ldr	r3, [r7, #4]
 800ef98:	2202      	movs	r2, #2
 800ef9a:	755a      	strb	r2, [r3, #21]
 800ef9c:	68bb      	ldr	r3, [r7, #8]
 800ef9e:	2102      	movs	r1, #2
 800efa0:	4618      	mov	r0, r3
 800efa2:	f7fd ff26 	bl	800cdf2 <unlock_fs>
 800efa6:	2302      	movs	r3, #2
 800efa8:	e18e      	b.n	800f2c8 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 800efaa:	683b      	ldr	r3, [r7, #0]
 800efac:	3b01      	subs	r3, #1
 800efae:	0a5b      	lsrs	r3, r3, #9
 800efb0:	68ba      	ldr	r2, [r7, #8]
 800efb2:	8952      	ldrh	r2, [r2, #10]
 800efb4:	3a01      	subs	r2, #1
 800efb6:	4013      	ands	r3, r2
 800efb8:	69ba      	ldr	r2, [r7, #24]
 800efba:	4413      	add	r3, r2
 800efbc:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 800efbe:	687b      	ldr	r3, [r7, #4]
 800efc0:	699b      	ldr	r3, [r3, #24]
 800efc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800efc6:	2b00      	cmp	r3, #0
 800efc8:	f000 8175 	beq.w	800f2b6 <f_lseek+0x48c>
 800efcc:	687b      	ldr	r3, [r7, #4]
 800efce:	6a1b      	ldr	r3, [r3, #32]
 800efd0:	69ba      	ldr	r2, [r7, #24]
 800efd2:	429a      	cmp	r2, r3
 800efd4:	f000 816f 	beq.w	800f2b6 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	7d1b      	ldrb	r3, [r3, #20]
 800efdc:	b25b      	sxtb	r3, r3
 800efde:	2b00      	cmp	r3, #0
 800efe0:	da1d      	bge.n	800f01e <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800efe2:	68bb      	ldr	r3, [r7, #8]
 800efe4:	7858      	ldrb	r0, [r3, #1]
 800efe6:	687b      	ldr	r3, [r7, #4]
 800efe8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800efec:	687b      	ldr	r3, [r7, #4]
 800efee:	6a1a      	ldr	r2, [r3, #32]
 800eff0:	2301      	movs	r3, #1
 800eff2:	f7fd fda9 	bl	800cb48 <disk_write>
 800eff6:	4603      	mov	r3, r0
 800eff8:	2b00      	cmp	r3, #0
 800effa:	d009      	beq.n	800f010 <f_lseek+0x1e6>
 800effc:	687b      	ldr	r3, [r7, #4]
 800effe:	2201      	movs	r2, #1
 800f000:	755a      	strb	r2, [r3, #21]
 800f002:	68bb      	ldr	r3, [r7, #8]
 800f004:	2101      	movs	r1, #1
 800f006:	4618      	mov	r0, r3
 800f008:	f7fd fef3 	bl	800cdf2 <unlock_fs>
 800f00c:	2301      	movs	r3, #1
 800f00e:	e15b      	b.n	800f2c8 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 800f010:	687b      	ldr	r3, [r7, #4]
 800f012:	7d1b      	ldrb	r3, [r3, #20]
 800f014:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f018:	b2da      	uxtb	r2, r3
 800f01a:	687b      	ldr	r3, [r7, #4]
 800f01c:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 800f01e:	68bb      	ldr	r3, [r7, #8]
 800f020:	7858      	ldrb	r0, [r3, #1]
 800f022:	687b      	ldr	r3, [r7, #4]
 800f024:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f028:	2301      	movs	r3, #1
 800f02a:	69ba      	ldr	r2, [r7, #24]
 800f02c:	f7fd fd6c 	bl	800cb08 <disk_read>
 800f030:	4603      	mov	r3, r0
 800f032:	2b00      	cmp	r3, #0
 800f034:	d009      	beq.n	800f04a <f_lseek+0x220>
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	2201      	movs	r2, #1
 800f03a:	755a      	strb	r2, [r3, #21]
 800f03c:	68bb      	ldr	r3, [r7, #8]
 800f03e:	2101      	movs	r1, #1
 800f040:	4618      	mov	r0, r3
 800f042:	f7fd fed6 	bl	800cdf2 <unlock_fs>
 800f046:	2301      	movs	r3, #1
 800f048:	e13e      	b.n	800f2c8 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 800f04a:	687b      	ldr	r3, [r7, #4]
 800f04c:	69ba      	ldr	r2, [r7, #24]
 800f04e:	621a      	str	r2, [r3, #32]
 800f050:	e131      	b.n	800f2b6 <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 800f052:	687b      	ldr	r3, [r7, #4]
 800f054:	68db      	ldr	r3, [r3, #12]
 800f056:	683a      	ldr	r2, [r7, #0]
 800f058:	429a      	cmp	r2, r3
 800f05a:	d908      	bls.n	800f06e <f_lseek+0x244>
 800f05c:	687b      	ldr	r3, [r7, #4]
 800f05e:	7d1b      	ldrb	r3, [r3, #20]
 800f060:	f003 0302 	and.w	r3, r3, #2
 800f064:	2b00      	cmp	r3, #0
 800f066:	d102      	bne.n	800f06e <f_lseek+0x244>
			ofs = fp->obj.objsize;
 800f068:	687b      	ldr	r3, [r7, #4]
 800f06a:	68db      	ldr	r3, [r3, #12]
 800f06c:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 800f06e:	687b      	ldr	r3, [r7, #4]
 800f070:	699b      	ldr	r3, [r3, #24]
 800f072:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 800f074:	2300      	movs	r3, #0
 800f076:	637b      	str	r3, [r7, #52]	@ 0x34
 800f078:	687b      	ldr	r3, [r7, #4]
 800f07a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f07c:	619a      	str	r2, [r3, #24]
		if (ofs) {
 800f07e:	683b      	ldr	r3, [r7, #0]
 800f080:	2b00      	cmp	r3, #0
 800f082:	f000 80c0 	beq.w	800f206 <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 800f086:	68bb      	ldr	r3, [r7, #8]
 800f088:	895b      	ldrh	r3, [r3, #10]
 800f08a:	025b      	lsls	r3, r3, #9
 800f08c:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 800f08e:	6a3b      	ldr	r3, [r7, #32]
 800f090:	2b00      	cmp	r3, #0
 800f092:	d01b      	beq.n	800f0cc <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 800f094:	683b      	ldr	r3, [r7, #0]
 800f096:	1e5a      	subs	r2, r3, #1
 800f098:	69fb      	ldr	r3, [r7, #28]
 800f09a:	fbb2 f2f3 	udiv	r2, r2, r3
 800f09e:	6a3b      	ldr	r3, [r7, #32]
 800f0a0:	1e59      	subs	r1, r3, #1
 800f0a2:	69fb      	ldr	r3, [r7, #28]
 800f0a4:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 800f0a8:	429a      	cmp	r2, r3
 800f0aa:	d30f      	bcc.n	800f0cc <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 800f0ac:	6a3b      	ldr	r3, [r7, #32]
 800f0ae:	1e5a      	subs	r2, r3, #1
 800f0b0:	69fb      	ldr	r3, [r7, #28]
 800f0b2:	425b      	negs	r3, r3
 800f0b4:	401a      	ands	r2, r3
 800f0b6:	687b      	ldr	r3, [r7, #4]
 800f0b8:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 800f0ba:	687b      	ldr	r3, [r7, #4]
 800f0bc:	699b      	ldr	r3, [r3, #24]
 800f0be:	683a      	ldr	r2, [r7, #0]
 800f0c0:	1ad3      	subs	r3, r2, r3
 800f0c2:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	69db      	ldr	r3, [r3, #28]
 800f0c8:	63bb      	str	r3, [r7, #56]	@ 0x38
 800f0ca:	e02c      	b.n	800f126 <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 800f0cc:	687b      	ldr	r3, [r7, #4]
 800f0ce:	689b      	ldr	r3, [r3, #8]
 800f0d0:	63bb      	str	r3, [r7, #56]	@ 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 800f0d2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0d4:	2b00      	cmp	r3, #0
 800f0d6:	d123      	bne.n	800f120 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 800f0d8:	687b      	ldr	r3, [r7, #4]
 800f0da:	2100      	movs	r1, #0
 800f0dc:	4618      	mov	r0, r3
 800f0de:	f7fe fb04 	bl	800d6ea <create_chain>
 800f0e2:	63b8      	str	r0, [r7, #56]	@ 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 800f0e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f0e6:	2b01      	cmp	r3, #1
 800f0e8:	d109      	bne.n	800f0fe <f_lseek+0x2d4>
 800f0ea:	687b      	ldr	r3, [r7, #4]
 800f0ec:	2202      	movs	r2, #2
 800f0ee:	755a      	strb	r2, [r3, #21]
 800f0f0:	68bb      	ldr	r3, [r7, #8]
 800f0f2:	2102      	movs	r1, #2
 800f0f4:	4618      	mov	r0, r3
 800f0f6:	f7fd fe7c 	bl	800cdf2 <unlock_fs>
 800f0fa:	2302      	movs	r3, #2
 800f0fc:	e0e4      	b.n	800f2c8 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f0fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f100:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f104:	d109      	bne.n	800f11a <f_lseek+0x2f0>
 800f106:	687b      	ldr	r3, [r7, #4]
 800f108:	2201      	movs	r2, #1
 800f10a:	755a      	strb	r2, [r3, #21]
 800f10c:	68bb      	ldr	r3, [r7, #8]
 800f10e:	2101      	movs	r1, #1
 800f110:	4618      	mov	r0, r3
 800f112:	f7fd fe6e 	bl	800cdf2 <unlock_fs>
 800f116:	2301      	movs	r3, #1
 800f118:	e0d6      	b.n	800f2c8 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 800f11a:	687b      	ldr	r3, [r7, #4]
 800f11c:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f11e:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 800f120:	687b      	ldr	r3, [r7, #4]
 800f122:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f124:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 800f126:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f128:	2b00      	cmp	r3, #0
 800f12a:	d06c      	beq.n	800f206 <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 800f12c:	e044      	b.n	800f1b8 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 800f12e:	683a      	ldr	r2, [r7, #0]
 800f130:	69fb      	ldr	r3, [r7, #28]
 800f132:	1ad3      	subs	r3, r2, r3
 800f134:	603b      	str	r3, [r7, #0]
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	699a      	ldr	r2, [r3, #24]
 800f13a:	69fb      	ldr	r3, [r7, #28]
 800f13c:	441a      	add	r2, r3
 800f13e:	687b      	ldr	r3, [r7, #4]
 800f140:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 800f142:	687b      	ldr	r3, [r7, #4]
 800f144:	7d1b      	ldrb	r3, [r3, #20]
 800f146:	f003 0302 	and.w	r3, r3, #2
 800f14a:	2b00      	cmp	r3, #0
 800f14c:	d00b      	beq.n	800f166 <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f152:	4618      	mov	r0, r3
 800f154:	f7fe fac9 	bl	800d6ea <create_chain>
 800f158:	63b8      	str	r0, [r7, #56]	@ 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 800f15a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d108      	bne.n	800f172 <f_lseek+0x348>
							ofs = 0; break;
 800f160:	2300      	movs	r3, #0
 800f162:	603b      	str	r3, [r7, #0]
 800f164:	e02c      	b.n	800f1c0 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 800f166:	687b      	ldr	r3, [r7, #4]
 800f168:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f16a:	4618      	mov	r0, r3
 800f16c:	f7fe f8c7 	bl	800d2fe <get_fat>
 800f170:	63b8      	str	r0, [r7, #56]	@ 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800f172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f174:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f178:	d109      	bne.n	800f18e <f_lseek+0x364>
 800f17a:	687b      	ldr	r3, [r7, #4]
 800f17c:	2201      	movs	r2, #1
 800f17e:	755a      	strb	r2, [r3, #21]
 800f180:	68bb      	ldr	r3, [r7, #8]
 800f182:	2101      	movs	r1, #1
 800f184:	4618      	mov	r0, r3
 800f186:	f7fd fe34 	bl	800cdf2 <unlock_fs>
 800f18a:	2301      	movs	r3, #1
 800f18c:	e09c      	b.n	800f2c8 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 800f18e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f190:	2b01      	cmp	r3, #1
 800f192:	d904      	bls.n	800f19e <f_lseek+0x374>
 800f194:	68bb      	ldr	r3, [r7, #8]
 800f196:	699b      	ldr	r3, [r3, #24]
 800f198:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f19a:	429a      	cmp	r2, r3
 800f19c:	d309      	bcc.n	800f1b2 <f_lseek+0x388>
 800f19e:	687b      	ldr	r3, [r7, #4]
 800f1a0:	2202      	movs	r2, #2
 800f1a2:	755a      	strb	r2, [r3, #21]
 800f1a4:	68bb      	ldr	r3, [r7, #8]
 800f1a6:	2102      	movs	r1, #2
 800f1a8:	4618      	mov	r0, r3
 800f1aa:	f7fd fe22 	bl	800cdf2 <unlock_fs>
 800f1ae:	2302      	movs	r3, #2
 800f1b0:	e08a      	b.n	800f2c8 <f_lseek+0x49e>
					fp->clust = clst;
 800f1b2:	687b      	ldr	r3, [r7, #4]
 800f1b4:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f1b6:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 800f1b8:	683a      	ldr	r2, [r7, #0]
 800f1ba:	69fb      	ldr	r3, [r7, #28]
 800f1bc:	429a      	cmp	r2, r3
 800f1be:	d8b6      	bhi.n	800f12e <f_lseek+0x304>
				}
				fp->fptr += ofs;
 800f1c0:	687b      	ldr	r3, [r7, #4]
 800f1c2:	699a      	ldr	r2, [r3, #24]
 800f1c4:	683b      	ldr	r3, [r7, #0]
 800f1c6:	441a      	add	r2, r3
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 800f1cc:	683b      	ldr	r3, [r7, #0]
 800f1ce:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d017      	beq.n	800f206 <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 800f1d6:	68bb      	ldr	r3, [r7, #8]
 800f1d8:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800f1da:	4618      	mov	r0, r3
 800f1dc:	f7fe f870 	bl	800d2c0 <clust2sect>
 800f1e0:	6378      	str	r0, [r7, #52]	@ 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 800f1e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800f1e4:	2b00      	cmp	r3, #0
 800f1e6:	d109      	bne.n	800f1fc <f_lseek+0x3d2>
 800f1e8:	687b      	ldr	r3, [r7, #4]
 800f1ea:	2202      	movs	r2, #2
 800f1ec:	755a      	strb	r2, [r3, #21]
 800f1ee:	68bb      	ldr	r3, [r7, #8]
 800f1f0:	2102      	movs	r1, #2
 800f1f2:	4618      	mov	r0, r3
 800f1f4:	f7fd fdfd 	bl	800cdf2 <unlock_fs>
 800f1f8:	2302      	movs	r3, #2
 800f1fa:	e065      	b.n	800f2c8 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 800f1fc:	683b      	ldr	r3, [r7, #0]
 800f1fe:	0a5b      	lsrs	r3, r3, #9
 800f200:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f202:	4413      	add	r3, r2
 800f204:	637b      	str	r3, [r7, #52]	@ 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 800f206:	687b      	ldr	r3, [r7, #4]
 800f208:	699a      	ldr	r2, [r3, #24]
 800f20a:	687b      	ldr	r3, [r7, #4]
 800f20c:	68db      	ldr	r3, [r3, #12]
 800f20e:	429a      	cmp	r2, r3
 800f210:	d90a      	bls.n	800f228 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	699a      	ldr	r2, [r3, #24]
 800f216:	687b      	ldr	r3, [r7, #4]
 800f218:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 800f21a:	687b      	ldr	r3, [r7, #4]
 800f21c:	7d1b      	ldrb	r3, [r3, #20]
 800f21e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f222:	b2da      	uxtb	r2, r3
 800f224:	687b      	ldr	r3, [r7, #4]
 800f226:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 800f228:	687b      	ldr	r3, [r7, #4]
 800f22a:	699b      	ldr	r3, [r3, #24]
 800f22c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f230:	2b00      	cmp	r3, #0
 800f232:	d040      	beq.n	800f2b6 <f_lseek+0x48c>
 800f234:	687b      	ldr	r3, [r7, #4]
 800f236:	6a1b      	ldr	r3, [r3, #32]
 800f238:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f23a:	429a      	cmp	r2, r3
 800f23c:	d03b      	beq.n	800f2b6 <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 800f23e:	687b      	ldr	r3, [r7, #4]
 800f240:	7d1b      	ldrb	r3, [r3, #20]
 800f242:	b25b      	sxtb	r3, r3
 800f244:	2b00      	cmp	r3, #0
 800f246:	da1d      	bge.n	800f284 <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800f248:	68bb      	ldr	r3, [r7, #8]
 800f24a:	7858      	ldrb	r0, [r3, #1]
 800f24c:	687b      	ldr	r3, [r7, #4]
 800f24e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f252:	687b      	ldr	r3, [r7, #4]
 800f254:	6a1a      	ldr	r2, [r3, #32]
 800f256:	2301      	movs	r3, #1
 800f258:	f7fd fc76 	bl	800cb48 <disk_write>
 800f25c:	4603      	mov	r3, r0
 800f25e:	2b00      	cmp	r3, #0
 800f260:	d009      	beq.n	800f276 <f_lseek+0x44c>
 800f262:	687b      	ldr	r3, [r7, #4]
 800f264:	2201      	movs	r2, #1
 800f266:	755a      	strb	r2, [r3, #21]
 800f268:	68bb      	ldr	r3, [r7, #8]
 800f26a:	2101      	movs	r1, #1
 800f26c:	4618      	mov	r0, r3
 800f26e:	f7fd fdc0 	bl	800cdf2 <unlock_fs>
 800f272:	2301      	movs	r3, #1
 800f274:	e028      	b.n	800f2c8 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 800f276:	687b      	ldr	r3, [r7, #4]
 800f278:	7d1b      	ldrb	r3, [r3, #20]
 800f27a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800f27e:	b2da      	uxtb	r2, r3
 800f280:	687b      	ldr	r3, [r7, #4]
 800f282:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 800f284:	68bb      	ldr	r3, [r7, #8]
 800f286:	7858      	ldrb	r0, [r3, #1]
 800f288:	687b      	ldr	r3, [r7, #4]
 800f28a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800f28e:	2301      	movs	r3, #1
 800f290:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f292:	f7fd fc39 	bl	800cb08 <disk_read>
 800f296:	4603      	mov	r3, r0
 800f298:	2b00      	cmp	r3, #0
 800f29a:	d009      	beq.n	800f2b0 <f_lseek+0x486>
 800f29c:	687b      	ldr	r3, [r7, #4]
 800f29e:	2201      	movs	r2, #1
 800f2a0:	755a      	strb	r2, [r3, #21]
 800f2a2:	68bb      	ldr	r3, [r7, #8]
 800f2a4:	2101      	movs	r1, #1
 800f2a6:	4618      	mov	r0, r3
 800f2a8:	f7fd fda3 	bl	800cdf2 <unlock_fs>
 800f2ac:	2301      	movs	r3, #1
 800f2ae:	e00b      	b.n	800f2c8 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 800f2b0:	687b      	ldr	r3, [r7, #4]
 800f2b2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800f2b4:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 800f2b6:	68bb      	ldr	r3, [r7, #8]
 800f2b8:	f897 203f 	ldrb.w	r2, [r7, #63]	@ 0x3f
 800f2bc:	4611      	mov	r1, r2
 800f2be:	4618      	mov	r0, r3
 800f2c0:	f7fd fd97 	bl	800cdf2 <unlock_fs>
 800f2c4:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
}
 800f2c8:	4618      	mov	r0, r3
 800f2ca:	3740      	adds	r7, #64	@ 0x40
 800f2cc:	46bd      	mov	sp, r7
 800f2ce:	bd80      	pop	{r7, pc}

0800f2d0 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 800f2d0:	b480      	push	{r7}
 800f2d2:	b087      	sub	sp, #28
 800f2d4:	af00      	add	r7, sp, #0
 800f2d6:	60f8      	str	r0, [r7, #12]
 800f2d8:	60b9      	str	r1, [r7, #8]
 800f2da:	4613      	mov	r3, r2
 800f2dc:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 800f2de:	2301      	movs	r3, #1
 800f2e0:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 800f2e2:	2300      	movs	r3, #0
 800f2e4:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 800f2e6:	4b1f      	ldr	r3, [pc, #124]	@ (800f364 <FATFS_LinkDriverEx+0x94>)
 800f2e8:	7a5b      	ldrb	r3, [r3, #9]
 800f2ea:	b2db      	uxtb	r3, r3
 800f2ec:	2b00      	cmp	r3, #0
 800f2ee:	d131      	bne.n	800f354 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 800f2f0:	4b1c      	ldr	r3, [pc, #112]	@ (800f364 <FATFS_LinkDriverEx+0x94>)
 800f2f2:	7a5b      	ldrb	r3, [r3, #9]
 800f2f4:	b2db      	uxtb	r3, r3
 800f2f6:	461a      	mov	r2, r3
 800f2f8:	4b1a      	ldr	r3, [pc, #104]	@ (800f364 <FATFS_LinkDriverEx+0x94>)
 800f2fa:	2100      	movs	r1, #0
 800f2fc:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 800f2fe:	4b19      	ldr	r3, [pc, #100]	@ (800f364 <FATFS_LinkDriverEx+0x94>)
 800f300:	7a5b      	ldrb	r3, [r3, #9]
 800f302:	b2db      	uxtb	r3, r3
 800f304:	4a17      	ldr	r2, [pc, #92]	@ (800f364 <FATFS_LinkDriverEx+0x94>)
 800f306:	009b      	lsls	r3, r3, #2
 800f308:	4413      	add	r3, r2
 800f30a:	68fa      	ldr	r2, [r7, #12]
 800f30c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 800f30e:	4b15      	ldr	r3, [pc, #84]	@ (800f364 <FATFS_LinkDriverEx+0x94>)
 800f310:	7a5b      	ldrb	r3, [r3, #9]
 800f312:	b2db      	uxtb	r3, r3
 800f314:	461a      	mov	r2, r3
 800f316:	4b13      	ldr	r3, [pc, #76]	@ (800f364 <FATFS_LinkDriverEx+0x94>)
 800f318:	4413      	add	r3, r2
 800f31a:	79fa      	ldrb	r2, [r7, #7]
 800f31c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 800f31e:	4b11      	ldr	r3, [pc, #68]	@ (800f364 <FATFS_LinkDriverEx+0x94>)
 800f320:	7a5b      	ldrb	r3, [r3, #9]
 800f322:	b2db      	uxtb	r3, r3
 800f324:	1c5a      	adds	r2, r3, #1
 800f326:	b2d1      	uxtb	r1, r2
 800f328:	4a0e      	ldr	r2, [pc, #56]	@ (800f364 <FATFS_LinkDriverEx+0x94>)
 800f32a:	7251      	strb	r1, [r2, #9]
 800f32c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 800f32e:	7dbb      	ldrb	r3, [r7, #22]
 800f330:	3330      	adds	r3, #48	@ 0x30
 800f332:	b2da      	uxtb	r2, r3
 800f334:	68bb      	ldr	r3, [r7, #8]
 800f336:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 800f338:	68bb      	ldr	r3, [r7, #8]
 800f33a:	3301      	adds	r3, #1
 800f33c:	223a      	movs	r2, #58	@ 0x3a
 800f33e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 800f340:	68bb      	ldr	r3, [r7, #8]
 800f342:	3302      	adds	r3, #2
 800f344:	222f      	movs	r2, #47	@ 0x2f
 800f346:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 800f348:	68bb      	ldr	r3, [r7, #8]
 800f34a:	3303      	adds	r3, #3
 800f34c:	2200      	movs	r2, #0
 800f34e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 800f350:	2300      	movs	r3, #0
 800f352:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 800f354:	7dfb      	ldrb	r3, [r7, #23]
}
 800f356:	4618      	mov	r0, r3
 800f358:	371c      	adds	r7, #28
 800f35a:	46bd      	mov	sp, r7
 800f35c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f360:	4770      	bx	lr
 800f362:	bf00      	nop
 800f364:	20016174 	.word	0x20016174

0800f368 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 800f368:	b580      	push	{r7, lr}
 800f36a:	b082      	sub	sp, #8
 800f36c:	af00      	add	r7, sp, #0
 800f36e:	6078      	str	r0, [r7, #4]
 800f370:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 800f372:	2200      	movs	r2, #0
 800f374:	6839      	ldr	r1, [r7, #0]
 800f376:	6878      	ldr	r0, [r7, #4]
 800f378:	f7ff ffaa 	bl	800f2d0 <FATFS_LinkDriverEx>
 800f37c:	4603      	mov	r3, r0
}
 800f37e:	4618      	mov	r0, r3
 800f380:	3708      	adds	r7, #8
 800f382:	46bd      	mov	sp, r7
 800f384:	bd80      	pop	{r7, pc}

0800f386 <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 800f386:	b580      	push	{r7, lr}
 800f388:	b086      	sub	sp, #24
 800f38a:	af00      	add	r7, sp, #0
 800f38c:	4603      	mov	r3, r0
 800f38e:	6039      	str	r1, [r7, #0]
 800f390:	71fb      	strb	r3, [r7, #7]
#endif

#else

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
 800f392:	2300      	movs	r3, #0
 800f394:	60fb      	str	r3, [r7, #12]
 800f396:	2300      	movs	r3, #0
 800f398:	613b      	str	r3, [r7, #16]
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
 800f39a:	f107 030c 	add.w	r3, r7, #12
 800f39e:	2101      	movs	r1, #1
 800f3a0:	4618      	mov	r0, r3
 800f3a2:	f000 f985 	bl	800f6b0 <osSemaphoreCreate>
 800f3a6:	4602      	mov	r2, r0
 800f3a8:	683b      	ldr	r3, [r7, #0]
 800f3aa:	601a      	str	r2, [r3, #0]
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
#endif

#endif
    ret = (*sobj != NULL);
 800f3ac:	683b      	ldr	r3, [r7, #0]
 800f3ae:	681b      	ldr	r3, [r3, #0]
 800f3b0:	2b00      	cmp	r3, #0
 800f3b2:	bf14      	ite	ne
 800f3b4:	2301      	movne	r3, #1
 800f3b6:	2300      	moveq	r3, #0
 800f3b8:	b2db      	uxtb	r3, r3
 800f3ba:	617b      	str	r3, [r7, #20]

    return ret;
 800f3bc:	697b      	ldr	r3, [r7, #20]
}
 800f3be:	4618      	mov	r0, r3
 800f3c0:	3718      	adds	r7, #24
 800f3c2:	46bd      	mov	sp, r7
 800f3c4:	bd80      	pop	{r7, pc}

0800f3c6 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 800f3c6:	b580      	push	{r7, lr}
 800f3c8:	b082      	sub	sp, #8
 800f3ca:	af00      	add	r7, sp, #0
 800f3cc:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 800f3ce:	6878      	ldr	r0, [r7, #4]
 800f3d0:	f000 fa24 	bl	800f81c <osSemaphoreDelete>
#endif
    return 1;
 800f3d4:	2301      	movs	r3, #1
}
 800f3d6:	4618      	mov	r0, r3
 800f3d8:	3708      	adds	r7, #8
 800f3da:	46bd      	mov	sp, r7
 800f3dc:	bd80      	pop	{r7, pc}

0800f3de <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 800f3de:	b580      	push	{r7, lr}
 800f3e0:	b084      	sub	sp, #16
 800f3e2:	af00      	add	r7, sp, #0
 800f3e4:	6078      	str	r0, [r7, #4]
  int ret = 0;
 800f3e6:	2300      	movs	r3, #0
 800f3e8:	60fb      	str	r3, [r7, #12]
#if (osCMSIS < 0x20000U)

#if _USE_MUTEX
  if(osMutexWait(sobj, _FS_TIMEOUT) == osOK)
#else
  if(osSemaphoreWait(sobj, _FS_TIMEOUT) == osOK)
 800f3ea:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 800f3ee:	6878      	ldr	r0, [r7, #4]
 800f3f0:	f000 f990 	bl	800f714 <osSemaphoreWait>
 800f3f4:	4603      	mov	r3, r0
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d101      	bne.n	800f3fe <ff_req_grant+0x20>
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
#endif

#endif
  {
    ret = 1;
 800f3fa:	2301      	movs	r3, #1
 800f3fc:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 800f3fe:	68fb      	ldr	r3, [r7, #12]
}
 800f400:	4618      	mov	r0, r3
 800f402:	3710      	adds	r7, #16
 800f404:	46bd      	mov	sp, r7
 800f406:	bd80      	pop	{r7, pc}

0800f408 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 800f408:	b580      	push	{r7, lr}
 800f40a:	b082      	sub	sp, #8
 800f40c:	af00      	add	r7, sp, #0
 800f40e:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 800f410:	6878      	ldr	r0, [r7, #4]
 800f412:	f000 f9cd 	bl	800f7b0 <osSemaphoreRelease>
#endif
}
 800f416:	bf00      	nop
 800f418:	3708      	adds	r7, #8
 800f41a:	46bd      	mov	sp, r7
 800f41c:	bd80      	pop	{r7, pc}

0800f41e <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 800f41e:	b480      	push	{r7}
 800f420:	b085      	sub	sp, #20
 800f422:	af00      	add	r7, sp, #0
 800f424:	4603      	mov	r3, r0
 800f426:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 800f428:	2300      	movs	r3, #0
 800f42a:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 800f42c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800f430:	2b84      	cmp	r3, #132	@ 0x84
 800f432:	d005      	beq.n	800f440 <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 800f434:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800f438:	68fb      	ldr	r3, [r7, #12]
 800f43a:	4413      	add	r3, r2
 800f43c:	3303      	adds	r3, #3
 800f43e:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 800f440:	68fb      	ldr	r3, [r7, #12]
}
 800f442:	4618      	mov	r0, r3
 800f444:	3714      	adds	r7, #20
 800f446:	46bd      	mov	sp, r7
 800f448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f44c:	4770      	bx	lr

0800f44e <inHandlerMode>:
#endif


/* Determine whether we are in thread mode or handler mode. */
static int inHandlerMode (void)
{
 800f44e:	b480      	push	{r7}
 800f450:	b083      	sub	sp, #12
 800f452:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800f454:	f3ef 8305 	mrs	r3, IPSR
 800f458:	607b      	str	r3, [r7, #4]
  return(result);
 800f45a:	687b      	ldr	r3, [r7, #4]
  return __get_IPSR() != 0;
 800f45c:	2b00      	cmp	r3, #0
 800f45e:	bf14      	ite	ne
 800f460:	2301      	movne	r3, #1
 800f462:	2300      	moveq	r3, #0
 800f464:	b2db      	uxtb	r3, r3
}
 800f466:	4618      	mov	r0, r3
 800f468:	370c      	adds	r7, #12
 800f46a:	46bd      	mov	sp, r7
 800f46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f470:	4770      	bx	lr

0800f472 <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 800f472:	b580      	push	{r7, lr}
 800f474:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 800f476:	f001 fceb 	bl	8010e50 <vTaskStartScheduler>
  
  return osOK;
 800f47a:	2300      	movs	r3, #0
}
 800f47c:	4618      	mov	r0, r3
 800f47e:	bd80      	pop	{r7, pc}

0800f480 <osKernelRunning>:
*         (1) RTOS is started
*         (-1) if this feature is disabled in FreeRTOSConfig.h 
* @note  MUST REMAIN UNCHANGED: \b osKernelRunning shall be consistent in every CMSIS-RTOS.
*/
int32_t osKernelRunning(void)
{
 800f480:	b580      	push	{r7, lr}
 800f482:	af00      	add	r7, sp, #0
#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
  if (xTaskGetSchedulerState() == taskSCHEDULER_NOT_STARTED)
 800f484:	f002 f910 	bl	80116a8 <xTaskGetSchedulerState>
 800f488:	4603      	mov	r3, r0
 800f48a:	2b01      	cmp	r3, #1
 800f48c:	d101      	bne.n	800f492 <osKernelRunning+0x12>
    return 0;
 800f48e:	2300      	movs	r3, #0
 800f490:	e000      	b.n	800f494 <osKernelRunning+0x14>
  else
    return 1;
 800f492:	2301      	movs	r3, #1
#else
	return (-1);
#endif	
}
 800f494:	4618      	mov	r0, r3
 800f496:	bd80      	pop	{r7, pc}

0800f498 <osKernelSysTick>:
* @param  None
* @retval None
* @note   MUST REMAIN UNCHANGED: \b osKernelSysTick shall be consistent in every CMSIS-RTOS.
*/
uint32_t osKernelSysTick(void)
{
 800f498:	b580      	push	{r7, lr}
 800f49a:	af00      	add	r7, sp, #0
  if (inHandlerMode()) {
 800f49c:	f7ff ffd7 	bl	800f44e <inHandlerMode>
 800f4a0:	4603      	mov	r3, r0
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d003      	beq.n	800f4ae <osKernelSysTick+0x16>
    return xTaskGetTickCountFromISR();
 800f4a6:	f001 fdf1 	bl	801108c <xTaskGetTickCountFromISR>
 800f4aa:	4603      	mov	r3, r0
 800f4ac:	e002      	b.n	800f4b4 <osKernelSysTick+0x1c>
  }
  else {
    return xTaskGetTickCount();
 800f4ae:	f001 fddd 	bl	801106c <xTaskGetTickCount>
 800f4b2:	4603      	mov	r3, r0
  }
}
 800f4b4:	4618      	mov	r0, r3
 800f4b6:	bd80      	pop	{r7, pc}

0800f4b8 <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 800f4b8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800f4ba:	b089      	sub	sp, #36	@ 0x24
 800f4bc:	af04      	add	r7, sp, #16
 800f4be:	6078      	str	r0, [r7, #4]
 800f4c0:	6039      	str	r1, [r7, #0]
  TaskHandle_t handle;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) &&  ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
  if((thread_def->buffer != NULL) && (thread_def->controlblock != NULL)) {
 800f4c2:	687b      	ldr	r3, [r7, #4]
 800f4c4:	695b      	ldr	r3, [r3, #20]
 800f4c6:	2b00      	cmp	r3, #0
 800f4c8:	d020      	beq.n	800f50c <osThreadCreate+0x54>
 800f4ca:	687b      	ldr	r3, [r7, #4]
 800f4cc:	699b      	ldr	r3, [r3, #24]
 800f4ce:	2b00      	cmp	r3, #0
 800f4d0:	d01c      	beq.n	800f50c <osThreadCreate+0x54>
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f4d2:	687b      	ldr	r3, [r7, #4]
 800f4d4:	685c      	ldr	r4, [r3, #4]
 800f4d6:	687b      	ldr	r3, [r7, #4]
 800f4d8:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f4da:	687b      	ldr	r3, [r7, #4]
 800f4dc:	691e      	ldr	r6, [r3, #16]
 800f4de:	687b      	ldr	r3, [r7, #4]
 800f4e0:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f4e4:	4618      	mov	r0, r3
 800f4e6:	f7ff ff9a 	bl	800f41e <makeFreeRtosPriority>
 800f4ea:	4601      	mov	r1, r0
              thread_def->buffer, thread_def->controlblock);
 800f4ec:	687b      	ldr	r3, [r7, #4]
 800f4ee:	695b      	ldr	r3, [r3, #20]
 800f4f0:	687a      	ldr	r2, [r7, #4]
 800f4f2:	6992      	ldr	r2, [r2, #24]
    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f4f4:	9202      	str	r2, [sp, #8]
 800f4f6:	9301      	str	r3, [sp, #4]
 800f4f8:	9100      	str	r1, [sp, #0]
 800f4fa:	683b      	ldr	r3, [r7, #0]
 800f4fc:	4632      	mov	r2, r6
 800f4fe:	4629      	mov	r1, r5
 800f500:	4620      	mov	r0, r4
 800f502:	f001 fad7 	bl	8010ab4 <xTaskCreateStatic>
 800f506:	4603      	mov	r3, r0
 800f508:	60fb      	str	r3, [r7, #12]
 800f50a:	e01c      	b.n	800f546 <osThreadCreate+0x8e>
  }
  else {
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f50c:	687b      	ldr	r3, [r7, #4]
 800f50e:	685c      	ldr	r4, [r3, #4]
 800f510:	687b      	ldr	r3, [r7, #4]
 800f512:	681d      	ldr	r5, [r3, #0]
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f514:	687b      	ldr	r3, [r7, #4]
 800f516:	691b      	ldr	r3, [r3, #16]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f518:	b29e      	uxth	r6, r3
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 800f51a:	687b      	ldr	r3, [r7, #4]
 800f51c:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
    if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 800f520:	4618      	mov	r0, r3
 800f522:	f7ff ff7c 	bl	800f41e <makeFreeRtosPriority>
 800f526:	4602      	mov	r2, r0
 800f528:	f107 030c 	add.w	r3, r7, #12
 800f52c:	9301      	str	r3, [sp, #4]
 800f52e:	9200      	str	r2, [sp, #0]
 800f530:	683b      	ldr	r3, [r7, #0]
 800f532:	4632      	mov	r2, r6
 800f534:	4629      	mov	r1, r5
 800f536:	4620      	mov	r0, r4
 800f538:	f001 fb1c 	bl	8010b74 <xTaskCreate>
 800f53c:	4603      	mov	r3, r0
 800f53e:	2b01      	cmp	r3, #1
 800f540:	d001      	beq.n	800f546 <osThreadCreate+0x8e>
              &handle) != pdPASS)  {
      return NULL;
 800f542:	2300      	movs	r3, #0
 800f544:	e000      	b.n	800f548 <osThreadCreate+0x90>
                   &handle) != pdPASS)  {
    return NULL;
  }     
#endif
  
  return handle;
 800f546:	68fb      	ldr	r3, [r7, #12]
}
 800f548:	4618      	mov	r0, r3
 800f54a:	3714      	adds	r7, #20
 800f54c:	46bd      	mov	sp, r7
 800f54e:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800f550 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 800f550:	b580      	push	{r7, lr}
 800f552:	b084      	sub	sp, #16
 800f554:	af00      	add	r7, sp, #0
 800f556:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 800f558:	687b      	ldr	r3, [r7, #4]
 800f55a:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 800f55c:	68fb      	ldr	r3, [r7, #12]
 800f55e:	2b00      	cmp	r3, #0
 800f560:	d001      	beq.n	800f566 <osDelay+0x16>
 800f562:	68fb      	ldr	r3, [r7, #12]
 800f564:	e000      	b.n	800f568 <osDelay+0x18>
 800f566:	2301      	movs	r3, #1
 800f568:	4618      	mov	r0, r3
 800f56a:	f001 fc3b 	bl	8010de4 <vTaskDelay>
  
  return osOK;
 800f56e:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 800f570:	4618      	mov	r0, r3
 800f572:	3710      	adds	r7, #16
 800f574:	46bd      	mov	sp, r7
 800f576:	bd80      	pop	{r7, pc}

0800f578 <osMutexCreate>:
* @param  mutex_def     mutex definition referenced with \ref osMutex.
* @retval  mutex ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMutexCreate shall be consistent in every CMSIS-RTOS.
*/
osMutexId osMutexCreate (const osMutexDef_t *mutex_def)
{
 800f578:	b580      	push	{r7, lr}
 800f57a:	b082      	sub	sp, #8
 800f57c:	af00      	add	r7, sp, #0
 800f57e:	6078      	str	r0, [r7, #4]
#if ( configUSE_MUTEXES == 1)

#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if (mutex_def->controlblock != NULL) {
 800f580:	687b      	ldr	r3, [r7, #4]
 800f582:	685b      	ldr	r3, [r3, #4]
 800f584:	2b00      	cmp	r3, #0
 800f586:	d007      	beq.n	800f598 <osMutexCreate+0x20>
    return xSemaphoreCreateMutexStatic( mutex_def->controlblock );
 800f588:	687b      	ldr	r3, [r7, #4]
 800f58a:	685b      	ldr	r3, [r3, #4]
 800f58c:	4619      	mov	r1, r3
 800f58e:	2001      	movs	r0, #1
 800f590:	f000 fc5b 	bl	800fe4a <xQueueCreateMutexStatic>
 800f594:	4603      	mov	r3, r0
 800f596:	e003      	b.n	800f5a0 <osMutexCreate+0x28>
     }
  else {
    return xSemaphoreCreateMutex(); 
 800f598:	2001      	movs	r0, #1
 800f59a:	f000 fc3e 	bl	800fe1a <xQueueCreateMutex>
 800f59e:	4603      	mov	r3, r0
    return xSemaphoreCreateMutex(); 
#endif
#else
  return NULL;
#endif
}
 800f5a0:	4618      	mov	r0, r3
 800f5a2:	3708      	adds	r7, #8
 800f5a4:	46bd      	mov	sp, r7
 800f5a6:	bd80      	pop	{r7, pc}

0800f5a8 <osMutexWait>:
* @param millisec      timeout value or 0 in case of no time-out.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexWait shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexWait (osMutexId mutex_id, uint32_t millisec)
{
 800f5a8:	b580      	push	{r7, lr}
 800f5aa:	b084      	sub	sp, #16
 800f5ac:	af00      	add	r7, sp, #0
 800f5ae:	6078      	str	r0, [r7, #4]
 800f5b0:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800f5b2:	2300      	movs	r3, #0
 800f5b4:	60bb      	str	r3, [r7, #8]
  
  
  if (mutex_id == NULL) {
 800f5b6:	687b      	ldr	r3, [r7, #4]
 800f5b8:	2b00      	cmp	r3, #0
 800f5ba:	d101      	bne.n	800f5c0 <osMutexWait+0x18>
    return osErrorParameter;
 800f5bc:	2380      	movs	r3, #128	@ 0x80
 800f5be:	e03a      	b.n	800f636 <osMutexWait+0x8e>
  }
  
  ticks = 0;
 800f5c0:	2300      	movs	r3, #0
 800f5c2:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800f5c4:	683b      	ldr	r3, [r7, #0]
 800f5c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f5ca:	d103      	bne.n	800f5d4 <osMutexWait+0x2c>
    ticks = portMAX_DELAY;
 800f5cc:	f04f 33ff 	mov.w	r3, #4294967295
 800f5d0:	60fb      	str	r3, [r7, #12]
 800f5d2:	e009      	b.n	800f5e8 <osMutexWait+0x40>
  }
  else if (millisec != 0) {
 800f5d4:	683b      	ldr	r3, [r7, #0]
 800f5d6:	2b00      	cmp	r3, #0
 800f5d8:	d006      	beq.n	800f5e8 <osMutexWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800f5da:	683b      	ldr	r3, [r7, #0]
 800f5dc:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800f5de:	68fb      	ldr	r3, [r7, #12]
 800f5e0:	2b00      	cmp	r3, #0
 800f5e2:	d101      	bne.n	800f5e8 <osMutexWait+0x40>
      ticks = 1;
 800f5e4:	2301      	movs	r3, #1
 800f5e6:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800f5e8:	f7ff ff31 	bl	800f44e <inHandlerMode>
 800f5ec:	4603      	mov	r3, r0
 800f5ee:	2b00      	cmp	r3, #0
 800f5f0:	d017      	beq.n	800f622 <osMutexWait+0x7a>
    if (xSemaphoreTakeFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800f5f2:	f107 0308 	add.w	r3, r7, #8
 800f5f6:	461a      	mov	r2, r3
 800f5f8:	2100      	movs	r1, #0
 800f5fa:	6878      	ldr	r0, [r7, #4]
 800f5fc:	f001 f862 	bl	80106c4 <xQueueReceiveFromISR>
 800f600:	4603      	mov	r3, r0
 800f602:	2b01      	cmp	r3, #1
 800f604:	d001      	beq.n	800f60a <osMutexWait+0x62>
      return osErrorOS;
 800f606:	23ff      	movs	r3, #255	@ 0xff
 800f608:	e015      	b.n	800f636 <osMutexWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800f60a:	68bb      	ldr	r3, [r7, #8]
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d011      	beq.n	800f634 <osMutexWait+0x8c>
 800f610:	4b0b      	ldr	r3, [pc, #44]	@ (800f640 <osMutexWait+0x98>)
 800f612:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f616:	601a      	str	r2, [r3, #0]
 800f618:	f3bf 8f4f 	dsb	sy
 800f61c:	f3bf 8f6f 	isb	sy
 800f620:	e008      	b.n	800f634 <osMutexWait+0x8c>
  } 
  else if (xSemaphoreTake(mutex_id, ticks) != pdTRUE) {
 800f622:	68f9      	ldr	r1, [r7, #12]
 800f624:	6878      	ldr	r0, [r7, #4]
 800f626:	f000 ff3d 	bl	80104a4 <xQueueSemaphoreTake>
 800f62a:	4603      	mov	r3, r0
 800f62c:	2b01      	cmp	r3, #1
 800f62e:	d001      	beq.n	800f634 <osMutexWait+0x8c>
    return osErrorOS;
 800f630:	23ff      	movs	r3, #255	@ 0xff
 800f632:	e000      	b.n	800f636 <osMutexWait+0x8e>
  }
  
  return osOK;
 800f634:	2300      	movs	r3, #0
}
 800f636:	4618      	mov	r0, r3
 800f638:	3710      	adds	r7, #16
 800f63a:	46bd      	mov	sp, r7
 800f63c:	bd80      	pop	{r7, pc}
 800f63e:	bf00      	nop
 800f640:	e000ed04 	.word	0xe000ed04

0800f644 <osMutexRelease>:
* @param mutex_id      mutex ID obtained by \ref osMutexCreate.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMutexRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osMutexRelease (osMutexId mutex_id)
{
 800f644:	b580      	push	{r7, lr}
 800f646:	b084      	sub	sp, #16
 800f648:	af00      	add	r7, sp, #0
 800f64a:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800f64c:	2300      	movs	r3, #0
 800f64e:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800f650:	2300      	movs	r3, #0
 800f652:	60bb      	str	r3, [r7, #8]
  
  if (inHandlerMode()) {
 800f654:	f7ff fefb 	bl	800f44e <inHandlerMode>
 800f658:	4603      	mov	r3, r0
 800f65a:	2b00      	cmp	r3, #0
 800f65c:	d016      	beq.n	800f68c <osMutexRelease+0x48>
    if (xSemaphoreGiveFromISR(mutex_id, &taskWoken) != pdTRUE) {
 800f65e:	f107 0308 	add.w	r3, r7, #8
 800f662:	4619      	mov	r1, r3
 800f664:	6878      	ldr	r0, [r7, #4]
 800f666:	f000 fdab 	bl	80101c0 <xQueueGiveFromISR>
 800f66a:	4603      	mov	r3, r0
 800f66c:	2b01      	cmp	r3, #1
 800f66e:	d001      	beq.n	800f674 <osMutexRelease+0x30>
      return osErrorOS;
 800f670:	23ff      	movs	r3, #255	@ 0xff
 800f672:	e017      	b.n	800f6a4 <osMutexRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f674:	68bb      	ldr	r3, [r7, #8]
 800f676:	2b00      	cmp	r3, #0
 800f678:	d013      	beq.n	800f6a2 <osMutexRelease+0x5e>
 800f67a:	4b0c      	ldr	r3, [pc, #48]	@ (800f6ac <osMutexRelease+0x68>)
 800f67c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f680:	601a      	str	r2, [r3, #0]
 800f682:	f3bf 8f4f 	dsb	sy
 800f686:	f3bf 8f6f 	isb	sy
 800f68a:	e00a      	b.n	800f6a2 <osMutexRelease+0x5e>
  }
  else if (xSemaphoreGive(mutex_id) != pdTRUE) 
 800f68c:	2300      	movs	r3, #0
 800f68e:	2200      	movs	r2, #0
 800f690:	2100      	movs	r1, #0
 800f692:	6878      	ldr	r0, [r7, #4]
 800f694:	f000 fbf4 	bl	800fe80 <xQueueGenericSend>
 800f698:	4603      	mov	r3, r0
 800f69a:	2b01      	cmp	r3, #1
 800f69c:	d001      	beq.n	800f6a2 <osMutexRelease+0x5e>
  {
    result = osErrorOS;
 800f69e:	23ff      	movs	r3, #255	@ 0xff
 800f6a0:	60fb      	str	r3, [r7, #12]
  }
  return result;
 800f6a2:	68fb      	ldr	r3, [r7, #12]
}
 800f6a4:	4618      	mov	r0, r3
 800f6a6:	3710      	adds	r7, #16
 800f6a8:	46bd      	mov	sp, r7
 800f6aa:	bd80      	pop	{r7, pc}
 800f6ac:	e000ed04 	.word	0xe000ed04

0800f6b0 <osSemaphoreCreate>:
* @param count         number of available resources.
* @retval  semaphore ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreCreate shall be consistent in every CMSIS-RTOS.
*/
osSemaphoreId osSemaphoreCreate (const osSemaphoreDef_t *semaphore_def, int32_t count)
{ 
 800f6b0:	b580      	push	{r7, lr}
 800f6b2:	b086      	sub	sp, #24
 800f6b4:	af02      	add	r7, sp, #8
 800f6b6:	6078      	str	r0, [r7, #4]
 800f6b8:	6039      	str	r1, [r7, #0]
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  osSemaphoreId sema;
  
  if (semaphore_def->controlblock != NULL){
 800f6ba:	687b      	ldr	r3, [r7, #4]
 800f6bc:	685b      	ldr	r3, [r3, #4]
 800f6be:	2b00      	cmp	r3, #0
 800f6c0:	d00f      	beq.n	800f6e2 <osSemaphoreCreate+0x32>
    if (count == 1) {
 800f6c2:	683b      	ldr	r3, [r7, #0]
 800f6c4:	2b01      	cmp	r3, #1
 800f6c6:	d10a      	bne.n	800f6de <osSemaphoreCreate+0x2e>
      return xSemaphoreCreateBinaryStatic( semaphore_def->controlblock );
 800f6c8:	687b      	ldr	r3, [r7, #4]
 800f6ca:	685b      	ldr	r3, [r3, #4]
 800f6cc:	2203      	movs	r2, #3
 800f6ce:	9200      	str	r2, [sp, #0]
 800f6d0:	2200      	movs	r2, #0
 800f6d2:	2100      	movs	r1, #0
 800f6d4:	2001      	movs	r0, #1
 800f6d6:	f000 faaf 	bl	800fc38 <xQueueGenericCreateStatic>
 800f6da:	4603      	mov	r3, r0
 800f6dc:	e016      	b.n	800f70c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )
      return xSemaphoreCreateCountingStatic( count, count, semaphore_def->controlblock );
#else
      return NULL;
 800f6de:	2300      	movs	r3, #0
 800f6e0:	e014      	b.n	800f70c <osSemaphoreCreate+0x5c>
#endif
    }
  }
  else {
    if (count == 1) {
 800f6e2:	683b      	ldr	r3, [r7, #0]
 800f6e4:	2b01      	cmp	r3, #1
 800f6e6:	d110      	bne.n	800f70a <osSemaphoreCreate+0x5a>
      vSemaphoreCreateBinary(sema);
 800f6e8:	2203      	movs	r2, #3
 800f6ea:	2100      	movs	r1, #0
 800f6ec:	2001      	movs	r0, #1
 800f6ee:	f000 fb20 	bl	800fd32 <xQueueGenericCreate>
 800f6f2:	60f8      	str	r0, [r7, #12]
 800f6f4:	68fb      	ldr	r3, [r7, #12]
 800f6f6:	2b00      	cmp	r3, #0
 800f6f8:	d005      	beq.n	800f706 <osSemaphoreCreate+0x56>
 800f6fa:	2300      	movs	r3, #0
 800f6fc:	2200      	movs	r2, #0
 800f6fe:	2100      	movs	r1, #0
 800f700:	68f8      	ldr	r0, [r7, #12]
 800f702:	f000 fbbd 	bl	800fe80 <xQueueGenericSend>
      return sema;
 800f706:	68fb      	ldr	r3, [r7, #12]
 800f708:	e000      	b.n	800f70c <osSemaphoreCreate+0x5c>
    }
    else {
#if (configUSE_COUNTING_SEMAPHORES == 1 )	
      return xSemaphoreCreateCounting(count, count);
#else
      return NULL;
 800f70a:	2300      	movs	r3, #0
#else
    return NULL;
#endif
  }
#endif
}
 800f70c:	4618      	mov	r0, r3
 800f70e:	3710      	adds	r7, #16
 800f710:	46bd      	mov	sp, r7
 800f712:	bd80      	pop	{r7, pc}

0800f714 <osSemaphoreWait>:
* @param  millisec      timeout value or 0 in case of no time-out.
* @retval  number of available tokens, or -1 in case of incorrect parameters.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreWait shall be consistent in every CMSIS-RTOS.
*/
int32_t osSemaphoreWait (osSemaphoreId semaphore_id, uint32_t millisec)
{
 800f714:	b580      	push	{r7, lr}
 800f716:	b084      	sub	sp, #16
 800f718:	af00      	add	r7, sp, #0
 800f71a:	6078      	str	r0, [r7, #4]
 800f71c:	6039      	str	r1, [r7, #0]
  TickType_t ticks;
  portBASE_TYPE taskWoken = pdFALSE;  
 800f71e:	2300      	movs	r3, #0
 800f720:	60bb      	str	r3, [r7, #8]
  
  
  if (semaphore_id == NULL) {
 800f722:	687b      	ldr	r3, [r7, #4]
 800f724:	2b00      	cmp	r3, #0
 800f726:	d101      	bne.n	800f72c <osSemaphoreWait+0x18>
    return osErrorParameter;
 800f728:	2380      	movs	r3, #128	@ 0x80
 800f72a:	e03a      	b.n	800f7a2 <osSemaphoreWait+0x8e>
  }
  
  ticks = 0;
 800f72c:	2300      	movs	r3, #0
 800f72e:	60fb      	str	r3, [r7, #12]
  if (millisec == osWaitForever) {
 800f730:	683b      	ldr	r3, [r7, #0]
 800f732:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f736:	d103      	bne.n	800f740 <osSemaphoreWait+0x2c>
    ticks = portMAX_DELAY;
 800f738:	f04f 33ff 	mov.w	r3, #4294967295
 800f73c:	60fb      	str	r3, [r7, #12]
 800f73e:	e009      	b.n	800f754 <osSemaphoreWait+0x40>
  }
  else if (millisec != 0) {
 800f740:	683b      	ldr	r3, [r7, #0]
 800f742:	2b00      	cmp	r3, #0
 800f744:	d006      	beq.n	800f754 <osSemaphoreWait+0x40>
    ticks = millisec / portTICK_PERIOD_MS;
 800f746:	683b      	ldr	r3, [r7, #0]
 800f748:	60fb      	str	r3, [r7, #12]
    if (ticks == 0) {
 800f74a:	68fb      	ldr	r3, [r7, #12]
 800f74c:	2b00      	cmp	r3, #0
 800f74e:	d101      	bne.n	800f754 <osSemaphoreWait+0x40>
      ticks = 1;
 800f750:	2301      	movs	r3, #1
 800f752:	60fb      	str	r3, [r7, #12]
    }
  }
  
  if (inHandlerMode()) {
 800f754:	f7ff fe7b 	bl	800f44e <inHandlerMode>
 800f758:	4603      	mov	r3, r0
 800f75a:	2b00      	cmp	r3, #0
 800f75c:	d017      	beq.n	800f78e <osSemaphoreWait+0x7a>
    if (xSemaphoreTakeFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800f75e:	f107 0308 	add.w	r3, r7, #8
 800f762:	461a      	mov	r2, r3
 800f764:	2100      	movs	r1, #0
 800f766:	6878      	ldr	r0, [r7, #4]
 800f768:	f000 ffac 	bl	80106c4 <xQueueReceiveFromISR>
 800f76c:	4603      	mov	r3, r0
 800f76e:	2b01      	cmp	r3, #1
 800f770:	d001      	beq.n	800f776 <osSemaphoreWait+0x62>
      return osErrorOS;
 800f772:	23ff      	movs	r3, #255	@ 0xff
 800f774:	e015      	b.n	800f7a2 <osSemaphoreWait+0x8e>
    }
	portEND_SWITCHING_ISR(taskWoken);
 800f776:	68bb      	ldr	r3, [r7, #8]
 800f778:	2b00      	cmp	r3, #0
 800f77a:	d011      	beq.n	800f7a0 <osSemaphoreWait+0x8c>
 800f77c:	4b0b      	ldr	r3, [pc, #44]	@ (800f7ac <osSemaphoreWait+0x98>)
 800f77e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f782:	601a      	str	r2, [r3, #0]
 800f784:	f3bf 8f4f 	dsb	sy
 800f788:	f3bf 8f6f 	isb	sy
 800f78c:	e008      	b.n	800f7a0 <osSemaphoreWait+0x8c>
  }  
  else if (xSemaphoreTake(semaphore_id, ticks) != pdTRUE) {
 800f78e:	68f9      	ldr	r1, [r7, #12]
 800f790:	6878      	ldr	r0, [r7, #4]
 800f792:	f000 fe87 	bl	80104a4 <xQueueSemaphoreTake>
 800f796:	4603      	mov	r3, r0
 800f798:	2b01      	cmp	r3, #1
 800f79a:	d001      	beq.n	800f7a0 <osSemaphoreWait+0x8c>
    return osErrorOS;
 800f79c:	23ff      	movs	r3, #255	@ 0xff
 800f79e:	e000      	b.n	800f7a2 <osSemaphoreWait+0x8e>
  }
  
  return osOK;
 800f7a0:	2300      	movs	r3, #0
}
 800f7a2:	4618      	mov	r0, r3
 800f7a4:	3710      	adds	r7, #16
 800f7a6:	46bd      	mov	sp, r7
 800f7a8:	bd80      	pop	{r7, pc}
 800f7aa:	bf00      	nop
 800f7ac:	e000ed04 	.word	0xe000ed04

0800f7b0 <osSemaphoreRelease>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreRelease shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreRelease (osSemaphoreId semaphore_id)
{
 800f7b0:	b580      	push	{r7, lr}
 800f7b2:	b084      	sub	sp, #16
 800f7b4:	af00      	add	r7, sp, #0
 800f7b6:	6078      	str	r0, [r7, #4]
  osStatus result = osOK;
 800f7b8:	2300      	movs	r3, #0
 800f7ba:	60fb      	str	r3, [r7, #12]
  portBASE_TYPE taskWoken = pdFALSE;
 800f7bc:	2300      	movs	r3, #0
 800f7be:	60bb      	str	r3, [r7, #8]
  
  
  if (inHandlerMode()) {
 800f7c0:	f7ff fe45 	bl	800f44e <inHandlerMode>
 800f7c4:	4603      	mov	r3, r0
 800f7c6:	2b00      	cmp	r3, #0
 800f7c8:	d016      	beq.n	800f7f8 <osSemaphoreRelease+0x48>
    if (xSemaphoreGiveFromISR(semaphore_id, &taskWoken) != pdTRUE) {
 800f7ca:	f107 0308 	add.w	r3, r7, #8
 800f7ce:	4619      	mov	r1, r3
 800f7d0:	6878      	ldr	r0, [r7, #4]
 800f7d2:	f000 fcf5 	bl	80101c0 <xQueueGiveFromISR>
 800f7d6:	4603      	mov	r3, r0
 800f7d8:	2b01      	cmp	r3, #1
 800f7da:	d001      	beq.n	800f7e0 <osSemaphoreRelease+0x30>
      return osErrorOS;
 800f7dc:	23ff      	movs	r3, #255	@ 0xff
 800f7de:	e017      	b.n	800f810 <osSemaphoreRelease+0x60>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f7e0:	68bb      	ldr	r3, [r7, #8]
 800f7e2:	2b00      	cmp	r3, #0
 800f7e4:	d013      	beq.n	800f80e <osSemaphoreRelease+0x5e>
 800f7e6:	4b0c      	ldr	r3, [pc, #48]	@ (800f818 <osSemaphoreRelease+0x68>)
 800f7e8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f7ec:	601a      	str	r2, [r3, #0]
 800f7ee:	f3bf 8f4f 	dsb	sy
 800f7f2:	f3bf 8f6f 	isb	sy
 800f7f6:	e00a      	b.n	800f80e <osSemaphoreRelease+0x5e>
  }
  else {
    if (xSemaphoreGive(semaphore_id) != pdTRUE) {
 800f7f8:	2300      	movs	r3, #0
 800f7fa:	2200      	movs	r2, #0
 800f7fc:	2100      	movs	r1, #0
 800f7fe:	6878      	ldr	r0, [r7, #4]
 800f800:	f000 fb3e 	bl	800fe80 <xQueueGenericSend>
 800f804:	4603      	mov	r3, r0
 800f806:	2b01      	cmp	r3, #1
 800f808:	d001      	beq.n	800f80e <osSemaphoreRelease+0x5e>
      result = osErrorOS;
 800f80a:	23ff      	movs	r3, #255	@ 0xff
 800f80c:	60fb      	str	r3, [r7, #12]
    }
  }
  
  return result;
 800f80e:	68fb      	ldr	r3, [r7, #12]
}
 800f810:	4618      	mov	r0, r3
 800f812:	3710      	adds	r7, #16
 800f814:	46bd      	mov	sp, r7
 800f816:	bd80      	pop	{r7, pc}
 800f818:	e000ed04 	.word	0xe000ed04

0800f81c <osSemaphoreDelete>:
* @param  semaphore_id  semaphore object referenced with \ref osSemaphore.
* @retval  status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osSemaphoreDelete shall be consistent in every CMSIS-RTOS.
*/
osStatus osSemaphoreDelete (osSemaphoreId semaphore_id)
{
 800f81c:	b580      	push	{r7, lr}
 800f81e:	b082      	sub	sp, #8
 800f820:	af00      	add	r7, sp, #0
 800f822:	6078      	str	r0, [r7, #4]
  if (inHandlerMode()) {
 800f824:	f7ff fe13 	bl	800f44e <inHandlerMode>
 800f828:	4603      	mov	r3, r0
 800f82a:	2b00      	cmp	r3, #0
 800f82c:	d001      	beq.n	800f832 <osSemaphoreDelete+0x16>
    return osErrorISR;
 800f82e:	2382      	movs	r3, #130	@ 0x82
 800f830:	e003      	b.n	800f83a <osSemaphoreDelete+0x1e>
  }

  vSemaphoreDelete(semaphore_id);
 800f832:	6878      	ldr	r0, [r7, #4]
 800f834:	f000 ffc8 	bl	80107c8 <vQueueDelete>

  return osOK; 
 800f838:	2300      	movs	r3, #0
}
 800f83a:	4618      	mov	r0, r3
 800f83c:	3708      	adds	r7, #8
 800f83e:	46bd      	mov	sp, r7
 800f840:	bd80      	pop	{r7, pc}

0800f842 <osMessageCreate>:
* @param  thread_id     thread ID (obtained by \ref osThreadCreate or \ref osThreadGetId) or NULL.
* @retval  message queue ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osMessageCreate shall be consistent in every CMSIS-RTOS.
*/
osMessageQId osMessageCreate (const osMessageQDef_t *queue_def, osThreadId thread_id)
{
 800f842:	b590      	push	{r4, r7, lr}
 800f844:	b085      	sub	sp, #20
 800f846:	af02      	add	r7, sp, #8
 800f848:	6078      	str	r0, [r7, #4]
 800f84a:	6039      	str	r1, [r7, #0]
  (void) thread_id;
  
#if( configSUPPORT_STATIC_ALLOCATION == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

  if ((queue_def->buffer != NULL) && (queue_def->controlblock != NULL)) {
 800f84c:	687b      	ldr	r3, [r7, #4]
 800f84e:	689b      	ldr	r3, [r3, #8]
 800f850:	2b00      	cmp	r3, #0
 800f852:	d011      	beq.n	800f878 <osMessageCreate+0x36>
 800f854:	687b      	ldr	r3, [r7, #4]
 800f856:	68db      	ldr	r3, [r3, #12]
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d00d      	beq.n	800f878 <osMessageCreate+0x36>
    return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
 800f85c:	687b      	ldr	r3, [r7, #4]
 800f85e:	6818      	ldr	r0, [r3, #0]
 800f860:	687b      	ldr	r3, [r7, #4]
 800f862:	6859      	ldr	r1, [r3, #4]
 800f864:	687b      	ldr	r3, [r7, #4]
 800f866:	689a      	ldr	r2, [r3, #8]
 800f868:	687b      	ldr	r3, [r7, #4]
 800f86a:	68db      	ldr	r3, [r3, #12]
 800f86c:	2400      	movs	r4, #0
 800f86e:	9400      	str	r4, [sp, #0]
 800f870:	f000 f9e2 	bl	800fc38 <xQueueGenericCreateStatic>
 800f874:	4603      	mov	r3, r0
 800f876:	e008      	b.n	800f88a <osMessageCreate+0x48>
  }
  else {
    return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
 800f878:	687b      	ldr	r3, [r7, #4]
 800f87a:	6818      	ldr	r0, [r3, #0]
 800f87c:	687b      	ldr	r3, [r7, #4]
 800f87e:	685b      	ldr	r3, [r3, #4]
 800f880:	2200      	movs	r2, #0
 800f882:	4619      	mov	r1, r3
 800f884:	f000 fa55 	bl	800fd32 <xQueueGenericCreate>
 800f888:	4603      	mov	r3, r0
#elif ( configSUPPORT_STATIC_ALLOCATION == 1 )
  return xQueueCreateStatic(queue_def->queue_sz, queue_def->item_sz, queue_def->buffer, queue_def->controlblock);
#else  
  return xQueueCreate(queue_def->queue_sz, queue_def->item_sz);
#endif
}
 800f88a:	4618      	mov	r0, r3
 800f88c:	370c      	adds	r7, #12
 800f88e:	46bd      	mov	sp, r7
 800f890:	bd90      	pop	{r4, r7, pc}
	...

0800f894 <osMessagePut>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval status code that indicates the execution status of the function.
* @note   MUST REMAIN UNCHANGED: \b osMessagePut shall be consistent in every CMSIS-RTOS.
*/
osStatus osMessagePut (osMessageQId queue_id, uint32_t info, uint32_t millisec)
{
 800f894:	b580      	push	{r7, lr}
 800f896:	b086      	sub	sp, #24
 800f898:	af00      	add	r7, sp, #0
 800f89a:	60f8      	str	r0, [r7, #12]
 800f89c:	60b9      	str	r1, [r7, #8]
 800f89e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken = pdFALSE;
 800f8a0:	2300      	movs	r3, #0
 800f8a2:	613b      	str	r3, [r7, #16]
  TickType_t ticks;
  
  ticks = millisec / portTICK_PERIOD_MS;
 800f8a4:	687b      	ldr	r3, [r7, #4]
 800f8a6:	617b      	str	r3, [r7, #20]
  if (ticks == 0) {
 800f8a8:	697b      	ldr	r3, [r7, #20]
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d101      	bne.n	800f8b2 <osMessagePut+0x1e>
    ticks = 1;
 800f8ae:	2301      	movs	r3, #1
 800f8b0:	617b      	str	r3, [r7, #20]
  }
  
  if (inHandlerMode()) {
 800f8b2:	f7ff fdcc 	bl	800f44e <inHandlerMode>
 800f8b6:	4603      	mov	r3, r0
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d018      	beq.n	800f8ee <osMessagePut+0x5a>
    if (xQueueSendFromISR(queue_id, &info, &taskWoken) != pdTRUE) {
 800f8bc:	f107 0210 	add.w	r2, r7, #16
 800f8c0:	f107 0108 	add.w	r1, r7, #8
 800f8c4:	2300      	movs	r3, #0
 800f8c6:	68f8      	ldr	r0, [r7, #12]
 800f8c8:	f000 fbdc 	bl	8010084 <xQueueGenericSendFromISR>
 800f8cc:	4603      	mov	r3, r0
 800f8ce:	2b01      	cmp	r3, #1
 800f8d0:	d001      	beq.n	800f8d6 <osMessagePut+0x42>
      return osErrorOS;
 800f8d2:	23ff      	movs	r3, #255	@ 0xff
 800f8d4:	e018      	b.n	800f908 <osMessagePut+0x74>
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f8d6:	693b      	ldr	r3, [r7, #16]
 800f8d8:	2b00      	cmp	r3, #0
 800f8da:	d014      	beq.n	800f906 <osMessagePut+0x72>
 800f8dc:	4b0c      	ldr	r3, [pc, #48]	@ (800f910 <osMessagePut+0x7c>)
 800f8de:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f8e2:	601a      	str	r2, [r3, #0]
 800f8e4:	f3bf 8f4f 	dsb	sy
 800f8e8:	f3bf 8f6f 	isb	sy
 800f8ec:	e00b      	b.n	800f906 <osMessagePut+0x72>
  }
  else {
    if (xQueueSend(queue_id, &info, ticks) != pdTRUE) {
 800f8ee:	f107 0108 	add.w	r1, r7, #8
 800f8f2:	2300      	movs	r3, #0
 800f8f4:	697a      	ldr	r2, [r7, #20]
 800f8f6:	68f8      	ldr	r0, [r7, #12]
 800f8f8:	f000 fac2 	bl	800fe80 <xQueueGenericSend>
 800f8fc:	4603      	mov	r3, r0
 800f8fe:	2b01      	cmp	r3, #1
 800f900:	d001      	beq.n	800f906 <osMessagePut+0x72>
      return osErrorOS;
 800f902:	23ff      	movs	r3, #255	@ 0xff
 800f904:	e000      	b.n	800f908 <osMessagePut+0x74>
    }
  }
  
  return osOK;
 800f906:	2300      	movs	r3, #0
}
 800f908:	4618      	mov	r0, r3
 800f90a:	3718      	adds	r7, #24
 800f90c:	46bd      	mov	sp, r7
 800f90e:	bd80      	pop	{r7, pc}
 800f910:	e000ed04 	.word	0xe000ed04

0800f914 <osMessageGet>:
* @param  millisec  timeout value or 0 in case of no time-out.
* @retval event information that includes status code.
* @note   MUST REMAIN UNCHANGED: \b osMessageGet shall be consistent in every CMSIS-RTOS.
*/
osEvent osMessageGet (osMessageQId queue_id, uint32_t millisec)
{
 800f914:	b590      	push	{r4, r7, lr}
 800f916:	b08b      	sub	sp, #44	@ 0x2c
 800f918:	af00      	add	r7, sp, #0
 800f91a:	60f8      	str	r0, [r7, #12]
 800f91c:	60b9      	str	r1, [r7, #8]
 800f91e:	607a      	str	r2, [r7, #4]
  portBASE_TYPE taskWoken;
  TickType_t ticks;
  osEvent event;
  
  event.def.message_id = queue_id;
 800f920:	68bb      	ldr	r3, [r7, #8]
 800f922:	61fb      	str	r3, [r7, #28]
  event.value.v = 0;
 800f924:	2300      	movs	r3, #0
 800f926:	61bb      	str	r3, [r7, #24]
  
  if (queue_id == NULL) {
 800f928:	68bb      	ldr	r3, [r7, #8]
 800f92a:	2b00      	cmp	r3, #0
 800f92c:	d10a      	bne.n	800f944 <osMessageGet+0x30>
    event.status = osErrorParameter;
 800f92e:	2380      	movs	r3, #128	@ 0x80
 800f930:	617b      	str	r3, [r7, #20]
    return event;
 800f932:	68fb      	ldr	r3, [r7, #12]
 800f934:	461c      	mov	r4, r3
 800f936:	f107 0314 	add.w	r3, r7, #20
 800f93a:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f93e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800f942:	e054      	b.n	800f9ee <osMessageGet+0xda>
  }
  
  taskWoken = pdFALSE;
 800f944:	2300      	movs	r3, #0
 800f946:	623b      	str	r3, [r7, #32]
  
  ticks = 0;
 800f948:	2300      	movs	r3, #0
 800f94a:	627b      	str	r3, [r7, #36]	@ 0x24
  if (millisec == osWaitForever) {
 800f94c:	687b      	ldr	r3, [r7, #4]
 800f94e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800f952:	d103      	bne.n	800f95c <osMessageGet+0x48>
    ticks = portMAX_DELAY;
 800f954:	f04f 33ff 	mov.w	r3, #4294967295
 800f958:	627b      	str	r3, [r7, #36]	@ 0x24
 800f95a:	e009      	b.n	800f970 <osMessageGet+0x5c>
  }
  else if (millisec != 0) {
 800f95c:	687b      	ldr	r3, [r7, #4]
 800f95e:	2b00      	cmp	r3, #0
 800f960:	d006      	beq.n	800f970 <osMessageGet+0x5c>
    ticks = millisec / portTICK_PERIOD_MS;
 800f962:	687b      	ldr	r3, [r7, #4]
 800f964:	627b      	str	r3, [r7, #36]	@ 0x24
    if (ticks == 0) {
 800f966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f968:	2b00      	cmp	r3, #0
 800f96a:	d101      	bne.n	800f970 <osMessageGet+0x5c>
      ticks = 1;
 800f96c:	2301      	movs	r3, #1
 800f96e:	627b      	str	r3, [r7, #36]	@ 0x24
    }
  }
  
  if (inHandlerMode()) {
 800f970:	f7ff fd6d 	bl	800f44e <inHandlerMode>
 800f974:	4603      	mov	r3, r0
 800f976:	2b00      	cmp	r3, #0
 800f978:	d01c      	beq.n	800f9b4 <osMessageGet+0xa0>
    if (xQueueReceiveFromISR(queue_id, &event.value.v, &taskWoken) == pdTRUE) {
 800f97a:	f107 0220 	add.w	r2, r7, #32
 800f97e:	f107 0314 	add.w	r3, r7, #20
 800f982:	3304      	adds	r3, #4
 800f984:	4619      	mov	r1, r3
 800f986:	68b8      	ldr	r0, [r7, #8]
 800f988:	f000 fe9c 	bl	80106c4 <xQueueReceiveFromISR>
 800f98c:	4603      	mov	r3, r0
 800f98e:	2b01      	cmp	r3, #1
 800f990:	d102      	bne.n	800f998 <osMessageGet+0x84>
      /* We have mail */
      event.status = osEventMessage;
 800f992:	2310      	movs	r3, #16
 800f994:	617b      	str	r3, [r7, #20]
 800f996:	e001      	b.n	800f99c <osMessageGet+0x88>
    }
    else {
      event.status = osOK;
 800f998:	2300      	movs	r3, #0
 800f99a:	617b      	str	r3, [r7, #20]
    }
    portEND_SWITCHING_ISR(taskWoken);
 800f99c:	6a3b      	ldr	r3, [r7, #32]
 800f99e:	2b00      	cmp	r3, #0
 800f9a0:	d01d      	beq.n	800f9de <osMessageGet+0xca>
 800f9a2:	4b15      	ldr	r3, [pc, #84]	@ (800f9f8 <osMessageGet+0xe4>)
 800f9a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800f9a8:	601a      	str	r2, [r3, #0]
 800f9aa:	f3bf 8f4f 	dsb	sy
 800f9ae:	f3bf 8f6f 	isb	sy
 800f9b2:	e014      	b.n	800f9de <osMessageGet+0xca>
  }
  else {
    if (xQueueReceive(queue_id, &event.value.v, ticks) == pdTRUE) {
 800f9b4:	f107 0314 	add.w	r3, r7, #20
 800f9b8:	3304      	adds	r3, #4
 800f9ba:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800f9bc:	4619      	mov	r1, r3
 800f9be:	68b8      	ldr	r0, [r7, #8]
 800f9c0:	f000 fc8e 	bl	80102e0 <xQueueReceive>
 800f9c4:	4603      	mov	r3, r0
 800f9c6:	2b01      	cmp	r3, #1
 800f9c8:	d102      	bne.n	800f9d0 <osMessageGet+0xbc>
      /* We have mail */
      event.status = osEventMessage;
 800f9ca:	2310      	movs	r3, #16
 800f9cc:	617b      	str	r3, [r7, #20]
 800f9ce:	e006      	b.n	800f9de <osMessageGet+0xca>
    }
    else {
      event.status = (ticks == 0) ? osOK : osEventTimeout;
 800f9d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f9d2:	2b00      	cmp	r3, #0
 800f9d4:	d101      	bne.n	800f9da <osMessageGet+0xc6>
 800f9d6:	2300      	movs	r3, #0
 800f9d8:	e000      	b.n	800f9dc <osMessageGet+0xc8>
 800f9da:	2340      	movs	r3, #64	@ 0x40
 800f9dc:	617b      	str	r3, [r7, #20]
    }
  }
  
  return event;
 800f9de:	68fb      	ldr	r3, [r7, #12]
 800f9e0:	461c      	mov	r4, r3
 800f9e2:	f107 0314 	add.w	r3, r7, #20
 800f9e6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800f9ea:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 800f9ee:	68f8      	ldr	r0, [r7, #12]
 800f9f0:	372c      	adds	r7, #44	@ 0x2c
 800f9f2:	46bd      	mov	sp, r7
 800f9f4:	bd90      	pop	{r4, r7, pc}
 800f9f6:	bf00      	nop
 800f9f8:	e000ed04 	.word	0xe000ed04

0800f9fc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800f9fc:	b480      	push	{r7}
 800f9fe:	b083      	sub	sp, #12
 800fa00:	af00      	add	r7, sp, #0
 800fa02:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fa04:	687b      	ldr	r3, [r7, #4]
 800fa06:	f103 0208 	add.w	r2, r3, #8
 800fa0a:	687b      	ldr	r3, [r7, #4]
 800fa0c:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 800fa0e:	687b      	ldr	r3, [r7, #4]
 800fa10:	f04f 32ff 	mov.w	r2, #4294967295
 800fa14:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fa16:	687b      	ldr	r3, [r7, #4]
 800fa18:	f103 0208 	add.w	r2, r3, #8
 800fa1c:	687b      	ldr	r3, [r7, #4]
 800fa1e:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 800fa20:	687b      	ldr	r3, [r7, #4]
 800fa22:	f103 0208 	add.w	r2, r3, #8
 800fa26:	687b      	ldr	r3, [r7, #4]
 800fa28:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800fa2a:	687b      	ldr	r3, [r7, #4]
 800fa2c:	2200      	movs	r2, #0
 800fa2e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 800fa30:	bf00      	nop
 800fa32:	370c      	adds	r7, #12
 800fa34:	46bd      	mov	sp, r7
 800fa36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa3a:	4770      	bx	lr

0800fa3c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800fa3c:	b480      	push	{r7}
 800fa3e:	b083      	sub	sp, #12
 800fa40:	af00      	add	r7, sp, #0
 800fa42:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 800fa44:	687b      	ldr	r3, [r7, #4]
 800fa46:	2200      	movs	r2, #0
 800fa48:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800fa4a:	bf00      	nop
 800fa4c:	370c      	adds	r7, #12
 800fa4e:	46bd      	mov	sp, r7
 800fa50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa54:	4770      	bx	lr

0800fa56 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fa56:	b480      	push	{r7}
 800fa58:	b085      	sub	sp, #20
 800fa5a:	af00      	add	r7, sp, #0
 800fa5c:	6078      	str	r0, [r7, #4]
 800fa5e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800fa60:	687b      	ldr	r3, [r7, #4]
 800fa62:	685b      	ldr	r3, [r3, #4]
 800fa64:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800fa66:	683b      	ldr	r3, [r7, #0]
 800fa68:	68fa      	ldr	r2, [r7, #12]
 800fa6a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800fa6c:	68fb      	ldr	r3, [r7, #12]
 800fa6e:	689a      	ldr	r2, [r3, #8]
 800fa70:	683b      	ldr	r3, [r7, #0]
 800fa72:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 800fa74:	68fb      	ldr	r3, [r7, #12]
 800fa76:	689b      	ldr	r3, [r3, #8]
 800fa78:	683a      	ldr	r2, [r7, #0]
 800fa7a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800fa7c:	68fb      	ldr	r3, [r7, #12]
 800fa7e:	683a      	ldr	r2, [r7, #0]
 800fa80:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800fa82:	683b      	ldr	r3, [r7, #0]
 800fa84:	687a      	ldr	r2, [r7, #4]
 800fa86:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fa88:	687b      	ldr	r3, [r7, #4]
 800fa8a:	681b      	ldr	r3, [r3, #0]
 800fa8c:	1c5a      	adds	r2, r3, #1
 800fa8e:	687b      	ldr	r3, [r7, #4]
 800fa90:	601a      	str	r2, [r3, #0]
}
 800fa92:	bf00      	nop
 800fa94:	3714      	adds	r7, #20
 800fa96:	46bd      	mov	sp, r7
 800fa98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fa9c:	4770      	bx	lr

0800fa9e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800fa9e:	b480      	push	{r7}
 800faa0:	b085      	sub	sp, #20
 800faa2:	af00      	add	r7, sp, #0
 800faa4:	6078      	str	r0, [r7, #4]
 800faa6:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800faa8:	683b      	ldr	r3, [r7, #0]
 800faaa:	681b      	ldr	r3, [r3, #0]
 800faac:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800faae:	68bb      	ldr	r3, [r7, #8]
 800fab0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fab4:	d103      	bne.n	800fabe <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	691b      	ldr	r3, [r3, #16]
 800faba:	60fb      	str	r3, [r7, #12]
 800fabc:	e00c      	b.n	800fad8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800fabe:	687b      	ldr	r3, [r7, #4]
 800fac0:	3308      	adds	r3, #8
 800fac2:	60fb      	str	r3, [r7, #12]
 800fac4:	e002      	b.n	800facc <vListInsert+0x2e>
 800fac6:	68fb      	ldr	r3, [r7, #12]
 800fac8:	685b      	ldr	r3, [r3, #4]
 800faca:	60fb      	str	r3, [r7, #12]
 800facc:	68fb      	ldr	r3, [r7, #12]
 800face:	685b      	ldr	r3, [r3, #4]
 800fad0:	681b      	ldr	r3, [r3, #0]
 800fad2:	68ba      	ldr	r2, [r7, #8]
 800fad4:	429a      	cmp	r2, r3
 800fad6:	d2f6      	bcs.n	800fac6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800fad8:	68fb      	ldr	r3, [r7, #12]
 800fada:	685a      	ldr	r2, [r3, #4]
 800fadc:	683b      	ldr	r3, [r7, #0]
 800fade:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 800fae0:	683b      	ldr	r3, [r7, #0]
 800fae2:	685b      	ldr	r3, [r3, #4]
 800fae4:	683a      	ldr	r2, [r7, #0]
 800fae6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800fae8:	683b      	ldr	r3, [r7, #0]
 800faea:	68fa      	ldr	r2, [r7, #12]
 800faec:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 800faee:	68fb      	ldr	r3, [r7, #12]
 800faf0:	683a      	ldr	r2, [r7, #0]
 800faf2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 800faf4:	683b      	ldr	r3, [r7, #0]
 800faf6:	687a      	ldr	r2, [r7, #4]
 800faf8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800fafa:	687b      	ldr	r3, [r7, #4]
 800fafc:	681b      	ldr	r3, [r3, #0]
 800fafe:	1c5a      	adds	r2, r3, #1
 800fb00:	687b      	ldr	r3, [r7, #4]
 800fb02:	601a      	str	r2, [r3, #0]
}
 800fb04:	bf00      	nop
 800fb06:	3714      	adds	r7, #20
 800fb08:	46bd      	mov	sp, r7
 800fb0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb0e:	4770      	bx	lr

0800fb10 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 800fb10:	b480      	push	{r7}
 800fb12:	b085      	sub	sp, #20
 800fb14:	af00      	add	r7, sp, #0
 800fb16:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 800fb18:	687b      	ldr	r3, [r7, #4]
 800fb1a:	691b      	ldr	r3, [r3, #16]
 800fb1c:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800fb1e:	687b      	ldr	r3, [r7, #4]
 800fb20:	685b      	ldr	r3, [r3, #4]
 800fb22:	687a      	ldr	r2, [r7, #4]
 800fb24:	6892      	ldr	r2, [r2, #8]
 800fb26:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 800fb28:	687b      	ldr	r3, [r7, #4]
 800fb2a:	689b      	ldr	r3, [r3, #8]
 800fb2c:	687a      	ldr	r2, [r7, #4]
 800fb2e:	6852      	ldr	r2, [r2, #4]
 800fb30:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 800fb32:	68fb      	ldr	r3, [r7, #12]
 800fb34:	685b      	ldr	r3, [r3, #4]
 800fb36:	687a      	ldr	r2, [r7, #4]
 800fb38:	429a      	cmp	r2, r3
 800fb3a:	d103      	bne.n	800fb44 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800fb3c:	687b      	ldr	r3, [r7, #4]
 800fb3e:	689a      	ldr	r2, [r3, #8]
 800fb40:	68fb      	ldr	r3, [r7, #12]
 800fb42:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	2200      	movs	r2, #0
 800fb48:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800fb4a:	68fb      	ldr	r3, [r7, #12]
 800fb4c:	681b      	ldr	r3, [r3, #0]
 800fb4e:	1e5a      	subs	r2, r3, #1
 800fb50:	68fb      	ldr	r3, [r7, #12]
 800fb52:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 800fb54:	68fb      	ldr	r3, [r7, #12]
 800fb56:	681b      	ldr	r3, [r3, #0]
}
 800fb58:	4618      	mov	r0, r3
 800fb5a:	3714      	adds	r7, #20
 800fb5c:	46bd      	mov	sp, r7
 800fb5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fb62:	4770      	bx	lr

0800fb64 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 800fb64:	b580      	push	{r7, lr}
 800fb66:	b084      	sub	sp, #16
 800fb68:	af00      	add	r7, sp, #0
 800fb6a:	6078      	str	r0, [r7, #4]
 800fb6c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800fb6e:	687b      	ldr	r3, [r7, #4]
 800fb70:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800fb72:	68fb      	ldr	r3, [r7, #12]
 800fb74:	2b00      	cmp	r3, #0
 800fb76:	d10b      	bne.n	800fb90 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 800fb78:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fb7c:	f383 8811 	msr	BASEPRI, r3
 800fb80:	f3bf 8f6f 	isb	sy
 800fb84:	f3bf 8f4f 	dsb	sy
 800fb88:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800fb8a:	bf00      	nop
 800fb8c:	bf00      	nop
 800fb8e:	e7fd      	b.n	800fb8c <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800fb90:	f002 f8e2 	bl	8011d58 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fb94:	68fb      	ldr	r3, [r7, #12]
 800fb96:	681a      	ldr	r2, [r3, #0]
 800fb98:	68fb      	ldr	r3, [r7, #12]
 800fb9a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fb9c:	68f9      	ldr	r1, [r7, #12]
 800fb9e:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800fba0:	fb01 f303 	mul.w	r3, r1, r3
 800fba4:	441a      	add	r2, r3
 800fba6:	68fb      	ldr	r3, [r7, #12]
 800fba8:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800fbaa:	68fb      	ldr	r3, [r7, #12]
 800fbac:	2200      	movs	r2, #0
 800fbae:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800fbb0:	68fb      	ldr	r3, [r7, #12]
 800fbb2:	681a      	ldr	r2, [r3, #0]
 800fbb4:	68fb      	ldr	r3, [r7, #12]
 800fbb6:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fbb8:	68fb      	ldr	r3, [r7, #12]
 800fbba:	681a      	ldr	r2, [r3, #0]
 800fbbc:	68fb      	ldr	r3, [r7, #12]
 800fbbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800fbc0:	3b01      	subs	r3, #1
 800fbc2:	68f9      	ldr	r1, [r7, #12]
 800fbc4:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800fbc6:	fb01 f303 	mul.w	r3, r1, r3
 800fbca:	441a      	add	r2, r3
 800fbcc:	68fb      	ldr	r3, [r7, #12]
 800fbce:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800fbd0:	68fb      	ldr	r3, [r7, #12]
 800fbd2:	22ff      	movs	r2, #255	@ 0xff
 800fbd4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800fbd8:	68fb      	ldr	r3, [r7, #12]
 800fbda:	22ff      	movs	r2, #255	@ 0xff
 800fbdc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 800fbe0:	683b      	ldr	r3, [r7, #0]
 800fbe2:	2b00      	cmp	r3, #0
 800fbe4:	d114      	bne.n	800fc10 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800fbe6:	68fb      	ldr	r3, [r7, #12]
 800fbe8:	691b      	ldr	r3, [r3, #16]
 800fbea:	2b00      	cmp	r3, #0
 800fbec:	d01a      	beq.n	800fc24 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800fbee:	68fb      	ldr	r3, [r7, #12]
 800fbf0:	3310      	adds	r3, #16
 800fbf2:	4618      	mov	r0, r3
 800fbf4:	f001 fb98 	bl	8011328 <xTaskRemoveFromEventList>
 800fbf8:	4603      	mov	r3, r0
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d012      	beq.n	800fc24 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 800fbfe:	4b0d      	ldr	r3, [pc, #52]	@ (800fc34 <xQueueGenericReset+0xd0>)
 800fc00:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800fc04:	601a      	str	r2, [r3, #0]
 800fc06:	f3bf 8f4f 	dsb	sy
 800fc0a:	f3bf 8f6f 	isb	sy
 800fc0e:	e009      	b.n	800fc24 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 800fc10:	68fb      	ldr	r3, [r7, #12]
 800fc12:	3310      	adds	r3, #16
 800fc14:	4618      	mov	r0, r3
 800fc16:	f7ff fef1 	bl	800f9fc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800fc1a:	68fb      	ldr	r3, [r7, #12]
 800fc1c:	3324      	adds	r3, #36	@ 0x24
 800fc1e:	4618      	mov	r0, r3
 800fc20:	f7ff feec 	bl	800f9fc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 800fc24:	f002 f8ca 	bl	8011dbc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800fc28:	2301      	movs	r3, #1
}
 800fc2a:	4618      	mov	r0, r3
 800fc2c:	3710      	adds	r7, #16
 800fc2e:	46bd      	mov	sp, r7
 800fc30:	bd80      	pop	{r7, pc}
 800fc32:	bf00      	nop
 800fc34:	e000ed04 	.word	0xe000ed04

0800fc38 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800fc38:	b580      	push	{r7, lr}
 800fc3a:	b08e      	sub	sp, #56	@ 0x38
 800fc3c:	af02      	add	r7, sp, #8
 800fc3e:	60f8      	str	r0, [r7, #12]
 800fc40:	60b9      	str	r1, [r7, #8]
 800fc42:	607a      	str	r2, [r7, #4]
 800fc44:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fc46:	68fb      	ldr	r3, [r7, #12]
 800fc48:	2b00      	cmp	r3, #0
 800fc4a:	d10b      	bne.n	800fc64 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 800fc4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc50:	f383 8811 	msr	BASEPRI, r3
 800fc54:	f3bf 8f6f 	isb	sy
 800fc58:	f3bf 8f4f 	dsb	sy
 800fc5c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800fc5e:	bf00      	nop
 800fc60:	bf00      	nop
 800fc62:	e7fd      	b.n	800fc60 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800fc64:	683b      	ldr	r3, [r7, #0]
 800fc66:	2b00      	cmp	r3, #0
 800fc68:	d10b      	bne.n	800fc82 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 800fc6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc6e:	f383 8811 	msr	BASEPRI, r3
 800fc72:	f3bf 8f6f 	isb	sy
 800fc76:	f3bf 8f4f 	dsb	sy
 800fc7a:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fc7c:	bf00      	nop
 800fc7e:	bf00      	nop
 800fc80:	e7fd      	b.n	800fc7e <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800fc82:	687b      	ldr	r3, [r7, #4]
 800fc84:	2b00      	cmp	r3, #0
 800fc86:	d002      	beq.n	800fc8e <xQueueGenericCreateStatic+0x56>
 800fc88:	68bb      	ldr	r3, [r7, #8]
 800fc8a:	2b00      	cmp	r3, #0
 800fc8c:	d001      	beq.n	800fc92 <xQueueGenericCreateStatic+0x5a>
 800fc8e:	2301      	movs	r3, #1
 800fc90:	e000      	b.n	800fc94 <xQueueGenericCreateStatic+0x5c>
 800fc92:	2300      	movs	r3, #0
 800fc94:	2b00      	cmp	r3, #0
 800fc96:	d10b      	bne.n	800fcb0 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 800fc98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fc9c:	f383 8811 	msr	BASEPRI, r3
 800fca0:	f3bf 8f6f 	isb	sy
 800fca4:	f3bf 8f4f 	dsb	sy
 800fca8:	623b      	str	r3, [r7, #32]
}
 800fcaa:	bf00      	nop
 800fcac:	bf00      	nop
 800fcae:	e7fd      	b.n	800fcac <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d102      	bne.n	800fcbc <xQueueGenericCreateStatic+0x84>
 800fcb6:	68bb      	ldr	r3, [r7, #8]
 800fcb8:	2b00      	cmp	r3, #0
 800fcba:	d101      	bne.n	800fcc0 <xQueueGenericCreateStatic+0x88>
 800fcbc:	2301      	movs	r3, #1
 800fcbe:	e000      	b.n	800fcc2 <xQueueGenericCreateStatic+0x8a>
 800fcc0:	2300      	movs	r3, #0
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d10b      	bne.n	800fcde <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 800fcc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcca:	f383 8811 	msr	BASEPRI, r3
 800fcce:	f3bf 8f6f 	isb	sy
 800fcd2:	f3bf 8f4f 	dsb	sy
 800fcd6:	61fb      	str	r3, [r7, #28]
}
 800fcd8:	bf00      	nop
 800fcda:	bf00      	nop
 800fcdc:	e7fd      	b.n	800fcda <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 800fcde:	2348      	movs	r3, #72	@ 0x48
 800fce0:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 800fce2:	697b      	ldr	r3, [r7, #20]
 800fce4:	2b48      	cmp	r3, #72	@ 0x48
 800fce6:	d00b      	beq.n	800fd00 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800fce8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fcec:	f383 8811 	msr	BASEPRI, r3
 800fcf0:	f3bf 8f6f 	isb	sy
 800fcf4:	f3bf 8f4f 	dsb	sy
 800fcf8:	61bb      	str	r3, [r7, #24]
}
 800fcfa:	bf00      	nop
 800fcfc:	bf00      	nop
 800fcfe:	e7fd      	b.n	800fcfc <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 800fd00:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800fd02:	683b      	ldr	r3, [r7, #0]
 800fd04:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800fd06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd08:	2b00      	cmp	r3, #0
 800fd0a:	d00d      	beq.n	800fd28 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 800fd0c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd0e:	2201      	movs	r2, #1
 800fd10:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fd14:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800fd18:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800fd1a:	9300      	str	r3, [sp, #0]
 800fd1c:	4613      	mov	r3, r2
 800fd1e:	687a      	ldr	r2, [r7, #4]
 800fd20:	68b9      	ldr	r1, [r7, #8]
 800fd22:	68f8      	ldr	r0, [r7, #12]
 800fd24:	f000 f840 	bl	800fda8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fd28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	3730      	adds	r7, #48	@ 0x30
 800fd2e:	46bd      	mov	sp, r7
 800fd30:	bd80      	pop	{r7, pc}

0800fd32 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800fd32:	b580      	push	{r7, lr}
 800fd34:	b08a      	sub	sp, #40	@ 0x28
 800fd36:	af02      	add	r7, sp, #8
 800fd38:	60f8      	str	r0, [r7, #12]
 800fd3a:	60b9      	str	r1, [r7, #8]
 800fd3c:	4613      	mov	r3, r2
 800fd3e:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800fd40:	68fb      	ldr	r3, [r7, #12]
 800fd42:	2b00      	cmp	r3, #0
 800fd44:	d10b      	bne.n	800fd5e <xQueueGenericCreate+0x2c>
	__asm volatile
 800fd46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fd4a:	f383 8811 	msr	BASEPRI, r3
 800fd4e:	f3bf 8f6f 	isb	sy
 800fd52:	f3bf 8f4f 	dsb	sy
 800fd56:	613b      	str	r3, [r7, #16]
}
 800fd58:	bf00      	nop
 800fd5a:	bf00      	nop
 800fd5c:	e7fd      	b.n	800fd5a <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800fd5e:	68fb      	ldr	r3, [r7, #12]
 800fd60:	68ba      	ldr	r2, [r7, #8]
 800fd62:	fb02 f303 	mul.w	r3, r2, r3
 800fd66:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800fd68:	69fb      	ldr	r3, [r7, #28]
 800fd6a:	3348      	adds	r3, #72	@ 0x48
 800fd6c:	4618      	mov	r0, r3
 800fd6e:	f002 f915 	bl	8011f9c <pvPortMalloc>
 800fd72:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800fd74:	69bb      	ldr	r3, [r7, #24]
 800fd76:	2b00      	cmp	r3, #0
 800fd78:	d011      	beq.n	800fd9e <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 800fd7a:	69bb      	ldr	r3, [r7, #24]
 800fd7c:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800fd7e:	697b      	ldr	r3, [r7, #20]
 800fd80:	3348      	adds	r3, #72	@ 0x48
 800fd82:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 800fd84:	69bb      	ldr	r3, [r7, #24]
 800fd86:	2200      	movs	r2, #0
 800fd88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800fd8c:	79fa      	ldrb	r2, [r7, #7]
 800fd8e:	69bb      	ldr	r3, [r7, #24]
 800fd90:	9300      	str	r3, [sp, #0]
 800fd92:	4613      	mov	r3, r2
 800fd94:	697a      	ldr	r2, [r7, #20]
 800fd96:	68b9      	ldr	r1, [r7, #8]
 800fd98:	68f8      	ldr	r0, [r7, #12]
 800fd9a:	f000 f805 	bl	800fda8 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800fd9e:	69bb      	ldr	r3, [r7, #24]
	}
 800fda0:	4618      	mov	r0, r3
 800fda2:	3720      	adds	r7, #32
 800fda4:	46bd      	mov	sp, r7
 800fda6:	bd80      	pop	{r7, pc}

0800fda8 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800fda8:	b580      	push	{r7, lr}
 800fdaa:	b084      	sub	sp, #16
 800fdac:	af00      	add	r7, sp, #0
 800fdae:	60f8      	str	r0, [r7, #12]
 800fdb0:	60b9      	str	r1, [r7, #8]
 800fdb2:	607a      	str	r2, [r7, #4]
 800fdb4:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 800fdb6:	68bb      	ldr	r3, [r7, #8]
 800fdb8:	2b00      	cmp	r3, #0
 800fdba:	d103      	bne.n	800fdc4 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800fdbc:	69bb      	ldr	r3, [r7, #24]
 800fdbe:	69ba      	ldr	r2, [r7, #24]
 800fdc0:	601a      	str	r2, [r3, #0]
 800fdc2:	e002      	b.n	800fdca <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 800fdc4:	69bb      	ldr	r3, [r7, #24]
 800fdc6:	687a      	ldr	r2, [r7, #4]
 800fdc8:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800fdca:	69bb      	ldr	r3, [r7, #24]
 800fdcc:	68fa      	ldr	r2, [r7, #12]
 800fdce:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 800fdd0:	69bb      	ldr	r3, [r7, #24]
 800fdd2:	68ba      	ldr	r2, [r7, #8]
 800fdd4:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800fdd6:	2101      	movs	r1, #1
 800fdd8:	69b8      	ldr	r0, [r7, #24]
 800fdda:	f7ff fec3 	bl	800fb64 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800fdde:	bf00      	nop
 800fde0:	3710      	adds	r7, #16
 800fde2:	46bd      	mov	sp, r7
 800fde4:	bd80      	pop	{r7, pc}

0800fde6 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 800fde6:	b580      	push	{r7, lr}
 800fde8:	b082      	sub	sp, #8
 800fdea:	af00      	add	r7, sp, #0
 800fdec:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800fdee:	687b      	ldr	r3, [r7, #4]
 800fdf0:	2b00      	cmp	r3, #0
 800fdf2:	d00e      	beq.n	800fe12 <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 800fdf4:	687b      	ldr	r3, [r7, #4]
 800fdf6:	2200      	movs	r2, #0
 800fdf8:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 800fdfa:	687b      	ldr	r3, [r7, #4]
 800fdfc:	2200      	movs	r2, #0
 800fdfe:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800fe00:	687b      	ldr	r3, [r7, #4]
 800fe02:	2200      	movs	r2, #0
 800fe04:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 800fe06:	2300      	movs	r3, #0
 800fe08:	2200      	movs	r2, #0
 800fe0a:	2100      	movs	r1, #0
 800fe0c:	6878      	ldr	r0, [r7, #4]
 800fe0e:	f000 f837 	bl	800fe80 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800fe12:	bf00      	nop
 800fe14:	3708      	adds	r7, #8
 800fe16:	46bd      	mov	sp, r7
 800fe18:	bd80      	pop	{r7, pc}

0800fe1a <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 800fe1a:	b580      	push	{r7, lr}
 800fe1c:	b086      	sub	sp, #24
 800fe1e:	af00      	add	r7, sp, #0
 800fe20:	4603      	mov	r3, r0
 800fe22:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800fe24:	2301      	movs	r3, #1
 800fe26:	617b      	str	r3, [r7, #20]
 800fe28:	2300      	movs	r3, #0
 800fe2a:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 800fe2c:	79fb      	ldrb	r3, [r7, #7]
 800fe2e:	461a      	mov	r2, r3
 800fe30:	6939      	ldr	r1, [r7, #16]
 800fe32:	6978      	ldr	r0, [r7, #20]
 800fe34:	f7ff ff7d 	bl	800fd32 <xQueueGenericCreate>
 800fe38:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800fe3a:	68f8      	ldr	r0, [r7, #12]
 800fe3c:	f7ff ffd3 	bl	800fde6 <prvInitialiseMutex>

		return xNewQueue;
 800fe40:	68fb      	ldr	r3, [r7, #12]
	}
 800fe42:	4618      	mov	r0, r3
 800fe44:	3718      	adds	r7, #24
 800fe46:	46bd      	mov	sp, r7
 800fe48:	bd80      	pop	{r7, pc}

0800fe4a <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 800fe4a:	b580      	push	{r7, lr}
 800fe4c:	b088      	sub	sp, #32
 800fe4e:	af02      	add	r7, sp, #8
 800fe50:	4603      	mov	r3, r0
 800fe52:	6039      	str	r1, [r7, #0]
 800fe54:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 800fe56:	2301      	movs	r3, #1
 800fe58:	617b      	str	r3, [r7, #20]
 800fe5a:	2300      	movs	r3, #0
 800fe5c:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800fe5e:	79fb      	ldrb	r3, [r7, #7]
 800fe60:	9300      	str	r3, [sp, #0]
 800fe62:	683b      	ldr	r3, [r7, #0]
 800fe64:	2200      	movs	r2, #0
 800fe66:	6939      	ldr	r1, [r7, #16]
 800fe68:	6978      	ldr	r0, [r7, #20]
 800fe6a:	f7ff fee5 	bl	800fc38 <xQueueGenericCreateStatic>
 800fe6e:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 800fe70:	68f8      	ldr	r0, [r7, #12]
 800fe72:	f7ff ffb8 	bl	800fde6 <prvInitialiseMutex>

		return xNewQueue;
 800fe76:	68fb      	ldr	r3, [r7, #12]
	}
 800fe78:	4618      	mov	r0, r3
 800fe7a:	3718      	adds	r7, #24
 800fe7c:	46bd      	mov	sp, r7
 800fe7e:	bd80      	pop	{r7, pc}

0800fe80 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 800fe80:	b580      	push	{r7, lr}
 800fe82:	b08e      	sub	sp, #56	@ 0x38
 800fe84:	af00      	add	r7, sp, #0
 800fe86:	60f8      	str	r0, [r7, #12]
 800fe88:	60b9      	str	r1, [r7, #8]
 800fe8a:	607a      	str	r2, [r7, #4]
 800fe8c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800fe8e:	2300      	movs	r3, #0
 800fe90:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 800fe92:	68fb      	ldr	r3, [r7, #12]
 800fe94:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 800fe96:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fe98:	2b00      	cmp	r3, #0
 800fe9a:	d10b      	bne.n	800feb4 <xQueueGenericSend+0x34>
	__asm volatile
 800fe9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fea0:	f383 8811 	msr	BASEPRI, r3
 800fea4:	f3bf 8f6f 	isb	sy
 800fea8:	f3bf 8f4f 	dsb	sy
 800feac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800feae:	bf00      	nop
 800feb0:	bf00      	nop
 800feb2:	e7fd      	b.n	800feb0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800feb4:	68bb      	ldr	r3, [r7, #8]
 800feb6:	2b00      	cmp	r3, #0
 800feb8:	d103      	bne.n	800fec2 <xQueueGenericSend+0x42>
 800feba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800febc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800febe:	2b00      	cmp	r3, #0
 800fec0:	d101      	bne.n	800fec6 <xQueueGenericSend+0x46>
 800fec2:	2301      	movs	r3, #1
 800fec4:	e000      	b.n	800fec8 <xQueueGenericSend+0x48>
 800fec6:	2300      	movs	r3, #0
 800fec8:	2b00      	cmp	r3, #0
 800feca:	d10b      	bne.n	800fee4 <xQueueGenericSend+0x64>
	__asm volatile
 800fecc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800fed0:	f383 8811 	msr	BASEPRI, r3
 800fed4:	f3bf 8f6f 	isb	sy
 800fed8:	f3bf 8f4f 	dsb	sy
 800fedc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 800fede:	bf00      	nop
 800fee0:	bf00      	nop
 800fee2:	e7fd      	b.n	800fee0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 800fee4:	683b      	ldr	r3, [r7, #0]
 800fee6:	2b02      	cmp	r3, #2
 800fee8:	d103      	bne.n	800fef2 <xQueueGenericSend+0x72>
 800feea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800feec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800feee:	2b01      	cmp	r3, #1
 800fef0:	d101      	bne.n	800fef6 <xQueueGenericSend+0x76>
 800fef2:	2301      	movs	r3, #1
 800fef4:	e000      	b.n	800fef8 <xQueueGenericSend+0x78>
 800fef6:	2300      	movs	r3, #0
 800fef8:	2b00      	cmp	r3, #0
 800fefa:	d10b      	bne.n	800ff14 <xQueueGenericSend+0x94>
	__asm volatile
 800fefc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff00:	f383 8811 	msr	BASEPRI, r3
 800ff04:	f3bf 8f6f 	isb	sy
 800ff08:	f3bf 8f4f 	dsb	sy
 800ff0c:	623b      	str	r3, [r7, #32]
}
 800ff0e:	bf00      	nop
 800ff10:	bf00      	nop
 800ff12:	e7fd      	b.n	800ff10 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800ff14:	f001 fbc8 	bl	80116a8 <xTaskGetSchedulerState>
 800ff18:	4603      	mov	r3, r0
 800ff1a:	2b00      	cmp	r3, #0
 800ff1c:	d102      	bne.n	800ff24 <xQueueGenericSend+0xa4>
 800ff1e:	687b      	ldr	r3, [r7, #4]
 800ff20:	2b00      	cmp	r3, #0
 800ff22:	d101      	bne.n	800ff28 <xQueueGenericSend+0xa8>
 800ff24:	2301      	movs	r3, #1
 800ff26:	e000      	b.n	800ff2a <xQueueGenericSend+0xaa>
 800ff28:	2300      	movs	r3, #0
 800ff2a:	2b00      	cmp	r3, #0
 800ff2c:	d10b      	bne.n	800ff46 <xQueueGenericSend+0xc6>
	__asm volatile
 800ff2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ff32:	f383 8811 	msr	BASEPRI, r3
 800ff36:	f3bf 8f6f 	isb	sy
 800ff3a:	f3bf 8f4f 	dsb	sy
 800ff3e:	61fb      	str	r3, [r7, #28]
}
 800ff40:	bf00      	nop
 800ff42:	bf00      	nop
 800ff44:	e7fd      	b.n	800ff42 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800ff46:	f001 ff07 	bl	8011d58 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800ff4a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff4c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800ff4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800ff52:	429a      	cmp	r2, r3
 800ff54:	d302      	bcc.n	800ff5c <xQueueGenericSend+0xdc>
 800ff56:	683b      	ldr	r3, [r7, #0]
 800ff58:	2b02      	cmp	r3, #2
 800ff5a:	d129      	bne.n	800ffb0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800ff5c:	683a      	ldr	r2, [r7, #0]
 800ff5e:	68b9      	ldr	r1, [r7, #8]
 800ff60:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800ff62:	f000 fc6d 	bl	8010840 <prvCopyDataToQueue>
 800ff66:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800ff68:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff6a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ff6c:	2b00      	cmp	r3, #0
 800ff6e:	d010      	beq.n	800ff92 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800ff70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff72:	3324      	adds	r3, #36	@ 0x24
 800ff74:	4618      	mov	r0, r3
 800ff76:	f001 f9d7 	bl	8011328 <xTaskRemoveFromEventList>
 800ff7a:	4603      	mov	r3, r0
 800ff7c:	2b00      	cmp	r3, #0
 800ff7e:	d013      	beq.n	800ffa8 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 800ff80:	4b3f      	ldr	r3, [pc, #252]	@ (8010080 <xQueueGenericSend+0x200>)
 800ff82:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff86:	601a      	str	r2, [r3, #0]
 800ff88:	f3bf 8f4f 	dsb	sy
 800ff8c:	f3bf 8f6f 	isb	sy
 800ff90:	e00a      	b.n	800ffa8 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 800ff92:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800ff94:	2b00      	cmp	r3, #0
 800ff96:	d007      	beq.n	800ffa8 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 800ff98:	4b39      	ldr	r3, [pc, #228]	@ (8010080 <xQueueGenericSend+0x200>)
 800ff9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ff9e:	601a      	str	r2, [r3, #0]
 800ffa0:	f3bf 8f4f 	dsb	sy
 800ffa4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 800ffa8:	f001 ff08 	bl	8011dbc <vPortExitCritical>
				return pdPASS;
 800ffac:	2301      	movs	r3, #1
 800ffae:	e063      	b.n	8010078 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800ffb0:	687b      	ldr	r3, [r7, #4]
 800ffb2:	2b00      	cmp	r3, #0
 800ffb4:	d103      	bne.n	800ffbe <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 800ffb6:	f001 ff01 	bl	8011dbc <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 800ffba:	2300      	movs	r3, #0
 800ffbc:	e05c      	b.n	8010078 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 800ffbe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	d106      	bne.n	800ffd2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800ffc4:	f107 0314 	add.w	r3, r7, #20
 800ffc8:	4618      	mov	r0, r3
 800ffca:	f001 fa11 	bl	80113f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 800ffce:	2301      	movs	r3, #1
 800ffd0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 800ffd2:	f001 fef3 	bl	8011dbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 800ffd6:	f000 ff9d 	bl	8010f14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 800ffda:	f001 febd 	bl	8011d58 <vPortEnterCritical>
 800ffde:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffe0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800ffe4:	b25b      	sxtb	r3, r3
 800ffe6:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ffea:	d103      	bne.n	800fff4 <xQueueGenericSend+0x174>
 800ffec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ffee:	2200      	movs	r2, #0
 800fff0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800fff4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800fff6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800fffa:	b25b      	sxtb	r3, r3
 800fffc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010000:	d103      	bne.n	801000a <xQueueGenericSend+0x18a>
 8010002:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010004:	2200      	movs	r2, #0
 8010006:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801000a:	f001 fed7 	bl	8011dbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 801000e:	1d3a      	adds	r2, r7, #4
 8010010:	f107 0314 	add.w	r3, r7, #20
 8010014:	4611      	mov	r1, r2
 8010016:	4618      	mov	r0, r3
 8010018:	f001 fa00 	bl	801141c <xTaskCheckForTimeOut>
 801001c:	4603      	mov	r3, r0
 801001e:	2b00      	cmp	r3, #0
 8010020:	d124      	bne.n	801006c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8010022:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010024:	f000 fd04 	bl	8010a30 <prvIsQueueFull>
 8010028:	4603      	mov	r3, r0
 801002a:	2b00      	cmp	r3, #0
 801002c:	d018      	beq.n	8010060 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 801002e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010030:	3310      	adds	r3, #16
 8010032:	687a      	ldr	r2, [r7, #4]
 8010034:	4611      	mov	r1, r2
 8010036:	4618      	mov	r0, r3
 8010038:	f001 f950 	bl	80112dc <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 801003c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801003e:	f000 fc8f 	bl	8010960 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8010042:	f000 ff75 	bl	8010f30 <xTaskResumeAll>
 8010046:	4603      	mov	r3, r0
 8010048:	2b00      	cmp	r3, #0
 801004a:	f47f af7c 	bne.w	800ff46 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 801004e:	4b0c      	ldr	r3, [pc, #48]	@ (8010080 <xQueueGenericSend+0x200>)
 8010050:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010054:	601a      	str	r2, [r3, #0]
 8010056:	f3bf 8f4f 	dsb	sy
 801005a:	f3bf 8f6f 	isb	sy
 801005e:	e772      	b.n	800ff46 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8010060:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8010062:	f000 fc7d 	bl	8010960 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010066:	f000 ff63 	bl	8010f30 <xTaskResumeAll>
 801006a:	e76c      	b.n	800ff46 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 801006c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801006e:	f000 fc77 	bl	8010960 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010072:	f000 ff5d 	bl	8010f30 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8010076:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8010078:	4618      	mov	r0, r3
 801007a:	3738      	adds	r7, #56	@ 0x38
 801007c:	46bd      	mov	sp, r7
 801007e:	bd80      	pop	{r7, pc}
 8010080:	e000ed04 	.word	0xe000ed04

08010084 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8010084:	b580      	push	{r7, lr}
 8010086:	b090      	sub	sp, #64	@ 0x40
 8010088:	af00      	add	r7, sp, #0
 801008a:	60f8      	str	r0, [r7, #12]
 801008c:	60b9      	str	r1, [r7, #8]
 801008e:	607a      	str	r2, [r7, #4]
 8010090:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8010092:	68fb      	ldr	r3, [r7, #12]
 8010094:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8010096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010098:	2b00      	cmp	r3, #0
 801009a:	d10b      	bne.n	80100b4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 801009c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100a0:	f383 8811 	msr	BASEPRI, r3
 80100a4:	f3bf 8f6f 	isb	sy
 80100a8:	f3bf 8f4f 	dsb	sy
 80100ac:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80100ae:	bf00      	nop
 80100b0:	bf00      	nop
 80100b2:	e7fd      	b.n	80100b0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80100b4:	68bb      	ldr	r3, [r7, #8]
 80100b6:	2b00      	cmp	r3, #0
 80100b8:	d103      	bne.n	80100c2 <xQueueGenericSendFromISR+0x3e>
 80100ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80100be:	2b00      	cmp	r3, #0
 80100c0:	d101      	bne.n	80100c6 <xQueueGenericSendFromISR+0x42>
 80100c2:	2301      	movs	r3, #1
 80100c4:	e000      	b.n	80100c8 <xQueueGenericSendFromISR+0x44>
 80100c6:	2300      	movs	r3, #0
 80100c8:	2b00      	cmp	r3, #0
 80100ca:	d10b      	bne.n	80100e4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80100cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80100d0:	f383 8811 	msr	BASEPRI, r3
 80100d4:	f3bf 8f6f 	isb	sy
 80100d8:	f3bf 8f4f 	dsb	sy
 80100dc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80100de:	bf00      	nop
 80100e0:	bf00      	nop
 80100e2:	e7fd      	b.n	80100e0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80100e4:	683b      	ldr	r3, [r7, #0]
 80100e6:	2b02      	cmp	r3, #2
 80100e8:	d103      	bne.n	80100f2 <xQueueGenericSendFromISR+0x6e>
 80100ea:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80100ec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80100ee:	2b01      	cmp	r3, #1
 80100f0:	d101      	bne.n	80100f6 <xQueueGenericSendFromISR+0x72>
 80100f2:	2301      	movs	r3, #1
 80100f4:	e000      	b.n	80100f8 <xQueueGenericSendFromISR+0x74>
 80100f6:	2300      	movs	r3, #0
 80100f8:	2b00      	cmp	r3, #0
 80100fa:	d10b      	bne.n	8010114 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80100fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010100:	f383 8811 	msr	BASEPRI, r3
 8010104:	f3bf 8f6f 	isb	sy
 8010108:	f3bf 8f4f 	dsb	sy
 801010c:	623b      	str	r3, [r7, #32]
}
 801010e:	bf00      	nop
 8010110:	bf00      	nop
 8010112:	e7fd      	b.n	8010110 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010114:	f001 ff00 	bl	8011f18 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8010118:	f3ef 8211 	mrs	r2, BASEPRI
 801011c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010120:	f383 8811 	msr	BASEPRI, r3
 8010124:	f3bf 8f6f 	isb	sy
 8010128:	f3bf 8f4f 	dsb	sy
 801012c:	61fa      	str	r2, [r7, #28]
 801012e:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8010130:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010132:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8010134:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010136:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010138:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801013a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801013c:	429a      	cmp	r2, r3
 801013e:	d302      	bcc.n	8010146 <xQueueGenericSendFromISR+0xc2>
 8010140:	683b      	ldr	r3, [r7, #0]
 8010142:	2b02      	cmp	r3, #2
 8010144:	d12f      	bne.n	80101a6 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8010146:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010148:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801014c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010150:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010152:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010154:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8010156:	683a      	ldr	r2, [r7, #0]
 8010158:	68b9      	ldr	r1, [r7, #8]
 801015a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 801015c:	f000 fb70 	bl	8010840 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010160:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8010164:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010168:	d112      	bne.n	8010190 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801016a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801016c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801016e:	2b00      	cmp	r3, #0
 8010170:	d016      	beq.n	80101a0 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010172:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010174:	3324      	adds	r3, #36	@ 0x24
 8010176:	4618      	mov	r0, r3
 8010178:	f001 f8d6 	bl	8011328 <xTaskRemoveFromEventList>
 801017c:	4603      	mov	r3, r0
 801017e:	2b00      	cmp	r3, #0
 8010180:	d00e      	beq.n	80101a0 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8010182:	687b      	ldr	r3, [r7, #4]
 8010184:	2b00      	cmp	r3, #0
 8010186:	d00b      	beq.n	80101a0 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8010188:	687b      	ldr	r3, [r7, #4]
 801018a:	2201      	movs	r2, #1
 801018c:	601a      	str	r2, [r3, #0]
 801018e:	e007      	b.n	80101a0 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8010190:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8010194:	3301      	adds	r3, #1
 8010196:	b2db      	uxtb	r3, r3
 8010198:	b25a      	sxtb	r2, r3
 801019a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 801019c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80101a0:	2301      	movs	r3, #1
 80101a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 80101a4:	e001      	b.n	80101aa <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80101a6:	2300      	movs	r3, #0
 80101a8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80101aa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80101ac:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80101ae:	697b      	ldr	r3, [r7, #20]
 80101b0:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80101b4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80101b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80101b8:	4618      	mov	r0, r3
 80101ba:	3740      	adds	r7, #64	@ 0x40
 80101bc:	46bd      	mov	sp, r7
 80101be:	bd80      	pop	{r7, pc}

080101c0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80101c0:	b580      	push	{r7, lr}
 80101c2:	b08e      	sub	sp, #56	@ 0x38
 80101c4:	af00      	add	r7, sp, #0
 80101c6:	6078      	str	r0, [r7, #4]
 80101c8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80101ca:	687b      	ldr	r3, [r7, #4]
 80101cc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80101ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d10b      	bne.n	80101ec <xQueueGiveFromISR+0x2c>
	__asm volatile
 80101d4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101d8:	f383 8811 	msr	BASEPRI, r3
 80101dc:	f3bf 8f6f 	isb	sy
 80101e0:	f3bf 8f4f 	dsb	sy
 80101e4:	623b      	str	r3, [r7, #32]
}
 80101e6:	bf00      	nop
 80101e8:	bf00      	nop
 80101ea:	e7fd      	b.n	80101e8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80101ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80101ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80101f0:	2b00      	cmp	r3, #0
 80101f2:	d00b      	beq.n	801020c <xQueueGiveFromISR+0x4c>
	__asm volatile
 80101f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80101f8:	f383 8811 	msr	BASEPRI, r3
 80101fc:	f3bf 8f6f 	isb	sy
 8010200:	f3bf 8f4f 	dsb	sy
 8010204:	61fb      	str	r3, [r7, #28]
}
 8010206:	bf00      	nop
 8010208:	bf00      	nop
 801020a:	e7fd      	b.n	8010208 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 801020c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801020e:	681b      	ldr	r3, [r3, #0]
 8010210:	2b00      	cmp	r3, #0
 8010212:	d103      	bne.n	801021c <xQueueGiveFromISR+0x5c>
 8010214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010216:	689b      	ldr	r3, [r3, #8]
 8010218:	2b00      	cmp	r3, #0
 801021a:	d101      	bne.n	8010220 <xQueueGiveFromISR+0x60>
 801021c:	2301      	movs	r3, #1
 801021e:	e000      	b.n	8010222 <xQueueGiveFromISR+0x62>
 8010220:	2300      	movs	r3, #0
 8010222:	2b00      	cmp	r3, #0
 8010224:	d10b      	bne.n	801023e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8010226:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801022a:	f383 8811 	msr	BASEPRI, r3
 801022e:	f3bf 8f6f 	isb	sy
 8010232:	f3bf 8f4f 	dsb	sy
 8010236:	61bb      	str	r3, [r7, #24]
}
 8010238:	bf00      	nop
 801023a:	bf00      	nop
 801023c:	e7fd      	b.n	801023a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 801023e:	f001 fe6b 	bl	8011f18 <vPortValidateInterruptPriority>
	__asm volatile
 8010242:	f3ef 8211 	mrs	r2, BASEPRI
 8010246:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801024a:	f383 8811 	msr	BASEPRI, r3
 801024e:	f3bf 8f6f 	isb	sy
 8010252:	f3bf 8f4f 	dsb	sy
 8010256:	617a      	str	r2, [r7, #20]
 8010258:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 801025a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 801025c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 801025e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010260:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010262:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8010264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010266:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010268:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801026a:	429a      	cmp	r2, r3
 801026c:	d22b      	bcs.n	80102c6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 801026e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010270:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010274:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010278:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801027a:	1c5a      	adds	r2, r3, #1
 801027c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801027e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8010280:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8010284:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010288:	d112      	bne.n	80102b0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 801028a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801028c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801028e:	2b00      	cmp	r3, #0
 8010290:	d016      	beq.n	80102c0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8010292:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010294:	3324      	adds	r3, #36	@ 0x24
 8010296:	4618      	mov	r0, r3
 8010298:	f001 f846 	bl	8011328 <xTaskRemoveFromEventList>
 801029c:	4603      	mov	r3, r0
 801029e:	2b00      	cmp	r3, #0
 80102a0:	d00e      	beq.n	80102c0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80102a2:	683b      	ldr	r3, [r7, #0]
 80102a4:	2b00      	cmp	r3, #0
 80102a6:	d00b      	beq.n	80102c0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80102a8:	683b      	ldr	r3, [r7, #0]
 80102aa:	2201      	movs	r2, #1
 80102ac:	601a      	str	r2, [r3, #0]
 80102ae:	e007      	b.n	80102c0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80102b0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80102b4:	3301      	adds	r3, #1
 80102b6:	b2db      	uxtb	r3, r3
 80102b8:	b25a      	sxtb	r2, r3
 80102ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80102bc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80102c0:	2301      	movs	r3, #1
 80102c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80102c4:	e001      	b.n	80102ca <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80102c6:	2300      	movs	r3, #0
 80102c8:	637b      	str	r3, [r7, #52]	@ 0x34
 80102ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80102cc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	f383 8811 	msr	BASEPRI, r3
}
 80102d4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80102d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80102d8:	4618      	mov	r0, r3
 80102da:	3738      	adds	r7, #56	@ 0x38
 80102dc:	46bd      	mov	sp, r7
 80102de:	bd80      	pop	{r7, pc}

080102e0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80102e0:	b580      	push	{r7, lr}
 80102e2:	b08c      	sub	sp, #48	@ 0x30
 80102e4:	af00      	add	r7, sp, #0
 80102e6:	60f8      	str	r0, [r7, #12]
 80102e8:	60b9      	str	r1, [r7, #8]
 80102ea:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80102ec:	2300      	movs	r3, #0
 80102ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80102f0:	68fb      	ldr	r3, [r7, #12]
 80102f2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80102f4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80102f6:	2b00      	cmp	r3, #0
 80102f8:	d10b      	bne.n	8010312 <xQueueReceive+0x32>
	__asm volatile
 80102fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80102fe:	f383 8811 	msr	BASEPRI, r3
 8010302:	f3bf 8f6f 	isb	sy
 8010306:	f3bf 8f4f 	dsb	sy
 801030a:	623b      	str	r3, [r7, #32]
}
 801030c:	bf00      	nop
 801030e:	bf00      	nop
 8010310:	e7fd      	b.n	801030e <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8010312:	68bb      	ldr	r3, [r7, #8]
 8010314:	2b00      	cmp	r3, #0
 8010316:	d103      	bne.n	8010320 <xQueueReceive+0x40>
 8010318:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801031a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801031c:	2b00      	cmp	r3, #0
 801031e:	d101      	bne.n	8010324 <xQueueReceive+0x44>
 8010320:	2301      	movs	r3, #1
 8010322:	e000      	b.n	8010326 <xQueueReceive+0x46>
 8010324:	2300      	movs	r3, #0
 8010326:	2b00      	cmp	r3, #0
 8010328:	d10b      	bne.n	8010342 <xQueueReceive+0x62>
	__asm volatile
 801032a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801032e:	f383 8811 	msr	BASEPRI, r3
 8010332:	f3bf 8f6f 	isb	sy
 8010336:	f3bf 8f4f 	dsb	sy
 801033a:	61fb      	str	r3, [r7, #28]
}
 801033c:	bf00      	nop
 801033e:	bf00      	nop
 8010340:	e7fd      	b.n	801033e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8010342:	f001 f9b1 	bl	80116a8 <xTaskGetSchedulerState>
 8010346:	4603      	mov	r3, r0
 8010348:	2b00      	cmp	r3, #0
 801034a:	d102      	bne.n	8010352 <xQueueReceive+0x72>
 801034c:	687b      	ldr	r3, [r7, #4]
 801034e:	2b00      	cmp	r3, #0
 8010350:	d101      	bne.n	8010356 <xQueueReceive+0x76>
 8010352:	2301      	movs	r3, #1
 8010354:	e000      	b.n	8010358 <xQueueReceive+0x78>
 8010356:	2300      	movs	r3, #0
 8010358:	2b00      	cmp	r3, #0
 801035a:	d10b      	bne.n	8010374 <xQueueReceive+0x94>
	__asm volatile
 801035c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010360:	f383 8811 	msr	BASEPRI, r3
 8010364:	f3bf 8f6f 	isb	sy
 8010368:	f3bf 8f4f 	dsb	sy
 801036c:	61bb      	str	r3, [r7, #24]
}
 801036e:	bf00      	nop
 8010370:	bf00      	nop
 8010372:	e7fd      	b.n	8010370 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8010374:	f001 fcf0 	bl	8011d58 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010378:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801037a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 801037c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801037e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010380:	2b00      	cmp	r3, #0
 8010382:	d01f      	beq.n	80103c4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010384:	68b9      	ldr	r1, [r7, #8]
 8010386:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010388:	f000 fac4 	bl	8010914 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 801038c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801038e:	1e5a      	subs	r2, r3, #1
 8010390:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010392:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010394:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010396:	691b      	ldr	r3, [r3, #16]
 8010398:	2b00      	cmp	r3, #0
 801039a:	d00f      	beq.n	80103bc <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801039c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801039e:	3310      	adds	r3, #16
 80103a0:	4618      	mov	r0, r3
 80103a2:	f000 ffc1 	bl	8011328 <xTaskRemoveFromEventList>
 80103a6:	4603      	mov	r3, r0
 80103a8:	2b00      	cmp	r3, #0
 80103aa:	d007      	beq.n	80103bc <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80103ac:	4b3c      	ldr	r3, [pc, #240]	@ (80104a0 <xQueueReceive+0x1c0>)
 80103ae:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80103b2:	601a      	str	r2, [r3, #0]
 80103b4:	f3bf 8f4f 	dsb	sy
 80103b8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80103bc:	f001 fcfe 	bl	8011dbc <vPortExitCritical>
				return pdPASS;
 80103c0:	2301      	movs	r3, #1
 80103c2:	e069      	b.n	8010498 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80103c4:	687b      	ldr	r3, [r7, #4]
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	d103      	bne.n	80103d2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80103ca:	f001 fcf7 	bl	8011dbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80103ce:	2300      	movs	r3, #0
 80103d0:	e062      	b.n	8010498 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80103d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80103d4:	2b00      	cmp	r3, #0
 80103d6:	d106      	bne.n	80103e6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80103d8:	f107 0310 	add.w	r3, r7, #16
 80103dc:	4618      	mov	r0, r3
 80103de:	f001 f807 	bl	80113f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80103e2:	2301      	movs	r3, #1
 80103e4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80103e6:	f001 fce9 	bl	8011dbc <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80103ea:	f000 fd93 	bl	8010f14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80103ee:	f001 fcb3 	bl	8011d58 <vPortEnterCritical>
 80103f2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80103f4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80103f8:	b25b      	sxtb	r3, r3
 80103fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80103fe:	d103      	bne.n	8010408 <xQueueReceive+0x128>
 8010400:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010402:	2200      	movs	r2, #0
 8010404:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8010408:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801040a:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801040e:	b25b      	sxtb	r3, r3
 8010410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010414:	d103      	bne.n	801041e <xQueueReceive+0x13e>
 8010416:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010418:	2200      	movs	r2, #0
 801041a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 801041e:	f001 fccd 	bl	8011dbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010422:	1d3a      	adds	r2, r7, #4
 8010424:	f107 0310 	add.w	r3, r7, #16
 8010428:	4611      	mov	r1, r2
 801042a:	4618      	mov	r0, r3
 801042c:	f000 fff6 	bl	801141c <xTaskCheckForTimeOut>
 8010430:	4603      	mov	r3, r0
 8010432:	2b00      	cmp	r3, #0
 8010434:	d123      	bne.n	801047e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010436:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010438:	f000 fae4 	bl	8010a04 <prvIsQueueEmpty>
 801043c:	4603      	mov	r3, r0
 801043e:	2b00      	cmp	r3, #0
 8010440:	d017      	beq.n	8010472 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8010442:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010444:	3324      	adds	r3, #36	@ 0x24
 8010446:	687a      	ldr	r2, [r7, #4]
 8010448:	4611      	mov	r1, r2
 801044a:	4618      	mov	r0, r3
 801044c:	f000 ff46 	bl	80112dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8010450:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010452:	f000 fa85 	bl	8010960 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010456:	f000 fd6b 	bl	8010f30 <xTaskResumeAll>
 801045a:	4603      	mov	r3, r0
 801045c:	2b00      	cmp	r3, #0
 801045e:	d189      	bne.n	8010374 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8010460:	4b0f      	ldr	r3, [pc, #60]	@ (80104a0 <xQueueReceive+0x1c0>)
 8010462:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010466:	601a      	str	r2, [r3, #0]
 8010468:	f3bf 8f4f 	dsb	sy
 801046c:	f3bf 8f6f 	isb	sy
 8010470:	e780      	b.n	8010374 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8010472:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010474:	f000 fa74 	bl	8010960 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010478:	f000 fd5a 	bl	8010f30 <xTaskResumeAll>
 801047c:	e77a      	b.n	8010374 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801047e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8010480:	f000 fa6e 	bl	8010960 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010484:	f000 fd54 	bl	8010f30 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010488:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801048a:	f000 fabb 	bl	8010a04 <prvIsQueueEmpty>
 801048e:	4603      	mov	r3, r0
 8010490:	2b00      	cmp	r3, #0
 8010492:	f43f af6f 	beq.w	8010374 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8010496:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8010498:	4618      	mov	r0, r3
 801049a:	3730      	adds	r7, #48	@ 0x30
 801049c:	46bd      	mov	sp, r7
 801049e:	bd80      	pop	{r7, pc}
 80104a0:	e000ed04 	.word	0xe000ed04

080104a4 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80104a4:	b580      	push	{r7, lr}
 80104a6:	b08e      	sub	sp, #56	@ 0x38
 80104a8:	af00      	add	r7, sp, #0
 80104aa:	6078      	str	r0, [r7, #4]
 80104ac:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80104ae:	2300      	movs	r3, #0
 80104b0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80104b2:	687b      	ldr	r3, [r7, #4]
 80104b4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80104b6:	2300      	movs	r3, #0
 80104b8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80104ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d10b      	bne.n	80104d8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80104c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104c4:	f383 8811 	msr	BASEPRI, r3
 80104c8:	f3bf 8f6f 	isb	sy
 80104cc:	f3bf 8f4f 	dsb	sy
 80104d0:	623b      	str	r3, [r7, #32]
}
 80104d2:	bf00      	nop
 80104d4:	bf00      	nop
 80104d6:	e7fd      	b.n	80104d4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80104d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80104da:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80104dc:	2b00      	cmp	r3, #0
 80104de:	d00b      	beq.n	80104f8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80104e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80104e4:	f383 8811 	msr	BASEPRI, r3
 80104e8:	f3bf 8f6f 	isb	sy
 80104ec:	f3bf 8f4f 	dsb	sy
 80104f0:	61fb      	str	r3, [r7, #28]
}
 80104f2:	bf00      	nop
 80104f4:	bf00      	nop
 80104f6:	e7fd      	b.n	80104f4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80104f8:	f001 f8d6 	bl	80116a8 <xTaskGetSchedulerState>
 80104fc:	4603      	mov	r3, r0
 80104fe:	2b00      	cmp	r3, #0
 8010500:	d102      	bne.n	8010508 <xQueueSemaphoreTake+0x64>
 8010502:	683b      	ldr	r3, [r7, #0]
 8010504:	2b00      	cmp	r3, #0
 8010506:	d101      	bne.n	801050c <xQueueSemaphoreTake+0x68>
 8010508:	2301      	movs	r3, #1
 801050a:	e000      	b.n	801050e <xQueueSemaphoreTake+0x6a>
 801050c:	2300      	movs	r3, #0
 801050e:	2b00      	cmp	r3, #0
 8010510:	d10b      	bne.n	801052a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8010512:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010516:	f383 8811 	msr	BASEPRI, r3
 801051a:	f3bf 8f6f 	isb	sy
 801051e:	f3bf 8f4f 	dsb	sy
 8010522:	61bb      	str	r3, [r7, #24]
}
 8010524:	bf00      	nop
 8010526:	bf00      	nop
 8010528:	e7fd      	b.n	8010526 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 801052a:	f001 fc15 	bl	8011d58 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 801052e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010530:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010532:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8010534:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010536:	2b00      	cmp	r3, #0
 8010538:	d024      	beq.n	8010584 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 801053a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801053c:	1e5a      	subs	r2, r3, #1
 801053e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010540:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010542:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010544:	681b      	ldr	r3, [r3, #0]
 8010546:	2b00      	cmp	r3, #0
 8010548:	d104      	bne.n	8010554 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 801054a:	f001 fa59 	bl	8011a00 <pvTaskIncrementMutexHeldCount>
 801054e:	4602      	mov	r2, r0
 8010550:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010552:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010554:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010556:	691b      	ldr	r3, [r3, #16]
 8010558:	2b00      	cmp	r3, #0
 801055a:	d00f      	beq.n	801057c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801055c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801055e:	3310      	adds	r3, #16
 8010560:	4618      	mov	r0, r3
 8010562:	f000 fee1 	bl	8011328 <xTaskRemoveFromEventList>
 8010566:	4603      	mov	r3, r0
 8010568:	2b00      	cmp	r3, #0
 801056a:	d007      	beq.n	801057c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 801056c:	4b54      	ldr	r3, [pc, #336]	@ (80106c0 <xQueueSemaphoreTake+0x21c>)
 801056e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010572:	601a      	str	r2, [r3, #0]
 8010574:	f3bf 8f4f 	dsb	sy
 8010578:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 801057c:	f001 fc1e 	bl	8011dbc <vPortExitCritical>
				return pdPASS;
 8010580:	2301      	movs	r3, #1
 8010582:	e098      	b.n	80106b6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8010584:	683b      	ldr	r3, [r7, #0]
 8010586:	2b00      	cmp	r3, #0
 8010588:	d112      	bne.n	80105b0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 801058a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801058c:	2b00      	cmp	r3, #0
 801058e:	d00b      	beq.n	80105a8 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8010590:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010594:	f383 8811 	msr	BASEPRI, r3
 8010598:	f3bf 8f6f 	isb	sy
 801059c:	f3bf 8f4f 	dsb	sy
 80105a0:	617b      	str	r3, [r7, #20]
}
 80105a2:	bf00      	nop
 80105a4:	bf00      	nop
 80105a6:	e7fd      	b.n	80105a4 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80105a8:	f001 fc08 	bl	8011dbc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80105ac:	2300      	movs	r3, #0
 80105ae:	e082      	b.n	80106b6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80105b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80105b2:	2b00      	cmp	r3, #0
 80105b4:	d106      	bne.n	80105c4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80105b6:	f107 030c 	add.w	r3, r7, #12
 80105ba:	4618      	mov	r0, r3
 80105bc:	f000 ff18 	bl	80113f0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80105c0:	2301      	movs	r3, #1
 80105c2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80105c4:	f001 fbfa 	bl	8011dbc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80105c8:	f000 fca4 	bl	8010f14 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80105cc:	f001 fbc4 	bl	8011d58 <vPortEnterCritical>
 80105d0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105d2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80105d6:	b25b      	sxtb	r3, r3
 80105d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105dc:	d103      	bne.n	80105e6 <xQueueSemaphoreTake+0x142>
 80105de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105e0:	2200      	movs	r2, #0
 80105e2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80105e6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105e8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80105ec:	b25b      	sxtb	r3, r3
 80105ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105f2:	d103      	bne.n	80105fc <xQueueSemaphoreTake+0x158>
 80105f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80105f6:	2200      	movs	r2, #0
 80105f8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80105fc:	f001 fbde 	bl	8011dbc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8010600:	463a      	mov	r2, r7
 8010602:	f107 030c 	add.w	r3, r7, #12
 8010606:	4611      	mov	r1, r2
 8010608:	4618      	mov	r0, r3
 801060a:	f000 ff07 	bl	801141c <xTaskCheckForTimeOut>
 801060e:	4603      	mov	r3, r0
 8010610:	2b00      	cmp	r3, #0
 8010612:	d132      	bne.n	801067a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010614:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010616:	f000 f9f5 	bl	8010a04 <prvIsQueueEmpty>
 801061a:	4603      	mov	r3, r0
 801061c:	2b00      	cmp	r3, #0
 801061e:	d026      	beq.n	801066e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8010620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010622:	681b      	ldr	r3, [r3, #0]
 8010624:	2b00      	cmp	r3, #0
 8010626:	d109      	bne.n	801063c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8010628:	f001 fb96 	bl	8011d58 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 801062c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801062e:	689b      	ldr	r3, [r3, #8]
 8010630:	4618      	mov	r0, r3
 8010632:	f001 f857 	bl	80116e4 <xTaskPriorityInherit>
 8010636:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8010638:	f001 fbc0 	bl	8011dbc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 801063c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801063e:	3324      	adds	r3, #36	@ 0x24
 8010640:	683a      	ldr	r2, [r7, #0]
 8010642:	4611      	mov	r1, r2
 8010644:	4618      	mov	r0, r3
 8010646:	f000 fe49 	bl	80112dc <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 801064a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801064c:	f000 f988 	bl	8010960 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8010650:	f000 fc6e 	bl	8010f30 <xTaskResumeAll>
 8010654:	4603      	mov	r3, r0
 8010656:	2b00      	cmp	r3, #0
 8010658:	f47f af67 	bne.w	801052a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 801065c:	4b18      	ldr	r3, [pc, #96]	@ (80106c0 <xQueueSemaphoreTake+0x21c>)
 801065e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010662:	601a      	str	r2, [r3, #0]
 8010664:	f3bf 8f4f 	dsb	sy
 8010668:	f3bf 8f6f 	isb	sy
 801066c:	e75d      	b.n	801052a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 801066e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010670:	f000 f976 	bl	8010960 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8010674:	f000 fc5c 	bl	8010f30 <xTaskResumeAll>
 8010678:	e757      	b.n	801052a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 801067a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801067c:	f000 f970 	bl	8010960 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8010680:	f000 fc56 	bl	8010f30 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8010684:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8010686:	f000 f9bd 	bl	8010a04 <prvIsQueueEmpty>
 801068a:	4603      	mov	r3, r0
 801068c:	2b00      	cmp	r3, #0
 801068e:	f43f af4c 	beq.w	801052a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8010692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010694:	2b00      	cmp	r3, #0
 8010696:	d00d      	beq.n	80106b4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8010698:	f001 fb5e 	bl	8011d58 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 801069c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 801069e:	f000 f8b7 	bl	8010810 <prvGetDisinheritPriorityAfterTimeout>
 80106a2:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80106a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80106a6:	689b      	ldr	r3, [r3, #8]
 80106a8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80106aa:	4618      	mov	r0, r3
 80106ac:	f001 f918 	bl	80118e0 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80106b0:	f001 fb84 	bl	8011dbc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80106b4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80106b6:	4618      	mov	r0, r3
 80106b8:	3738      	adds	r7, #56	@ 0x38
 80106ba:	46bd      	mov	sp, r7
 80106bc:	bd80      	pop	{r7, pc}
 80106be:	bf00      	nop
 80106c0:	e000ed04 	.word	0xe000ed04

080106c4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80106c4:	b580      	push	{r7, lr}
 80106c6:	b08e      	sub	sp, #56	@ 0x38
 80106c8:	af00      	add	r7, sp, #0
 80106ca:	60f8      	str	r0, [r7, #12]
 80106cc:	60b9      	str	r1, [r7, #8]
 80106ce:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80106d0:	68fb      	ldr	r3, [r7, #12]
 80106d2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 80106d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106d6:	2b00      	cmp	r3, #0
 80106d8:	d10b      	bne.n	80106f2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 80106da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80106de:	f383 8811 	msr	BASEPRI, r3
 80106e2:	f3bf 8f6f 	isb	sy
 80106e6:	f3bf 8f4f 	dsb	sy
 80106ea:	623b      	str	r3, [r7, #32]
}
 80106ec:	bf00      	nop
 80106ee:	bf00      	nop
 80106f0:	e7fd      	b.n	80106ee <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80106f2:	68bb      	ldr	r3, [r7, #8]
 80106f4:	2b00      	cmp	r3, #0
 80106f6:	d103      	bne.n	8010700 <xQueueReceiveFromISR+0x3c>
 80106f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80106fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80106fc:	2b00      	cmp	r3, #0
 80106fe:	d101      	bne.n	8010704 <xQueueReceiveFromISR+0x40>
 8010700:	2301      	movs	r3, #1
 8010702:	e000      	b.n	8010706 <xQueueReceiveFromISR+0x42>
 8010704:	2300      	movs	r3, #0
 8010706:	2b00      	cmp	r3, #0
 8010708:	d10b      	bne.n	8010722 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 801070a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801070e:	f383 8811 	msr	BASEPRI, r3
 8010712:	f3bf 8f6f 	isb	sy
 8010716:	f3bf 8f4f 	dsb	sy
 801071a:	61fb      	str	r3, [r7, #28]
}
 801071c:	bf00      	nop
 801071e:	bf00      	nop
 8010720:	e7fd      	b.n	801071e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8010722:	f001 fbf9 	bl	8011f18 <vPortValidateInterruptPriority>
	__asm volatile
 8010726:	f3ef 8211 	mrs	r2, BASEPRI
 801072a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801072e:	f383 8811 	msr	BASEPRI, r3
 8010732:	f3bf 8f6f 	isb	sy
 8010736:	f3bf 8f4f 	dsb	sy
 801073a:	61ba      	str	r2, [r7, #24]
 801073c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 801073e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8010740:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010742:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010744:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010746:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8010748:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801074a:	2b00      	cmp	r3, #0
 801074c:	d02f      	beq.n	80107ae <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 801074e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010750:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8010754:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8010758:	68b9      	ldr	r1, [r7, #8]
 801075a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801075c:	f000 f8da 	bl	8010914 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8010760:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010762:	1e5a      	subs	r2, r3, #1
 8010764:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010766:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8010768:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 801076c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010770:	d112      	bne.n	8010798 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8010772:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010774:	691b      	ldr	r3, [r3, #16]
 8010776:	2b00      	cmp	r3, #0
 8010778:	d016      	beq.n	80107a8 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801077a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801077c:	3310      	adds	r3, #16
 801077e:	4618      	mov	r0, r3
 8010780:	f000 fdd2 	bl	8011328 <xTaskRemoveFromEventList>
 8010784:	4603      	mov	r3, r0
 8010786:	2b00      	cmp	r3, #0
 8010788:	d00e      	beq.n	80107a8 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801078a:	687b      	ldr	r3, [r7, #4]
 801078c:	2b00      	cmp	r3, #0
 801078e:	d00b      	beq.n	80107a8 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8010790:	687b      	ldr	r3, [r7, #4]
 8010792:	2201      	movs	r2, #1
 8010794:	601a      	str	r2, [r3, #0]
 8010796:	e007      	b.n	80107a8 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8010798:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 801079c:	3301      	adds	r3, #1
 801079e:	b2db      	uxtb	r3, r3
 80107a0:	b25a      	sxtb	r2, r3
 80107a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80107a4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 80107a8:	2301      	movs	r3, #1
 80107aa:	637b      	str	r3, [r7, #52]	@ 0x34
 80107ac:	e001      	b.n	80107b2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 80107ae:	2300      	movs	r3, #0
 80107b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80107b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80107b4:	613b      	str	r3, [r7, #16]
	__asm volatile
 80107b6:	693b      	ldr	r3, [r7, #16]
 80107b8:	f383 8811 	msr	BASEPRI, r3
}
 80107bc:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80107be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80107c0:	4618      	mov	r0, r3
 80107c2:	3738      	adds	r7, #56	@ 0x38
 80107c4:	46bd      	mov	sp, r7
 80107c6:	bd80      	pop	{r7, pc}

080107c8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 80107c8:	b580      	push	{r7, lr}
 80107ca:	b084      	sub	sp, #16
 80107cc:	af00      	add	r7, sp, #0
 80107ce:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 80107d0:	687b      	ldr	r3, [r7, #4]
 80107d2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80107d4:	68fb      	ldr	r3, [r7, #12]
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d10b      	bne.n	80107f2 <vQueueDelete+0x2a>
	__asm volatile
 80107da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80107de:	f383 8811 	msr	BASEPRI, r3
 80107e2:	f3bf 8f6f 	isb	sy
 80107e6:	f3bf 8f4f 	dsb	sy
 80107ea:	60bb      	str	r3, [r7, #8]
}
 80107ec:	bf00      	nop
 80107ee:	bf00      	nop
 80107f0:	e7fd      	b.n	80107ee <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 80107f2:	68f8      	ldr	r0, [r7, #12]
 80107f4:	f000 f934 	bl	8010a60 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 80107f8:	68fb      	ldr	r3, [r7, #12]
 80107fa:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 80107fe:	2b00      	cmp	r3, #0
 8010800:	d102      	bne.n	8010808 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8010802:	68f8      	ldr	r0, [r7, #12]
 8010804:	f001 fc98 	bl	8012138 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8010808:	bf00      	nop
 801080a:	3710      	adds	r7, #16
 801080c:	46bd      	mov	sp, r7
 801080e:	bd80      	pop	{r7, pc}

08010810 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8010810:	b480      	push	{r7}
 8010812:	b085      	sub	sp, #20
 8010814:	af00      	add	r7, sp, #0
 8010816:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8010818:	687b      	ldr	r3, [r7, #4]
 801081a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801081c:	2b00      	cmp	r3, #0
 801081e:	d006      	beq.n	801082e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8010824:	681b      	ldr	r3, [r3, #0]
 8010826:	f1c3 0307 	rsb	r3, r3, #7
 801082a:	60fb      	str	r3, [r7, #12]
 801082c:	e001      	b.n	8010832 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 801082e:	2300      	movs	r3, #0
 8010830:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8010832:	68fb      	ldr	r3, [r7, #12]
	}
 8010834:	4618      	mov	r0, r3
 8010836:	3714      	adds	r7, #20
 8010838:	46bd      	mov	sp, r7
 801083a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801083e:	4770      	bx	lr

08010840 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8010840:	b580      	push	{r7, lr}
 8010842:	b086      	sub	sp, #24
 8010844:	af00      	add	r7, sp, #0
 8010846:	60f8      	str	r0, [r7, #12]
 8010848:	60b9      	str	r1, [r7, #8]
 801084a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801084c:	2300      	movs	r3, #0
 801084e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8010850:	68fb      	ldr	r3, [r7, #12]
 8010852:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010854:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8010856:	68fb      	ldr	r3, [r7, #12]
 8010858:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801085a:	2b00      	cmp	r3, #0
 801085c:	d10d      	bne.n	801087a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801085e:	68fb      	ldr	r3, [r7, #12]
 8010860:	681b      	ldr	r3, [r3, #0]
 8010862:	2b00      	cmp	r3, #0
 8010864:	d14d      	bne.n	8010902 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8010866:	68fb      	ldr	r3, [r7, #12]
 8010868:	689b      	ldr	r3, [r3, #8]
 801086a:	4618      	mov	r0, r3
 801086c:	f000 ffb0 	bl	80117d0 <xTaskPriorityDisinherit>
 8010870:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8010872:	68fb      	ldr	r3, [r7, #12]
 8010874:	2200      	movs	r2, #0
 8010876:	609a      	str	r2, [r3, #8]
 8010878:	e043      	b.n	8010902 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	2b00      	cmp	r3, #0
 801087e:	d119      	bne.n	80108b4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010880:	68fb      	ldr	r3, [r7, #12]
 8010882:	6858      	ldr	r0, [r3, #4]
 8010884:	68fb      	ldr	r3, [r7, #12]
 8010886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010888:	461a      	mov	r2, r3
 801088a:	68b9      	ldr	r1, [r7, #8]
 801088c:	f001 ff83 	bl	8012796 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010890:	68fb      	ldr	r3, [r7, #12]
 8010892:	685a      	ldr	r2, [r3, #4]
 8010894:	68fb      	ldr	r3, [r7, #12]
 8010896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010898:	441a      	add	r2, r3
 801089a:	68fb      	ldr	r3, [r7, #12]
 801089c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801089e:	68fb      	ldr	r3, [r7, #12]
 80108a0:	685a      	ldr	r2, [r3, #4]
 80108a2:	68fb      	ldr	r3, [r7, #12]
 80108a4:	689b      	ldr	r3, [r3, #8]
 80108a6:	429a      	cmp	r2, r3
 80108a8:	d32b      	bcc.n	8010902 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80108aa:	68fb      	ldr	r3, [r7, #12]
 80108ac:	681a      	ldr	r2, [r3, #0]
 80108ae:	68fb      	ldr	r3, [r7, #12]
 80108b0:	605a      	str	r2, [r3, #4]
 80108b2:	e026      	b.n	8010902 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80108b4:	68fb      	ldr	r3, [r7, #12]
 80108b6:	68d8      	ldr	r0, [r3, #12]
 80108b8:	68fb      	ldr	r3, [r7, #12]
 80108ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108bc:	461a      	mov	r2, r3
 80108be:	68b9      	ldr	r1, [r7, #8]
 80108c0:	f001 ff69 	bl	8012796 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80108c4:	68fb      	ldr	r3, [r7, #12]
 80108c6:	68da      	ldr	r2, [r3, #12]
 80108c8:	68fb      	ldr	r3, [r7, #12]
 80108ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108cc:	425b      	negs	r3, r3
 80108ce:	441a      	add	r2, r3
 80108d0:	68fb      	ldr	r3, [r7, #12]
 80108d2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80108d4:	68fb      	ldr	r3, [r7, #12]
 80108d6:	68da      	ldr	r2, [r3, #12]
 80108d8:	68fb      	ldr	r3, [r7, #12]
 80108da:	681b      	ldr	r3, [r3, #0]
 80108dc:	429a      	cmp	r2, r3
 80108de:	d207      	bcs.n	80108f0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80108e0:	68fb      	ldr	r3, [r7, #12]
 80108e2:	689a      	ldr	r2, [r3, #8]
 80108e4:	68fb      	ldr	r3, [r7, #12]
 80108e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80108e8:	425b      	negs	r3, r3
 80108ea:	441a      	add	r2, r3
 80108ec:	68fb      	ldr	r3, [r7, #12]
 80108ee:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80108f0:	687b      	ldr	r3, [r7, #4]
 80108f2:	2b02      	cmp	r3, #2
 80108f4:	d105      	bne.n	8010902 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80108f6:	693b      	ldr	r3, [r7, #16]
 80108f8:	2b00      	cmp	r3, #0
 80108fa:	d002      	beq.n	8010902 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80108fc:	693b      	ldr	r3, [r7, #16]
 80108fe:	3b01      	subs	r3, #1
 8010900:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8010902:	693b      	ldr	r3, [r7, #16]
 8010904:	1c5a      	adds	r2, r3, #1
 8010906:	68fb      	ldr	r3, [r7, #12]
 8010908:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 801090a:	697b      	ldr	r3, [r7, #20]
}
 801090c:	4618      	mov	r0, r3
 801090e:	3718      	adds	r7, #24
 8010910:	46bd      	mov	sp, r7
 8010912:	bd80      	pop	{r7, pc}

08010914 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8010914:	b580      	push	{r7, lr}
 8010916:	b082      	sub	sp, #8
 8010918:	af00      	add	r7, sp, #0
 801091a:	6078      	str	r0, [r7, #4]
 801091c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801091e:	687b      	ldr	r3, [r7, #4]
 8010920:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010922:	2b00      	cmp	r3, #0
 8010924:	d018      	beq.n	8010958 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8010926:	687b      	ldr	r3, [r7, #4]
 8010928:	68da      	ldr	r2, [r3, #12]
 801092a:	687b      	ldr	r3, [r7, #4]
 801092c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801092e:	441a      	add	r2, r3
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8010934:	687b      	ldr	r3, [r7, #4]
 8010936:	68da      	ldr	r2, [r3, #12]
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	689b      	ldr	r3, [r3, #8]
 801093c:	429a      	cmp	r2, r3
 801093e:	d303      	bcc.n	8010948 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	681a      	ldr	r2, [r3, #0]
 8010944:	687b      	ldr	r3, [r7, #4]
 8010946:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8010948:	687b      	ldr	r3, [r7, #4]
 801094a:	68d9      	ldr	r1, [r3, #12]
 801094c:	687b      	ldr	r3, [r7, #4]
 801094e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8010950:	461a      	mov	r2, r3
 8010952:	6838      	ldr	r0, [r7, #0]
 8010954:	f001 ff1f 	bl	8012796 <memcpy>
	}
}
 8010958:	bf00      	nop
 801095a:	3708      	adds	r7, #8
 801095c:	46bd      	mov	sp, r7
 801095e:	bd80      	pop	{r7, pc}

08010960 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8010960:	b580      	push	{r7, lr}
 8010962:	b084      	sub	sp, #16
 8010964:	af00      	add	r7, sp, #0
 8010966:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8010968:	f001 f9f6 	bl	8011d58 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8010972:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8010974:	e011      	b.n	801099a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8010976:	687b      	ldr	r3, [r7, #4]
 8010978:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801097a:	2b00      	cmp	r3, #0
 801097c:	d012      	beq.n	80109a4 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801097e:	687b      	ldr	r3, [r7, #4]
 8010980:	3324      	adds	r3, #36	@ 0x24
 8010982:	4618      	mov	r0, r3
 8010984:	f000 fcd0 	bl	8011328 <xTaskRemoveFromEventList>
 8010988:	4603      	mov	r3, r0
 801098a:	2b00      	cmp	r3, #0
 801098c:	d001      	beq.n	8010992 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801098e:	f000 fda9 	bl	80114e4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8010992:	7bfb      	ldrb	r3, [r7, #15]
 8010994:	3b01      	subs	r3, #1
 8010996:	b2db      	uxtb	r3, r3
 8010998:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801099a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801099e:	2b00      	cmp	r3, #0
 80109a0:	dce9      	bgt.n	8010976 <prvUnlockQueue+0x16>
 80109a2:	e000      	b.n	80109a6 <prvUnlockQueue+0x46>
					break;
 80109a4:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80109a6:	687b      	ldr	r3, [r7, #4]
 80109a8:	22ff      	movs	r2, #255	@ 0xff
 80109aa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80109ae:	f001 fa05 	bl	8011dbc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80109b2:	f001 f9d1 	bl	8011d58 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80109b6:	687b      	ldr	r3, [r7, #4]
 80109b8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80109bc:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80109be:	e011      	b.n	80109e4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80109c0:	687b      	ldr	r3, [r7, #4]
 80109c2:	691b      	ldr	r3, [r3, #16]
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d012      	beq.n	80109ee <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	3310      	adds	r3, #16
 80109cc:	4618      	mov	r0, r3
 80109ce:	f000 fcab 	bl	8011328 <xTaskRemoveFromEventList>
 80109d2:	4603      	mov	r3, r0
 80109d4:	2b00      	cmp	r3, #0
 80109d6:	d001      	beq.n	80109dc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80109d8:	f000 fd84 	bl	80114e4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80109dc:	7bbb      	ldrb	r3, [r7, #14]
 80109de:	3b01      	subs	r3, #1
 80109e0:	b2db      	uxtb	r3, r3
 80109e2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80109e4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80109e8:	2b00      	cmp	r3, #0
 80109ea:	dce9      	bgt.n	80109c0 <prvUnlockQueue+0x60>
 80109ec:	e000      	b.n	80109f0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80109ee:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80109f0:	687b      	ldr	r3, [r7, #4]
 80109f2:	22ff      	movs	r2, #255	@ 0xff
 80109f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80109f8:	f001 f9e0 	bl	8011dbc <vPortExitCritical>
}
 80109fc:	bf00      	nop
 80109fe:	3710      	adds	r7, #16
 8010a00:	46bd      	mov	sp, r7
 8010a02:	bd80      	pop	{r7, pc}

08010a04 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8010a04:	b580      	push	{r7, lr}
 8010a06:	b084      	sub	sp, #16
 8010a08:	af00      	add	r7, sp, #0
 8010a0a:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010a0c:	f001 f9a4 	bl	8011d58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8010a10:	687b      	ldr	r3, [r7, #4]
 8010a12:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8010a14:	2b00      	cmp	r3, #0
 8010a16:	d102      	bne.n	8010a1e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8010a18:	2301      	movs	r3, #1
 8010a1a:	60fb      	str	r3, [r7, #12]
 8010a1c:	e001      	b.n	8010a22 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8010a1e:	2300      	movs	r3, #0
 8010a20:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010a22:	f001 f9cb 	bl	8011dbc <vPortExitCritical>

	return xReturn;
 8010a26:	68fb      	ldr	r3, [r7, #12]
}
 8010a28:	4618      	mov	r0, r3
 8010a2a:	3710      	adds	r7, #16
 8010a2c:	46bd      	mov	sp, r7
 8010a2e:	bd80      	pop	{r7, pc}

08010a30 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8010a30:	b580      	push	{r7, lr}
 8010a32:	b084      	sub	sp, #16
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8010a38:	f001 f98e 	bl	8011d58 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8010a3c:	687b      	ldr	r3, [r7, #4]
 8010a3e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8010a44:	429a      	cmp	r2, r3
 8010a46:	d102      	bne.n	8010a4e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8010a48:	2301      	movs	r3, #1
 8010a4a:	60fb      	str	r3, [r7, #12]
 8010a4c:	e001      	b.n	8010a52 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8010a4e:	2300      	movs	r3, #0
 8010a50:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8010a52:	f001 f9b3 	bl	8011dbc <vPortExitCritical>

	return xReturn;
 8010a56:	68fb      	ldr	r3, [r7, #12]
}
 8010a58:	4618      	mov	r0, r3
 8010a5a:	3710      	adds	r7, #16
 8010a5c:	46bd      	mov	sp, r7
 8010a5e:	bd80      	pop	{r7, pc}

08010a60 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8010a60:	b480      	push	{r7}
 8010a62:	b085      	sub	sp, #20
 8010a64:	af00      	add	r7, sp, #0
 8010a66:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010a68:	2300      	movs	r3, #0
 8010a6a:	60fb      	str	r3, [r7, #12]
 8010a6c:	e016      	b.n	8010a9c <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8010a6e:	4a10      	ldr	r2, [pc, #64]	@ (8010ab0 <vQueueUnregisterQueue+0x50>)
 8010a70:	68fb      	ldr	r3, [r7, #12]
 8010a72:	00db      	lsls	r3, r3, #3
 8010a74:	4413      	add	r3, r2
 8010a76:	685b      	ldr	r3, [r3, #4]
 8010a78:	687a      	ldr	r2, [r7, #4]
 8010a7a:	429a      	cmp	r2, r3
 8010a7c:	d10b      	bne.n	8010a96 <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8010a7e:	4a0c      	ldr	r2, [pc, #48]	@ (8010ab0 <vQueueUnregisterQueue+0x50>)
 8010a80:	68fb      	ldr	r3, [r7, #12]
 8010a82:	2100      	movs	r1, #0
 8010a84:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8010a88:	4a09      	ldr	r2, [pc, #36]	@ (8010ab0 <vQueueUnregisterQueue+0x50>)
 8010a8a:	68fb      	ldr	r3, [r7, #12]
 8010a8c:	00db      	lsls	r3, r3, #3
 8010a8e:	4413      	add	r3, r2
 8010a90:	2200      	movs	r2, #0
 8010a92:	605a      	str	r2, [r3, #4]
				break;
 8010a94:	e006      	b.n	8010aa4 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8010a96:	68fb      	ldr	r3, [r7, #12]
 8010a98:	3301      	adds	r3, #1
 8010a9a:	60fb      	str	r3, [r7, #12]
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	2b07      	cmp	r3, #7
 8010aa0:	d9e5      	bls.n	8010a6e <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8010aa2:	bf00      	nop
 8010aa4:	bf00      	nop
 8010aa6:	3714      	adds	r7, #20
 8010aa8:	46bd      	mov	sp, r7
 8010aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aae:	4770      	bx	lr
 8010ab0:	20016180 	.word	0x20016180

08010ab4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8010ab4:	b580      	push	{r7, lr}
 8010ab6:	b08e      	sub	sp, #56	@ 0x38
 8010ab8:	af04      	add	r7, sp, #16
 8010aba:	60f8      	str	r0, [r7, #12]
 8010abc:	60b9      	str	r1, [r7, #8]
 8010abe:	607a      	str	r2, [r7, #4]
 8010ac0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8010ac2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010ac4:	2b00      	cmp	r3, #0
 8010ac6:	d10b      	bne.n	8010ae0 <xTaskCreateStatic+0x2c>
	__asm volatile
 8010ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010acc:	f383 8811 	msr	BASEPRI, r3
 8010ad0:	f3bf 8f6f 	isb	sy
 8010ad4:	f3bf 8f4f 	dsb	sy
 8010ad8:	623b      	str	r3, [r7, #32]
}
 8010ada:	bf00      	nop
 8010adc:	bf00      	nop
 8010ade:	e7fd      	b.n	8010adc <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8010ae0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010ae2:	2b00      	cmp	r3, #0
 8010ae4:	d10b      	bne.n	8010afe <xTaskCreateStatic+0x4a>
	__asm volatile
 8010ae6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010aea:	f383 8811 	msr	BASEPRI, r3
 8010aee:	f3bf 8f6f 	isb	sy
 8010af2:	f3bf 8f4f 	dsb	sy
 8010af6:	61fb      	str	r3, [r7, #28]
}
 8010af8:	bf00      	nop
 8010afa:	bf00      	nop
 8010afc:	e7fd      	b.n	8010afa <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8010afe:	2354      	movs	r3, #84	@ 0x54
 8010b00:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8010b02:	693b      	ldr	r3, [r7, #16]
 8010b04:	2b54      	cmp	r3, #84	@ 0x54
 8010b06:	d00b      	beq.n	8010b20 <xTaskCreateStatic+0x6c>
	__asm volatile
 8010b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010b0c:	f383 8811 	msr	BASEPRI, r3
 8010b10:	f3bf 8f6f 	isb	sy
 8010b14:	f3bf 8f4f 	dsb	sy
 8010b18:	61bb      	str	r3, [r7, #24]
}
 8010b1a:	bf00      	nop
 8010b1c:	bf00      	nop
 8010b1e:	e7fd      	b.n	8010b1c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8010b20:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8010b22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b24:	2b00      	cmp	r3, #0
 8010b26:	d01e      	beq.n	8010b66 <xTaskCreateStatic+0xb2>
 8010b28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8010b2a:	2b00      	cmp	r3, #0
 8010b2c:	d01b      	beq.n	8010b66 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8010b2e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8010b30:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8010b32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b34:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8010b36:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8010b38:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b3a:	2202      	movs	r2, #2
 8010b3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8010b40:	2300      	movs	r3, #0
 8010b42:	9303      	str	r3, [sp, #12]
 8010b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010b46:	9302      	str	r3, [sp, #8]
 8010b48:	f107 0314 	add.w	r3, r7, #20
 8010b4c:	9301      	str	r3, [sp, #4]
 8010b4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010b50:	9300      	str	r3, [sp, #0]
 8010b52:	683b      	ldr	r3, [r7, #0]
 8010b54:	687a      	ldr	r2, [r7, #4]
 8010b56:	68b9      	ldr	r1, [r7, #8]
 8010b58:	68f8      	ldr	r0, [r7, #12]
 8010b5a:	f000 f850 	bl	8010bfe <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010b5e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8010b60:	f000 f8d6 	bl	8010d10 <prvAddNewTaskToReadyList>
 8010b64:	e001      	b.n	8010b6a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8010b66:	2300      	movs	r3, #0
 8010b68:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8010b6a:	697b      	ldr	r3, [r7, #20]
	}
 8010b6c:	4618      	mov	r0, r3
 8010b6e:	3728      	adds	r7, #40	@ 0x28
 8010b70:	46bd      	mov	sp, r7
 8010b72:	bd80      	pop	{r7, pc}

08010b74 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8010b74:	b580      	push	{r7, lr}
 8010b76:	b08c      	sub	sp, #48	@ 0x30
 8010b78:	af04      	add	r7, sp, #16
 8010b7a:	60f8      	str	r0, [r7, #12]
 8010b7c:	60b9      	str	r1, [r7, #8]
 8010b7e:	603b      	str	r3, [r7, #0]
 8010b80:	4613      	mov	r3, r2
 8010b82:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8010b84:	88fb      	ldrh	r3, [r7, #6]
 8010b86:	009b      	lsls	r3, r3, #2
 8010b88:	4618      	mov	r0, r3
 8010b8a:	f001 fa07 	bl	8011f9c <pvPortMalloc>
 8010b8e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8010b90:	697b      	ldr	r3, [r7, #20]
 8010b92:	2b00      	cmp	r3, #0
 8010b94:	d00e      	beq.n	8010bb4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8010b96:	2054      	movs	r0, #84	@ 0x54
 8010b98:	f001 fa00 	bl	8011f9c <pvPortMalloc>
 8010b9c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8010b9e:	69fb      	ldr	r3, [r7, #28]
 8010ba0:	2b00      	cmp	r3, #0
 8010ba2:	d003      	beq.n	8010bac <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8010ba4:	69fb      	ldr	r3, [r7, #28]
 8010ba6:	697a      	ldr	r2, [r7, #20]
 8010ba8:	631a      	str	r2, [r3, #48]	@ 0x30
 8010baa:	e005      	b.n	8010bb8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8010bac:	6978      	ldr	r0, [r7, #20]
 8010bae:	f001 fac3 	bl	8012138 <vPortFree>
 8010bb2:	e001      	b.n	8010bb8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8010bb4:	2300      	movs	r3, #0
 8010bb6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8010bb8:	69fb      	ldr	r3, [r7, #28]
 8010bba:	2b00      	cmp	r3, #0
 8010bbc:	d017      	beq.n	8010bee <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8010bbe:	69fb      	ldr	r3, [r7, #28]
 8010bc0:	2200      	movs	r2, #0
 8010bc2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8010bc6:	88fa      	ldrh	r2, [r7, #6]
 8010bc8:	2300      	movs	r3, #0
 8010bca:	9303      	str	r3, [sp, #12]
 8010bcc:	69fb      	ldr	r3, [r7, #28]
 8010bce:	9302      	str	r3, [sp, #8]
 8010bd0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010bd2:	9301      	str	r3, [sp, #4]
 8010bd4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010bd6:	9300      	str	r3, [sp, #0]
 8010bd8:	683b      	ldr	r3, [r7, #0]
 8010bda:	68b9      	ldr	r1, [r7, #8]
 8010bdc:	68f8      	ldr	r0, [r7, #12]
 8010bde:	f000 f80e 	bl	8010bfe <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8010be2:	69f8      	ldr	r0, [r7, #28]
 8010be4:	f000 f894 	bl	8010d10 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8010be8:	2301      	movs	r3, #1
 8010bea:	61bb      	str	r3, [r7, #24]
 8010bec:	e002      	b.n	8010bf4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8010bee:	f04f 33ff 	mov.w	r3, #4294967295
 8010bf2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8010bf4:	69bb      	ldr	r3, [r7, #24]
	}
 8010bf6:	4618      	mov	r0, r3
 8010bf8:	3720      	adds	r7, #32
 8010bfa:	46bd      	mov	sp, r7
 8010bfc:	bd80      	pop	{r7, pc}

08010bfe <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8010bfe:	b580      	push	{r7, lr}
 8010c00:	b088      	sub	sp, #32
 8010c02:	af00      	add	r7, sp, #0
 8010c04:	60f8      	str	r0, [r7, #12]
 8010c06:	60b9      	str	r1, [r7, #8]
 8010c08:	607a      	str	r2, [r7, #4]
 8010c0a:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8010c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c0e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8010c10:	687b      	ldr	r3, [r7, #4]
 8010c12:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8010c16:	3b01      	subs	r3, #1
 8010c18:	009b      	lsls	r3, r3, #2
 8010c1a:	4413      	add	r3, r2
 8010c1c:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8010c1e:	69bb      	ldr	r3, [r7, #24]
 8010c20:	f023 0307 	bic.w	r3, r3, #7
 8010c24:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8010c26:	69bb      	ldr	r3, [r7, #24]
 8010c28:	f003 0307 	and.w	r3, r3, #7
 8010c2c:	2b00      	cmp	r3, #0
 8010c2e:	d00b      	beq.n	8010c48 <prvInitialiseNewTask+0x4a>
	__asm volatile
 8010c30:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010c34:	f383 8811 	msr	BASEPRI, r3
 8010c38:	f3bf 8f6f 	isb	sy
 8010c3c:	f3bf 8f4f 	dsb	sy
 8010c40:	617b      	str	r3, [r7, #20]
}
 8010c42:	bf00      	nop
 8010c44:	bf00      	nop
 8010c46:	e7fd      	b.n	8010c44 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8010c48:	68bb      	ldr	r3, [r7, #8]
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d01f      	beq.n	8010c8e <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010c4e:	2300      	movs	r3, #0
 8010c50:	61fb      	str	r3, [r7, #28]
 8010c52:	e012      	b.n	8010c7a <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8010c54:	68ba      	ldr	r2, [r7, #8]
 8010c56:	69fb      	ldr	r3, [r7, #28]
 8010c58:	4413      	add	r3, r2
 8010c5a:	7819      	ldrb	r1, [r3, #0]
 8010c5c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010c5e:	69fb      	ldr	r3, [r7, #28]
 8010c60:	4413      	add	r3, r2
 8010c62:	3334      	adds	r3, #52	@ 0x34
 8010c64:	460a      	mov	r2, r1
 8010c66:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8010c68:	68ba      	ldr	r2, [r7, #8]
 8010c6a:	69fb      	ldr	r3, [r7, #28]
 8010c6c:	4413      	add	r3, r2
 8010c6e:	781b      	ldrb	r3, [r3, #0]
 8010c70:	2b00      	cmp	r3, #0
 8010c72:	d006      	beq.n	8010c82 <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8010c74:	69fb      	ldr	r3, [r7, #28]
 8010c76:	3301      	adds	r3, #1
 8010c78:	61fb      	str	r3, [r7, #28]
 8010c7a:	69fb      	ldr	r3, [r7, #28]
 8010c7c:	2b0f      	cmp	r3, #15
 8010c7e:	d9e9      	bls.n	8010c54 <prvInitialiseNewTask+0x56>
 8010c80:	e000      	b.n	8010c84 <prvInitialiseNewTask+0x86>
			{
				break;
 8010c82:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8010c84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c86:	2200      	movs	r2, #0
 8010c88:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8010c8c:	e003      	b.n	8010c96 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8010c8e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010c90:	2200      	movs	r2, #0
 8010c92:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8010c96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010c98:	2b06      	cmp	r3, #6
 8010c9a:	d901      	bls.n	8010ca0 <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8010c9c:	2306      	movs	r3, #6
 8010c9e:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8010ca0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ca2:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010ca4:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8010ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ca8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8010caa:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8010cac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cae:	2200      	movs	r2, #0
 8010cb0:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8010cb2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cb4:	3304      	adds	r3, #4
 8010cb6:	4618      	mov	r0, r3
 8010cb8:	f7fe fec0 	bl	800fa3c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8010cbc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cbe:	3318      	adds	r3, #24
 8010cc0:	4618      	mov	r0, r3
 8010cc2:	f7fe febb 	bl	800fa3c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8010cc6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cc8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010cca:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8010ccc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010cce:	f1c3 0207 	rsb	r2, r3, #7
 8010cd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cd4:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8010cd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cd8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010cda:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8010cdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cde:	2200      	movs	r2, #0
 8010ce0:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8010ce2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010ce4:	2200      	movs	r2, #0
 8010ce6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8010cea:	683a      	ldr	r2, [r7, #0]
 8010cec:	68f9      	ldr	r1, [r7, #12]
 8010cee:	69b8      	ldr	r0, [r7, #24]
 8010cf0:	f000 ff00 	bl	8011af4 <pxPortInitialiseStack>
 8010cf4:	4602      	mov	r2, r0
 8010cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8010cf8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8010cfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010cfc:	2b00      	cmp	r3, #0
 8010cfe:	d002      	beq.n	8010d06 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8010d00:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010d02:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8010d04:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010d06:	bf00      	nop
 8010d08:	3720      	adds	r7, #32
 8010d0a:	46bd      	mov	sp, r7
 8010d0c:	bd80      	pop	{r7, pc}
	...

08010d10 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8010d10:	b580      	push	{r7, lr}
 8010d12:	b082      	sub	sp, #8
 8010d14:	af00      	add	r7, sp, #0
 8010d16:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8010d18:	f001 f81e 	bl	8011d58 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8010d1c:	4b2a      	ldr	r3, [pc, #168]	@ (8010dc8 <prvAddNewTaskToReadyList+0xb8>)
 8010d1e:	681b      	ldr	r3, [r3, #0]
 8010d20:	3301      	adds	r3, #1
 8010d22:	4a29      	ldr	r2, [pc, #164]	@ (8010dc8 <prvAddNewTaskToReadyList+0xb8>)
 8010d24:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8010d26:	4b29      	ldr	r3, [pc, #164]	@ (8010dcc <prvAddNewTaskToReadyList+0xbc>)
 8010d28:	681b      	ldr	r3, [r3, #0]
 8010d2a:	2b00      	cmp	r3, #0
 8010d2c:	d109      	bne.n	8010d42 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8010d2e:	4a27      	ldr	r2, [pc, #156]	@ (8010dcc <prvAddNewTaskToReadyList+0xbc>)
 8010d30:	687b      	ldr	r3, [r7, #4]
 8010d32:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8010d34:	4b24      	ldr	r3, [pc, #144]	@ (8010dc8 <prvAddNewTaskToReadyList+0xb8>)
 8010d36:	681b      	ldr	r3, [r3, #0]
 8010d38:	2b01      	cmp	r3, #1
 8010d3a:	d110      	bne.n	8010d5e <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8010d3c:	f000 fbf6 	bl	801152c <prvInitialiseTaskLists>
 8010d40:	e00d      	b.n	8010d5e <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8010d42:	4b23      	ldr	r3, [pc, #140]	@ (8010dd0 <prvAddNewTaskToReadyList+0xc0>)
 8010d44:	681b      	ldr	r3, [r3, #0]
 8010d46:	2b00      	cmp	r3, #0
 8010d48:	d109      	bne.n	8010d5e <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8010d4a:	4b20      	ldr	r3, [pc, #128]	@ (8010dcc <prvAddNewTaskToReadyList+0xbc>)
 8010d4c:	681b      	ldr	r3, [r3, #0]
 8010d4e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d50:	687b      	ldr	r3, [r7, #4]
 8010d52:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d54:	429a      	cmp	r2, r3
 8010d56:	d802      	bhi.n	8010d5e <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8010d58:	4a1c      	ldr	r2, [pc, #112]	@ (8010dcc <prvAddNewTaskToReadyList+0xbc>)
 8010d5a:	687b      	ldr	r3, [r7, #4]
 8010d5c:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8010d5e:	4b1d      	ldr	r3, [pc, #116]	@ (8010dd4 <prvAddNewTaskToReadyList+0xc4>)
 8010d60:	681b      	ldr	r3, [r3, #0]
 8010d62:	3301      	adds	r3, #1
 8010d64:	4a1b      	ldr	r2, [pc, #108]	@ (8010dd4 <prvAddNewTaskToReadyList+0xc4>)
 8010d66:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8010d68:	687b      	ldr	r3, [r7, #4]
 8010d6a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010d6c:	2201      	movs	r2, #1
 8010d6e:	409a      	lsls	r2, r3
 8010d70:	4b19      	ldr	r3, [pc, #100]	@ (8010dd8 <prvAddNewTaskToReadyList+0xc8>)
 8010d72:	681b      	ldr	r3, [r3, #0]
 8010d74:	4313      	orrs	r3, r2
 8010d76:	4a18      	ldr	r2, [pc, #96]	@ (8010dd8 <prvAddNewTaskToReadyList+0xc8>)
 8010d78:	6013      	str	r3, [r2, #0]
 8010d7a:	687b      	ldr	r3, [r7, #4]
 8010d7c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010d7e:	4613      	mov	r3, r2
 8010d80:	009b      	lsls	r3, r3, #2
 8010d82:	4413      	add	r3, r2
 8010d84:	009b      	lsls	r3, r3, #2
 8010d86:	4a15      	ldr	r2, [pc, #84]	@ (8010ddc <prvAddNewTaskToReadyList+0xcc>)
 8010d88:	441a      	add	r2, r3
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	3304      	adds	r3, #4
 8010d8e:	4619      	mov	r1, r3
 8010d90:	4610      	mov	r0, r2
 8010d92:	f7fe fe60 	bl	800fa56 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8010d96:	f001 f811 	bl	8011dbc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8010d9a:	4b0d      	ldr	r3, [pc, #52]	@ (8010dd0 <prvAddNewTaskToReadyList+0xc0>)
 8010d9c:	681b      	ldr	r3, [r3, #0]
 8010d9e:	2b00      	cmp	r3, #0
 8010da0:	d00e      	beq.n	8010dc0 <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8010da2:	4b0a      	ldr	r3, [pc, #40]	@ (8010dcc <prvAddNewTaskToReadyList+0xbc>)
 8010da4:	681b      	ldr	r3, [r3, #0]
 8010da6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010dac:	429a      	cmp	r2, r3
 8010dae:	d207      	bcs.n	8010dc0 <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8010db0:	4b0b      	ldr	r3, [pc, #44]	@ (8010de0 <prvAddNewTaskToReadyList+0xd0>)
 8010db2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010db6:	601a      	str	r2, [r3, #0]
 8010db8:	f3bf 8f4f 	dsb	sy
 8010dbc:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8010dc0:	bf00      	nop
 8010dc2:	3708      	adds	r7, #8
 8010dc4:	46bd      	mov	sp, r7
 8010dc6:	bd80      	pop	{r7, pc}
 8010dc8:	200162c0 	.word	0x200162c0
 8010dcc:	200161c0 	.word	0x200161c0
 8010dd0:	200162cc 	.word	0x200162cc
 8010dd4:	200162dc 	.word	0x200162dc
 8010dd8:	200162c8 	.word	0x200162c8
 8010ddc:	200161c4 	.word	0x200161c4
 8010de0:	e000ed04 	.word	0xe000ed04

08010de4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8010de4:	b580      	push	{r7, lr}
 8010de6:	b084      	sub	sp, #16
 8010de8:	af00      	add	r7, sp, #0
 8010dea:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8010dec:	2300      	movs	r3, #0
 8010dee:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	2b00      	cmp	r3, #0
 8010df4:	d018      	beq.n	8010e28 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8010df6:	4b14      	ldr	r3, [pc, #80]	@ (8010e48 <vTaskDelay+0x64>)
 8010df8:	681b      	ldr	r3, [r3, #0]
 8010dfa:	2b00      	cmp	r3, #0
 8010dfc:	d00b      	beq.n	8010e16 <vTaskDelay+0x32>
	__asm volatile
 8010dfe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010e02:	f383 8811 	msr	BASEPRI, r3
 8010e06:	f3bf 8f6f 	isb	sy
 8010e0a:	f3bf 8f4f 	dsb	sy
 8010e0e:	60bb      	str	r3, [r7, #8]
}
 8010e10:	bf00      	nop
 8010e12:	bf00      	nop
 8010e14:	e7fd      	b.n	8010e12 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8010e16:	f000 f87d 	bl	8010f14 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8010e1a:	2100      	movs	r1, #0
 8010e1c:	6878      	ldr	r0, [r7, #4]
 8010e1e:	f000 fe03 	bl	8011a28 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8010e22:	f000 f885 	bl	8010f30 <xTaskResumeAll>
 8010e26:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8010e28:	68fb      	ldr	r3, [r7, #12]
 8010e2a:	2b00      	cmp	r3, #0
 8010e2c:	d107      	bne.n	8010e3e <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8010e2e:	4b07      	ldr	r3, [pc, #28]	@ (8010e4c <vTaskDelay+0x68>)
 8010e30:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8010e34:	601a      	str	r2, [r3, #0]
 8010e36:	f3bf 8f4f 	dsb	sy
 8010e3a:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8010e3e:	bf00      	nop
 8010e40:	3710      	adds	r7, #16
 8010e42:	46bd      	mov	sp, r7
 8010e44:	bd80      	pop	{r7, pc}
 8010e46:	bf00      	nop
 8010e48:	200162e8 	.word	0x200162e8
 8010e4c:	e000ed04 	.word	0xe000ed04

08010e50 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8010e50:	b580      	push	{r7, lr}
 8010e52:	b08a      	sub	sp, #40	@ 0x28
 8010e54:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8010e56:	2300      	movs	r3, #0
 8010e58:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8010e5a:	2300      	movs	r3, #0
 8010e5c:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8010e5e:	463a      	mov	r2, r7
 8010e60:	1d39      	adds	r1, r7, #4
 8010e62:	f107 0308 	add.w	r3, r7, #8
 8010e66:	4618      	mov	r0, r3
 8010e68:	f7f1 f8c4 	bl	8001ff4 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8010e6c:	6839      	ldr	r1, [r7, #0]
 8010e6e:	687b      	ldr	r3, [r7, #4]
 8010e70:	68ba      	ldr	r2, [r7, #8]
 8010e72:	9202      	str	r2, [sp, #8]
 8010e74:	9301      	str	r3, [sp, #4]
 8010e76:	2300      	movs	r3, #0
 8010e78:	9300      	str	r3, [sp, #0]
 8010e7a:	2300      	movs	r3, #0
 8010e7c:	460a      	mov	r2, r1
 8010e7e:	491f      	ldr	r1, [pc, #124]	@ (8010efc <vTaskStartScheduler+0xac>)
 8010e80:	481f      	ldr	r0, [pc, #124]	@ (8010f00 <vTaskStartScheduler+0xb0>)
 8010e82:	f7ff fe17 	bl	8010ab4 <xTaskCreateStatic>
 8010e86:	4603      	mov	r3, r0
 8010e88:	4a1e      	ldr	r2, [pc, #120]	@ (8010f04 <vTaskStartScheduler+0xb4>)
 8010e8a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8010e8c:	4b1d      	ldr	r3, [pc, #116]	@ (8010f04 <vTaskStartScheduler+0xb4>)
 8010e8e:	681b      	ldr	r3, [r3, #0]
 8010e90:	2b00      	cmp	r3, #0
 8010e92:	d002      	beq.n	8010e9a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8010e94:	2301      	movs	r3, #1
 8010e96:	617b      	str	r3, [r7, #20]
 8010e98:	e001      	b.n	8010e9e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8010e9a:	2300      	movs	r3, #0
 8010e9c:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8010e9e:	697b      	ldr	r3, [r7, #20]
 8010ea0:	2b01      	cmp	r3, #1
 8010ea2:	d116      	bne.n	8010ed2 <vTaskStartScheduler+0x82>
	__asm volatile
 8010ea4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ea8:	f383 8811 	msr	BASEPRI, r3
 8010eac:	f3bf 8f6f 	isb	sy
 8010eb0:	f3bf 8f4f 	dsb	sy
 8010eb4:	613b      	str	r3, [r7, #16]
}
 8010eb6:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8010eb8:	4b13      	ldr	r3, [pc, #76]	@ (8010f08 <vTaskStartScheduler+0xb8>)
 8010eba:	f04f 32ff 	mov.w	r2, #4294967295
 8010ebe:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8010ec0:	4b12      	ldr	r3, [pc, #72]	@ (8010f0c <vTaskStartScheduler+0xbc>)
 8010ec2:	2201      	movs	r2, #1
 8010ec4:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8010ec6:	4b12      	ldr	r3, [pc, #72]	@ (8010f10 <vTaskStartScheduler+0xc0>)
 8010ec8:	2200      	movs	r2, #0
 8010eca:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8010ecc:	f000 fea0 	bl	8011c10 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8010ed0:	e00f      	b.n	8010ef2 <vTaskStartScheduler+0xa2>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8010ed2:	697b      	ldr	r3, [r7, #20]
 8010ed4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010ed8:	d10b      	bne.n	8010ef2 <vTaskStartScheduler+0xa2>
	__asm volatile
 8010eda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010ede:	f383 8811 	msr	BASEPRI, r3
 8010ee2:	f3bf 8f6f 	isb	sy
 8010ee6:	f3bf 8f4f 	dsb	sy
 8010eea:	60fb      	str	r3, [r7, #12]
}
 8010eec:	bf00      	nop
 8010eee:	bf00      	nop
 8010ef0:	e7fd      	b.n	8010eee <vTaskStartScheduler+0x9e>
}
 8010ef2:	bf00      	nop
 8010ef4:	3718      	adds	r7, #24
 8010ef6:	46bd      	mov	sp, r7
 8010ef8:	bd80      	pop	{r7, pc}
 8010efa:	bf00      	nop
 8010efc:	08013c64 	.word	0x08013c64
 8010f00:	080114fd 	.word	0x080114fd
 8010f04:	200162e4 	.word	0x200162e4
 8010f08:	200162e0 	.word	0x200162e0
 8010f0c:	200162cc 	.word	0x200162cc
 8010f10:	200162c4 	.word	0x200162c4

08010f14 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8010f14:	b480      	push	{r7}
 8010f16:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8010f18:	4b04      	ldr	r3, [pc, #16]	@ (8010f2c <vTaskSuspendAll+0x18>)
 8010f1a:	681b      	ldr	r3, [r3, #0]
 8010f1c:	3301      	adds	r3, #1
 8010f1e:	4a03      	ldr	r2, [pc, #12]	@ (8010f2c <vTaskSuspendAll+0x18>)
 8010f20:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8010f22:	bf00      	nop
 8010f24:	46bd      	mov	sp, r7
 8010f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f2a:	4770      	bx	lr
 8010f2c:	200162e8 	.word	0x200162e8

08010f30 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8010f30:	b580      	push	{r7, lr}
 8010f32:	b084      	sub	sp, #16
 8010f34:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8010f36:	2300      	movs	r3, #0
 8010f38:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8010f3a:	2300      	movs	r3, #0
 8010f3c:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8010f3e:	4b42      	ldr	r3, [pc, #264]	@ (8011048 <xTaskResumeAll+0x118>)
 8010f40:	681b      	ldr	r3, [r3, #0]
 8010f42:	2b00      	cmp	r3, #0
 8010f44:	d10b      	bne.n	8010f5e <xTaskResumeAll+0x2e>
	__asm volatile
 8010f46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8010f4a:	f383 8811 	msr	BASEPRI, r3
 8010f4e:	f3bf 8f6f 	isb	sy
 8010f52:	f3bf 8f4f 	dsb	sy
 8010f56:	603b      	str	r3, [r7, #0]
}
 8010f58:	bf00      	nop
 8010f5a:	bf00      	nop
 8010f5c:	e7fd      	b.n	8010f5a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8010f5e:	f000 fefb 	bl	8011d58 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8010f62:	4b39      	ldr	r3, [pc, #228]	@ (8011048 <xTaskResumeAll+0x118>)
 8010f64:	681b      	ldr	r3, [r3, #0]
 8010f66:	3b01      	subs	r3, #1
 8010f68:	4a37      	ldr	r2, [pc, #220]	@ (8011048 <xTaskResumeAll+0x118>)
 8010f6a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8010f6c:	4b36      	ldr	r3, [pc, #216]	@ (8011048 <xTaskResumeAll+0x118>)
 8010f6e:	681b      	ldr	r3, [r3, #0]
 8010f70:	2b00      	cmp	r3, #0
 8010f72:	d161      	bne.n	8011038 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8010f74:	4b35      	ldr	r3, [pc, #212]	@ (801104c <xTaskResumeAll+0x11c>)
 8010f76:	681b      	ldr	r3, [r3, #0]
 8010f78:	2b00      	cmp	r3, #0
 8010f7a:	d05d      	beq.n	8011038 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010f7c:	e02e      	b.n	8010fdc <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8010f7e:	4b34      	ldr	r3, [pc, #208]	@ (8011050 <xTaskResumeAll+0x120>)
 8010f80:	68db      	ldr	r3, [r3, #12]
 8010f82:	68db      	ldr	r3, [r3, #12]
 8010f84:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8010f86:	68fb      	ldr	r3, [r7, #12]
 8010f88:	3318      	adds	r3, #24
 8010f8a:	4618      	mov	r0, r3
 8010f8c:	f7fe fdc0 	bl	800fb10 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8010f90:	68fb      	ldr	r3, [r7, #12]
 8010f92:	3304      	adds	r3, #4
 8010f94:	4618      	mov	r0, r3
 8010f96:	f7fe fdbb 	bl	800fb10 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8010f9a:	68fb      	ldr	r3, [r7, #12]
 8010f9c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010f9e:	2201      	movs	r2, #1
 8010fa0:	409a      	lsls	r2, r3
 8010fa2:	4b2c      	ldr	r3, [pc, #176]	@ (8011054 <xTaskResumeAll+0x124>)
 8010fa4:	681b      	ldr	r3, [r3, #0]
 8010fa6:	4313      	orrs	r3, r2
 8010fa8:	4a2a      	ldr	r2, [pc, #168]	@ (8011054 <xTaskResumeAll+0x124>)
 8010faa:	6013      	str	r3, [r2, #0]
 8010fac:	68fb      	ldr	r3, [r7, #12]
 8010fae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fb0:	4613      	mov	r3, r2
 8010fb2:	009b      	lsls	r3, r3, #2
 8010fb4:	4413      	add	r3, r2
 8010fb6:	009b      	lsls	r3, r3, #2
 8010fb8:	4a27      	ldr	r2, [pc, #156]	@ (8011058 <xTaskResumeAll+0x128>)
 8010fba:	441a      	add	r2, r3
 8010fbc:	68fb      	ldr	r3, [r7, #12]
 8010fbe:	3304      	adds	r3, #4
 8010fc0:	4619      	mov	r1, r3
 8010fc2:	4610      	mov	r0, r2
 8010fc4:	f7fe fd47 	bl	800fa56 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8010fc8:	68fb      	ldr	r3, [r7, #12]
 8010fca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8010fcc:	4b23      	ldr	r3, [pc, #140]	@ (801105c <xTaskResumeAll+0x12c>)
 8010fce:	681b      	ldr	r3, [r3, #0]
 8010fd0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8010fd2:	429a      	cmp	r2, r3
 8010fd4:	d302      	bcc.n	8010fdc <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8010fd6:	4b22      	ldr	r3, [pc, #136]	@ (8011060 <xTaskResumeAll+0x130>)
 8010fd8:	2201      	movs	r2, #1
 8010fda:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8010fdc:	4b1c      	ldr	r3, [pc, #112]	@ (8011050 <xTaskResumeAll+0x120>)
 8010fde:	681b      	ldr	r3, [r3, #0]
 8010fe0:	2b00      	cmp	r3, #0
 8010fe2:	d1cc      	bne.n	8010f7e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8010fe4:	68fb      	ldr	r3, [r7, #12]
 8010fe6:	2b00      	cmp	r3, #0
 8010fe8:	d001      	beq.n	8010fee <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8010fea:	f000 fb3d 	bl	8011668 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8010fee:	4b1d      	ldr	r3, [pc, #116]	@ (8011064 <xTaskResumeAll+0x134>)
 8010ff0:	681b      	ldr	r3, [r3, #0]
 8010ff2:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	2b00      	cmp	r3, #0
 8010ff8:	d010      	beq.n	801101c <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8010ffa:	f000 f859 	bl	80110b0 <xTaskIncrementTick>
 8010ffe:	4603      	mov	r3, r0
 8011000:	2b00      	cmp	r3, #0
 8011002:	d002      	beq.n	801100a <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8011004:	4b16      	ldr	r3, [pc, #88]	@ (8011060 <xTaskResumeAll+0x130>)
 8011006:	2201      	movs	r2, #1
 8011008:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	3b01      	subs	r3, #1
 801100e:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8011010:	687b      	ldr	r3, [r7, #4]
 8011012:	2b00      	cmp	r3, #0
 8011014:	d1f1      	bne.n	8010ffa <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8011016:	4b13      	ldr	r3, [pc, #76]	@ (8011064 <xTaskResumeAll+0x134>)
 8011018:	2200      	movs	r2, #0
 801101a:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 801101c:	4b10      	ldr	r3, [pc, #64]	@ (8011060 <xTaskResumeAll+0x130>)
 801101e:	681b      	ldr	r3, [r3, #0]
 8011020:	2b00      	cmp	r3, #0
 8011022:	d009      	beq.n	8011038 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8011024:	2301      	movs	r3, #1
 8011026:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8011028:	4b0f      	ldr	r3, [pc, #60]	@ (8011068 <xTaskResumeAll+0x138>)
 801102a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801102e:	601a      	str	r2, [r3, #0]
 8011030:	f3bf 8f4f 	dsb	sy
 8011034:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8011038:	f000 fec0 	bl	8011dbc <vPortExitCritical>

	return xAlreadyYielded;
 801103c:	68bb      	ldr	r3, [r7, #8]
}
 801103e:	4618      	mov	r0, r3
 8011040:	3710      	adds	r7, #16
 8011042:	46bd      	mov	sp, r7
 8011044:	bd80      	pop	{r7, pc}
 8011046:	bf00      	nop
 8011048:	200162e8 	.word	0x200162e8
 801104c:	200162c0 	.word	0x200162c0
 8011050:	20016280 	.word	0x20016280
 8011054:	200162c8 	.word	0x200162c8
 8011058:	200161c4 	.word	0x200161c4
 801105c:	200161c0 	.word	0x200161c0
 8011060:	200162d4 	.word	0x200162d4
 8011064:	200162d0 	.word	0x200162d0
 8011068:	e000ed04 	.word	0xe000ed04

0801106c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 801106c:	b480      	push	{r7}
 801106e:	b083      	sub	sp, #12
 8011070:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8011072:	4b05      	ldr	r3, [pc, #20]	@ (8011088 <xTaskGetTickCount+0x1c>)
 8011074:	681b      	ldr	r3, [r3, #0]
 8011076:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8011078:	687b      	ldr	r3, [r7, #4]
}
 801107a:	4618      	mov	r0, r3
 801107c:	370c      	adds	r7, #12
 801107e:	46bd      	mov	sp, r7
 8011080:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011084:	4770      	bx	lr
 8011086:	bf00      	nop
 8011088:	200162c4 	.word	0x200162c4

0801108c <xTaskGetTickCountFromISR>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 801108c:	b580      	push	{r7, lr}
 801108e:	b082      	sub	sp, #8
 8011090:	af00      	add	r7, sp, #0
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: https://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011092:	f000 ff41 	bl	8011f18 <vPortValidateInterruptPriority>

	uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 8011096:	2300      	movs	r3, #0
 8011098:	607b      	str	r3, [r7, #4]
	{
		xReturn = xTickCount;
 801109a:	4b04      	ldr	r3, [pc, #16]	@ (80110ac <xTaskGetTickCountFromISR+0x20>)
 801109c:	681b      	ldr	r3, [r3, #0]
 801109e:	603b      	str	r3, [r7, #0]
	}
	portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80110a0:	683b      	ldr	r3, [r7, #0]
}
 80110a2:	4618      	mov	r0, r3
 80110a4:	3708      	adds	r7, #8
 80110a6:	46bd      	mov	sp, r7
 80110a8:	bd80      	pop	{r7, pc}
 80110aa:	bf00      	nop
 80110ac:	200162c4 	.word	0x200162c4

080110b0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80110b0:	b580      	push	{r7, lr}
 80110b2:	b086      	sub	sp, #24
 80110b4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80110b6:	2300      	movs	r3, #0
 80110b8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80110ba:	4b4f      	ldr	r3, [pc, #316]	@ (80111f8 <xTaskIncrementTick+0x148>)
 80110bc:	681b      	ldr	r3, [r3, #0]
 80110be:	2b00      	cmp	r3, #0
 80110c0:	f040 808f 	bne.w	80111e2 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80110c4:	4b4d      	ldr	r3, [pc, #308]	@ (80111fc <xTaskIncrementTick+0x14c>)
 80110c6:	681b      	ldr	r3, [r3, #0]
 80110c8:	3301      	adds	r3, #1
 80110ca:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80110cc:	4a4b      	ldr	r2, [pc, #300]	@ (80111fc <xTaskIncrementTick+0x14c>)
 80110ce:	693b      	ldr	r3, [r7, #16]
 80110d0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80110d2:	693b      	ldr	r3, [r7, #16]
 80110d4:	2b00      	cmp	r3, #0
 80110d6:	d121      	bne.n	801111c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80110d8:	4b49      	ldr	r3, [pc, #292]	@ (8011200 <xTaskIncrementTick+0x150>)
 80110da:	681b      	ldr	r3, [r3, #0]
 80110dc:	681b      	ldr	r3, [r3, #0]
 80110de:	2b00      	cmp	r3, #0
 80110e0:	d00b      	beq.n	80110fa <xTaskIncrementTick+0x4a>
	__asm volatile
 80110e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80110e6:	f383 8811 	msr	BASEPRI, r3
 80110ea:	f3bf 8f6f 	isb	sy
 80110ee:	f3bf 8f4f 	dsb	sy
 80110f2:	603b      	str	r3, [r7, #0]
}
 80110f4:	bf00      	nop
 80110f6:	bf00      	nop
 80110f8:	e7fd      	b.n	80110f6 <xTaskIncrementTick+0x46>
 80110fa:	4b41      	ldr	r3, [pc, #260]	@ (8011200 <xTaskIncrementTick+0x150>)
 80110fc:	681b      	ldr	r3, [r3, #0]
 80110fe:	60fb      	str	r3, [r7, #12]
 8011100:	4b40      	ldr	r3, [pc, #256]	@ (8011204 <xTaskIncrementTick+0x154>)
 8011102:	681b      	ldr	r3, [r3, #0]
 8011104:	4a3e      	ldr	r2, [pc, #248]	@ (8011200 <xTaskIncrementTick+0x150>)
 8011106:	6013      	str	r3, [r2, #0]
 8011108:	4a3e      	ldr	r2, [pc, #248]	@ (8011204 <xTaskIncrementTick+0x154>)
 801110a:	68fb      	ldr	r3, [r7, #12]
 801110c:	6013      	str	r3, [r2, #0]
 801110e:	4b3e      	ldr	r3, [pc, #248]	@ (8011208 <xTaskIncrementTick+0x158>)
 8011110:	681b      	ldr	r3, [r3, #0]
 8011112:	3301      	adds	r3, #1
 8011114:	4a3c      	ldr	r2, [pc, #240]	@ (8011208 <xTaskIncrementTick+0x158>)
 8011116:	6013      	str	r3, [r2, #0]
 8011118:	f000 faa6 	bl	8011668 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 801111c:	4b3b      	ldr	r3, [pc, #236]	@ (801120c <xTaskIncrementTick+0x15c>)
 801111e:	681b      	ldr	r3, [r3, #0]
 8011120:	693a      	ldr	r2, [r7, #16]
 8011122:	429a      	cmp	r2, r3
 8011124:	d348      	bcc.n	80111b8 <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8011126:	4b36      	ldr	r3, [pc, #216]	@ (8011200 <xTaskIncrementTick+0x150>)
 8011128:	681b      	ldr	r3, [r3, #0]
 801112a:	681b      	ldr	r3, [r3, #0]
 801112c:	2b00      	cmp	r3, #0
 801112e:	d104      	bne.n	801113a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011130:	4b36      	ldr	r3, [pc, #216]	@ (801120c <xTaskIncrementTick+0x15c>)
 8011132:	f04f 32ff 	mov.w	r2, #4294967295
 8011136:	601a      	str	r2, [r3, #0]
					break;
 8011138:	e03e      	b.n	80111b8 <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801113a:	4b31      	ldr	r3, [pc, #196]	@ (8011200 <xTaskIncrementTick+0x150>)
 801113c:	681b      	ldr	r3, [r3, #0]
 801113e:	68db      	ldr	r3, [r3, #12]
 8011140:	68db      	ldr	r3, [r3, #12]
 8011142:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8011144:	68bb      	ldr	r3, [r7, #8]
 8011146:	685b      	ldr	r3, [r3, #4]
 8011148:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 801114a:	693a      	ldr	r2, [r7, #16]
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	429a      	cmp	r2, r3
 8011150:	d203      	bcs.n	801115a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8011152:	4a2e      	ldr	r2, [pc, #184]	@ (801120c <xTaskIncrementTick+0x15c>)
 8011154:	687b      	ldr	r3, [r7, #4]
 8011156:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8011158:	e02e      	b.n	80111b8 <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801115a:	68bb      	ldr	r3, [r7, #8]
 801115c:	3304      	adds	r3, #4
 801115e:	4618      	mov	r0, r3
 8011160:	f7fe fcd6 	bl	800fb10 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8011164:	68bb      	ldr	r3, [r7, #8]
 8011166:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8011168:	2b00      	cmp	r3, #0
 801116a:	d004      	beq.n	8011176 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 801116c:	68bb      	ldr	r3, [r7, #8]
 801116e:	3318      	adds	r3, #24
 8011170:	4618      	mov	r0, r3
 8011172:	f7fe fccd 	bl	800fb10 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8011176:	68bb      	ldr	r3, [r7, #8]
 8011178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801117a:	2201      	movs	r2, #1
 801117c:	409a      	lsls	r2, r3
 801117e:	4b24      	ldr	r3, [pc, #144]	@ (8011210 <xTaskIncrementTick+0x160>)
 8011180:	681b      	ldr	r3, [r3, #0]
 8011182:	4313      	orrs	r3, r2
 8011184:	4a22      	ldr	r2, [pc, #136]	@ (8011210 <xTaskIncrementTick+0x160>)
 8011186:	6013      	str	r3, [r2, #0]
 8011188:	68bb      	ldr	r3, [r7, #8]
 801118a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801118c:	4613      	mov	r3, r2
 801118e:	009b      	lsls	r3, r3, #2
 8011190:	4413      	add	r3, r2
 8011192:	009b      	lsls	r3, r3, #2
 8011194:	4a1f      	ldr	r2, [pc, #124]	@ (8011214 <xTaskIncrementTick+0x164>)
 8011196:	441a      	add	r2, r3
 8011198:	68bb      	ldr	r3, [r7, #8]
 801119a:	3304      	adds	r3, #4
 801119c:	4619      	mov	r1, r3
 801119e:	4610      	mov	r0, r2
 80111a0:	f7fe fc59 	bl	800fa56 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80111a4:	68bb      	ldr	r3, [r7, #8]
 80111a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80111a8:	4b1b      	ldr	r3, [pc, #108]	@ (8011218 <xTaskIncrementTick+0x168>)
 80111aa:	681b      	ldr	r3, [r3, #0]
 80111ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80111ae:	429a      	cmp	r2, r3
 80111b0:	d3b9      	bcc.n	8011126 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80111b2:	2301      	movs	r3, #1
 80111b4:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80111b6:	e7b6      	b.n	8011126 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80111b8:	4b17      	ldr	r3, [pc, #92]	@ (8011218 <xTaskIncrementTick+0x168>)
 80111ba:	681b      	ldr	r3, [r3, #0]
 80111bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80111be:	4915      	ldr	r1, [pc, #84]	@ (8011214 <xTaskIncrementTick+0x164>)
 80111c0:	4613      	mov	r3, r2
 80111c2:	009b      	lsls	r3, r3, #2
 80111c4:	4413      	add	r3, r2
 80111c6:	009b      	lsls	r3, r3, #2
 80111c8:	440b      	add	r3, r1
 80111ca:	681b      	ldr	r3, [r3, #0]
 80111cc:	2b01      	cmp	r3, #1
 80111ce:	d901      	bls.n	80111d4 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 80111d0:	2301      	movs	r3, #1
 80111d2:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80111d4:	4b11      	ldr	r3, [pc, #68]	@ (801121c <xTaskIncrementTick+0x16c>)
 80111d6:	681b      	ldr	r3, [r3, #0]
 80111d8:	2b00      	cmp	r3, #0
 80111da:	d007      	beq.n	80111ec <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 80111dc:	2301      	movs	r3, #1
 80111de:	617b      	str	r3, [r7, #20]
 80111e0:	e004      	b.n	80111ec <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80111e2:	4b0f      	ldr	r3, [pc, #60]	@ (8011220 <xTaskIncrementTick+0x170>)
 80111e4:	681b      	ldr	r3, [r3, #0]
 80111e6:	3301      	adds	r3, #1
 80111e8:	4a0d      	ldr	r2, [pc, #52]	@ (8011220 <xTaskIncrementTick+0x170>)
 80111ea:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80111ec:	697b      	ldr	r3, [r7, #20]
}
 80111ee:	4618      	mov	r0, r3
 80111f0:	3718      	adds	r7, #24
 80111f2:	46bd      	mov	sp, r7
 80111f4:	bd80      	pop	{r7, pc}
 80111f6:	bf00      	nop
 80111f8:	200162e8 	.word	0x200162e8
 80111fc:	200162c4 	.word	0x200162c4
 8011200:	20016278 	.word	0x20016278
 8011204:	2001627c 	.word	0x2001627c
 8011208:	200162d8 	.word	0x200162d8
 801120c:	200162e0 	.word	0x200162e0
 8011210:	200162c8 	.word	0x200162c8
 8011214:	200161c4 	.word	0x200161c4
 8011218:	200161c0 	.word	0x200161c0
 801121c:	200162d4 	.word	0x200162d4
 8011220:	200162d0 	.word	0x200162d0

08011224 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8011224:	b480      	push	{r7}
 8011226:	b087      	sub	sp, #28
 8011228:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 801122a:	4b27      	ldr	r3, [pc, #156]	@ (80112c8 <vTaskSwitchContext+0xa4>)
 801122c:	681b      	ldr	r3, [r3, #0]
 801122e:	2b00      	cmp	r3, #0
 8011230:	d003      	beq.n	801123a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8011232:	4b26      	ldr	r3, [pc, #152]	@ (80112cc <vTaskSwitchContext+0xa8>)
 8011234:	2201      	movs	r2, #1
 8011236:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8011238:	e040      	b.n	80112bc <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 801123a:	4b24      	ldr	r3, [pc, #144]	@ (80112cc <vTaskSwitchContext+0xa8>)
 801123c:	2200      	movs	r2, #0
 801123e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011240:	4b23      	ldr	r3, [pc, #140]	@ (80112d0 <vTaskSwitchContext+0xac>)
 8011242:	681b      	ldr	r3, [r3, #0]
 8011244:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8011246:	68fb      	ldr	r3, [r7, #12]
 8011248:	fab3 f383 	clz	r3, r3
 801124c:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 801124e:	7afb      	ldrb	r3, [r7, #11]
 8011250:	f1c3 031f 	rsb	r3, r3, #31
 8011254:	617b      	str	r3, [r7, #20]
 8011256:	491f      	ldr	r1, [pc, #124]	@ (80112d4 <vTaskSwitchContext+0xb0>)
 8011258:	697a      	ldr	r2, [r7, #20]
 801125a:	4613      	mov	r3, r2
 801125c:	009b      	lsls	r3, r3, #2
 801125e:	4413      	add	r3, r2
 8011260:	009b      	lsls	r3, r3, #2
 8011262:	440b      	add	r3, r1
 8011264:	681b      	ldr	r3, [r3, #0]
 8011266:	2b00      	cmp	r3, #0
 8011268:	d10b      	bne.n	8011282 <vTaskSwitchContext+0x5e>
	__asm volatile
 801126a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801126e:	f383 8811 	msr	BASEPRI, r3
 8011272:	f3bf 8f6f 	isb	sy
 8011276:	f3bf 8f4f 	dsb	sy
 801127a:	607b      	str	r3, [r7, #4]
}
 801127c:	bf00      	nop
 801127e:	bf00      	nop
 8011280:	e7fd      	b.n	801127e <vTaskSwitchContext+0x5a>
 8011282:	697a      	ldr	r2, [r7, #20]
 8011284:	4613      	mov	r3, r2
 8011286:	009b      	lsls	r3, r3, #2
 8011288:	4413      	add	r3, r2
 801128a:	009b      	lsls	r3, r3, #2
 801128c:	4a11      	ldr	r2, [pc, #68]	@ (80112d4 <vTaskSwitchContext+0xb0>)
 801128e:	4413      	add	r3, r2
 8011290:	613b      	str	r3, [r7, #16]
 8011292:	693b      	ldr	r3, [r7, #16]
 8011294:	685b      	ldr	r3, [r3, #4]
 8011296:	685a      	ldr	r2, [r3, #4]
 8011298:	693b      	ldr	r3, [r7, #16]
 801129a:	605a      	str	r2, [r3, #4]
 801129c:	693b      	ldr	r3, [r7, #16]
 801129e:	685a      	ldr	r2, [r3, #4]
 80112a0:	693b      	ldr	r3, [r7, #16]
 80112a2:	3308      	adds	r3, #8
 80112a4:	429a      	cmp	r2, r3
 80112a6:	d104      	bne.n	80112b2 <vTaskSwitchContext+0x8e>
 80112a8:	693b      	ldr	r3, [r7, #16]
 80112aa:	685b      	ldr	r3, [r3, #4]
 80112ac:	685a      	ldr	r2, [r3, #4]
 80112ae:	693b      	ldr	r3, [r7, #16]
 80112b0:	605a      	str	r2, [r3, #4]
 80112b2:	693b      	ldr	r3, [r7, #16]
 80112b4:	685b      	ldr	r3, [r3, #4]
 80112b6:	68db      	ldr	r3, [r3, #12]
 80112b8:	4a07      	ldr	r2, [pc, #28]	@ (80112d8 <vTaskSwitchContext+0xb4>)
 80112ba:	6013      	str	r3, [r2, #0]
}
 80112bc:	bf00      	nop
 80112be:	371c      	adds	r7, #28
 80112c0:	46bd      	mov	sp, r7
 80112c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112c6:	4770      	bx	lr
 80112c8:	200162e8 	.word	0x200162e8
 80112cc:	200162d4 	.word	0x200162d4
 80112d0:	200162c8 	.word	0x200162c8
 80112d4:	200161c4 	.word	0x200161c4
 80112d8:	200161c0 	.word	0x200161c0

080112dc <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80112dc:	b580      	push	{r7, lr}
 80112de:	b084      	sub	sp, #16
 80112e0:	af00      	add	r7, sp, #0
 80112e2:	6078      	str	r0, [r7, #4]
 80112e4:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	2b00      	cmp	r3, #0
 80112ea:	d10b      	bne.n	8011304 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80112ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80112f0:	f383 8811 	msr	BASEPRI, r3
 80112f4:	f3bf 8f6f 	isb	sy
 80112f8:	f3bf 8f4f 	dsb	sy
 80112fc:	60fb      	str	r3, [r7, #12]
}
 80112fe:	bf00      	nop
 8011300:	bf00      	nop
 8011302:	e7fd      	b.n	8011300 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8011304:	4b07      	ldr	r3, [pc, #28]	@ (8011324 <vTaskPlaceOnEventList+0x48>)
 8011306:	681b      	ldr	r3, [r3, #0]
 8011308:	3318      	adds	r3, #24
 801130a:	4619      	mov	r1, r3
 801130c:	6878      	ldr	r0, [r7, #4]
 801130e:	f7fe fbc6 	bl	800fa9e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8011312:	2101      	movs	r1, #1
 8011314:	6838      	ldr	r0, [r7, #0]
 8011316:	f000 fb87 	bl	8011a28 <prvAddCurrentTaskToDelayedList>
}
 801131a:	bf00      	nop
 801131c:	3710      	adds	r7, #16
 801131e:	46bd      	mov	sp, r7
 8011320:	bd80      	pop	{r7, pc}
 8011322:	bf00      	nop
 8011324:	200161c0 	.word	0x200161c0

08011328 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8011328:	b580      	push	{r7, lr}
 801132a:	b086      	sub	sp, #24
 801132c:	af00      	add	r7, sp, #0
 801132e:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011330:	687b      	ldr	r3, [r7, #4]
 8011332:	68db      	ldr	r3, [r3, #12]
 8011334:	68db      	ldr	r3, [r3, #12]
 8011336:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8011338:	693b      	ldr	r3, [r7, #16]
 801133a:	2b00      	cmp	r3, #0
 801133c:	d10b      	bne.n	8011356 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 801133e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011342:	f383 8811 	msr	BASEPRI, r3
 8011346:	f3bf 8f6f 	isb	sy
 801134a:	f3bf 8f4f 	dsb	sy
 801134e:	60fb      	str	r3, [r7, #12]
}
 8011350:	bf00      	nop
 8011352:	bf00      	nop
 8011354:	e7fd      	b.n	8011352 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8011356:	693b      	ldr	r3, [r7, #16]
 8011358:	3318      	adds	r3, #24
 801135a:	4618      	mov	r0, r3
 801135c:	f7fe fbd8 	bl	800fb10 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8011360:	4b1d      	ldr	r3, [pc, #116]	@ (80113d8 <xTaskRemoveFromEventList+0xb0>)
 8011362:	681b      	ldr	r3, [r3, #0]
 8011364:	2b00      	cmp	r3, #0
 8011366:	d11c      	bne.n	80113a2 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8011368:	693b      	ldr	r3, [r7, #16]
 801136a:	3304      	adds	r3, #4
 801136c:	4618      	mov	r0, r3
 801136e:	f7fe fbcf 	bl	800fb10 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8011372:	693b      	ldr	r3, [r7, #16]
 8011374:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011376:	2201      	movs	r2, #1
 8011378:	409a      	lsls	r2, r3
 801137a:	4b18      	ldr	r3, [pc, #96]	@ (80113dc <xTaskRemoveFromEventList+0xb4>)
 801137c:	681b      	ldr	r3, [r3, #0]
 801137e:	4313      	orrs	r3, r2
 8011380:	4a16      	ldr	r2, [pc, #88]	@ (80113dc <xTaskRemoveFromEventList+0xb4>)
 8011382:	6013      	str	r3, [r2, #0]
 8011384:	693b      	ldr	r3, [r7, #16]
 8011386:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011388:	4613      	mov	r3, r2
 801138a:	009b      	lsls	r3, r3, #2
 801138c:	4413      	add	r3, r2
 801138e:	009b      	lsls	r3, r3, #2
 8011390:	4a13      	ldr	r2, [pc, #76]	@ (80113e0 <xTaskRemoveFromEventList+0xb8>)
 8011392:	441a      	add	r2, r3
 8011394:	693b      	ldr	r3, [r7, #16]
 8011396:	3304      	adds	r3, #4
 8011398:	4619      	mov	r1, r3
 801139a:	4610      	mov	r0, r2
 801139c:	f7fe fb5b 	bl	800fa56 <vListInsertEnd>
 80113a0:	e005      	b.n	80113ae <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80113a2:	693b      	ldr	r3, [r7, #16]
 80113a4:	3318      	adds	r3, #24
 80113a6:	4619      	mov	r1, r3
 80113a8:	480e      	ldr	r0, [pc, #56]	@ (80113e4 <xTaskRemoveFromEventList+0xbc>)
 80113aa:	f7fe fb54 	bl	800fa56 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80113ae:	693b      	ldr	r3, [r7, #16]
 80113b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80113b2:	4b0d      	ldr	r3, [pc, #52]	@ (80113e8 <xTaskRemoveFromEventList+0xc0>)
 80113b4:	681b      	ldr	r3, [r3, #0]
 80113b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80113b8:	429a      	cmp	r2, r3
 80113ba:	d905      	bls.n	80113c8 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80113bc:	2301      	movs	r3, #1
 80113be:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80113c0:	4b0a      	ldr	r3, [pc, #40]	@ (80113ec <xTaskRemoveFromEventList+0xc4>)
 80113c2:	2201      	movs	r2, #1
 80113c4:	601a      	str	r2, [r3, #0]
 80113c6:	e001      	b.n	80113cc <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 80113c8:	2300      	movs	r3, #0
 80113ca:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80113cc:	697b      	ldr	r3, [r7, #20]
}
 80113ce:	4618      	mov	r0, r3
 80113d0:	3718      	adds	r7, #24
 80113d2:	46bd      	mov	sp, r7
 80113d4:	bd80      	pop	{r7, pc}
 80113d6:	bf00      	nop
 80113d8:	200162e8 	.word	0x200162e8
 80113dc:	200162c8 	.word	0x200162c8
 80113e0:	200161c4 	.word	0x200161c4
 80113e4:	20016280 	.word	0x20016280
 80113e8:	200161c0 	.word	0x200161c0
 80113ec:	200162d4 	.word	0x200162d4

080113f0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80113f0:	b480      	push	{r7}
 80113f2:	b083      	sub	sp, #12
 80113f4:	af00      	add	r7, sp, #0
 80113f6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80113f8:	4b06      	ldr	r3, [pc, #24]	@ (8011414 <vTaskInternalSetTimeOutState+0x24>)
 80113fa:	681a      	ldr	r2, [r3, #0]
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8011400:	4b05      	ldr	r3, [pc, #20]	@ (8011418 <vTaskInternalSetTimeOutState+0x28>)
 8011402:	681a      	ldr	r2, [r3, #0]
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	605a      	str	r2, [r3, #4]
}
 8011408:	bf00      	nop
 801140a:	370c      	adds	r7, #12
 801140c:	46bd      	mov	sp, r7
 801140e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011412:	4770      	bx	lr
 8011414:	200162d8 	.word	0x200162d8
 8011418:	200162c4 	.word	0x200162c4

0801141c <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 801141c:	b580      	push	{r7, lr}
 801141e:	b088      	sub	sp, #32
 8011420:	af00      	add	r7, sp, #0
 8011422:	6078      	str	r0, [r7, #4]
 8011424:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8011426:	687b      	ldr	r3, [r7, #4]
 8011428:	2b00      	cmp	r3, #0
 801142a:	d10b      	bne.n	8011444 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 801142c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011430:	f383 8811 	msr	BASEPRI, r3
 8011434:	f3bf 8f6f 	isb	sy
 8011438:	f3bf 8f4f 	dsb	sy
 801143c:	613b      	str	r3, [r7, #16]
}
 801143e:	bf00      	nop
 8011440:	bf00      	nop
 8011442:	e7fd      	b.n	8011440 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8011444:	683b      	ldr	r3, [r7, #0]
 8011446:	2b00      	cmp	r3, #0
 8011448:	d10b      	bne.n	8011462 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801144a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801144e:	f383 8811 	msr	BASEPRI, r3
 8011452:	f3bf 8f6f 	isb	sy
 8011456:	f3bf 8f4f 	dsb	sy
 801145a:	60fb      	str	r3, [r7, #12]
}
 801145c:	bf00      	nop
 801145e:	bf00      	nop
 8011460:	e7fd      	b.n	801145e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8011462:	f000 fc79 	bl	8011d58 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8011466:	4b1d      	ldr	r3, [pc, #116]	@ (80114dc <xTaskCheckForTimeOut+0xc0>)
 8011468:	681b      	ldr	r3, [r3, #0]
 801146a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	685b      	ldr	r3, [r3, #4]
 8011470:	69ba      	ldr	r2, [r7, #24]
 8011472:	1ad3      	subs	r3, r2, r3
 8011474:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8011476:	683b      	ldr	r3, [r7, #0]
 8011478:	681b      	ldr	r3, [r3, #0]
 801147a:	f1b3 3fff 	cmp.w	r3, #4294967295
 801147e:	d102      	bne.n	8011486 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8011480:	2300      	movs	r3, #0
 8011482:	61fb      	str	r3, [r7, #28]
 8011484:	e023      	b.n	80114ce <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8011486:	687b      	ldr	r3, [r7, #4]
 8011488:	681a      	ldr	r2, [r3, #0]
 801148a:	4b15      	ldr	r3, [pc, #84]	@ (80114e0 <xTaskCheckForTimeOut+0xc4>)
 801148c:	681b      	ldr	r3, [r3, #0]
 801148e:	429a      	cmp	r2, r3
 8011490:	d007      	beq.n	80114a2 <xTaskCheckForTimeOut+0x86>
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	685b      	ldr	r3, [r3, #4]
 8011496:	69ba      	ldr	r2, [r7, #24]
 8011498:	429a      	cmp	r2, r3
 801149a:	d302      	bcc.n	80114a2 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 801149c:	2301      	movs	r3, #1
 801149e:	61fb      	str	r3, [r7, #28]
 80114a0:	e015      	b.n	80114ce <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 80114a2:	683b      	ldr	r3, [r7, #0]
 80114a4:	681b      	ldr	r3, [r3, #0]
 80114a6:	697a      	ldr	r2, [r7, #20]
 80114a8:	429a      	cmp	r2, r3
 80114aa:	d20b      	bcs.n	80114c4 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80114ac:	683b      	ldr	r3, [r7, #0]
 80114ae:	681a      	ldr	r2, [r3, #0]
 80114b0:	697b      	ldr	r3, [r7, #20]
 80114b2:	1ad2      	subs	r2, r2, r3
 80114b4:	683b      	ldr	r3, [r7, #0]
 80114b6:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80114b8:	6878      	ldr	r0, [r7, #4]
 80114ba:	f7ff ff99 	bl	80113f0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80114be:	2300      	movs	r3, #0
 80114c0:	61fb      	str	r3, [r7, #28]
 80114c2:	e004      	b.n	80114ce <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80114c4:	683b      	ldr	r3, [r7, #0]
 80114c6:	2200      	movs	r2, #0
 80114c8:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80114ca:	2301      	movs	r3, #1
 80114cc:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80114ce:	f000 fc75 	bl	8011dbc <vPortExitCritical>

	return xReturn;
 80114d2:	69fb      	ldr	r3, [r7, #28]
}
 80114d4:	4618      	mov	r0, r3
 80114d6:	3720      	adds	r7, #32
 80114d8:	46bd      	mov	sp, r7
 80114da:	bd80      	pop	{r7, pc}
 80114dc:	200162c4 	.word	0x200162c4
 80114e0:	200162d8 	.word	0x200162d8

080114e4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80114e4:	b480      	push	{r7}
 80114e6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80114e8:	4b03      	ldr	r3, [pc, #12]	@ (80114f8 <vTaskMissedYield+0x14>)
 80114ea:	2201      	movs	r2, #1
 80114ec:	601a      	str	r2, [r3, #0]
}
 80114ee:	bf00      	nop
 80114f0:	46bd      	mov	sp, r7
 80114f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114f6:	4770      	bx	lr
 80114f8:	200162d4 	.word	0x200162d4

080114fc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80114fc:	b580      	push	{r7, lr}
 80114fe:	b082      	sub	sp, #8
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8011504:	f000 f852 	bl	80115ac <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8011508:	4b06      	ldr	r3, [pc, #24]	@ (8011524 <prvIdleTask+0x28>)
 801150a:	681b      	ldr	r3, [r3, #0]
 801150c:	2b01      	cmp	r3, #1
 801150e:	d9f9      	bls.n	8011504 <prvIdleTask+0x8>
			{
				taskYIELD();
 8011510:	4b05      	ldr	r3, [pc, #20]	@ (8011528 <prvIdleTask+0x2c>)
 8011512:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011516:	601a      	str	r2, [r3, #0]
 8011518:	f3bf 8f4f 	dsb	sy
 801151c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8011520:	e7f0      	b.n	8011504 <prvIdleTask+0x8>
 8011522:	bf00      	nop
 8011524:	200161c4 	.word	0x200161c4
 8011528:	e000ed04 	.word	0xe000ed04

0801152c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 801152c:	b580      	push	{r7, lr}
 801152e:	b082      	sub	sp, #8
 8011530:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8011532:	2300      	movs	r3, #0
 8011534:	607b      	str	r3, [r7, #4]
 8011536:	e00c      	b.n	8011552 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8011538:	687a      	ldr	r2, [r7, #4]
 801153a:	4613      	mov	r3, r2
 801153c:	009b      	lsls	r3, r3, #2
 801153e:	4413      	add	r3, r2
 8011540:	009b      	lsls	r3, r3, #2
 8011542:	4a12      	ldr	r2, [pc, #72]	@ (801158c <prvInitialiseTaskLists+0x60>)
 8011544:	4413      	add	r3, r2
 8011546:	4618      	mov	r0, r3
 8011548:	f7fe fa58 	bl	800f9fc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 801154c:	687b      	ldr	r3, [r7, #4]
 801154e:	3301      	adds	r3, #1
 8011550:	607b      	str	r3, [r7, #4]
 8011552:	687b      	ldr	r3, [r7, #4]
 8011554:	2b06      	cmp	r3, #6
 8011556:	d9ef      	bls.n	8011538 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8011558:	480d      	ldr	r0, [pc, #52]	@ (8011590 <prvInitialiseTaskLists+0x64>)
 801155a:	f7fe fa4f 	bl	800f9fc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 801155e:	480d      	ldr	r0, [pc, #52]	@ (8011594 <prvInitialiseTaskLists+0x68>)
 8011560:	f7fe fa4c 	bl	800f9fc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8011564:	480c      	ldr	r0, [pc, #48]	@ (8011598 <prvInitialiseTaskLists+0x6c>)
 8011566:	f7fe fa49 	bl	800f9fc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801156a:	480c      	ldr	r0, [pc, #48]	@ (801159c <prvInitialiseTaskLists+0x70>)
 801156c:	f7fe fa46 	bl	800f9fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8011570:	480b      	ldr	r0, [pc, #44]	@ (80115a0 <prvInitialiseTaskLists+0x74>)
 8011572:	f7fe fa43 	bl	800f9fc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8011576:	4b0b      	ldr	r3, [pc, #44]	@ (80115a4 <prvInitialiseTaskLists+0x78>)
 8011578:	4a05      	ldr	r2, [pc, #20]	@ (8011590 <prvInitialiseTaskLists+0x64>)
 801157a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 801157c:	4b0a      	ldr	r3, [pc, #40]	@ (80115a8 <prvInitialiseTaskLists+0x7c>)
 801157e:	4a05      	ldr	r2, [pc, #20]	@ (8011594 <prvInitialiseTaskLists+0x68>)
 8011580:	601a      	str	r2, [r3, #0]
}
 8011582:	bf00      	nop
 8011584:	3708      	adds	r7, #8
 8011586:	46bd      	mov	sp, r7
 8011588:	bd80      	pop	{r7, pc}
 801158a:	bf00      	nop
 801158c:	200161c4 	.word	0x200161c4
 8011590:	20016250 	.word	0x20016250
 8011594:	20016264 	.word	0x20016264
 8011598:	20016280 	.word	0x20016280
 801159c:	20016294 	.word	0x20016294
 80115a0:	200162ac 	.word	0x200162ac
 80115a4:	20016278 	.word	0x20016278
 80115a8:	2001627c 	.word	0x2001627c

080115ac <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80115ac:	b580      	push	{r7, lr}
 80115ae:	b082      	sub	sp, #8
 80115b0:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80115b2:	e019      	b.n	80115e8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80115b4:	f000 fbd0 	bl	8011d58 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80115b8:	4b10      	ldr	r3, [pc, #64]	@ (80115fc <prvCheckTasksWaitingTermination+0x50>)
 80115ba:	68db      	ldr	r3, [r3, #12]
 80115bc:	68db      	ldr	r3, [r3, #12]
 80115be:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80115c0:	687b      	ldr	r3, [r7, #4]
 80115c2:	3304      	adds	r3, #4
 80115c4:	4618      	mov	r0, r3
 80115c6:	f7fe faa3 	bl	800fb10 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80115ca:	4b0d      	ldr	r3, [pc, #52]	@ (8011600 <prvCheckTasksWaitingTermination+0x54>)
 80115cc:	681b      	ldr	r3, [r3, #0]
 80115ce:	3b01      	subs	r3, #1
 80115d0:	4a0b      	ldr	r2, [pc, #44]	@ (8011600 <prvCheckTasksWaitingTermination+0x54>)
 80115d2:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80115d4:	4b0b      	ldr	r3, [pc, #44]	@ (8011604 <prvCheckTasksWaitingTermination+0x58>)
 80115d6:	681b      	ldr	r3, [r3, #0]
 80115d8:	3b01      	subs	r3, #1
 80115da:	4a0a      	ldr	r2, [pc, #40]	@ (8011604 <prvCheckTasksWaitingTermination+0x58>)
 80115dc:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80115de:	f000 fbed 	bl	8011dbc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80115e2:	6878      	ldr	r0, [r7, #4]
 80115e4:	f000 f810 	bl	8011608 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80115e8:	4b06      	ldr	r3, [pc, #24]	@ (8011604 <prvCheckTasksWaitingTermination+0x58>)
 80115ea:	681b      	ldr	r3, [r3, #0]
 80115ec:	2b00      	cmp	r3, #0
 80115ee:	d1e1      	bne.n	80115b4 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80115f0:	bf00      	nop
 80115f2:	bf00      	nop
 80115f4:	3708      	adds	r7, #8
 80115f6:	46bd      	mov	sp, r7
 80115f8:	bd80      	pop	{r7, pc}
 80115fa:	bf00      	nop
 80115fc:	20016294 	.word	0x20016294
 8011600:	200162c0 	.word	0x200162c0
 8011604:	200162a8 	.word	0x200162a8

08011608 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8011608:	b580      	push	{r7, lr}
 801160a:	b084      	sub	sp, #16
 801160c:	af00      	add	r7, sp, #0
 801160e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8011610:	687b      	ldr	r3, [r7, #4]
 8011612:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011616:	2b00      	cmp	r3, #0
 8011618:	d108      	bne.n	801162c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801161e:	4618      	mov	r0, r3
 8011620:	f000 fd8a 	bl	8012138 <vPortFree>
				vPortFree( pxTCB );
 8011624:	6878      	ldr	r0, [r7, #4]
 8011626:	f000 fd87 	bl	8012138 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 801162a:	e019      	b.n	8011660 <prvDeleteTCB+0x58>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011632:	2b01      	cmp	r3, #1
 8011634:	d103      	bne.n	801163e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8011636:	6878      	ldr	r0, [r7, #4]
 8011638:	f000 fd7e 	bl	8012138 <vPortFree>
	}
 801163c:	e010      	b.n	8011660 <prvDeleteTCB+0x58>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801163e:	687b      	ldr	r3, [r7, #4]
 8011640:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8011644:	2b02      	cmp	r3, #2
 8011646:	d00b      	beq.n	8011660 <prvDeleteTCB+0x58>
	__asm volatile
 8011648:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801164c:	f383 8811 	msr	BASEPRI, r3
 8011650:	f3bf 8f6f 	isb	sy
 8011654:	f3bf 8f4f 	dsb	sy
 8011658:	60fb      	str	r3, [r7, #12]
}
 801165a:	bf00      	nop
 801165c:	bf00      	nop
 801165e:	e7fd      	b.n	801165c <prvDeleteTCB+0x54>
	}
 8011660:	bf00      	nop
 8011662:	3710      	adds	r7, #16
 8011664:	46bd      	mov	sp, r7
 8011666:	bd80      	pop	{r7, pc}

08011668 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8011668:	b480      	push	{r7}
 801166a:	b083      	sub	sp, #12
 801166c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801166e:	4b0c      	ldr	r3, [pc, #48]	@ (80116a0 <prvResetNextTaskUnblockTime+0x38>)
 8011670:	681b      	ldr	r3, [r3, #0]
 8011672:	681b      	ldr	r3, [r3, #0]
 8011674:	2b00      	cmp	r3, #0
 8011676:	d104      	bne.n	8011682 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8011678:	4b0a      	ldr	r3, [pc, #40]	@ (80116a4 <prvResetNextTaskUnblockTime+0x3c>)
 801167a:	f04f 32ff 	mov.w	r2, #4294967295
 801167e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8011680:	e008      	b.n	8011694 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8011682:	4b07      	ldr	r3, [pc, #28]	@ (80116a0 <prvResetNextTaskUnblockTime+0x38>)
 8011684:	681b      	ldr	r3, [r3, #0]
 8011686:	68db      	ldr	r3, [r3, #12]
 8011688:	68db      	ldr	r3, [r3, #12]
 801168a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	685b      	ldr	r3, [r3, #4]
 8011690:	4a04      	ldr	r2, [pc, #16]	@ (80116a4 <prvResetNextTaskUnblockTime+0x3c>)
 8011692:	6013      	str	r3, [r2, #0]
}
 8011694:	bf00      	nop
 8011696:	370c      	adds	r7, #12
 8011698:	46bd      	mov	sp, r7
 801169a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801169e:	4770      	bx	lr
 80116a0:	20016278 	.word	0x20016278
 80116a4:	200162e0 	.word	0x200162e0

080116a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80116a8:	b480      	push	{r7}
 80116aa:	b083      	sub	sp, #12
 80116ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80116ae:	4b0b      	ldr	r3, [pc, #44]	@ (80116dc <xTaskGetSchedulerState+0x34>)
 80116b0:	681b      	ldr	r3, [r3, #0]
 80116b2:	2b00      	cmp	r3, #0
 80116b4:	d102      	bne.n	80116bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80116b6:	2301      	movs	r3, #1
 80116b8:	607b      	str	r3, [r7, #4]
 80116ba:	e008      	b.n	80116ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80116bc:	4b08      	ldr	r3, [pc, #32]	@ (80116e0 <xTaskGetSchedulerState+0x38>)
 80116be:	681b      	ldr	r3, [r3, #0]
 80116c0:	2b00      	cmp	r3, #0
 80116c2:	d102      	bne.n	80116ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80116c4:	2302      	movs	r3, #2
 80116c6:	607b      	str	r3, [r7, #4]
 80116c8:	e001      	b.n	80116ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80116ca:	2300      	movs	r3, #0
 80116cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80116ce:	687b      	ldr	r3, [r7, #4]
	}
 80116d0:	4618      	mov	r0, r3
 80116d2:	370c      	adds	r7, #12
 80116d4:	46bd      	mov	sp, r7
 80116d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80116da:	4770      	bx	lr
 80116dc:	200162cc 	.word	0x200162cc
 80116e0:	200162e8 	.word	0x200162e8

080116e4 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80116e4:	b580      	push	{r7, lr}
 80116e6:	b084      	sub	sp, #16
 80116e8:	af00      	add	r7, sp, #0
 80116ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80116ec:	687b      	ldr	r3, [r7, #4]
 80116ee:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80116f0:	2300      	movs	r3, #0
 80116f2:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80116f4:	687b      	ldr	r3, [r7, #4]
 80116f6:	2b00      	cmp	r3, #0
 80116f8:	d05e      	beq.n	80117b8 <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80116fa:	68bb      	ldr	r3, [r7, #8]
 80116fc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80116fe:	4b31      	ldr	r3, [pc, #196]	@ (80117c4 <xTaskPriorityInherit+0xe0>)
 8011700:	681b      	ldr	r3, [r3, #0]
 8011702:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011704:	429a      	cmp	r2, r3
 8011706:	d24e      	bcs.n	80117a6 <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011708:	68bb      	ldr	r3, [r7, #8]
 801170a:	699b      	ldr	r3, [r3, #24]
 801170c:	2b00      	cmp	r3, #0
 801170e:	db06      	blt.n	801171e <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011710:	4b2c      	ldr	r3, [pc, #176]	@ (80117c4 <xTaskPriorityInherit+0xe0>)
 8011712:	681b      	ldr	r3, [r3, #0]
 8011714:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011716:	f1c3 0207 	rsb	r2, r3, #7
 801171a:	68bb      	ldr	r3, [r7, #8]
 801171c:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 801171e:	68bb      	ldr	r3, [r7, #8]
 8011720:	6959      	ldr	r1, [r3, #20]
 8011722:	68bb      	ldr	r3, [r7, #8]
 8011724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011726:	4613      	mov	r3, r2
 8011728:	009b      	lsls	r3, r3, #2
 801172a:	4413      	add	r3, r2
 801172c:	009b      	lsls	r3, r3, #2
 801172e:	4a26      	ldr	r2, [pc, #152]	@ (80117c8 <xTaskPriorityInherit+0xe4>)
 8011730:	4413      	add	r3, r2
 8011732:	4299      	cmp	r1, r3
 8011734:	d12f      	bne.n	8011796 <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011736:	68bb      	ldr	r3, [r7, #8]
 8011738:	3304      	adds	r3, #4
 801173a:	4618      	mov	r0, r3
 801173c:	f7fe f9e8 	bl	800fb10 <uxListRemove>
 8011740:	4603      	mov	r3, r0
 8011742:	2b00      	cmp	r3, #0
 8011744:	d10a      	bne.n	801175c <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 8011746:	68bb      	ldr	r3, [r7, #8]
 8011748:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801174a:	2201      	movs	r2, #1
 801174c:	fa02 f303 	lsl.w	r3, r2, r3
 8011750:	43da      	mvns	r2, r3
 8011752:	4b1e      	ldr	r3, [pc, #120]	@ (80117cc <xTaskPriorityInherit+0xe8>)
 8011754:	681b      	ldr	r3, [r3, #0]
 8011756:	4013      	ands	r3, r2
 8011758:	4a1c      	ldr	r2, [pc, #112]	@ (80117cc <xTaskPriorityInherit+0xe8>)
 801175a:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801175c:	4b19      	ldr	r3, [pc, #100]	@ (80117c4 <xTaskPriorityInherit+0xe0>)
 801175e:	681b      	ldr	r3, [r3, #0]
 8011760:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011762:	68bb      	ldr	r3, [r7, #8]
 8011764:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8011766:	68bb      	ldr	r3, [r7, #8]
 8011768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801176a:	2201      	movs	r2, #1
 801176c:	409a      	lsls	r2, r3
 801176e:	4b17      	ldr	r3, [pc, #92]	@ (80117cc <xTaskPriorityInherit+0xe8>)
 8011770:	681b      	ldr	r3, [r3, #0]
 8011772:	4313      	orrs	r3, r2
 8011774:	4a15      	ldr	r2, [pc, #84]	@ (80117cc <xTaskPriorityInherit+0xe8>)
 8011776:	6013      	str	r3, [r2, #0]
 8011778:	68bb      	ldr	r3, [r7, #8]
 801177a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801177c:	4613      	mov	r3, r2
 801177e:	009b      	lsls	r3, r3, #2
 8011780:	4413      	add	r3, r2
 8011782:	009b      	lsls	r3, r3, #2
 8011784:	4a10      	ldr	r2, [pc, #64]	@ (80117c8 <xTaskPriorityInherit+0xe4>)
 8011786:	441a      	add	r2, r3
 8011788:	68bb      	ldr	r3, [r7, #8]
 801178a:	3304      	adds	r3, #4
 801178c:	4619      	mov	r1, r3
 801178e:	4610      	mov	r0, r2
 8011790:	f7fe f961 	bl	800fa56 <vListInsertEnd>
 8011794:	e004      	b.n	80117a0 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8011796:	4b0b      	ldr	r3, [pc, #44]	@ (80117c4 <xTaskPriorityInherit+0xe0>)
 8011798:	681b      	ldr	r3, [r3, #0]
 801179a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801179c:	68bb      	ldr	r3, [r7, #8]
 801179e:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 80117a0:	2301      	movs	r3, #1
 80117a2:	60fb      	str	r3, [r7, #12]
 80117a4:	e008      	b.n	80117b8 <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 80117a6:	68bb      	ldr	r3, [r7, #8]
 80117a8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80117aa:	4b06      	ldr	r3, [pc, #24]	@ (80117c4 <xTaskPriorityInherit+0xe0>)
 80117ac:	681b      	ldr	r3, [r3, #0]
 80117ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80117b0:	429a      	cmp	r2, r3
 80117b2:	d201      	bcs.n	80117b8 <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 80117b4:	2301      	movs	r3, #1
 80117b6:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80117b8:	68fb      	ldr	r3, [r7, #12]
	}
 80117ba:	4618      	mov	r0, r3
 80117bc:	3710      	adds	r7, #16
 80117be:	46bd      	mov	sp, r7
 80117c0:	bd80      	pop	{r7, pc}
 80117c2:	bf00      	nop
 80117c4:	200161c0 	.word	0x200161c0
 80117c8:	200161c4 	.word	0x200161c4
 80117cc:	200162c8 	.word	0x200162c8

080117d0 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80117d0:	b580      	push	{r7, lr}
 80117d2:	b086      	sub	sp, #24
 80117d4:	af00      	add	r7, sp, #0
 80117d6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80117d8:	687b      	ldr	r3, [r7, #4]
 80117da:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80117dc:	2300      	movs	r3, #0
 80117de:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80117e0:	687b      	ldr	r3, [r7, #4]
 80117e2:	2b00      	cmp	r3, #0
 80117e4:	d070      	beq.n	80118c8 <xTaskPriorityDisinherit+0xf8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80117e6:	4b3b      	ldr	r3, [pc, #236]	@ (80118d4 <xTaskPriorityDisinherit+0x104>)
 80117e8:	681b      	ldr	r3, [r3, #0]
 80117ea:	693a      	ldr	r2, [r7, #16]
 80117ec:	429a      	cmp	r2, r3
 80117ee:	d00b      	beq.n	8011808 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80117f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80117f4:	f383 8811 	msr	BASEPRI, r3
 80117f8:	f3bf 8f6f 	isb	sy
 80117fc:	f3bf 8f4f 	dsb	sy
 8011800:	60fb      	str	r3, [r7, #12]
}
 8011802:	bf00      	nop
 8011804:	bf00      	nop
 8011806:	e7fd      	b.n	8011804 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8011808:	693b      	ldr	r3, [r7, #16]
 801180a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801180c:	2b00      	cmp	r3, #0
 801180e:	d10b      	bne.n	8011828 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8011810:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011814:	f383 8811 	msr	BASEPRI, r3
 8011818:	f3bf 8f6f 	isb	sy
 801181c:	f3bf 8f4f 	dsb	sy
 8011820:	60bb      	str	r3, [r7, #8]
}
 8011822:	bf00      	nop
 8011824:	bf00      	nop
 8011826:	e7fd      	b.n	8011824 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8011828:	693b      	ldr	r3, [r7, #16]
 801182a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801182c:	1e5a      	subs	r2, r3, #1
 801182e:	693b      	ldr	r3, [r7, #16]
 8011830:	649a      	str	r2, [r3, #72]	@ 0x48

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8011832:	693b      	ldr	r3, [r7, #16]
 8011834:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8011836:	693b      	ldr	r3, [r7, #16]
 8011838:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801183a:	429a      	cmp	r2, r3
 801183c:	d044      	beq.n	80118c8 <xTaskPriorityDisinherit+0xf8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 801183e:	693b      	ldr	r3, [r7, #16]
 8011840:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8011842:	2b00      	cmp	r3, #0
 8011844:	d140      	bne.n	80118c8 <xTaskPriorityDisinherit+0xf8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011846:	693b      	ldr	r3, [r7, #16]
 8011848:	3304      	adds	r3, #4
 801184a:	4618      	mov	r0, r3
 801184c:	f7fe f960 	bl	800fb10 <uxListRemove>
 8011850:	4603      	mov	r3, r0
 8011852:	2b00      	cmp	r3, #0
 8011854:	d115      	bne.n	8011882 <xTaskPriorityDisinherit+0xb2>
					{
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
 8011856:	693b      	ldr	r3, [r7, #16]
 8011858:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801185a:	491f      	ldr	r1, [pc, #124]	@ (80118d8 <xTaskPriorityDisinherit+0x108>)
 801185c:	4613      	mov	r3, r2
 801185e:	009b      	lsls	r3, r3, #2
 8011860:	4413      	add	r3, r2
 8011862:	009b      	lsls	r3, r3, #2
 8011864:	440b      	add	r3, r1
 8011866:	681b      	ldr	r3, [r3, #0]
 8011868:	2b00      	cmp	r3, #0
 801186a:	d10a      	bne.n	8011882 <xTaskPriorityDisinherit+0xb2>
 801186c:	693b      	ldr	r3, [r7, #16]
 801186e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011870:	2201      	movs	r2, #1
 8011872:	fa02 f303 	lsl.w	r3, r2, r3
 8011876:	43da      	mvns	r2, r3
 8011878:	4b18      	ldr	r3, [pc, #96]	@ (80118dc <xTaskPriorityDisinherit+0x10c>)
 801187a:	681b      	ldr	r3, [r3, #0]
 801187c:	4013      	ands	r3, r2
 801187e:	4a17      	ldr	r2, [pc, #92]	@ (80118dc <xTaskPriorityDisinherit+0x10c>)
 8011880:	6013      	str	r3, [r2, #0]
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8011882:	693b      	ldr	r3, [r7, #16]
 8011884:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8011886:	693b      	ldr	r3, [r7, #16]
 8011888:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801188a:	693b      	ldr	r3, [r7, #16]
 801188c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801188e:	f1c3 0207 	rsb	r2, r3, #7
 8011892:	693b      	ldr	r3, [r7, #16]
 8011894:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8011896:	693b      	ldr	r3, [r7, #16]
 8011898:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801189a:	2201      	movs	r2, #1
 801189c:	409a      	lsls	r2, r3
 801189e:	4b0f      	ldr	r3, [pc, #60]	@ (80118dc <xTaskPriorityDisinherit+0x10c>)
 80118a0:	681b      	ldr	r3, [r3, #0]
 80118a2:	4313      	orrs	r3, r2
 80118a4:	4a0d      	ldr	r2, [pc, #52]	@ (80118dc <xTaskPriorityDisinherit+0x10c>)
 80118a6:	6013      	str	r3, [r2, #0]
 80118a8:	693b      	ldr	r3, [r7, #16]
 80118aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80118ac:	4613      	mov	r3, r2
 80118ae:	009b      	lsls	r3, r3, #2
 80118b0:	4413      	add	r3, r2
 80118b2:	009b      	lsls	r3, r3, #2
 80118b4:	4a08      	ldr	r2, [pc, #32]	@ (80118d8 <xTaskPriorityDisinherit+0x108>)
 80118b6:	441a      	add	r2, r3
 80118b8:	693b      	ldr	r3, [r7, #16]
 80118ba:	3304      	adds	r3, #4
 80118bc:	4619      	mov	r1, r3
 80118be:	4610      	mov	r0, r2
 80118c0:	f7fe f8c9 	bl	800fa56 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80118c4:	2301      	movs	r3, #1
 80118c6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80118c8:	697b      	ldr	r3, [r7, #20]
	}
 80118ca:	4618      	mov	r0, r3
 80118cc:	3718      	adds	r7, #24
 80118ce:	46bd      	mov	sp, r7
 80118d0:	bd80      	pop	{r7, pc}
 80118d2:	bf00      	nop
 80118d4:	200161c0 	.word	0x200161c0
 80118d8:	200161c4 	.word	0x200161c4
 80118dc:	200162c8 	.word	0x200162c8

080118e0 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 80118e0:	b580      	push	{r7, lr}
 80118e2:	b088      	sub	sp, #32
 80118e4:	af00      	add	r7, sp, #0
 80118e6:	6078      	str	r0, [r7, #4]
 80118e8:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 80118ea:	687b      	ldr	r3, [r7, #4]
 80118ec:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 80118ee:	2301      	movs	r3, #1
 80118f0:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80118f2:	687b      	ldr	r3, [r7, #4]
 80118f4:	2b00      	cmp	r3, #0
 80118f6:	d079      	beq.n	80119ec <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 80118f8:	69bb      	ldr	r3, [r7, #24]
 80118fa:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80118fc:	2b00      	cmp	r3, #0
 80118fe:	d10b      	bne.n	8011918 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8011900:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011904:	f383 8811 	msr	BASEPRI, r3
 8011908:	f3bf 8f6f 	isb	sy
 801190c:	f3bf 8f4f 	dsb	sy
 8011910:	60fb      	str	r3, [r7, #12]
}
 8011912:	bf00      	nop
 8011914:	bf00      	nop
 8011916:	e7fd      	b.n	8011914 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8011918:	69bb      	ldr	r3, [r7, #24]
 801191a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801191c:	683a      	ldr	r2, [r7, #0]
 801191e:	429a      	cmp	r2, r3
 8011920:	d902      	bls.n	8011928 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 8011922:	683b      	ldr	r3, [r7, #0]
 8011924:	61fb      	str	r3, [r7, #28]
 8011926:	e002      	b.n	801192e <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 8011928:	69bb      	ldr	r3, [r7, #24]
 801192a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 801192c:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 801192e:	69bb      	ldr	r3, [r7, #24]
 8011930:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011932:	69fa      	ldr	r2, [r7, #28]
 8011934:	429a      	cmp	r2, r3
 8011936:	d059      	beq.n	80119ec <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 8011938:	69bb      	ldr	r3, [r7, #24]
 801193a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 801193c:	697a      	ldr	r2, [r7, #20]
 801193e:	429a      	cmp	r2, r3
 8011940:	d154      	bne.n	80119ec <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 8011942:	4b2c      	ldr	r3, [pc, #176]	@ (80119f4 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 8011944:	681b      	ldr	r3, [r3, #0]
 8011946:	69ba      	ldr	r2, [r7, #24]
 8011948:	429a      	cmp	r2, r3
 801194a:	d10b      	bne.n	8011964 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 801194c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011950:	f383 8811 	msr	BASEPRI, r3
 8011954:	f3bf 8f6f 	isb	sy
 8011958:	f3bf 8f4f 	dsb	sy
 801195c:	60bb      	str	r3, [r7, #8]
}
 801195e:	bf00      	nop
 8011960:	bf00      	nop
 8011962:	e7fd      	b.n	8011960 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 8011964:	69bb      	ldr	r3, [r7, #24]
 8011966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011968:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 801196a:	69bb      	ldr	r3, [r7, #24]
 801196c:	69fa      	ldr	r2, [r7, #28]
 801196e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8011970:	69bb      	ldr	r3, [r7, #24]
 8011972:	699b      	ldr	r3, [r3, #24]
 8011974:	2b00      	cmp	r3, #0
 8011976:	db04      	blt.n	8011982 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8011978:	69fb      	ldr	r3, [r7, #28]
 801197a:	f1c3 0207 	rsb	r2, r3, #7
 801197e:	69bb      	ldr	r3, [r7, #24]
 8011980:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8011982:	69bb      	ldr	r3, [r7, #24]
 8011984:	6959      	ldr	r1, [r3, #20]
 8011986:	693a      	ldr	r2, [r7, #16]
 8011988:	4613      	mov	r3, r2
 801198a:	009b      	lsls	r3, r3, #2
 801198c:	4413      	add	r3, r2
 801198e:	009b      	lsls	r3, r3, #2
 8011990:	4a19      	ldr	r2, [pc, #100]	@ (80119f8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 8011992:	4413      	add	r3, r2
 8011994:	4299      	cmp	r1, r3
 8011996:	d129      	bne.n	80119ec <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011998:	69bb      	ldr	r3, [r7, #24]
 801199a:	3304      	adds	r3, #4
 801199c:	4618      	mov	r0, r3
 801199e:	f7fe f8b7 	bl	800fb10 <uxListRemove>
 80119a2:	4603      	mov	r3, r0
 80119a4:	2b00      	cmp	r3, #0
 80119a6:	d10a      	bne.n	80119be <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 80119a8:	69bb      	ldr	r3, [r7, #24]
 80119aa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119ac:	2201      	movs	r2, #1
 80119ae:	fa02 f303 	lsl.w	r3, r2, r3
 80119b2:	43da      	mvns	r2, r3
 80119b4:	4b11      	ldr	r3, [pc, #68]	@ (80119fc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80119b6:	681b      	ldr	r3, [r3, #0]
 80119b8:	4013      	ands	r3, r2
 80119ba:	4a10      	ldr	r2, [pc, #64]	@ (80119fc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80119bc:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 80119be:	69bb      	ldr	r3, [r7, #24]
 80119c0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80119c2:	2201      	movs	r2, #1
 80119c4:	409a      	lsls	r2, r3
 80119c6:	4b0d      	ldr	r3, [pc, #52]	@ (80119fc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80119c8:	681b      	ldr	r3, [r3, #0]
 80119ca:	4313      	orrs	r3, r2
 80119cc:	4a0b      	ldr	r2, [pc, #44]	@ (80119fc <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 80119ce:	6013      	str	r3, [r2, #0]
 80119d0:	69bb      	ldr	r3, [r7, #24]
 80119d2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80119d4:	4613      	mov	r3, r2
 80119d6:	009b      	lsls	r3, r3, #2
 80119d8:	4413      	add	r3, r2
 80119da:	009b      	lsls	r3, r3, #2
 80119dc:	4a06      	ldr	r2, [pc, #24]	@ (80119f8 <vTaskPriorityDisinheritAfterTimeout+0x118>)
 80119de:	441a      	add	r2, r3
 80119e0:	69bb      	ldr	r3, [r7, #24]
 80119e2:	3304      	adds	r3, #4
 80119e4:	4619      	mov	r1, r3
 80119e6:	4610      	mov	r0, r2
 80119e8:	f7fe f835 	bl	800fa56 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80119ec:	bf00      	nop
 80119ee:	3720      	adds	r7, #32
 80119f0:	46bd      	mov	sp, r7
 80119f2:	bd80      	pop	{r7, pc}
 80119f4:	200161c0 	.word	0x200161c0
 80119f8:	200161c4 	.word	0x200161c4
 80119fc:	200162c8 	.word	0x200162c8

08011a00 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8011a00:	b480      	push	{r7}
 8011a02:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8011a04:	4b07      	ldr	r3, [pc, #28]	@ (8011a24 <pvTaskIncrementMutexHeldCount+0x24>)
 8011a06:	681b      	ldr	r3, [r3, #0]
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d004      	beq.n	8011a16 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8011a0c:	4b05      	ldr	r3, [pc, #20]	@ (8011a24 <pvTaskIncrementMutexHeldCount+0x24>)
 8011a0e:	681b      	ldr	r3, [r3, #0]
 8011a10:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8011a12:	3201      	adds	r2, #1
 8011a14:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 8011a16:	4b03      	ldr	r3, [pc, #12]	@ (8011a24 <pvTaskIncrementMutexHeldCount+0x24>)
 8011a18:	681b      	ldr	r3, [r3, #0]
	}
 8011a1a:	4618      	mov	r0, r3
 8011a1c:	46bd      	mov	sp, r7
 8011a1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a22:	4770      	bx	lr
 8011a24:	200161c0 	.word	0x200161c0

08011a28 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8011a28:	b580      	push	{r7, lr}
 8011a2a:	b084      	sub	sp, #16
 8011a2c:	af00      	add	r7, sp, #0
 8011a2e:	6078      	str	r0, [r7, #4]
 8011a30:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8011a32:	4b29      	ldr	r3, [pc, #164]	@ (8011ad8 <prvAddCurrentTaskToDelayedList+0xb0>)
 8011a34:	681b      	ldr	r3, [r3, #0]
 8011a36:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8011a38:	4b28      	ldr	r3, [pc, #160]	@ (8011adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a3a:	681b      	ldr	r3, [r3, #0]
 8011a3c:	3304      	adds	r3, #4
 8011a3e:	4618      	mov	r0, r3
 8011a40:	f7fe f866 	bl	800fb10 <uxListRemove>
 8011a44:	4603      	mov	r3, r0
 8011a46:	2b00      	cmp	r3, #0
 8011a48:	d10b      	bne.n	8011a62 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8011a4a:	4b24      	ldr	r3, [pc, #144]	@ (8011adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a4c:	681b      	ldr	r3, [r3, #0]
 8011a4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8011a50:	2201      	movs	r2, #1
 8011a52:	fa02 f303 	lsl.w	r3, r2, r3
 8011a56:	43da      	mvns	r2, r3
 8011a58:	4b21      	ldr	r3, [pc, #132]	@ (8011ae0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011a5a:	681b      	ldr	r3, [r3, #0]
 8011a5c:	4013      	ands	r3, r2
 8011a5e:	4a20      	ldr	r2, [pc, #128]	@ (8011ae0 <prvAddCurrentTaskToDelayedList+0xb8>)
 8011a60:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011a68:	d10a      	bne.n	8011a80 <prvAddCurrentTaskToDelayedList+0x58>
 8011a6a:	683b      	ldr	r3, [r7, #0]
 8011a6c:	2b00      	cmp	r3, #0
 8011a6e:	d007      	beq.n	8011a80 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a70:	4b1a      	ldr	r3, [pc, #104]	@ (8011adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a72:	681b      	ldr	r3, [r3, #0]
 8011a74:	3304      	adds	r3, #4
 8011a76:	4619      	mov	r1, r3
 8011a78:	481a      	ldr	r0, [pc, #104]	@ (8011ae4 <prvAddCurrentTaskToDelayedList+0xbc>)
 8011a7a:	f7fd ffec 	bl	800fa56 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8011a7e:	e026      	b.n	8011ace <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8011a80:	68fa      	ldr	r2, [r7, #12]
 8011a82:	687b      	ldr	r3, [r7, #4]
 8011a84:	4413      	add	r3, r2
 8011a86:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8011a88:	4b14      	ldr	r3, [pc, #80]	@ (8011adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a8a:	681b      	ldr	r3, [r3, #0]
 8011a8c:	68ba      	ldr	r2, [r7, #8]
 8011a8e:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8011a90:	68ba      	ldr	r2, [r7, #8]
 8011a92:	68fb      	ldr	r3, [r7, #12]
 8011a94:	429a      	cmp	r2, r3
 8011a96:	d209      	bcs.n	8011aac <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011a98:	4b13      	ldr	r3, [pc, #76]	@ (8011ae8 <prvAddCurrentTaskToDelayedList+0xc0>)
 8011a9a:	681a      	ldr	r2, [r3, #0]
 8011a9c:	4b0f      	ldr	r3, [pc, #60]	@ (8011adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8011a9e:	681b      	ldr	r3, [r3, #0]
 8011aa0:	3304      	adds	r3, #4
 8011aa2:	4619      	mov	r1, r3
 8011aa4:	4610      	mov	r0, r2
 8011aa6:	f7fd fffa 	bl	800fa9e <vListInsert>
}
 8011aaa:	e010      	b.n	8011ace <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8011aac:	4b0f      	ldr	r3, [pc, #60]	@ (8011aec <prvAddCurrentTaskToDelayedList+0xc4>)
 8011aae:	681a      	ldr	r2, [r3, #0]
 8011ab0:	4b0a      	ldr	r3, [pc, #40]	@ (8011adc <prvAddCurrentTaskToDelayedList+0xb4>)
 8011ab2:	681b      	ldr	r3, [r3, #0]
 8011ab4:	3304      	adds	r3, #4
 8011ab6:	4619      	mov	r1, r3
 8011ab8:	4610      	mov	r0, r2
 8011aba:	f7fd fff0 	bl	800fa9e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8011abe:	4b0c      	ldr	r3, [pc, #48]	@ (8011af0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011ac0:	681b      	ldr	r3, [r3, #0]
 8011ac2:	68ba      	ldr	r2, [r7, #8]
 8011ac4:	429a      	cmp	r2, r3
 8011ac6:	d202      	bcs.n	8011ace <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 8011ac8:	4a09      	ldr	r2, [pc, #36]	@ (8011af0 <prvAddCurrentTaskToDelayedList+0xc8>)
 8011aca:	68bb      	ldr	r3, [r7, #8]
 8011acc:	6013      	str	r3, [r2, #0]
}
 8011ace:	bf00      	nop
 8011ad0:	3710      	adds	r7, #16
 8011ad2:	46bd      	mov	sp, r7
 8011ad4:	bd80      	pop	{r7, pc}
 8011ad6:	bf00      	nop
 8011ad8:	200162c4 	.word	0x200162c4
 8011adc:	200161c0 	.word	0x200161c0
 8011ae0:	200162c8 	.word	0x200162c8
 8011ae4:	200162ac 	.word	0x200162ac
 8011ae8:	2001627c 	.word	0x2001627c
 8011aec:	20016278 	.word	0x20016278
 8011af0:	200162e0 	.word	0x200162e0

08011af4 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8011af4:	b480      	push	{r7}
 8011af6:	b085      	sub	sp, #20
 8011af8:	af00      	add	r7, sp, #0
 8011afa:	60f8      	str	r0, [r7, #12]
 8011afc:	60b9      	str	r1, [r7, #8]
 8011afe:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8011b00:	68fb      	ldr	r3, [r7, #12]
 8011b02:	3b04      	subs	r3, #4
 8011b04:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8011b06:	68fb      	ldr	r3, [r7, #12]
 8011b08:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8011b0c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011b0e:	68fb      	ldr	r3, [r7, #12]
 8011b10:	3b04      	subs	r3, #4
 8011b12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8011b14:	68bb      	ldr	r3, [r7, #8]
 8011b16:	f023 0201 	bic.w	r2, r3, #1
 8011b1a:	68fb      	ldr	r3, [r7, #12]
 8011b1c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8011b1e:	68fb      	ldr	r3, [r7, #12]
 8011b20:	3b04      	subs	r3, #4
 8011b22:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8011b24:	4a0c      	ldr	r2, [pc, #48]	@ (8011b58 <pxPortInitialiseStack+0x64>)
 8011b26:	68fb      	ldr	r3, [r7, #12]
 8011b28:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8011b2a:	68fb      	ldr	r3, [r7, #12]
 8011b2c:	3b14      	subs	r3, #20
 8011b2e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8011b30:	687a      	ldr	r2, [r7, #4]
 8011b32:	68fb      	ldr	r3, [r7, #12]
 8011b34:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8011b36:	68fb      	ldr	r3, [r7, #12]
 8011b38:	3b04      	subs	r3, #4
 8011b3a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8011b3c:	68fb      	ldr	r3, [r7, #12]
 8011b3e:	f06f 0202 	mvn.w	r2, #2
 8011b42:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8011b44:	68fb      	ldr	r3, [r7, #12]
 8011b46:	3b20      	subs	r3, #32
 8011b48:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8011b4a:	68fb      	ldr	r3, [r7, #12]
}
 8011b4c:	4618      	mov	r0, r3
 8011b4e:	3714      	adds	r7, #20
 8011b50:	46bd      	mov	sp, r7
 8011b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b56:	4770      	bx	lr
 8011b58:	08011b5d 	.word	0x08011b5d

08011b5c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8011b5c:	b480      	push	{r7}
 8011b5e:	b085      	sub	sp, #20
 8011b60:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8011b62:	2300      	movs	r3, #0
 8011b64:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8011b66:	4b13      	ldr	r3, [pc, #76]	@ (8011bb4 <prvTaskExitError+0x58>)
 8011b68:	681b      	ldr	r3, [r3, #0]
 8011b6a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b6e:	d00b      	beq.n	8011b88 <prvTaskExitError+0x2c>
	__asm volatile
 8011b70:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b74:	f383 8811 	msr	BASEPRI, r3
 8011b78:	f3bf 8f6f 	isb	sy
 8011b7c:	f3bf 8f4f 	dsb	sy
 8011b80:	60fb      	str	r3, [r7, #12]
}
 8011b82:	bf00      	nop
 8011b84:	bf00      	nop
 8011b86:	e7fd      	b.n	8011b84 <prvTaskExitError+0x28>
	__asm volatile
 8011b88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011b8c:	f383 8811 	msr	BASEPRI, r3
 8011b90:	f3bf 8f6f 	isb	sy
 8011b94:	f3bf 8f4f 	dsb	sy
 8011b98:	60bb      	str	r3, [r7, #8]
}
 8011b9a:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8011b9c:	bf00      	nop
 8011b9e:	687b      	ldr	r3, [r7, #4]
 8011ba0:	2b00      	cmp	r3, #0
 8011ba2:	d0fc      	beq.n	8011b9e <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8011ba4:	bf00      	nop
 8011ba6:	bf00      	nop
 8011ba8:	3714      	adds	r7, #20
 8011baa:	46bd      	mov	sp, r7
 8011bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bb0:	4770      	bx	lr
 8011bb2:	bf00      	nop
 8011bb4:	20000078 	.word	0x20000078
	...

08011bc0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8011bc0:	4b07      	ldr	r3, [pc, #28]	@ (8011be0 <pxCurrentTCBConst2>)
 8011bc2:	6819      	ldr	r1, [r3, #0]
 8011bc4:	6808      	ldr	r0, [r1, #0]
 8011bc6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011bca:	f380 8809 	msr	PSP, r0
 8011bce:	f3bf 8f6f 	isb	sy
 8011bd2:	f04f 0000 	mov.w	r0, #0
 8011bd6:	f380 8811 	msr	BASEPRI, r0
 8011bda:	4770      	bx	lr
 8011bdc:	f3af 8000 	nop.w

08011be0 <pxCurrentTCBConst2>:
 8011be0:	200161c0 	.word	0x200161c0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8011be4:	bf00      	nop
 8011be6:	bf00      	nop

08011be8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8011be8:	4808      	ldr	r0, [pc, #32]	@ (8011c0c <prvPortStartFirstTask+0x24>)
 8011bea:	6800      	ldr	r0, [r0, #0]
 8011bec:	6800      	ldr	r0, [r0, #0]
 8011bee:	f380 8808 	msr	MSP, r0
 8011bf2:	f04f 0000 	mov.w	r0, #0
 8011bf6:	f380 8814 	msr	CONTROL, r0
 8011bfa:	b662      	cpsie	i
 8011bfc:	b661      	cpsie	f
 8011bfe:	f3bf 8f4f 	dsb	sy
 8011c02:	f3bf 8f6f 	isb	sy
 8011c06:	df00      	svc	0
 8011c08:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8011c0a:	bf00      	nop
 8011c0c:	e000ed08 	.word	0xe000ed08

08011c10 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8011c10:	b580      	push	{r7, lr}
 8011c12:	b086      	sub	sp, #24
 8011c14:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8011c16:	4b47      	ldr	r3, [pc, #284]	@ (8011d34 <xPortStartScheduler+0x124>)
 8011c18:	681b      	ldr	r3, [r3, #0]
 8011c1a:	4a47      	ldr	r2, [pc, #284]	@ (8011d38 <xPortStartScheduler+0x128>)
 8011c1c:	4293      	cmp	r3, r2
 8011c1e:	d10b      	bne.n	8011c38 <xPortStartScheduler+0x28>
	__asm volatile
 8011c20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c24:	f383 8811 	msr	BASEPRI, r3
 8011c28:	f3bf 8f6f 	isb	sy
 8011c2c:	f3bf 8f4f 	dsb	sy
 8011c30:	60fb      	str	r3, [r7, #12]
}
 8011c32:	bf00      	nop
 8011c34:	bf00      	nop
 8011c36:	e7fd      	b.n	8011c34 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8011c38:	4b3e      	ldr	r3, [pc, #248]	@ (8011d34 <xPortStartScheduler+0x124>)
 8011c3a:	681b      	ldr	r3, [r3, #0]
 8011c3c:	4a3f      	ldr	r2, [pc, #252]	@ (8011d3c <xPortStartScheduler+0x12c>)
 8011c3e:	4293      	cmp	r3, r2
 8011c40:	d10b      	bne.n	8011c5a <xPortStartScheduler+0x4a>
	__asm volatile
 8011c42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011c46:	f383 8811 	msr	BASEPRI, r3
 8011c4a:	f3bf 8f6f 	isb	sy
 8011c4e:	f3bf 8f4f 	dsb	sy
 8011c52:	613b      	str	r3, [r7, #16]
}
 8011c54:	bf00      	nop
 8011c56:	bf00      	nop
 8011c58:	e7fd      	b.n	8011c56 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8011c5a:	4b39      	ldr	r3, [pc, #228]	@ (8011d40 <xPortStartScheduler+0x130>)
 8011c5c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 8011c5e:	697b      	ldr	r3, [r7, #20]
 8011c60:	781b      	ldrb	r3, [r3, #0]
 8011c62:	b2db      	uxtb	r3, r3
 8011c64:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8011c66:	697b      	ldr	r3, [r7, #20]
 8011c68:	22ff      	movs	r2, #255	@ 0xff
 8011c6a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8011c6c:	697b      	ldr	r3, [r7, #20]
 8011c6e:	781b      	ldrb	r3, [r3, #0]
 8011c70:	b2db      	uxtb	r3, r3
 8011c72:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8011c74:	78fb      	ldrb	r3, [r7, #3]
 8011c76:	b2db      	uxtb	r3, r3
 8011c78:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8011c7c:	b2da      	uxtb	r2, r3
 8011c7e:	4b31      	ldr	r3, [pc, #196]	@ (8011d44 <xPortStartScheduler+0x134>)
 8011c80:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8011c82:	4b31      	ldr	r3, [pc, #196]	@ (8011d48 <xPortStartScheduler+0x138>)
 8011c84:	2207      	movs	r2, #7
 8011c86:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011c88:	e009      	b.n	8011c9e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 8011c8a:	4b2f      	ldr	r3, [pc, #188]	@ (8011d48 <xPortStartScheduler+0x138>)
 8011c8c:	681b      	ldr	r3, [r3, #0]
 8011c8e:	3b01      	subs	r3, #1
 8011c90:	4a2d      	ldr	r2, [pc, #180]	@ (8011d48 <xPortStartScheduler+0x138>)
 8011c92:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8011c94:	78fb      	ldrb	r3, [r7, #3]
 8011c96:	b2db      	uxtb	r3, r3
 8011c98:	005b      	lsls	r3, r3, #1
 8011c9a:	b2db      	uxtb	r3, r3
 8011c9c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8011c9e:	78fb      	ldrb	r3, [r7, #3]
 8011ca0:	b2db      	uxtb	r3, r3
 8011ca2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8011ca6:	2b80      	cmp	r3, #128	@ 0x80
 8011ca8:	d0ef      	beq.n	8011c8a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8011caa:	4b27      	ldr	r3, [pc, #156]	@ (8011d48 <xPortStartScheduler+0x138>)
 8011cac:	681b      	ldr	r3, [r3, #0]
 8011cae:	f1c3 0307 	rsb	r3, r3, #7
 8011cb2:	2b04      	cmp	r3, #4
 8011cb4:	d00b      	beq.n	8011cce <xPortStartScheduler+0xbe>
	__asm volatile
 8011cb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011cba:	f383 8811 	msr	BASEPRI, r3
 8011cbe:	f3bf 8f6f 	isb	sy
 8011cc2:	f3bf 8f4f 	dsb	sy
 8011cc6:	60bb      	str	r3, [r7, #8]
}
 8011cc8:	bf00      	nop
 8011cca:	bf00      	nop
 8011ccc:	e7fd      	b.n	8011cca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8011cce:	4b1e      	ldr	r3, [pc, #120]	@ (8011d48 <xPortStartScheduler+0x138>)
 8011cd0:	681b      	ldr	r3, [r3, #0]
 8011cd2:	021b      	lsls	r3, r3, #8
 8011cd4:	4a1c      	ldr	r2, [pc, #112]	@ (8011d48 <xPortStartScheduler+0x138>)
 8011cd6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8011cd8:	4b1b      	ldr	r3, [pc, #108]	@ (8011d48 <xPortStartScheduler+0x138>)
 8011cda:	681b      	ldr	r3, [r3, #0]
 8011cdc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8011ce0:	4a19      	ldr	r2, [pc, #100]	@ (8011d48 <xPortStartScheduler+0x138>)
 8011ce2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8011ce4:	687b      	ldr	r3, [r7, #4]
 8011ce6:	b2da      	uxtb	r2, r3
 8011ce8:	697b      	ldr	r3, [r7, #20]
 8011cea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8011cec:	4b17      	ldr	r3, [pc, #92]	@ (8011d4c <xPortStartScheduler+0x13c>)
 8011cee:	681b      	ldr	r3, [r3, #0]
 8011cf0:	4a16      	ldr	r2, [pc, #88]	@ (8011d4c <xPortStartScheduler+0x13c>)
 8011cf2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8011cf6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8011cf8:	4b14      	ldr	r3, [pc, #80]	@ (8011d4c <xPortStartScheduler+0x13c>)
 8011cfa:	681b      	ldr	r3, [r3, #0]
 8011cfc:	4a13      	ldr	r2, [pc, #76]	@ (8011d4c <xPortStartScheduler+0x13c>)
 8011cfe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8011d02:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8011d04:	f000 f8da 	bl	8011ebc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8011d08:	4b11      	ldr	r3, [pc, #68]	@ (8011d50 <xPortStartScheduler+0x140>)
 8011d0a:	2200      	movs	r2, #0
 8011d0c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8011d0e:	f000 f8f9 	bl	8011f04 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8011d12:	4b10      	ldr	r3, [pc, #64]	@ (8011d54 <xPortStartScheduler+0x144>)
 8011d14:	681b      	ldr	r3, [r3, #0]
 8011d16:	4a0f      	ldr	r2, [pc, #60]	@ (8011d54 <xPortStartScheduler+0x144>)
 8011d18:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8011d1c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8011d1e:	f7ff ff63 	bl	8011be8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8011d22:	f7ff fa7f 	bl	8011224 <vTaskSwitchContext>
	prvTaskExitError();
 8011d26:	f7ff ff19 	bl	8011b5c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8011d2a:	2300      	movs	r3, #0
}
 8011d2c:	4618      	mov	r0, r3
 8011d2e:	3718      	adds	r7, #24
 8011d30:	46bd      	mov	sp, r7
 8011d32:	bd80      	pop	{r7, pc}
 8011d34:	e000ed00 	.word	0xe000ed00
 8011d38:	410fc271 	.word	0x410fc271
 8011d3c:	410fc270 	.word	0x410fc270
 8011d40:	e000e400 	.word	0xe000e400
 8011d44:	200162ec 	.word	0x200162ec
 8011d48:	200162f0 	.word	0x200162f0
 8011d4c:	e000ed20 	.word	0xe000ed20
 8011d50:	20000078 	.word	0x20000078
 8011d54:	e000ef34 	.word	0xe000ef34

08011d58 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8011d58:	b480      	push	{r7}
 8011d5a:	b083      	sub	sp, #12
 8011d5c:	af00      	add	r7, sp, #0
	__asm volatile
 8011d5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d62:	f383 8811 	msr	BASEPRI, r3
 8011d66:	f3bf 8f6f 	isb	sy
 8011d6a:	f3bf 8f4f 	dsb	sy
 8011d6e:	607b      	str	r3, [r7, #4]
}
 8011d70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8011d72:	4b10      	ldr	r3, [pc, #64]	@ (8011db4 <vPortEnterCritical+0x5c>)
 8011d74:	681b      	ldr	r3, [r3, #0]
 8011d76:	3301      	adds	r3, #1
 8011d78:	4a0e      	ldr	r2, [pc, #56]	@ (8011db4 <vPortEnterCritical+0x5c>)
 8011d7a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8011d7c:	4b0d      	ldr	r3, [pc, #52]	@ (8011db4 <vPortEnterCritical+0x5c>)
 8011d7e:	681b      	ldr	r3, [r3, #0]
 8011d80:	2b01      	cmp	r3, #1
 8011d82:	d110      	bne.n	8011da6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8011d84:	4b0c      	ldr	r3, [pc, #48]	@ (8011db8 <vPortEnterCritical+0x60>)
 8011d86:	681b      	ldr	r3, [r3, #0]
 8011d88:	b2db      	uxtb	r3, r3
 8011d8a:	2b00      	cmp	r3, #0
 8011d8c:	d00b      	beq.n	8011da6 <vPortEnterCritical+0x4e>
	__asm volatile
 8011d8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011d92:	f383 8811 	msr	BASEPRI, r3
 8011d96:	f3bf 8f6f 	isb	sy
 8011d9a:	f3bf 8f4f 	dsb	sy
 8011d9e:	603b      	str	r3, [r7, #0]
}
 8011da0:	bf00      	nop
 8011da2:	bf00      	nop
 8011da4:	e7fd      	b.n	8011da2 <vPortEnterCritical+0x4a>
	}
}
 8011da6:	bf00      	nop
 8011da8:	370c      	adds	r7, #12
 8011daa:	46bd      	mov	sp, r7
 8011dac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011db0:	4770      	bx	lr
 8011db2:	bf00      	nop
 8011db4:	20000078 	.word	0x20000078
 8011db8:	e000ed04 	.word	0xe000ed04

08011dbc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8011dbc:	b480      	push	{r7}
 8011dbe:	b083      	sub	sp, #12
 8011dc0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8011dc2:	4b12      	ldr	r3, [pc, #72]	@ (8011e0c <vPortExitCritical+0x50>)
 8011dc4:	681b      	ldr	r3, [r3, #0]
 8011dc6:	2b00      	cmp	r3, #0
 8011dc8:	d10b      	bne.n	8011de2 <vPortExitCritical+0x26>
	__asm volatile
 8011dca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011dce:	f383 8811 	msr	BASEPRI, r3
 8011dd2:	f3bf 8f6f 	isb	sy
 8011dd6:	f3bf 8f4f 	dsb	sy
 8011dda:	607b      	str	r3, [r7, #4]
}
 8011ddc:	bf00      	nop
 8011dde:	bf00      	nop
 8011de0:	e7fd      	b.n	8011dde <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8011de2:	4b0a      	ldr	r3, [pc, #40]	@ (8011e0c <vPortExitCritical+0x50>)
 8011de4:	681b      	ldr	r3, [r3, #0]
 8011de6:	3b01      	subs	r3, #1
 8011de8:	4a08      	ldr	r2, [pc, #32]	@ (8011e0c <vPortExitCritical+0x50>)
 8011dea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8011dec:	4b07      	ldr	r3, [pc, #28]	@ (8011e0c <vPortExitCritical+0x50>)
 8011dee:	681b      	ldr	r3, [r3, #0]
 8011df0:	2b00      	cmp	r3, #0
 8011df2:	d105      	bne.n	8011e00 <vPortExitCritical+0x44>
 8011df4:	2300      	movs	r3, #0
 8011df6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011df8:	683b      	ldr	r3, [r7, #0]
 8011dfa:	f383 8811 	msr	BASEPRI, r3
}
 8011dfe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8011e00:	bf00      	nop
 8011e02:	370c      	adds	r7, #12
 8011e04:	46bd      	mov	sp, r7
 8011e06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011e0a:	4770      	bx	lr
 8011e0c:	20000078 	.word	0x20000078

08011e10 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8011e10:	f3ef 8009 	mrs	r0, PSP
 8011e14:	f3bf 8f6f 	isb	sy
 8011e18:	4b15      	ldr	r3, [pc, #84]	@ (8011e70 <pxCurrentTCBConst>)
 8011e1a:	681a      	ldr	r2, [r3, #0]
 8011e1c:	f01e 0f10 	tst.w	lr, #16
 8011e20:	bf08      	it	eq
 8011e22:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8011e26:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e2a:	6010      	str	r0, [r2, #0]
 8011e2c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8011e30:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8011e34:	f380 8811 	msr	BASEPRI, r0
 8011e38:	f3bf 8f4f 	dsb	sy
 8011e3c:	f3bf 8f6f 	isb	sy
 8011e40:	f7ff f9f0 	bl	8011224 <vTaskSwitchContext>
 8011e44:	f04f 0000 	mov.w	r0, #0
 8011e48:	f380 8811 	msr	BASEPRI, r0
 8011e4c:	bc09      	pop	{r0, r3}
 8011e4e:	6819      	ldr	r1, [r3, #0]
 8011e50:	6808      	ldr	r0, [r1, #0]
 8011e52:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011e56:	f01e 0f10 	tst.w	lr, #16
 8011e5a:	bf08      	it	eq
 8011e5c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8011e60:	f380 8809 	msr	PSP, r0
 8011e64:	f3bf 8f6f 	isb	sy
 8011e68:	4770      	bx	lr
 8011e6a:	bf00      	nop
 8011e6c:	f3af 8000 	nop.w

08011e70 <pxCurrentTCBConst>:
 8011e70:	200161c0 	.word	0x200161c0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8011e74:	bf00      	nop
 8011e76:	bf00      	nop

08011e78 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8011e78:	b580      	push	{r7, lr}
 8011e7a:	b082      	sub	sp, #8
 8011e7c:	af00      	add	r7, sp, #0
	__asm volatile
 8011e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011e82:	f383 8811 	msr	BASEPRI, r3
 8011e86:	f3bf 8f6f 	isb	sy
 8011e8a:	f3bf 8f4f 	dsb	sy
 8011e8e:	607b      	str	r3, [r7, #4]
}
 8011e90:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8011e92:	f7ff f90d 	bl	80110b0 <xTaskIncrementTick>
 8011e96:	4603      	mov	r3, r0
 8011e98:	2b00      	cmp	r3, #0
 8011e9a:	d003      	beq.n	8011ea4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8011e9c:	4b06      	ldr	r3, [pc, #24]	@ (8011eb8 <SysTick_Handler+0x40>)
 8011e9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8011ea2:	601a      	str	r2, [r3, #0]
 8011ea4:	2300      	movs	r3, #0
 8011ea6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8011ea8:	683b      	ldr	r3, [r7, #0]
 8011eaa:	f383 8811 	msr	BASEPRI, r3
}
 8011eae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8011eb0:	bf00      	nop
 8011eb2:	3708      	adds	r7, #8
 8011eb4:	46bd      	mov	sp, r7
 8011eb6:	bd80      	pop	{r7, pc}
 8011eb8:	e000ed04 	.word	0xe000ed04

08011ebc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8011ebc:	b480      	push	{r7}
 8011ebe:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8011ec0:	4b0b      	ldr	r3, [pc, #44]	@ (8011ef0 <vPortSetupTimerInterrupt+0x34>)
 8011ec2:	2200      	movs	r2, #0
 8011ec4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8011ec6:	4b0b      	ldr	r3, [pc, #44]	@ (8011ef4 <vPortSetupTimerInterrupt+0x38>)
 8011ec8:	2200      	movs	r2, #0
 8011eca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8011ecc:	4b0a      	ldr	r3, [pc, #40]	@ (8011ef8 <vPortSetupTimerInterrupt+0x3c>)
 8011ece:	681b      	ldr	r3, [r3, #0]
 8011ed0:	4a0a      	ldr	r2, [pc, #40]	@ (8011efc <vPortSetupTimerInterrupt+0x40>)
 8011ed2:	fba2 2303 	umull	r2, r3, r2, r3
 8011ed6:	099b      	lsrs	r3, r3, #6
 8011ed8:	4a09      	ldr	r2, [pc, #36]	@ (8011f00 <vPortSetupTimerInterrupt+0x44>)
 8011eda:	3b01      	subs	r3, #1
 8011edc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8011ede:	4b04      	ldr	r3, [pc, #16]	@ (8011ef0 <vPortSetupTimerInterrupt+0x34>)
 8011ee0:	2207      	movs	r2, #7
 8011ee2:	601a      	str	r2, [r3, #0]
}
 8011ee4:	bf00      	nop
 8011ee6:	46bd      	mov	sp, r7
 8011ee8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011eec:	4770      	bx	lr
 8011eee:	bf00      	nop
 8011ef0:	e000e010 	.word	0xe000e010
 8011ef4:	e000e018 	.word	0xe000e018
 8011ef8:	20000048 	.word	0x20000048
 8011efc:	10624dd3 	.word	0x10624dd3
 8011f00:	e000e014 	.word	0xe000e014

08011f04 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8011f04:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8011f14 <vPortEnableVFP+0x10>
 8011f08:	6801      	ldr	r1, [r0, #0]
 8011f0a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8011f0e:	6001      	str	r1, [r0, #0]
 8011f10:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8011f12:	bf00      	nop
 8011f14:	e000ed88 	.word	0xe000ed88

08011f18 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8011f18:	b480      	push	{r7}
 8011f1a:	b085      	sub	sp, #20
 8011f1c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8011f1e:	f3ef 8305 	mrs	r3, IPSR
 8011f22:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8011f24:	68fb      	ldr	r3, [r7, #12]
 8011f26:	2b0f      	cmp	r3, #15
 8011f28:	d915      	bls.n	8011f56 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8011f2a:	4a18      	ldr	r2, [pc, #96]	@ (8011f8c <vPortValidateInterruptPriority+0x74>)
 8011f2c:	68fb      	ldr	r3, [r7, #12]
 8011f2e:	4413      	add	r3, r2
 8011f30:	781b      	ldrb	r3, [r3, #0]
 8011f32:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8011f34:	4b16      	ldr	r3, [pc, #88]	@ (8011f90 <vPortValidateInterruptPriority+0x78>)
 8011f36:	781b      	ldrb	r3, [r3, #0]
 8011f38:	7afa      	ldrb	r2, [r7, #11]
 8011f3a:	429a      	cmp	r2, r3
 8011f3c:	d20b      	bcs.n	8011f56 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8011f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f42:	f383 8811 	msr	BASEPRI, r3
 8011f46:	f3bf 8f6f 	isb	sy
 8011f4a:	f3bf 8f4f 	dsb	sy
 8011f4e:	607b      	str	r3, [r7, #4]
}
 8011f50:	bf00      	nop
 8011f52:	bf00      	nop
 8011f54:	e7fd      	b.n	8011f52 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8011f56:	4b0f      	ldr	r3, [pc, #60]	@ (8011f94 <vPortValidateInterruptPriority+0x7c>)
 8011f58:	681b      	ldr	r3, [r3, #0]
 8011f5a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8011f5e:	4b0e      	ldr	r3, [pc, #56]	@ (8011f98 <vPortValidateInterruptPriority+0x80>)
 8011f60:	681b      	ldr	r3, [r3, #0]
 8011f62:	429a      	cmp	r2, r3
 8011f64:	d90b      	bls.n	8011f7e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8011f66:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011f6a:	f383 8811 	msr	BASEPRI, r3
 8011f6e:	f3bf 8f6f 	isb	sy
 8011f72:	f3bf 8f4f 	dsb	sy
 8011f76:	603b      	str	r3, [r7, #0]
}
 8011f78:	bf00      	nop
 8011f7a:	bf00      	nop
 8011f7c:	e7fd      	b.n	8011f7a <vPortValidateInterruptPriority+0x62>
	}
 8011f7e:	bf00      	nop
 8011f80:	3714      	adds	r7, #20
 8011f82:	46bd      	mov	sp, r7
 8011f84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011f88:	4770      	bx	lr
 8011f8a:	bf00      	nop
 8011f8c:	e000e3f0 	.word	0xe000e3f0
 8011f90:	200162ec 	.word	0x200162ec
 8011f94:	e000ed0c 	.word	0xe000ed0c
 8011f98:	200162f0 	.word	0x200162f0

08011f9c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8011f9c:	b580      	push	{r7, lr}
 8011f9e:	b08a      	sub	sp, #40	@ 0x28
 8011fa0:	af00      	add	r7, sp, #0
 8011fa2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8011fa4:	2300      	movs	r3, #0
 8011fa6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8011fa8:	f7fe ffb4 	bl	8010f14 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8011fac:	4b5c      	ldr	r3, [pc, #368]	@ (8012120 <pvPortMalloc+0x184>)
 8011fae:	681b      	ldr	r3, [r3, #0]
 8011fb0:	2b00      	cmp	r3, #0
 8011fb2:	d101      	bne.n	8011fb8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8011fb4:	f000 f924 	bl	8012200 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8011fb8:	4b5a      	ldr	r3, [pc, #360]	@ (8012124 <pvPortMalloc+0x188>)
 8011fba:	681a      	ldr	r2, [r3, #0]
 8011fbc:	687b      	ldr	r3, [r7, #4]
 8011fbe:	4013      	ands	r3, r2
 8011fc0:	2b00      	cmp	r3, #0
 8011fc2:	f040 8095 	bne.w	80120f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8011fc6:	687b      	ldr	r3, [r7, #4]
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d01e      	beq.n	801200a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8011fcc:	2208      	movs	r2, #8
 8011fce:	687b      	ldr	r3, [r7, #4]
 8011fd0:	4413      	add	r3, r2
 8011fd2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8011fd4:	687b      	ldr	r3, [r7, #4]
 8011fd6:	f003 0307 	and.w	r3, r3, #7
 8011fda:	2b00      	cmp	r3, #0
 8011fdc:	d015      	beq.n	801200a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8011fde:	687b      	ldr	r3, [r7, #4]
 8011fe0:	f023 0307 	bic.w	r3, r3, #7
 8011fe4:	3308      	adds	r3, #8
 8011fe6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8011fe8:	687b      	ldr	r3, [r7, #4]
 8011fea:	f003 0307 	and.w	r3, r3, #7
 8011fee:	2b00      	cmp	r3, #0
 8011ff0:	d00b      	beq.n	801200a <pvPortMalloc+0x6e>
	__asm volatile
 8011ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8011ff6:	f383 8811 	msr	BASEPRI, r3
 8011ffa:	f3bf 8f6f 	isb	sy
 8011ffe:	f3bf 8f4f 	dsb	sy
 8012002:	617b      	str	r3, [r7, #20]
}
 8012004:	bf00      	nop
 8012006:	bf00      	nop
 8012008:	e7fd      	b.n	8012006 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801200a:	687b      	ldr	r3, [r7, #4]
 801200c:	2b00      	cmp	r3, #0
 801200e:	d06f      	beq.n	80120f0 <pvPortMalloc+0x154>
 8012010:	4b45      	ldr	r3, [pc, #276]	@ (8012128 <pvPortMalloc+0x18c>)
 8012012:	681b      	ldr	r3, [r3, #0]
 8012014:	687a      	ldr	r2, [r7, #4]
 8012016:	429a      	cmp	r2, r3
 8012018:	d86a      	bhi.n	80120f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801201a:	4b44      	ldr	r3, [pc, #272]	@ (801212c <pvPortMalloc+0x190>)
 801201c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801201e:	4b43      	ldr	r3, [pc, #268]	@ (801212c <pvPortMalloc+0x190>)
 8012020:	681b      	ldr	r3, [r3, #0]
 8012022:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012024:	e004      	b.n	8012030 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8012026:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012028:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801202a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801202c:	681b      	ldr	r3, [r3, #0]
 801202e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8012030:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012032:	685b      	ldr	r3, [r3, #4]
 8012034:	687a      	ldr	r2, [r7, #4]
 8012036:	429a      	cmp	r2, r3
 8012038:	d903      	bls.n	8012042 <pvPortMalloc+0xa6>
 801203a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801203c:	681b      	ldr	r3, [r3, #0]
 801203e:	2b00      	cmp	r3, #0
 8012040:	d1f1      	bne.n	8012026 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8012042:	4b37      	ldr	r3, [pc, #220]	@ (8012120 <pvPortMalloc+0x184>)
 8012044:	681b      	ldr	r3, [r3, #0]
 8012046:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012048:	429a      	cmp	r2, r3
 801204a:	d051      	beq.n	80120f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801204c:	6a3b      	ldr	r3, [r7, #32]
 801204e:	681b      	ldr	r3, [r3, #0]
 8012050:	2208      	movs	r2, #8
 8012052:	4413      	add	r3, r2
 8012054:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8012056:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012058:	681a      	ldr	r2, [r3, #0]
 801205a:	6a3b      	ldr	r3, [r7, #32]
 801205c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801205e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8012060:	685a      	ldr	r2, [r3, #4]
 8012062:	687b      	ldr	r3, [r7, #4]
 8012064:	1ad2      	subs	r2, r2, r3
 8012066:	2308      	movs	r3, #8
 8012068:	005b      	lsls	r3, r3, #1
 801206a:	429a      	cmp	r2, r3
 801206c:	d920      	bls.n	80120b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801206e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8012070:	687b      	ldr	r3, [r7, #4]
 8012072:	4413      	add	r3, r2
 8012074:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8012076:	69bb      	ldr	r3, [r7, #24]
 8012078:	f003 0307 	and.w	r3, r3, #7
 801207c:	2b00      	cmp	r3, #0
 801207e:	d00b      	beq.n	8012098 <pvPortMalloc+0xfc>
	__asm volatile
 8012080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012084:	f383 8811 	msr	BASEPRI, r3
 8012088:	f3bf 8f6f 	isb	sy
 801208c:	f3bf 8f4f 	dsb	sy
 8012090:	613b      	str	r3, [r7, #16]
}
 8012092:	bf00      	nop
 8012094:	bf00      	nop
 8012096:	e7fd      	b.n	8012094 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8012098:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801209a:	685a      	ldr	r2, [r3, #4]
 801209c:	687b      	ldr	r3, [r7, #4]
 801209e:	1ad2      	subs	r2, r2, r3
 80120a0:	69bb      	ldr	r3, [r7, #24]
 80120a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80120a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120a6:	687a      	ldr	r2, [r7, #4]
 80120a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80120aa:	69b8      	ldr	r0, [r7, #24]
 80120ac:	f000 f90a 	bl	80122c4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80120b0:	4b1d      	ldr	r3, [pc, #116]	@ (8012128 <pvPortMalloc+0x18c>)
 80120b2:	681a      	ldr	r2, [r3, #0]
 80120b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120b6:	685b      	ldr	r3, [r3, #4]
 80120b8:	1ad3      	subs	r3, r2, r3
 80120ba:	4a1b      	ldr	r2, [pc, #108]	@ (8012128 <pvPortMalloc+0x18c>)
 80120bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80120be:	4b1a      	ldr	r3, [pc, #104]	@ (8012128 <pvPortMalloc+0x18c>)
 80120c0:	681a      	ldr	r2, [r3, #0]
 80120c2:	4b1b      	ldr	r3, [pc, #108]	@ (8012130 <pvPortMalloc+0x194>)
 80120c4:	681b      	ldr	r3, [r3, #0]
 80120c6:	429a      	cmp	r2, r3
 80120c8:	d203      	bcs.n	80120d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80120ca:	4b17      	ldr	r3, [pc, #92]	@ (8012128 <pvPortMalloc+0x18c>)
 80120cc:	681b      	ldr	r3, [r3, #0]
 80120ce:	4a18      	ldr	r2, [pc, #96]	@ (8012130 <pvPortMalloc+0x194>)
 80120d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80120d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120d4:	685a      	ldr	r2, [r3, #4]
 80120d6:	4b13      	ldr	r3, [pc, #76]	@ (8012124 <pvPortMalloc+0x188>)
 80120d8:	681b      	ldr	r3, [r3, #0]
 80120da:	431a      	orrs	r2, r3
 80120dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80120e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80120e2:	2200      	movs	r2, #0
 80120e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80120e6:	4b13      	ldr	r3, [pc, #76]	@ (8012134 <pvPortMalloc+0x198>)
 80120e8:	681b      	ldr	r3, [r3, #0]
 80120ea:	3301      	adds	r3, #1
 80120ec:	4a11      	ldr	r2, [pc, #68]	@ (8012134 <pvPortMalloc+0x198>)
 80120ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80120f0:	f7fe ff1e 	bl	8010f30 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80120f4:	69fb      	ldr	r3, [r7, #28]
 80120f6:	f003 0307 	and.w	r3, r3, #7
 80120fa:	2b00      	cmp	r3, #0
 80120fc:	d00b      	beq.n	8012116 <pvPortMalloc+0x17a>
	__asm volatile
 80120fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8012102:	f383 8811 	msr	BASEPRI, r3
 8012106:	f3bf 8f6f 	isb	sy
 801210a:	f3bf 8f4f 	dsb	sy
 801210e:	60fb      	str	r3, [r7, #12]
}
 8012110:	bf00      	nop
 8012112:	bf00      	nop
 8012114:	e7fd      	b.n	8012112 <pvPortMalloc+0x176>
	return pvReturn;
 8012116:	69fb      	ldr	r3, [r7, #28]
}
 8012118:	4618      	mov	r0, r3
 801211a:	3728      	adds	r7, #40	@ 0x28
 801211c:	46bd      	mov	sp, r7
 801211e:	bd80      	pop	{r7, pc}
 8012120:	20019efc 	.word	0x20019efc
 8012124:	20019f10 	.word	0x20019f10
 8012128:	20019f00 	.word	0x20019f00
 801212c:	20019ef4 	.word	0x20019ef4
 8012130:	20019f04 	.word	0x20019f04
 8012134:	20019f08 	.word	0x20019f08

08012138 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8012138:	b580      	push	{r7, lr}
 801213a:	b086      	sub	sp, #24
 801213c:	af00      	add	r7, sp, #0
 801213e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8012144:	687b      	ldr	r3, [r7, #4]
 8012146:	2b00      	cmp	r3, #0
 8012148:	d04f      	beq.n	80121ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801214a:	2308      	movs	r3, #8
 801214c:	425b      	negs	r3, r3
 801214e:	697a      	ldr	r2, [r7, #20]
 8012150:	4413      	add	r3, r2
 8012152:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8012154:	697b      	ldr	r3, [r7, #20]
 8012156:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8012158:	693b      	ldr	r3, [r7, #16]
 801215a:	685a      	ldr	r2, [r3, #4]
 801215c:	4b25      	ldr	r3, [pc, #148]	@ (80121f4 <vPortFree+0xbc>)
 801215e:	681b      	ldr	r3, [r3, #0]
 8012160:	4013      	ands	r3, r2
 8012162:	2b00      	cmp	r3, #0
 8012164:	d10b      	bne.n	801217e <vPortFree+0x46>
	__asm volatile
 8012166:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801216a:	f383 8811 	msr	BASEPRI, r3
 801216e:	f3bf 8f6f 	isb	sy
 8012172:	f3bf 8f4f 	dsb	sy
 8012176:	60fb      	str	r3, [r7, #12]
}
 8012178:	bf00      	nop
 801217a:	bf00      	nop
 801217c:	e7fd      	b.n	801217a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 801217e:	693b      	ldr	r3, [r7, #16]
 8012180:	681b      	ldr	r3, [r3, #0]
 8012182:	2b00      	cmp	r3, #0
 8012184:	d00b      	beq.n	801219e <vPortFree+0x66>
	__asm volatile
 8012186:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801218a:	f383 8811 	msr	BASEPRI, r3
 801218e:	f3bf 8f6f 	isb	sy
 8012192:	f3bf 8f4f 	dsb	sy
 8012196:	60bb      	str	r3, [r7, #8]
}
 8012198:	bf00      	nop
 801219a:	bf00      	nop
 801219c:	e7fd      	b.n	801219a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 801219e:	693b      	ldr	r3, [r7, #16]
 80121a0:	685a      	ldr	r2, [r3, #4]
 80121a2:	4b14      	ldr	r3, [pc, #80]	@ (80121f4 <vPortFree+0xbc>)
 80121a4:	681b      	ldr	r3, [r3, #0]
 80121a6:	4013      	ands	r3, r2
 80121a8:	2b00      	cmp	r3, #0
 80121aa:	d01e      	beq.n	80121ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80121ac:	693b      	ldr	r3, [r7, #16]
 80121ae:	681b      	ldr	r3, [r3, #0]
 80121b0:	2b00      	cmp	r3, #0
 80121b2:	d11a      	bne.n	80121ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80121b4:	693b      	ldr	r3, [r7, #16]
 80121b6:	685a      	ldr	r2, [r3, #4]
 80121b8:	4b0e      	ldr	r3, [pc, #56]	@ (80121f4 <vPortFree+0xbc>)
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	43db      	mvns	r3, r3
 80121be:	401a      	ands	r2, r3
 80121c0:	693b      	ldr	r3, [r7, #16]
 80121c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80121c4:	f7fe fea6 	bl	8010f14 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80121c8:	693b      	ldr	r3, [r7, #16]
 80121ca:	685a      	ldr	r2, [r3, #4]
 80121cc:	4b0a      	ldr	r3, [pc, #40]	@ (80121f8 <vPortFree+0xc0>)
 80121ce:	681b      	ldr	r3, [r3, #0]
 80121d0:	4413      	add	r3, r2
 80121d2:	4a09      	ldr	r2, [pc, #36]	@ (80121f8 <vPortFree+0xc0>)
 80121d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80121d6:	6938      	ldr	r0, [r7, #16]
 80121d8:	f000 f874 	bl	80122c4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80121dc:	4b07      	ldr	r3, [pc, #28]	@ (80121fc <vPortFree+0xc4>)
 80121de:	681b      	ldr	r3, [r3, #0]
 80121e0:	3301      	adds	r3, #1
 80121e2:	4a06      	ldr	r2, [pc, #24]	@ (80121fc <vPortFree+0xc4>)
 80121e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80121e6:	f7fe fea3 	bl	8010f30 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80121ea:	bf00      	nop
 80121ec:	3718      	adds	r7, #24
 80121ee:	46bd      	mov	sp, r7
 80121f0:	bd80      	pop	{r7, pc}
 80121f2:	bf00      	nop
 80121f4:	20019f10 	.word	0x20019f10
 80121f8:	20019f00 	.word	0x20019f00
 80121fc:	20019f0c 	.word	0x20019f0c

08012200 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8012200:	b480      	push	{r7}
 8012202:	b085      	sub	sp, #20
 8012204:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8012206:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 801220a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801220c:	4b27      	ldr	r3, [pc, #156]	@ (80122ac <prvHeapInit+0xac>)
 801220e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8012210:	68fb      	ldr	r3, [r7, #12]
 8012212:	f003 0307 	and.w	r3, r3, #7
 8012216:	2b00      	cmp	r3, #0
 8012218:	d00c      	beq.n	8012234 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801221a:	68fb      	ldr	r3, [r7, #12]
 801221c:	3307      	adds	r3, #7
 801221e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012220:	68fb      	ldr	r3, [r7, #12]
 8012222:	f023 0307 	bic.w	r3, r3, #7
 8012226:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8012228:	68ba      	ldr	r2, [r7, #8]
 801222a:	68fb      	ldr	r3, [r7, #12]
 801222c:	1ad3      	subs	r3, r2, r3
 801222e:	4a1f      	ldr	r2, [pc, #124]	@ (80122ac <prvHeapInit+0xac>)
 8012230:	4413      	add	r3, r2
 8012232:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8012234:	68fb      	ldr	r3, [r7, #12]
 8012236:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8012238:	4a1d      	ldr	r2, [pc, #116]	@ (80122b0 <prvHeapInit+0xb0>)
 801223a:	687b      	ldr	r3, [r7, #4]
 801223c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801223e:	4b1c      	ldr	r3, [pc, #112]	@ (80122b0 <prvHeapInit+0xb0>)
 8012240:	2200      	movs	r2, #0
 8012242:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8012244:	687b      	ldr	r3, [r7, #4]
 8012246:	68ba      	ldr	r2, [r7, #8]
 8012248:	4413      	add	r3, r2
 801224a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801224c:	2208      	movs	r2, #8
 801224e:	68fb      	ldr	r3, [r7, #12]
 8012250:	1a9b      	subs	r3, r3, r2
 8012252:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8012254:	68fb      	ldr	r3, [r7, #12]
 8012256:	f023 0307 	bic.w	r3, r3, #7
 801225a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801225c:	68fb      	ldr	r3, [r7, #12]
 801225e:	4a15      	ldr	r2, [pc, #84]	@ (80122b4 <prvHeapInit+0xb4>)
 8012260:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8012262:	4b14      	ldr	r3, [pc, #80]	@ (80122b4 <prvHeapInit+0xb4>)
 8012264:	681b      	ldr	r3, [r3, #0]
 8012266:	2200      	movs	r2, #0
 8012268:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801226a:	4b12      	ldr	r3, [pc, #72]	@ (80122b4 <prvHeapInit+0xb4>)
 801226c:	681b      	ldr	r3, [r3, #0]
 801226e:	2200      	movs	r2, #0
 8012270:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8012276:	683b      	ldr	r3, [r7, #0]
 8012278:	68fa      	ldr	r2, [r7, #12]
 801227a:	1ad2      	subs	r2, r2, r3
 801227c:	683b      	ldr	r3, [r7, #0]
 801227e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8012280:	4b0c      	ldr	r3, [pc, #48]	@ (80122b4 <prvHeapInit+0xb4>)
 8012282:	681a      	ldr	r2, [r3, #0]
 8012284:	683b      	ldr	r3, [r7, #0]
 8012286:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012288:	683b      	ldr	r3, [r7, #0]
 801228a:	685b      	ldr	r3, [r3, #4]
 801228c:	4a0a      	ldr	r2, [pc, #40]	@ (80122b8 <prvHeapInit+0xb8>)
 801228e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8012290:	683b      	ldr	r3, [r7, #0]
 8012292:	685b      	ldr	r3, [r3, #4]
 8012294:	4a09      	ldr	r2, [pc, #36]	@ (80122bc <prvHeapInit+0xbc>)
 8012296:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8012298:	4b09      	ldr	r3, [pc, #36]	@ (80122c0 <prvHeapInit+0xc0>)
 801229a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 801229e:	601a      	str	r2, [r3, #0]
}
 80122a0:	bf00      	nop
 80122a2:	3714      	adds	r7, #20
 80122a4:	46bd      	mov	sp, r7
 80122a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80122aa:	4770      	bx	lr
 80122ac:	200162f4 	.word	0x200162f4
 80122b0:	20019ef4 	.word	0x20019ef4
 80122b4:	20019efc 	.word	0x20019efc
 80122b8:	20019f04 	.word	0x20019f04
 80122bc:	20019f00 	.word	0x20019f00
 80122c0:	20019f10 	.word	0x20019f10

080122c4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80122c4:	b480      	push	{r7}
 80122c6:	b085      	sub	sp, #20
 80122c8:	af00      	add	r7, sp, #0
 80122ca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80122cc:	4b28      	ldr	r3, [pc, #160]	@ (8012370 <prvInsertBlockIntoFreeList+0xac>)
 80122ce:	60fb      	str	r3, [r7, #12]
 80122d0:	e002      	b.n	80122d8 <prvInsertBlockIntoFreeList+0x14>
 80122d2:	68fb      	ldr	r3, [r7, #12]
 80122d4:	681b      	ldr	r3, [r3, #0]
 80122d6:	60fb      	str	r3, [r7, #12]
 80122d8:	68fb      	ldr	r3, [r7, #12]
 80122da:	681b      	ldr	r3, [r3, #0]
 80122dc:	687a      	ldr	r2, [r7, #4]
 80122de:	429a      	cmp	r2, r3
 80122e0:	d8f7      	bhi.n	80122d2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80122e2:	68fb      	ldr	r3, [r7, #12]
 80122e4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80122e6:	68fb      	ldr	r3, [r7, #12]
 80122e8:	685b      	ldr	r3, [r3, #4]
 80122ea:	68ba      	ldr	r2, [r7, #8]
 80122ec:	4413      	add	r3, r2
 80122ee:	687a      	ldr	r2, [r7, #4]
 80122f0:	429a      	cmp	r2, r3
 80122f2:	d108      	bne.n	8012306 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80122f4:	68fb      	ldr	r3, [r7, #12]
 80122f6:	685a      	ldr	r2, [r3, #4]
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	685b      	ldr	r3, [r3, #4]
 80122fc:	441a      	add	r2, r3
 80122fe:	68fb      	ldr	r3, [r7, #12]
 8012300:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8012302:	68fb      	ldr	r3, [r7, #12]
 8012304:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8012306:	687b      	ldr	r3, [r7, #4]
 8012308:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801230a:	687b      	ldr	r3, [r7, #4]
 801230c:	685b      	ldr	r3, [r3, #4]
 801230e:	68ba      	ldr	r2, [r7, #8]
 8012310:	441a      	add	r2, r3
 8012312:	68fb      	ldr	r3, [r7, #12]
 8012314:	681b      	ldr	r3, [r3, #0]
 8012316:	429a      	cmp	r2, r3
 8012318:	d118      	bne.n	801234c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801231a:	68fb      	ldr	r3, [r7, #12]
 801231c:	681a      	ldr	r2, [r3, #0]
 801231e:	4b15      	ldr	r3, [pc, #84]	@ (8012374 <prvInsertBlockIntoFreeList+0xb0>)
 8012320:	681b      	ldr	r3, [r3, #0]
 8012322:	429a      	cmp	r2, r3
 8012324:	d00d      	beq.n	8012342 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8012326:	687b      	ldr	r3, [r7, #4]
 8012328:	685a      	ldr	r2, [r3, #4]
 801232a:	68fb      	ldr	r3, [r7, #12]
 801232c:	681b      	ldr	r3, [r3, #0]
 801232e:	685b      	ldr	r3, [r3, #4]
 8012330:	441a      	add	r2, r3
 8012332:	687b      	ldr	r3, [r7, #4]
 8012334:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8012336:	68fb      	ldr	r3, [r7, #12]
 8012338:	681b      	ldr	r3, [r3, #0]
 801233a:	681a      	ldr	r2, [r3, #0]
 801233c:	687b      	ldr	r3, [r7, #4]
 801233e:	601a      	str	r2, [r3, #0]
 8012340:	e008      	b.n	8012354 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8012342:	4b0c      	ldr	r3, [pc, #48]	@ (8012374 <prvInsertBlockIntoFreeList+0xb0>)
 8012344:	681a      	ldr	r2, [r3, #0]
 8012346:	687b      	ldr	r3, [r7, #4]
 8012348:	601a      	str	r2, [r3, #0]
 801234a:	e003      	b.n	8012354 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801234c:	68fb      	ldr	r3, [r7, #12]
 801234e:	681a      	ldr	r2, [r3, #0]
 8012350:	687b      	ldr	r3, [r7, #4]
 8012352:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8012354:	68fa      	ldr	r2, [r7, #12]
 8012356:	687b      	ldr	r3, [r7, #4]
 8012358:	429a      	cmp	r2, r3
 801235a:	d002      	beq.n	8012362 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801235c:	68fb      	ldr	r3, [r7, #12]
 801235e:	687a      	ldr	r2, [r7, #4]
 8012360:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012362:	bf00      	nop
 8012364:	3714      	adds	r7, #20
 8012366:	46bd      	mov	sp, r7
 8012368:	f85d 7b04 	ldr.w	r7, [sp], #4
 801236c:	4770      	bx	lr
 801236e:	bf00      	nop
 8012370:	20019ef4 	.word	0x20019ef4
 8012374:	20019efc 	.word	0x20019efc

08012378 <srand>:
 8012378:	b538      	push	{r3, r4, r5, lr}
 801237a:	4b10      	ldr	r3, [pc, #64]	@ (80123bc <srand+0x44>)
 801237c:	681d      	ldr	r5, [r3, #0]
 801237e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 8012380:	4604      	mov	r4, r0
 8012382:	b9b3      	cbnz	r3, 80123b2 <srand+0x3a>
 8012384:	2018      	movs	r0, #24
 8012386:	f000 fa7d 	bl	8012884 <malloc>
 801238a:	4602      	mov	r2, r0
 801238c:	6328      	str	r0, [r5, #48]	@ 0x30
 801238e:	b920      	cbnz	r0, 801239a <srand+0x22>
 8012390:	4b0b      	ldr	r3, [pc, #44]	@ (80123c0 <srand+0x48>)
 8012392:	480c      	ldr	r0, [pc, #48]	@ (80123c4 <srand+0x4c>)
 8012394:	2146      	movs	r1, #70	@ 0x46
 8012396:	f000 fa0d 	bl	80127b4 <__assert_func>
 801239a:	490b      	ldr	r1, [pc, #44]	@ (80123c8 <srand+0x50>)
 801239c:	4b0b      	ldr	r3, [pc, #44]	@ (80123cc <srand+0x54>)
 801239e:	e9c0 1300 	strd	r1, r3, [r0]
 80123a2:	4b0b      	ldr	r3, [pc, #44]	@ (80123d0 <srand+0x58>)
 80123a4:	6083      	str	r3, [r0, #8]
 80123a6:	230b      	movs	r3, #11
 80123a8:	8183      	strh	r3, [r0, #12]
 80123aa:	2100      	movs	r1, #0
 80123ac:	2001      	movs	r0, #1
 80123ae:	e9c2 0104 	strd	r0, r1, [r2, #16]
 80123b2:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 80123b4:	2200      	movs	r2, #0
 80123b6:	611c      	str	r4, [r3, #16]
 80123b8:	615a      	str	r2, [r3, #20]
 80123ba:	bd38      	pop	{r3, r4, r5, pc}
 80123bc:	20000088 	.word	0x20000088
 80123c0:	08014528 	.word	0x08014528
 80123c4:	0801453f 	.word	0x0801453f
 80123c8:	abcd330e 	.word	0xabcd330e
 80123cc:	e66d1234 	.word	0xe66d1234
 80123d0:	0005deec 	.word	0x0005deec

080123d4 <rand>:
 80123d4:	4b16      	ldr	r3, [pc, #88]	@ (8012430 <rand+0x5c>)
 80123d6:	b510      	push	{r4, lr}
 80123d8:	681c      	ldr	r4, [r3, #0]
 80123da:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80123dc:	b9b3      	cbnz	r3, 801240c <rand+0x38>
 80123de:	2018      	movs	r0, #24
 80123e0:	f000 fa50 	bl	8012884 <malloc>
 80123e4:	4602      	mov	r2, r0
 80123e6:	6320      	str	r0, [r4, #48]	@ 0x30
 80123e8:	b920      	cbnz	r0, 80123f4 <rand+0x20>
 80123ea:	4b12      	ldr	r3, [pc, #72]	@ (8012434 <rand+0x60>)
 80123ec:	4812      	ldr	r0, [pc, #72]	@ (8012438 <rand+0x64>)
 80123ee:	2152      	movs	r1, #82	@ 0x52
 80123f0:	f000 f9e0 	bl	80127b4 <__assert_func>
 80123f4:	4911      	ldr	r1, [pc, #68]	@ (801243c <rand+0x68>)
 80123f6:	4b12      	ldr	r3, [pc, #72]	@ (8012440 <rand+0x6c>)
 80123f8:	e9c0 1300 	strd	r1, r3, [r0]
 80123fc:	4b11      	ldr	r3, [pc, #68]	@ (8012444 <rand+0x70>)
 80123fe:	6083      	str	r3, [r0, #8]
 8012400:	230b      	movs	r3, #11
 8012402:	8183      	strh	r3, [r0, #12]
 8012404:	2100      	movs	r1, #0
 8012406:	2001      	movs	r0, #1
 8012408:	e9c2 0104 	strd	r0, r1, [r2, #16]
 801240c:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 801240e:	480e      	ldr	r0, [pc, #56]	@ (8012448 <rand+0x74>)
 8012410:	690b      	ldr	r3, [r1, #16]
 8012412:	694c      	ldr	r4, [r1, #20]
 8012414:	4a0d      	ldr	r2, [pc, #52]	@ (801244c <rand+0x78>)
 8012416:	4358      	muls	r0, r3
 8012418:	fb02 0004 	mla	r0, r2, r4, r0
 801241c:	fba3 3202 	umull	r3, r2, r3, r2
 8012420:	3301      	adds	r3, #1
 8012422:	eb40 0002 	adc.w	r0, r0, r2
 8012426:	e9c1 3004 	strd	r3, r0, [r1, #16]
 801242a:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 801242e:	bd10      	pop	{r4, pc}
 8012430:	20000088 	.word	0x20000088
 8012434:	08014528 	.word	0x08014528
 8012438:	0801453f 	.word	0x0801453f
 801243c:	abcd330e 	.word	0xabcd330e
 8012440:	e66d1234 	.word	0xe66d1234
 8012444:	0005deec 	.word	0x0005deec
 8012448:	5851f42d 	.word	0x5851f42d
 801244c:	4c957f2d 	.word	0x4c957f2d

08012450 <std>:
 8012450:	2300      	movs	r3, #0
 8012452:	b510      	push	{r4, lr}
 8012454:	4604      	mov	r4, r0
 8012456:	e9c0 3300 	strd	r3, r3, [r0]
 801245a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 801245e:	6083      	str	r3, [r0, #8]
 8012460:	8181      	strh	r1, [r0, #12]
 8012462:	6643      	str	r3, [r0, #100]	@ 0x64
 8012464:	81c2      	strh	r2, [r0, #14]
 8012466:	6183      	str	r3, [r0, #24]
 8012468:	4619      	mov	r1, r3
 801246a:	2208      	movs	r2, #8
 801246c:	305c      	adds	r0, #92	@ 0x5c
 801246e:	f000 f916 	bl	801269e <memset>
 8012472:	4b0d      	ldr	r3, [pc, #52]	@ (80124a8 <std+0x58>)
 8012474:	6263      	str	r3, [r4, #36]	@ 0x24
 8012476:	4b0d      	ldr	r3, [pc, #52]	@ (80124ac <std+0x5c>)
 8012478:	62a3      	str	r3, [r4, #40]	@ 0x28
 801247a:	4b0d      	ldr	r3, [pc, #52]	@ (80124b0 <std+0x60>)
 801247c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 801247e:	4b0d      	ldr	r3, [pc, #52]	@ (80124b4 <std+0x64>)
 8012480:	6323      	str	r3, [r4, #48]	@ 0x30
 8012482:	4b0d      	ldr	r3, [pc, #52]	@ (80124b8 <std+0x68>)
 8012484:	6224      	str	r4, [r4, #32]
 8012486:	429c      	cmp	r4, r3
 8012488:	d006      	beq.n	8012498 <std+0x48>
 801248a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 801248e:	4294      	cmp	r4, r2
 8012490:	d002      	beq.n	8012498 <std+0x48>
 8012492:	33d0      	adds	r3, #208	@ 0xd0
 8012494:	429c      	cmp	r4, r3
 8012496:	d105      	bne.n	80124a4 <std+0x54>
 8012498:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 801249c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80124a0:	f000 b976 	b.w	8012790 <__retarget_lock_init_recursive>
 80124a4:	bd10      	pop	{r4, pc}
 80124a6:	bf00      	nop
 80124a8:	08012619 	.word	0x08012619
 80124ac:	0801263b 	.word	0x0801263b
 80124b0:	08012673 	.word	0x08012673
 80124b4:	08012697 	.word	0x08012697
 80124b8:	20019f14 	.word	0x20019f14

080124bc <stdio_exit_handler>:
 80124bc:	4a02      	ldr	r2, [pc, #8]	@ (80124c8 <stdio_exit_handler+0xc>)
 80124be:	4903      	ldr	r1, [pc, #12]	@ (80124cc <stdio_exit_handler+0x10>)
 80124c0:	4803      	ldr	r0, [pc, #12]	@ (80124d0 <stdio_exit_handler+0x14>)
 80124c2:	f000 b869 	b.w	8012598 <_fwalk_sglue>
 80124c6:	bf00      	nop
 80124c8:	2000007c 	.word	0x2000007c
 80124cc:	080130c1 	.word	0x080130c1
 80124d0:	2000008c 	.word	0x2000008c

080124d4 <cleanup_stdio>:
 80124d4:	6841      	ldr	r1, [r0, #4]
 80124d6:	4b0c      	ldr	r3, [pc, #48]	@ (8012508 <cleanup_stdio+0x34>)
 80124d8:	4299      	cmp	r1, r3
 80124da:	b510      	push	{r4, lr}
 80124dc:	4604      	mov	r4, r0
 80124de:	d001      	beq.n	80124e4 <cleanup_stdio+0x10>
 80124e0:	f000 fdee 	bl	80130c0 <_fflush_r>
 80124e4:	68a1      	ldr	r1, [r4, #8]
 80124e6:	4b09      	ldr	r3, [pc, #36]	@ (801250c <cleanup_stdio+0x38>)
 80124e8:	4299      	cmp	r1, r3
 80124ea:	d002      	beq.n	80124f2 <cleanup_stdio+0x1e>
 80124ec:	4620      	mov	r0, r4
 80124ee:	f000 fde7 	bl	80130c0 <_fflush_r>
 80124f2:	68e1      	ldr	r1, [r4, #12]
 80124f4:	4b06      	ldr	r3, [pc, #24]	@ (8012510 <cleanup_stdio+0x3c>)
 80124f6:	4299      	cmp	r1, r3
 80124f8:	d004      	beq.n	8012504 <cleanup_stdio+0x30>
 80124fa:	4620      	mov	r0, r4
 80124fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012500:	f000 bdde 	b.w	80130c0 <_fflush_r>
 8012504:	bd10      	pop	{r4, pc}
 8012506:	bf00      	nop
 8012508:	20019f14 	.word	0x20019f14
 801250c:	20019f7c 	.word	0x20019f7c
 8012510:	20019fe4 	.word	0x20019fe4

08012514 <global_stdio_init.part.0>:
 8012514:	b510      	push	{r4, lr}
 8012516:	4b0b      	ldr	r3, [pc, #44]	@ (8012544 <global_stdio_init.part.0+0x30>)
 8012518:	4c0b      	ldr	r4, [pc, #44]	@ (8012548 <global_stdio_init.part.0+0x34>)
 801251a:	4a0c      	ldr	r2, [pc, #48]	@ (801254c <global_stdio_init.part.0+0x38>)
 801251c:	601a      	str	r2, [r3, #0]
 801251e:	4620      	mov	r0, r4
 8012520:	2200      	movs	r2, #0
 8012522:	2104      	movs	r1, #4
 8012524:	f7ff ff94 	bl	8012450 <std>
 8012528:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 801252c:	2201      	movs	r2, #1
 801252e:	2109      	movs	r1, #9
 8012530:	f7ff ff8e 	bl	8012450 <std>
 8012534:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8012538:	2202      	movs	r2, #2
 801253a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801253e:	2112      	movs	r1, #18
 8012540:	f7ff bf86 	b.w	8012450 <std>
 8012544:	2001a04c 	.word	0x2001a04c
 8012548:	20019f14 	.word	0x20019f14
 801254c:	080124bd 	.word	0x080124bd

08012550 <__sfp_lock_acquire>:
 8012550:	4801      	ldr	r0, [pc, #4]	@ (8012558 <__sfp_lock_acquire+0x8>)
 8012552:	f000 b91e 	b.w	8012792 <__retarget_lock_acquire_recursive>
 8012556:	bf00      	nop
 8012558:	2001a055 	.word	0x2001a055

0801255c <__sfp_lock_release>:
 801255c:	4801      	ldr	r0, [pc, #4]	@ (8012564 <__sfp_lock_release+0x8>)
 801255e:	f000 b919 	b.w	8012794 <__retarget_lock_release_recursive>
 8012562:	bf00      	nop
 8012564:	2001a055 	.word	0x2001a055

08012568 <__sinit>:
 8012568:	b510      	push	{r4, lr}
 801256a:	4604      	mov	r4, r0
 801256c:	f7ff fff0 	bl	8012550 <__sfp_lock_acquire>
 8012570:	6a23      	ldr	r3, [r4, #32]
 8012572:	b11b      	cbz	r3, 801257c <__sinit+0x14>
 8012574:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012578:	f7ff bff0 	b.w	801255c <__sfp_lock_release>
 801257c:	4b04      	ldr	r3, [pc, #16]	@ (8012590 <__sinit+0x28>)
 801257e:	6223      	str	r3, [r4, #32]
 8012580:	4b04      	ldr	r3, [pc, #16]	@ (8012594 <__sinit+0x2c>)
 8012582:	681b      	ldr	r3, [r3, #0]
 8012584:	2b00      	cmp	r3, #0
 8012586:	d1f5      	bne.n	8012574 <__sinit+0xc>
 8012588:	f7ff ffc4 	bl	8012514 <global_stdio_init.part.0>
 801258c:	e7f2      	b.n	8012574 <__sinit+0xc>
 801258e:	bf00      	nop
 8012590:	080124d5 	.word	0x080124d5
 8012594:	2001a04c 	.word	0x2001a04c

08012598 <_fwalk_sglue>:
 8012598:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801259c:	4607      	mov	r7, r0
 801259e:	4688      	mov	r8, r1
 80125a0:	4614      	mov	r4, r2
 80125a2:	2600      	movs	r6, #0
 80125a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80125a8:	f1b9 0901 	subs.w	r9, r9, #1
 80125ac:	d505      	bpl.n	80125ba <_fwalk_sglue+0x22>
 80125ae:	6824      	ldr	r4, [r4, #0]
 80125b0:	2c00      	cmp	r4, #0
 80125b2:	d1f7      	bne.n	80125a4 <_fwalk_sglue+0xc>
 80125b4:	4630      	mov	r0, r6
 80125b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80125ba:	89ab      	ldrh	r3, [r5, #12]
 80125bc:	2b01      	cmp	r3, #1
 80125be:	d907      	bls.n	80125d0 <_fwalk_sglue+0x38>
 80125c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80125c4:	3301      	adds	r3, #1
 80125c6:	d003      	beq.n	80125d0 <_fwalk_sglue+0x38>
 80125c8:	4629      	mov	r1, r5
 80125ca:	4638      	mov	r0, r7
 80125cc:	47c0      	blx	r8
 80125ce:	4306      	orrs	r6, r0
 80125d0:	3568      	adds	r5, #104	@ 0x68
 80125d2:	e7e9      	b.n	80125a8 <_fwalk_sglue+0x10>

080125d4 <siprintf>:
 80125d4:	b40e      	push	{r1, r2, r3}
 80125d6:	b510      	push	{r4, lr}
 80125d8:	b09d      	sub	sp, #116	@ 0x74
 80125da:	ab1f      	add	r3, sp, #124	@ 0x7c
 80125dc:	9002      	str	r0, [sp, #8]
 80125de:	9006      	str	r0, [sp, #24]
 80125e0:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80125e4:	480a      	ldr	r0, [pc, #40]	@ (8012610 <siprintf+0x3c>)
 80125e6:	9107      	str	r1, [sp, #28]
 80125e8:	9104      	str	r1, [sp, #16]
 80125ea:	490a      	ldr	r1, [pc, #40]	@ (8012614 <siprintf+0x40>)
 80125ec:	f853 2b04 	ldr.w	r2, [r3], #4
 80125f0:	9105      	str	r1, [sp, #20]
 80125f2:	2400      	movs	r4, #0
 80125f4:	a902      	add	r1, sp, #8
 80125f6:	6800      	ldr	r0, [r0, #0]
 80125f8:	9301      	str	r3, [sp, #4]
 80125fa:	941b      	str	r4, [sp, #108]	@ 0x6c
 80125fc:	f000 fa54 	bl	8012aa8 <_svfiprintf_r>
 8012600:	9b02      	ldr	r3, [sp, #8]
 8012602:	701c      	strb	r4, [r3, #0]
 8012604:	b01d      	add	sp, #116	@ 0x74
 8012606:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801260a:	b003      	add	sp, #12
 801260c:	4770      	bx	lr
 801260e:	bf00      	nop
 8012610:	20000088 	.word	0x20000088
 8012614:	ffff0208 	.word	0xffff0208

08012618 <__sread>:
 8012618:	b510      	push	{r4, lr}
 801261a:	460c      	mov	r4, r1
 801261c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012620:	f000 f868 	bl	80126f4 <_read_r>
 8012624:	2800      	cmp	r0, #0
 8012626:	bfab      	itete	ge
 8012628:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801262a:	89a3      	ldrhlt	r3, [r4, #12]
 801262c:	181b      	addge	r3, r3, r0
 801262e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012632:	bfac      	ite	ge
 8012634:	6563      	strge	r3, [r4, #84]	@ 0x54
 8012636:	81a3      	strhlt	r3, [r4, #12]
 8012638:	bd10      	pop	{r4, pc}

0801263a <__swrite>:
 801263a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801263e:	461f      	mov	r7, r3
 8012640:	898b      	ldrh	r3, [r1, #12]
 8012642:	05db      	lsls	r3, r3, #23
 8012644:	4605      	mov	r5, r0
 8012646:	460c      	mov	r4, r1
 8012648:	4616      	mov	r6, r2
 801264a:	d505      	bpl.n	8012658 <__swrite+0x1e>
 801264c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012650:	2302      	movs	r3, #2
 8012652:	2200      	movs	r2, #0
 8012654:	f000 f83c 	bl	80126d0 <_lseek_r>
 8012658:	89a3      	ldrh	r3, [r4, #12]
 801265a:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801265e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8012662:	81a3      	strh	r3, [r4, #12]
 8012664:	4632      	mov	r2, r6
 8012666:	463b      	mov	r3, r7
 8012668:	4628      	mov	r0, r5
 801266a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801266e:	f000 b853 	b.w	8012718 <_write_r>

08012672 <__sseek>:
 8012672:	b510      	push	{r4, lr}
 8012674:	460c      	mov	r4, r1
 8012676:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801267a:	f000 f829 	bl	80126d0 <_lseek_r>
 801267e:	1c43      	adds	r3, r0, #1
 8012680:	89a3      	ldrh	r3, [r4, #12]
 8012682:	bf15      	itete	ne
 8012684:	6560      	strne	r0, [r4, #84]	@ 0x54
 8012686:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 801268a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 801268e:	81a3      	strheq	r3, [r4, #12]
 8012690:	bf18      	it	ne
 8012692:	81a3      	strhne	r3, [r4, #12]
 8012694:	bd10      	pop	{r4, pc}

08012696 <__sclose>:
 8012696:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801269a:	f000 b809 	b.w	80126b0 <_close_r>

0801269e <memset>:
 801269e:	4402      	add	r2, r0
 80126a0:	4603      	mov	r3, r0
 80126a2:	4293      	cmp	r3, r2
 80126a4:	d100      	bne.n	80126a8 <memset+0xa>
 80126a6:	4770      	bx	lr
 80126a8:	f803 1b01 	strb.w	r1, [r3], #1
 80126ac:	e7f9      	b.n	80126a2 <memset+0x4>
	...

080126b0 <_close_r>:
 80126b0:	b538      	push	{r3, r4, r5, lr}
 80126b2:	4d06      	ldr	r5, [pc, #24]	@ (80126cc <_close_r+0x1c>)
 80126b4:	2300      	movs	r3, #0
 80126b6:	4604      	mov	r4, r0
 80126b8:	4608      	mov	r0, r1
 80126ba:	602b      	str	r3, [r5, #0]
 80126bc:	f7f1 fce8 	bl	8004090 <_close>
 80126c0:	1c43      	adds	r3, r0, #1
 80126c2:	d102      	bne.n	80126ca <_close_r+0x1a>
 80126c4:	682b      	ldr	r3, [r5, #0]
 80126c6:	b103      	cbz	r3, 80126ca <_close_r+0x1a>
 80126c8:	6023      	str	r3, [r4, #0]
 80126ca:	bd38      	pop	{r3, r4, r5, pc}
 80126cc:	2001a050 	.word	0x2001a050

080126d0 <_lseek_r>:
 80126d0:	b538      	push	{r3, r4, r5, lr}
 80126d2:	4d07      	ldr	r5, [pc, #28]	@ (80126f0 <_lseek_r+0x20>)
 80126d4:	4604      	mov	r4, r0
 80126d6:	4608      	mov	r0, r1
 80126d8:	4611      	mov	r1, r2
 80126da:	2200      	movs	r2, #0
 80126dc:	602a      	str	r2, [r5, #0]
 80126de:	461a      	mov	r2, r3
 80126e0:	f7f1 fcfd 	bl	80040de <_lseek>
 80126e4:	1c43      	adds	r3, r0, #1
 80126e6:	d102      	bne.n	80126ee <_lseek_r+0x1e>
 80126e8:	682b      	ldr	r3, [r5, #0]
 80126ea:	b103      	cbz	r3, 80126ee <_lseek_r+0x1e>
 80126ec:	6023      	str	r3, [r4, #0]
 80126ee:	bd38      	pop	{r3, r4, r5, pc}
 80126f0:	2001a050 	.word	0x2001a050

080126f4 <_read_r>:
 80126f4:	b538      	push	{r3, r4, r5, lr}
 80126f6:	4d07      	ldr	r5, [pc, #28]	@ (8012714 <_read_r+0x20>)
 80126f8:	4604      	mov	r4, r0
 80126fa:	4608      	mov	r0, r1
 80126fc:	4611      	mov	r1, r2
 80126fe:	2200      	movs	r2, #0
 8012700:	602a      	str	r2, [r5, #0]
 8012702:	461a      	mov	r2, r3
 8012704:	f7f1 fc8b 	bl	800401e <_read>
 8012708:	1c43      	adds	r3, r0, #1
 801270a:	d102      	bne.n	8012712 <_read_r+0x1e>
 801270c:	682b      	ldr	r3, [r5, #0]
 801270e:	b103      	cbz	r3, 8012712 <_read_r+0x1e>
 8012710:	6023      	str	r3, [r4, #0]
 8012712:	bd38      	pop	{r3, r4, r5, pc}
 8012714:	2001a050 	.word	0x2001a050

08012718 <_write_r>:
 8012718:	b538      	push	{r3, r4, r5, lr}
 801271a:	4d07      	ldr	r5, [pc, #28]	@ (8012738 <_write_r+0x20>)
 801271c:	4604      	mov	r4, r0
 801271e:	4608      	mov	r0, r1
 8012720:	4611      	mov	r1, r2
 8012722:	2200      	movs	r2, #0
 8012724:	602a      	str	r2, [r5, #0]
 8012726:	461a      	mov	r2, r3
 8012728:	f7f1 fc96 	bl	8004058 <_write>
 801272c:	1c43      	adds	r3, r0, #1
 801272e:	d102      	bne.n	8012736 <_write_r+0x1e>
 8012730:	682b      	ldr	r3, [r5, #0]
 8012732:	b103      	cbz	r3, 8012736 <_write_r+0x1e>
 8012734:	6023      	str	r3, [r4, #0]
 8012736:	bd38      	pop	{r3, r4, r5, pc}
 8012738:	2001a050 	.word	0x2001a050

0801273c <__errno>:
 801273c:	4b01      	ldr	r3, [pc, #4]	@ (8012744 <__errno+0x8>)
 801273e:	6818      	ldr	r0, [r3, #0]
 8012740:	4770      	bx	lr
 8012742:	bf00      	nop
 8012744:	20000088 	.word	0x20000088

08012748 <__libc_init_array>:
 8012748:	b570      	push	{r4, r5, r6, lr}
 801274a:	4d0d      	ldr	r5, [pc, #52]	@ (8012780 <__libc_init_array+0x38>)
 801274c:	4c0d      	ldr	r4, [pc, #52]	@ (8012784 <__libc_init_array+0x3c>)
 801274e:	1b64      	subs	r4, r4, r5
 8012750:	10a4      	asrs	r4, r4, #2
 8012752:	2600      	movs	r6, #0
 8012754:	42a6      	cmp	r6, r4
 8012756:	d109      	bne.n	801276c <__libc_init_array+0x24>
 8012758:	4d0b      	ldr	r5, [pc, #44]	@ (8012788 <__libc_init_array+0x40>)
 801275a:	4c0c      	ldr	r4, [pc, #48]	@ (801278c <__libc_init_array+0x44>)
 801275c:	f000 ffee 	bl	801373c <_init>
 8012760:	1b64      	subs	r4, r4, r5
 8012762:	10a4      	asrs	r4, r4, #2
 8012764:	2600      	movs	r6, #0
 8012766:	42a6      	cmp	r6, r4
 8012768:	d105      	bne.n	8012776 <__libc_init_array+0x2e>
 801276a:	bd70      	pop	{r4, r5, r6, pc}
 801276c:	f855 3b04 	ldr.w	r3, [r5], #4
 8012770:	4798      	blx	r3
 8012772:	3601      	adds	r6, #1
 8012774:	e7ee      	b.n	8012754 <__libc_init_array+0xc>
 8012776:	f855 3b04 	ldr.w	r3, [r5], #4
 801277a:	4798      	blx	r3
 801277c:	3601      	adds	r6, #1
 801277e:	e7f2      	b.n	8012766 <__libc_init_array+0x1e>
 8012780:	08014610 	.word	0x08014610
 8012784:	08014610 	.word	0x08014610
 8012788:	08014610 	.word	0x08014610
 801278c:	08014614 	.word	0x08014614

08012790 <__retarget_lock_init_recursive>:
 8012790:	4770      	bx	lr

08012792 <__retarget_lock_acquire_recursive>:
 8012792:	4770      	bx	lr

08012794 <__retarget_lock_release_recursive>:
 8012794:	4770      	bx	lr

08012796 <memcpy>:
 8012796:	440a      	add	r2, r1
 8012798:	4291      	cmp	r1, r2
 801279a:	f100 33ff 	add.w	r3, r0, #4294967295
 801279e:	d100      	bne.n	80127a2 <memcpy+0xc>
 80127a0:	4770      	bx	lr
 80127a2:	b510      	push	{r4, lr}
 80127a4:	f811 4b01 	ldrb.w	r4, [r1], #1
 80127a8:	f803 4f01 	strb.w	r4, [r3, #1]!
 80127ac:	4291      	cmp	r1, r2
 80127ae:	d1f9      	bne.n	80127a4 <memcpy+0xe>
 80127b0:	bd10      	pop	{r4, pc}
	...

080127b4 <__assert_func>:
 80127b4:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80127b6:	4614      	mov	r4, r2
 80127b8:	461a      	mov	r2, r3
 80127ba:	4b09      	ldr	r3, [pc, #36]	@ (80127e0 <__assert_func+0x2c>)
 80127bc:	681b      	ldr	r3, [r3, #0]
 80127be:	4605      	mov	r5, r0
 80127c0:	68d8      	ldr	r0, [r3, #12]
 80127c2:	b14c      	cbz	r4, 80127d8 <__assert_func+0x24>
 80127c4:	4b07      	ldr	r3, [pc, #28]	@ (80127e4 <__assert_func+0x30>)
 80127c6:	9100      	str	r1, [sp, #0]
 80127c8:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80127cc:	4906      	ldr	r1, [pc, #24]	@ (80127e8 <__assert_func+0x34>)
 80127ce:	462b      	mov	r3, r5
 80127d0:	f000 fc9e 	bl	8013110 <fiprintf>
 80127d4:	f000 fcd8 	bl	8013188 <abort>
 80127d8:	4b04      	ldr	r3, [pc, #16]	@ (80127ec <__assert_func+0x38>)
 80127da:	461c      	mov	r4, r3
 80127dc:	e7f3      	b.n	80127c6 <__assert_func+0x12>
 80127de:	bf00      	nop
 80127e0:	20000088 	.word	0x20000088
 80127e4:	08014597 	.word	0x08014597
 80127e8:	080145a4 	.word	0x080145a4
 80127ec:	080145d2 	.word	0x080145d2

080127f0 <_free_r>:
 80127f0:	b538      	push	{r3, r4, r5, lr}
 80127f2:	4605      	mov	r5, r0
 80127f4:	2900      	cmp	r1, #0
 80127f6:	d041      	beq.n	801287c <_free_r+0x8c>
 80127f8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80127fc:	1f0c      	subs	r4, r1, #4
 80127fe:	2b00      	cmp	r3, #0
 8012800:	bfb8      	it	lt
 8012802:	18e4      	addlt	r4, r4, r3
 8012804:	f000 f8e8 	bl	80129d8 <__malloc_lock>
 8012808:	4a1d      	ldr	r2, [pc, #116]	@ (8012880 <_free_r+0x90>)
 801280a:	6813      	ldr	r3, [r2, #0]
 801280c:	b933      	cbnz	r3, 801281c <_free_r+0x2c>
 801280e:	6063      	str	r3, [r4, #4]
 8012810:	6014      	str	r4, [r2, #0]
 8012812:	4628      	mov	r0, r5
 8012814:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012818:	f000 b8e4 	b.w	80129e4 <__malloc_unlock>
 801281c:	42a3      	cmp	r3, r4
 801281e:	d908      	bls.n	8012832 <_free_r+0x42>
 8012820:	6820      	ldr	r0, [r4, #0]
 8012822:	1821      	adds	r1, r4, r0
 8012824:	428b      	cmp	r3, r1
 8012826:	bf01      	itttt	eq
 8012828:	6819      	ldreq	r1, [r3, #0]
 801282a:	685b      	ldreq	r3, [r3, #4]
 801282c:	1809      	addeq	r1, r1, r0
 801282e:	6021      	streq	r1, [r4, #0]
 8012830:	e7ed      	b.n	801280e <_free_r+0x1e>
 8012832:	461a      	mov	r2, r3
 8012834:	685b      	ldr	r3, [r3, #4]
 8012836:	b10b      	cbz	r3, 801283c <_free_r+0x4c>
 8012838:	42a3      	cmp	r3, r4
 801283a:	d9fa      	bls.n	8012832 <_free_r+0x42>
 801283c:	6811      	ldr	r1, [r2, #0]
 801283e:	1850      	adds	r0, r2, r1
 8012840:	42a0      	cmp	r0, r4
 8012842:	d10b      	bne.n	801285c <_free_r+0x6c>
 8012844:	6820      	ldr	r0, [r4, #0]
 8012846:	4401      	add	r1, r0
 8012848:	1850      	adds	r0, r2, r1
 801284a:	4283      	cmp	r3, r0
 801284c:	6011      	str	r1, [r2, #0]
 801284e:	d1e0      	bne.n	8012812 <_free_r+0x22>
 8012850:	6818      	ldr	r0, [r3, #0]
 8012852:	685b      	ldr	r3, [r3, #4]
 8012854:	6053      	str	r3, [r2, #4]
 8012856:	4408      	add	r0, r1
 8012858:	6010      	str	r0, [r2, #0]
 801285a:	e7da      	b.n	8012812 <_free_r+0x22>
 801285c:	d902      	bls.n	8012864 <_free_r+0x74>
 801285e:	230c      	movs	r3, #12
 8012860:	602b      	str	r3, [r5, #0]
 8012862:	e7d6      	b.n	8012812 <_free_r+0x22>
 8012864:	6820      	ldr	r0, [r4, #0]
 8012866:	1821      	adds	r1, r4, r0
 8012868:	428b      	cmp	r3, r1
 801286a:	bf04      	itt	eq
 801286c:	6819      	ldreq	r1, [r3, #0]
 801286e:	685b      	ldreq	r3, [r3, #4]
 8012870:	6063      	str	r3, [r4, #4]
 8012872:	bf04      	itt	eq
 8012874:	1809      	addeq	r1, r1, r0
 8012876:	6021      	streq	r1, [r4, #0]
 8012878:	6054      	str	r4, [r2, #4]
 801287a:	e7ca      	b.n	8012812 <_free_r+0x22>
 801287c:	bd38      	pop	{r3, r4, r5, pc}
 801287e:	bf00      	nop
 8012880:	2001a05c 	.word	0x2001a05c

08012884 <malloc>:
 8012884:	4b02      	ldr	r3, [pc, #8]	@ (8012890 <malloc+0xc>)
 8012886:	4601      	mov	r1, r0
 8012888:	6818      	ldr	r0, [r3, #0]
 801288a:	f000 b825 	b.w	80128d8 <_malloc_r>
 801288e:	bf00      	nop
 8012890:	20000088 	.word	0x20000088

08012894 <sbrk_aligned>:
 8012894:	b570      	push	{r4, r5, r6, lr}
 8012896:	4e0f      	ldr	r6, [pc, #60]	@ (80128d4 <sbrk_aligned+0x40>)
 8012898:	460c      	mov	r4, r1
 801289a:	6831      	ldr	r1, [r6, #0]
 801289c:	4605      	mov	r5, r0
 801289e:	b911      	cbnz	r1, 80128a6 <sbrk_aligned+0x12>
 80128a0:	f000 fc62 	bl	8013168 <_sbrk_r>
 80128a4:	6030      	str	r0, [r6, #0]
 80128a6:	4621      	mov	r1, r4
 80128a8:	4628      	mov	r0, r5
 80128aa:	f000 fc5d 	bl	8013168 <_sbrk_r>
 80128ae:	1c43      	adds	r3, r0, #1
 80128b0:	d103      	bne.n	80128ba <sbrk_aligned+0x26>
 80128b2:	f04f 34ff 	mov.w	r4, #4294967295
 80128b6:	4620      	mov	r0, r4
 80128b8:	bd70      	pop	{r4, r5, r6, pc}
 80128ba:	1cc4      	adds	r4, r0, #3
 80128bc:	f024 0403 	bic.w	r4, r4, #3
 80128c0:	42a0      	cmp	r0, r4
 80128c2:	d0f8      	beq.n	80128b6 <sbrk_aligned+0x22>
 80128c4:	1a21      	subs	r1, r4, r0
 80128c6:	4628      	mov	r0, r5
 80128c8:	f000 fc4e 	bl	8013168 <_sbrk_r>
 80128cc:	3001      	adds	r0, #1
 80128ce:	d1f2      	bne.n	80128b6 <sbrk_aligned+0x22>
 80128d0:	e7ef      	b.n	80128b2 <sbrk_aligned+0x1e>
 80128d2:	bf00      	nop
 80128d4:	2001a058 	.word	0x2001a058

080128d8 <_malloc_r>:
 80128d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80128dc:	1ccd      	adds	r5, r1, #3
 80128de:	f025 0503 	bic.w	r5, r5, #3
 80128e2:	3508      	adds	r5, #8
 80128e4:	2d0c      	cmp	r5, #12
 80128e6:	bf38      	it	cc
 80128e8:	250c      	movcc	r5, #12
 80128ea:	2d00      	cmp	r5, #0
 80128ec:	4606      	mov	r6, r0
 80128ee:	db01      	blt.n	80128f4 <_malloc_r+0x1c>
 80128f0:	42a9      	cmp	r1, r5
 80128f2:	d904      	bls.n	80128fe <_malloc_r+0x26>
 80128f4:	230c      	movs	r3, #12
 80128f6:	6033      	str	r3, [r6, #0]
 80128f8:	2000      	movs	r0, #0
 80128fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80128fe:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80129d4 <_malloc_r+0xfc>
 8012902:	f000 f869 	bl	80129d8 <__malloc_lock>
 8012906:	f8d8 3000 	ldr.w	r3, [r8]
 801290a:	461c      	mov	r4, r3
 801290c:	bb44      	cbnz	r4, 8012960 <_malloc_r+0x88>
 801290e:	4629      	mov	r1, r5
 8012910:	4630      	mov	r0, r6
 8012912:	f7ff ffbf 	bl	8012894 <sbrk_aligned>
 8012916:	1c43      	adds	r3, r0, #1
 8012918:	4604      	mov	r4, r0
 801291a:	d158      	bne.n	80129ce <_malloc_r+0xf6>
 801291c:	f8d8 4000 	ldr.w	r4, [r8]
 8012920:	4627      	mov	r7, r4
 8012922:	2f00      	cmp	r7, #0
 8012924:	d143      	bne.n	80129ae <_malloc_r+0xd6>
 8012926:	2c00      	cmp	r4, #0
 8012928:	d04b      	beq.n	80129c2 <_malloc_r+0xea>
 801292a:	6823      	ldr	r3, [r4, #0]
 801292c:	4639      	mov	r1, r7
 801292e:	4630      	mov	r0, r6
 8012930:	eb04 0903 	add.w	r9, r4, r3
 8012934:	f000 fc18 	bl	8013168 <_sbrk_r>
 8012938:	4581      	cmp	r9, r0
 801293a:	d142      	bne.n	80129c2 <_malloc_r+0xea>
 801293c:	6821      	ldr	r1, [r4, #0]
 801293e:	1a6d      	subs	r5, r5, r1
 8012940:	4629      	mov	r1, r5
 8012942:	4630      	mov	r0, r6
 8012944:	f7ff ffa6 	bl	8012894 <sbrk_aligned>
 8012948:	3001      	adds	r0, #1
 801294a:	d03a      	beq.n	80129c2 <_malloc_r+0xea>
 801294c:	6823      	ldr	r3, [r4, #0]
 801294e:	442b      	add	r3, r5
 8012950:	6023      	str	r3, [r4, #0]
 8012952:	f8d8 3000 	ldr.w	r3, [r8]
 8012956:	685a      	ldr	r2, [r3, #4]
 8012958:	bb62      	cbnz	r2, 80129b4 <_malloc_r+0xdc>
 801295a:	f8c8 7000 	str.w	r7, [r8]
 801295e:	e00f      	b.n	8012980 <_malloc_r+0xa8>
 8012960:	6822      	ldr	r2, [r4, #0]
 8012962:	1b52      	subs	r2, r2, r5
 8012964:	d420      	bmi.n	80129a8 <_malloc_r+0xd0>
 8012966:	2a0b      	cmp	r2, #11
 8012968:	d917      	bls.n	801299a <_malloc_r+0xc2>
 801296a:	1961      	adds	r1, r4, r5
 801296c:	42a3      	cmp	r3, r4
 801296e:	6025      	str	r5, [r4, #0]
 8012970:	bf18      	it	ne
 8012972:	6059      	strne	r1, [r3, #4]
 8012974:	6863      	ldr	r3, [r4, #4]
 8012976:	bf08      	it	eq
 8012978:	f8c8 1000 	streq.w	r1, [r8]
 801297c:	5162      	str	r2, [r4, r5]
 801297e:	604b      	str	r3, [r1, #4]
 8012980:	4630      	mov	r0, r6
 8012982:	f000 f82f 	bl	80129e4 <__malloc_unlock>
 8012986:	f104 000b 	add.w	r0, r4, #11
 801298a:	1d23      	adds	r3, r4, #4
 801298c:	f020 0007 	bic.w	r0, r0, #7
 8012990:	1ac2      	subs	r2, r0, r3
 8012992:	bf1c      	itt	ne
 8012994:	1a1b      	subne	r3, r3, r0
 8012996:	50a3      	strne	r3, [r4, r2]
 8012998:	e7af      	b.n	80128fa <_malloc_r+0x22>
 801299a:	6862      	ldr	r2, [r4, #4]
 801299c:	42a3      	cmp	r3, r4
 801299e:	bf0c      	ite	eq
 80129a0:	f8c8 2000 	streq.w	r2, [r8]
 80129a4:	605a      	strne	r2, [r3, #4]
 80129a6:	e7eb      	b.n	8012980 <_malloc_r+0xa8>
 80129a8:	4623      	mov	r3, r4
 80129aa:	6864      	ldr	r4, [r4, #4]
 80129ac:	e7ae      	b.n	801290c <_malloc_r+0x34>
 80129ae:	463c      	mov	r4, r7
 80129b0:	687f      	ldr	r7, [r7, #4]
 80129b2:	e7b6      	b.n	8012922 <_malloc_r+0x4a>
 80129b4:	461a      	mov	r2, r3
 80129b6:	685b      	ldr	r3, [r3, #4]
 80129b8:	42a3      	cmp	r3, r4
 80129ba:	d1fb      	bne.n	80129b4 <_malloc_r+0xdc>
 80129bc:	2300      	movs	r3, #0
 80129be:	6053      	str	r3, [r2, #4]
 80129c0:	e7de      	b.n	8012980 <_malloc_r+0xa8>
 80129c2:	230c      	movs	r3, #12
 80129c4:	6033      	str	r3, [r6, #0]
 80129c6:	4630      	mov	r0, r6
 80129c8:	f000 f80c 	bl	80129e4 <__malloc_unlock>
 80129cc:	e794      	b.n	80128f8 <_malloc_r+0x20>
 80129ce:	6005      	str	r5, [r0, #0]
 80129d0:	e7d6      	b.n	8012980 <_malloc_r+0xa8>
 80129d2:	bf00      	nop
 80129d4:	2001a05c 	.word	0x2001a05c

080129d8 <__malloc_lock>:
 80129d8:	4801      	ldr	r0, [pc, #4]	@ (80129e0 <__malloc_lock+0x8>)
 80129da:	f7ff beda 	b.w	8012792 <__retarget_lock_acquire_recursive>
 80129de:	bf00      	nop
 80129e0:	2001a054 	.word	0x2001a054

080129e4 <__malloc_unlock>:
 80129e4:	4801      	ldr	r0, [pc, #4]	@ (80129ec <__malloc_unlock+0x8>)
 80129e6:	f7ff bed5 	b.w	8012794 <__retarget_lock_release_recursive>
 80129ea:	bf00      	nop
 80129ec:	2001a054 	.word	0x2001a054

080129f0 <__ssputs_r>:
 80129f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80129f4:	688e      	ldr	r6, [r1, #8]
 80129f6:	461f      	mov	r7, r3
 80129f8:	42be      	cmp	r6, r7
 80129fa:	680b      	ldr	r3, [r1, #0]
 80129fc:	4682      	mov	sl, r0
 80129fe:	460c      	mov	r4, r1
 8012a00:	4690      	mov	r8, r2
 8012a02:	d82d      	bhi.n	8012a60 <__ssputs_r+0x70>
 8012a04:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012a08:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8012a0c:	d026      	beq.n	8012a5c <__ssputs_r+0x6c>
 8012a0e:	6965      	ldr	r5, [r4, #20]
 8012a10:	6909      	ldr	r1, [r1, #16]
 8012a12:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8012a16:	eba3 0901 	sub.w	r9, r3, r1
 8012a1a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8012a1e:	1c7b      	adds	r3, r7, #1
 8012a20:	444b      	add	r3, r9
 8012a22:	106d      	asrs	r5, r5, #1
 8012a24:	429d      	cmp	r5, r3
 8012a26:	bf38      	it	cc
 8012a28:	461d      	movcc	r5, r3
 8012a2a:	0553      	lsls	r3, r2, #21
 8012a2c:	d527      	bpl.n	8012a7e <__ssputs_r+0x8e>
 8012a2e:	4629      	mov	r1, r5
 8012a30:	f7ff ff52 	bl	80128d8 <_malloc_r>
 8012a34:	4606      	mov	r6, r0
 8012a36:	b360      	cbz	r0, 8012a92 <__ssputs_r+0xa2>
 8012a38:	6921      	ldr	r1, [r4, #16]
 8012a3a:	464a      	mov	r2, r9
 8012a3c:	f7ff feab 	bl	8012796 <memcpy>
 8012a40:	89a3      	ldrh	r3, [r4, #12]
 8012a42:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8012a46:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012a4a:	81a3      	strh	r3, [r4, #12]
 8012a4c:	6126      	str	r6, [r4, #16]
 8012a4e:	6165      	str	r5, [r4, #20]
 8012a50:	444e      	add	r6, r9
 8012a52:	eba5 0509 	sub.w	r5, r5, r9
 8012a56:	6026      	str	r6, [r4, #0]
 8012a58:	60a5      	str	r5, [r4, #8]
 8012a5a:	463e      	mov	r6, r7
 8012a5c:	42be      	cmp	r6, r7
 8012a5e:	d900      	bls.n	8012a62 <__ssputs_r+0x72>
 8012a60:	463e      	mov	r6, r7
 8012a62:	6820      	ldr	r0, [r4, #0]
 8012a64:	4632      	mov	r2, r6
 8012a66:	4641      	mov	r1, r8
 8012a68:	f000 fb64 	bl	8013134 <memmove>
 8012a6c:	68a3      	ldr	r3, [r4, #8]
 8012a6e:	1b9b      	subs	r3, r3, r6
 8012a70:	60a3      	str	r3, [r4, #8]
 8012a72:	6823      	ldr	r3, [r4, #0]
 8012a74:	4433      	add	r3, r6
 8012a76:	6023      	str	r3, [r4, #0]
 8012a78:	2000      	movs	r0, #0
 8012a7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012a7e:	462a      	mov	r2, r5
 8012a80:	f000 fb89 	bl	8013196 <_realloc_r>
 8012a84:	4606      	mov	r6, r0
 8012a86:	2800      	cmp	r0, #0
 8012a88:	d1e0      	bne.n	8012a4c <__ssputs_r+0x5c>
 8012a8a:	6921      	ldr	r1, [r4, #16]
 8012a8c:	4650      	mov	r0, sl
 8012a8e:	f7ff feaf 	bl	80127f0 <_free_r>
 8012a92:	230c      	movs	r3, #12
 8012a94:	f8ca 3000 	str.w	r3, [sl]
 8012a98:	89a3      	ldrh	r3, [r4, #12]
 8012a9a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012a9e:	81a3      	strh	r3, [r4, #12]
 8012aa0:	f04f 30ff 	mov.w	r0, #4294967295
 8012aa4:	e7e9      	b.n	8012a7a <__ssputs_r+0x8a>
	...

08012aa8 <_svfiprintf_r>:
 8012aa8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012aac:	4698      	mov	r8, r3
 8012aae:	898b      	ldrh	r3, [r1, #12]
 8012ab0:	061b      	lsls	r3, r3, #24
 8012ab2:	b09d      	sub	sp, #116	@ 0x74
 8012ab4:	4607      	mov	r7, r0
 8012ab6:	460d      	mov	r5, r1
 8012ab8:	4614      	mov	r4, r2
 8012aba:	d510      	bpl.n	8012ade <_svfiprintf_r+0x36>
 8012abc:	690b      	ldr	r3, [r1, #16]
 8012abe:	b973      	cbnz	r3, 8012ade <_svfiprintf_r+0x36>
 8012ac0:	2140      	movs	r1, #64	@ 0x40
 8012ac2:	f7ff ff09 	bl	80128d8 <_malloc_r>
 8012ac6:	6028      	str	r0, [r5, #0]
 8012ac8:	6128      	str	r0, [r5, #16]
 8012aca:	b930      	cbnz	r0, 8012ada <_svfiprintf_r+0x32>
 8012acc:	230c      	movs	r3, #12
 8012ace:	603b      	str	r3, [r7, #0]
 8012ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8012ad4:	b01d      	add	sp, #116	@ 0x74
 8012ad6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012ada:	2340      	movs	r3, #64	@ 0x40
 8012adc:	616b      	str	r3, [r5, #20]
 8012ade:	2300      	movs	r3, #0
 8012ae0:	9309      	str	r3, [sp, #36]	@ 0x24
 8012ae2:	2320      	movs	r3, #32
 8012ae4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8012ae8:	f8cd 800c 	str.w	r8, [sp, #12]
 8012aec:	2330      	movs	r3, #48	@ 0x30
 8012aee:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8012c8c <_svfiprintf_r+0x1e4>
 8012af2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8012af6:	f04f 0901 	mov.w	r9, #1
 8012afa:	4623      	mov	r3, r4
 8012afc:	469a      	mov	sl, r3
 8012afe:	f813 2b01 	ldrb.w	r2, [r3], #1
 8012b02:	b10a      	cbz	r2, 8012b08 <_svfiprintf_r+0x60>
 8012b04:	2a25      	cmp	r2, #37	@ 0x25
 8012b06:	d1f9      	bne.n	8012afc <_svfiprintf_r+0x54>
 8012b08:	ebba 0b04 	subs.w	fp, sl, r4
 8012b0c:	d00b      	beq.n	8012b26 <_svfiprintf_r+0x7e>
 8012b0e:	465b      	mov	r3, fp
 8012b10:	4622      	mov	r2, r4
 8012b12:	4629      	mov	r1, r5
 8012b14:	4638      	mov	r0, r7
 8012b16:	f7ff ff6b 	bl	80129f0 <__ssputs_r>
 8012b1a:	3001      	adds	r0, #1
 8012b1c:	f000 80a7 	beq.w	8012c6e <_svfiprintf_r+0x1c6>
 8012b20:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012b22:	445a      	add	r2, fp
 8012b24:	9209      	str	r2, [sp, #36]	@ 0x24
 8012b26:	f89a 3000 	ldrb.w	r3, [sl]
 8012b2a:	2b00      	cmp	r3, #0
 8012b2c:	f000 809f 	beq.w	8012c6e <_svfiprintf_r+0x1c6>
 8012b30:	2300      	movs	r3, #0
 8012b32:	f04f 32ff 	mov.w	r2, #4294967295
 8012b36:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012b3a:	f10a 0a01 	add.w	sl, sl, #1
 8012b3e:	9304      	str	r3, [sp, #16]
 8012b40:	9307      	str	r3, [sp, #28]
 8012b42:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012b46:	931a      	str	r3, [sp, #104]	@ 0x68
 8012b48:	4654      	mov	r4, sl
 8012b4a:	2205      	movs	r2, #5
 8012b4c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012b50:	484e      	ldr	r0, [pc, #312]	@ (8012c8c <_svfiprintf_r+0x1e4>)
 8012b52:	f7ed fb3d 	bl	80001d0 <memchr>
 8012b56:	9a04      	ldr	r2, [sp, #16]
 8012b58:	b9d8      	cbnz	r0, 8012b92 <_svfiprintf_r+0xea>
 8012b5a:	06d0      	lsls	r0, r2, #27
 8012b5c:	bf44      	itt	mi
 8012b5e:	2320      	movmi	r3, #32
 8012b60:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012b64:	0711      	lsls	r1, r2, #28
 8012b66:	bf44      	itt	mi
 8012b68:	232b      	movmi	r3, #43	@ 0x2b
 8012b6a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012b6e:	f89a 3000 	ldrb.w	r3, [sl]
 8012b72:	2b2a      	cmp	r3, #42	@ 0x2a
 8012b74:	d015      	beq.n	8012ba2 <_svfiprintf_r+0xfa>
 8012b76:	9a07      	ldr	r2, [sp, #28]
 8012b78:	4654      	mov	r4, sl
 8012b7a:	2000      	movs	r0, #0
 8012b7c:	f04f 0c0a 	mov.w	ip, #10
 8012b80:	4621      	mov	r1, r4
 8012b82:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012b86:	3b30      	subs	r3, #48	@ 0x30
 8012b88:	2b09      	cmp	r3, #9
 8012b8a:	d94b      	bls.n	8012c24 <_svfiprintf_r+0x17c>
 8012b8c:	b1b0      	cbz	r0, 8012bbc <_svfiprintf_r+0x114>
 8012b8e:	9207      	str	r2, [sp, #28]
 8012b90:	e014      	b.n	8012bbc <_svfiprintf_r+0x114>
 8012b92:	eba0 0308 	sub.w	r3, r0, r8
 8012b96:	fa09 f303 	lsl.w	r3, r9, r3
 8012b9a:	4313      	orrs	r3, r2
 8012b9c:	9304      	str	r3, [sp, #16]
 8012b9e:	46a2      	mov	sl, r4
 8012ba0:	e7d2      	b.n	8012b48 <_svfiprintf_r+0xa0>
 8012ba2:	9b03      	ldr	r3, [sp, #12]
 8012ba4:	1d19      	adds	r1, r3, #4
 8012ba6:	681b      	ldr	r3, [r3, #0]
 8012ba8:	9103      	str	r1, [sp, #12]
 8012baa:	2b00      	cmp	r3, #0
 8012bac:	bfbb      	ittet	lt
 8012bae:	425b      	neglt	r3, r3
 8012bb0:	f042 0202 	orrlt.w	r2, r2, #2
 8012bb4:	9307      	strge	r3, [sp, #28]
 8012bb6:	9307      	strlt	r3, [sp, #28]
 8012bb8:	bfb8      	it	lt
 8012bba:	9204      	strlt	r2, [sp, #16]
 8012bbc:	7823      	ldrb	r3, [r4, #0]
 8012bbe:	2b2e      	cmp	r3, #46	@ 0x2e
 8012bc0:	d10a      	bne.n	8012bd8 <_svfiprintf_r+0x130>
 8012bc2:	7863      	ldrb	r3, [r4, #1]
 8012bc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8012bc6:	d132      	bne.n	8012c2e <_svfiprintf_r+0x186>
 8012bc8:	9b03      	ldr	r3, [sp, #12]
 8012bca:	1d1a      	adds	r2, r3, #4
 8012bcc:	681b      	ldr	r3, [r3, #0]
 8012bce:	9203      	str	r2, [sp, #12]
 8012bd0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012bd4:	3402      	adds	r4, #2
 8012bd6:	9305      	str	r3, [sp, #20]
 8012bd8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8012c9c <_svfiprintf_r+0x1f4>
 8012bdc:	7821      	ldrb	r1, [r4, #0]
 8012bde:	2203      	movs	r2, #3
 8012be0:	4650      	mov	r0, sl
 8012be2:	f7ed faf5 	bl	80001d0 <memchr>
 8012be6:	b138      	cbz	r0, 8012bf8 <_svfiprintf_r+0x150>
 8012be8:	9b04      	ldr	r3, [sp, #16]
 8012bea:	eba0 000a 	sub.w	r0, r0, sl
 8012bee:	2240      	movs	r2, #64	@ 0x40
 8012bf0:	4082      	lsls	r2, r0
 8012bf2:	4313      	orrs	r3, r2
 8012bf4:	3401      	adds	r4, #1
 8012bf6:	9304      	str	r3, [sp, #16]
 8012bf8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012bfc:	4824      	ldr	r0, [pc, #144]	@ (8012c90 <_svfiprintf_r+0x1e8>)
 8012bfe:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012c02:	2206      	movs	r2, #6
 8012c04:	f7ed fae4 	bl	80001d0 <memchr>
 8012c08:	2800      	cmp	r0, #0
 8012c0a:	d036      	beq.n	8012c7a <_svfiprintf_r+0x1d2>
 8012c0c:	4b21      	ldr	r3, [pc, #132]	@ (8012c94 <_svfiprintf_r+0x1ec>)
 8012c0e:	bb1b      	cbnz	r3, 8012c58 <_svfiprintf_r+0x1b0>
 8012c10:	9b03      	ldr	r3, [sp, #12]
 8012c12:	3307      	adds	r3, #7
 8012c14:	f023 0307 	bic.w	r3, r3, #7
 8012c18:	3308      	adds	r3, #8
 8012c1a:	9303      	str	r3, [sp, #12]
 8012c1c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c1e:	4433      	add	r3, r6
 8012c20:	9309      	str	r3, [sp, #36]	@ 0x24
 8012c22:	e76a      	b.n	8012afa <_svfiprintf_r+0x52>
 8012c24:	fb0c 3202 	mla	r2, ip, r2, r3
 8012c28:	460c      	mov	r4, r1
 8012c2a:	2001      	movs	r0, #1
 8012c2c:	e7a8      	b.n	8012b80 <_svfiprintf_r+0xd8>
 8012c2e:	2300      	movs	r3, #0
 8012c30:	3401      	adds	r4, #1
 8012c32:	9305      	str	r3, [sp, #20]
 8012c34:	4619      	mov	r1, r3
 8012c36:	f04f 0c0a 	mov.w	ip, #10
 8012c3a:	4620      	mov	r0, r4
 8012c3c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012c40:	3a30      	subs	r2, #48	@ 0x30
 8012c42:	2a09      	cmp	r2, #9
 8012c44:	d903      	bls.n	8012c4e <_svfiprintf_r+0x1a6>
 8012c46:	2b00      	cmp	r3, #0
 8012c48:	d0c6      	beq.n	8012bd8 <_svfiprintf_r+0x130>
 8012c4a:	9105      	str	r1, [sp, #20]
 8012c4c:	e7c4      	b.n	8012bd8 <_svfiprintf_r+0x130>
 8012c4e:	fb0c 2101 	mla	r1, ip, r1, r2
 8012c52:	4604      	mov	r4, r0
 8012c54:	2301      	movs	r3, #1
 8012c56:	e7f0      	b.n	8012c3a <_svfiprintf_r+0x192>
 8012c58:	ab03      	add	r3, sp, #12
 8012c5a:	9300      	str	r3, [sp, #0]
 8012c5c:	462a      	mov	r2, r5
 8012c5e:	4b0e      	ldr	r3, [pc, #56]	@ (8012c98 <_svfiprintf_r+0x1f0>)
 8012c60:	a904      	add	r1, sp, #16
 8012c62:	4638      	mov	r0, r7
 8012c64:	f3af 8000 	nop.w
 8012c68:	1c42      	adds	r2, r0, #1
 8012c6a:	4606      	mov	r6, r0
 8012c6c:	d1d6      	bne.n	8012c1c <_svfiprintf_r+0x174>
 8012c6e:	89ab      	ldrh	r3, [r5, #12]
 8012c70:	065b      	lsls	r3, r3, #25
 8012c72:	f53f af2d 	bmi.w	8012ad0 <_svfiprintf_r+0x28>
 8012c76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012c78:	e72c      	b.n	8012ad4 <_svfiprintf_r+0x2c>
 8012c7a:	ab03      	add	r3, sp, #12
 8012c7c:	9300      	str	r3, [sp, #0]
 8012c7e:	462a      	mov	r2, r5
 8012c80:	4b05      	ldr	r3, [pc, #20]	@ (8012c98 <_svfiprintf_r+0x1f0>)
 8012c82:	a904      	add	r1, sp, #16
 8012c84:	4638      	mov	r0, r7
 8012c86:	f000 f879 	bl	8012d7c <_printf_i>
 8012c8a:	e7ed      	b.n	8012c68 <_svfiprintf_r+0x1c0>
 8012c8c:	080145d3 	.word	0x080145d3
 8012c90:	080145dd 	.word	0x080145dd
 8012c94:	00000000 	.word	0x00000000
 8012c98:	080129f1 	.word	0x080129f1
 8012c9c:	080145d9 	.word	0x080145d9

08012ca0 <_printf_common>:
 8012ca0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012ca4:	4616      	mov	r6, r2
 8012ca6:	4698      	mov	r8, r3
 8012ca8:	688a      	ldr	r2, [r1, #8]
 8012caa:	690b      	ldr	r3, [r1, #16]
 8012cac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8012cb0:	4293      	cmp	r3, r2
 8012cb2:	bfb8      	it	lt
 8012cb4:	4613      	movlt	r3, r2
 8012cb6:	6033      	str	r3, [r6, #0]
 8012cb8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8012cbc:	4607      	mov	r7, r0
 8012cbe:	460c      	mov	r4, r1
 8012cc0:	b10a      	cbz	r2, 8012cc6 <_printf_common+0x26>
 8012cc2:	3301      	adds	r3, #1
 8012cc4:	6033      	str	r3, [r6, #0]
 8012cc6:	6823      	ldr	r3, [r4, #0]
 8012cc8:	0699      	lsls	r1, r3, #26
 8012cca:	bf42      	ittt	mi
 8012ccc:	6833      	ldrmi	r3, [r6, #0]
 8012cce:	3302      	addmi	r3, #2
 8012cd0:	6033      	strmi	r3, [r6, #0]
 8012cd2:	6825      	ldr	r5, [r4, #0]
 8012cd4:	f015 0506 	ands.w	r5, r5, #6
 8012cd8:	d106      	bne.n	8012ce8 <_printf_common+0x48>
 8012cda:	f104 0a19 	add.w	sl, r4, #25
 8012cde:	68e3      	ldr	r3, [r4, #12]
 8012ce0:	6832      	ldr	r2, [r6, #0]
 8012ce2:	1a9b      	subs	r3, r3, r2
 8012ce4:	42ab      	cmp	r3, r5
 8012ce6:	dc26      	bgt.n	8012d36 <_printf_common+0x96>
 8012ce8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8012cec:	6822      	ldr	r2, [r4, #0]
 8012cee:	3b00      	subs	r3, #0
 8012cf0:	bf18      	it	ne
 8012cf2:	2301      	movne	r3, #1
 8012cf4:	0692      	lsls	r2, r2, #26
 8012cf6:	d42b      	bmi.n	8012d50 <_printf_common+0xb0>
 8012cf8:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8012cfc:	4641      	mov	r1, r8
 8012cfe:	4638      	mov	r0, r7
 8012d00:	47c8      	blx	r9
 8012d02:	3001      	adds	r0, #1
 8012d04:	d01e      	beq.n	8012d44 <_printf_common+0xa4>
 8012d06:	6823      	ldr	r3, [r4, #0]
 8012d08:	6922      	ldr	r2, [r4, #16]
 8012d0a:	f003 0306 	and.w	r3, r3, #6
 8012d0e:	2b04      	cmp	r3, #4
 8012d10:	bf02      	ittt	eq
 8012d12:	68e5      	ldreq	r5, [r4, #12]
 8012d14:	6833      	ldreq	r3, [r6, #0]
 8012d16:	1aed      	subeq	r5, r5, r3
 8012d18:	68a3      	ldr	r3, [r4, #8]
 8012d1a:	bf0c      	ite	eq
 8012d1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012d20:	2500      	movne	r5, #0
 8012d22:	4293      	cmp	r3, r2
 8012d24:	bfc4      	itt	gt
 8012d26:	1a9b      	subgt	r3, r3, r2
 8012d28:	18ed      	addgt	r5, r5, r3
 8012d2a:	2600      	movs	r6, #0
 8012d2c:	341a      	adds	r4, #26
 8012d2e:	42b5      	cmp	r5, r6
 8012d30:	d11a      	bne.n	8012d68 <_printf_common+0xc8>
 8012d32:	2000      	movs	r0, #0
 8012d34:	e008      	b.n	8012d48 <_printf_common+0xa8>
 8012d36:	2301      	movs	r3, #1
 8012d38:	4652      	mov	r2, sl
 8012d3a:	4641      	mov	r1, r8
 8012d3c:	4638      	mov	r0, r7
 8012d3e:	47c8      	blx	r9
 8012d40:	3001      	adds	r0, #1
 8012d42:	d103      	bne.n	8012d4c <_printf_common+0xac>
 8012d44:	f04f 30ff 	mov.w	r0, #4294967295
 8012d48:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012d4c:	3501      	adds	r5, #1
 8012d4e:	e7c6      	b.n	8012cde <_printf_common+0x3e>
 8012d50:	18e1      	adds	r1, r4, r3
 8012d52:	1c5a      	adds	r2, r3, #1
 8012d54:	2030      	movs	r0, #48	@ 0x30
 8012d56:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8012d5a:	4422      	add	r2, r4
 8012d5c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8012d60:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8012d64:	3302      	adds	r3, #2
 8012d66:	e7c7      	b.n	8012cf8 <_printf_common+0x58>
 8012d68:	2301      	movs	r3, #1
 8012d6a:	4622      	mov	r2, r4
 8012d6c:	4641      	mov	r1, r8
 8012d6e:	4638      	mov	r0, r7
 8012d70:	47c8      	blx	r9
 8012d72:	3001      	adds	r0, #1
 8012d74:	d0e6      	beq.n	8012d44 <_printf_common+0xa4>
 8012d76:	3601      	adds	r6, #1
 8012d78:	e7d9      	b.n	8012d2e <_printf_common+0x8e>
	...

08012d7c <_printf_i>:
 8012d7c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8012d80:	7e0f      	ldrb	r7, [r1, #24]
 8012d82:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8012d84:	2f78      	cmp	r7, #120	@ 0x78
 8012d86:	4691      	mov	r9, r2
 8012d88:	4680      	mov	r8, r0
 8012d8a:	460c      	mov	r4, r1
 8012d8c:	469a      	mov	sl, r3
 8012d8e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8012d92:	d807      	bhi.n	8012da4 <_printf_i+0x28>
 8012d94:	2f62      	cmp	r7, #98	@ 0x62
 8012d96:	d80a      	bhi.n	8012dae <_printf_i+0x32>
 8012d98:	2f00      	cmp	r7, #0
 8012d9a:	f000 80d1 	beq.w	8012f40 <_printf_i+0x1c4>
 8012d9e:	2f58      	cmp	r7, #88	@ 0x58
 8012da0:	f000 80b8 	beq.w	8012f14 <_printf_i+0x198>
 8012da4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012da8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8012dac:	e03a      	b.n	8012e24 <_printf_i+0xa8>
 8012dae:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8012db2:	2b15      	cmp	r3, #21
 8012db4:	d8f6      	bhi.n	8012da4 <_printf_i+0x28>
 8012db6:	a101      	add	r1, pc, #4	@ (adr r1, 8012dbc <_printf_i+0x40>)
 8012db8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8012dbc:	08012e15 	.word	0x08012e15
 8012dc0:	08012e29 	.word	0x08012e29
 8012dc4:	08012da5 	.word	0x08012da5
 8012dc8:	08012da5 	.word	0x08012da5
 8012dcc:	08012da5 	.word	0x08012da5
 8012dd0:	08012da5 	.word	0x08012da5
 8012dd4:	08012e29 	.word	0x08012e29
 8012dd8:	08012da5 	.word	0x08012da5
 8012ddc:	08012da5 	.word	0x08012da5
 8012de0:	08012da5 	.word	0x08012da5
 8012de4:	08012da5 	.word	0x08012da5
 8012de8:	08012f27 	.word	0x08012f27
 8012dec:	08012e53 	.word	0x08012e53
 8012df0:	08012ee1 	.word	0x08012ee1
 8012df4:	08012da5 	.word	0x08012da5
 8012df8:	08012da5 	.word	0x08012da5
 8012dfc:	08012f49 	.word	0x08012f49
 8012e00:	08012da5 	.word	0x08012da5
 8012e04:	08012e53 	.word	0x08012e53
 8012e08:	08012da5 	.word	0x08012da5
 8012e0c:	08012da5 	.word	0x08012da5
 8012e10:	08012ee9 	.word	0x08012ee9
 8012e14:	6833      	ldr	r3, [r6, #0]
 8012e16:	1d1a      	adds	r2, r3, #4
 8012e18:	681b      	ldr	r3, [r3, #0]
 8012e1a:	6032      	str	r2, [r6, #0]
 8012e1c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8012e20:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8012e24:	2301      	movs	r3, #1
 8012e26:	e09c      	b.n	8012f62 <_printf_i+0x1e6>
 8012e28:	6833      	ldr	r3, [r6, #0]
 8012e2a:	6820      	ldr	r0, [r4, #0]
 8012e2c:	1d19      	adds	r1, r3, #4
 8012e2e:	6031      	str	r1, [r6, #0]
 8012e30:	0606      	lsls	r6, r0, #24
 8012e32:	d501      	bpl.n	8012e38 <_printf_i+0xbc>
 8012e34:	681d      	ldr	r5, [r3, #0]
 8012e36:	e003      	b.n	8012e40 <_printf_i+0xc4>
 8012e38:	0645      	lsls	r5, r0, #25
 8012e3a:	d5fb      	bpl.n	8012e34 <_printf_i+0xb8>
 8012e3c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8012e40:	2d00      	cmp	r5, #0
 8012e42:	da03      	bge.n	8012e4c <_printf_i+0xd0>
 8012e44:	232d      	movs	r3, #45	@ 0x2d
 8012e46:	426d      	negs	r5, r5
 8012e48:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012e4c:	4858      	ldr	r0, [pc, #352]	@ (8012fb0 <_printf_i+0x234>)
 8012e4e:	230a      	movs	r3, #10
 8012e50:	e011      	b.n	8012e76 <_printf_i+0xfa>
 8012e52:	6821      	ldr	r1, [r4, #0]
 8012e54:	6833      	ldr	r3, [r6, #0]
 8012e56:	0608      	lsls	r0, r1, #24
 8012e58:	f853 5b04 	ldr.w	r5, [r3], #4
 8012e5c:	d402      	bmi.n	8012e64 <_printf_i+0xe8>
 8012e5e:	0649      	lsls	r1, r1, #25
 8012e60:	bf48      	it	mi
 8012e62:	b2ad      	uxthmi	r5, r5
 8012e64:	2f6f      	cmp	r7, #111	@ 0x6f
 8012e66:	4852      	ldr	r0, [pc, #328]	@ (8012fb0 <_printf_i+0x234>)
 8012e68:	6033      	str	r3, [r6, #0]
 8012e6a:	bf14      	ite	ne
 8012e6c:	230a      	movne	r3, #10
 8012e6e:	2308      	moveq	r3, #8
 8012e70:	2100      	movs	r1, #0
 8012e72:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8012e76:	6866      	ldr	r6, [r4, #4]
 8012e78:	60a6      	str	r6, [r4, #8]
 8012e7a:	2e00      	cmp	r6, #0
 8012e7c:	db05      	blt.n	8012e8a <_printf_i+0x10e>
 8012e7e:	6821      	ldr	r1, [r4, #0]
 8012e80:	432e      	orrs	r6, r5
 8012e82:	f021 0104 	bic.w	r1, r1, #4
 8012e86:	6021      	str	r1, [r4, #0]
 8012e88:	d04b      	beq.n	8012f22 <_printf_i+0x1a6>
 8012e8a:	4616      	mov	r6, r2
 8012e8c:	fbb5 f1f3 	udiv	r1, r5, r3
 8012e90:	fb03 5711 	mls	r7, r3, r1, r5
 8012e94:	5dc7      	ldrb	r7, [r0, r7]
 8012e96:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012e9a:	462f      	mov	r7, r5
 8012e9c:	42bb      	cmp	r3, r7
 8012e9e:	460d      	mov	r5, r1
 8012ea0:	d9f4      	bls.n	8012e8c <_printf_i+0x110>
 8012ea2:	2b08      	cmp	r3, #8
 8012ea4:	d10b      	bne.n	8012ebe <_printf_i+0x142>
 8012ea6:	6823      	ldr	r3, [r4, #0]
 8012ea8:	07df      	lsls	r7, r3, #31
 8012eaa:	d508      	bpl.n	8012ebe <_printf_i+0x142>
 8012eac:	6923      	ldr	r3, [r4, #16]
 8012eae:	6861      	ldr	r1, [r4, #4]
 8012eb0:	4299      	cmp	r1, r3
 8012eb2:	bfde      	ittt	le
 8012eb4:	2330      	movle	r3, #48	@ 0x30
 8012eb6:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012eba:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012ebe:	1b92      	subs	r2, r2, r6
 8012ec0:	6122      	str	r2, [r4, #16]
 8012ec2:	f8cd a000 	str.w	sl, [sp]
 8012ec6:	464b      	mov	r3, r9
 8012ec8:	aa03      	add	r2, sp, #12
 8012eca:	4621      	mov	r1, r4
 8012ecc:	4640      	mov	r0, r8
 8012ece:	f7ff fee7 	bl	8012ca0 <_printf_common>
 8012ed2:	3001      	adds	r0, #1
 8012ed4:	d14a      	bne.n	8012f6c <_printf_i+0x1f0>
 8012ed6:	f04f 30ff 	mov.w	r0, #4294967295
 8012eda:	b004      	add	sp, #16
 8012edc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8012ee0:	6823      	ldr	r3, [r4, #0]
 8012ee2:	f043 0320 	orr.w	r3, r3, #32
 8012ee6:	6023      	str	r3, [r4, #0]
 8012ee8:	4832      	ldr	r0, [pc, #200]	@ (8012fb4 <_printf_i+0x238>)
 8012eea:	2778      	movs	r7, #120	@ 0x78
 8012eec:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8012ef0:	6823      	ldr	r3, [r4, #0]
 8012ef2:	6831      	ldr	r1, [r6, #0]
 8012ef4:	061f      	lsls	r7, r3, #24
 8012ef6:	f851 5b04 	ldr.w	r5, [r1], #4
 8012efa:	d402      	bmi.n	8012f02 <_printf_i+0x186>
 8012efc:	065f      	lsls	r7, r3, #25
 8012efe:	bf48      	it	mi
 8012f00:	b2ad      	uxthmi	r5, r5
 8012f02:	6031      	str	r1, [r6, #0]
 8012f04:	07d9      	lsls	r1, r3, #31
 8012f06:	bf44      	itt	mi
 8012f08:	f043 0320 	orrmi.w	r3, r3, #32
 8012f0c:	6023      	strmi	r3, [r4, #0]
 8012f0e:	b11d      	cbz	r5, 8012f18 <_printf_i+0x19c>
 8012f10:	2310      	movs	r3, #16
 8012f12:	e7ad      	b.n	8012e70 <_printf_i+0xf4>
 8012f14:	4826      	ldr	r0, [pc, #152]	@ (8012fb0 <_printf_i+0x234>)
 8012f16:	e7e9      	b.n	8012eec <_printf_i+0x170>
 8012f18:	6823      	ldr	r3, [r4, #0]
 8012f1a:	f023 0320 	bic.w	r3, r3, #32
 8012f1e:	6023      	str	r3, [r4, #0]
 8012f20:	e7f6      	b.n	8012f10 <_printf_i+0x194>
 8012f22:	4616      	mov	r6, r2
 8012f24:	e7bd      	b.n	8012ea2 <_printf_i+0x126>
 8012f26:	6833      	ldr	r3, [r6, #0]
 8012f28:	6825      	ldr	r5, [r4, #0]
 8012f2a:	6961      	ldr	r1, [r4, #20]
 8012f2c:	1d18      	adds	r0, r3, #4
 8012f2e:	6030      	str	r0, [r6, #0]
 8012f30:	062e      	lsls	r6, r5, #24
 8012f32:	681b      	ldr	r3, [r3, #0]
 8012f34:	d501      	bpl.n	8012f3a <_printf_i+0x1be>
 8012f36:	6019      	str	r1, [r3, #0]
 8012f38:	e002      	b.n	8012f40 <_printf_i+0x1c4>
 8012f3a:	0668      	lsls	r0, r5, #25
 8012f3c:	d5fb      	bpl.n	8012f36 <_printf_i+0x1ba>
 8012f3e:	8019      	strh	r1, [r3, #0]
 8012f40:	2300      	movs	r3, #0
 8012f42:	6123      	str	r3, [r4, #16]
 8012f44:	4616      	mov	r6, r2
 8012f46:	e7bc      	b.n	8012ec2 <_printf_i+0x146>
 8012f48:	6833      	ldr	r3, [r6, #0]
 8012f4a:	1d1a      	adds	r2, r3, #4
 8012f4c:	6032      	str	r2, [r6, #0]
 8012f4e:	681e      	ldr	r6, [r3, #0]
 8012f50:	6862      	ldr	r2, [r4, #4]
 8012f52:	2100      	movs	r1, #0
 8012f54:	4630      	mov	r0, r6
 8012f56:	f7ed f93b 	bl	80001d0 <memchr>
 8012f5a:	b108      	cbz	r0, 8012f60 <_printf_i+0x1e4>
 8012f5c:	1b80      	subs	r0, r0, r6
 8012f5e:	6060      	str	r0, [r4, #4]
 8012f60:	6863      	ldr	r3, [r4, #4]
 8012f62:	6123      	str	r3, [r4, #16]
 8012f64:	2300      	movs	r3, #0
 8012f66:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8012f6a:	e7aa      	b.n	8012ec2 <_printf_i+0x146>
 8012f6c:	6923      	ldr	r3, [r4, #16]
 8012f6e:	4632      	mov	r2, r6
 8012f70:	4649      	mov	r1, r9
 8012f72:	4640      	mov	r0, r8
 8012f74:	47d0      	blx	sl
 8012f76:	3001      	adds	r0, #1
 8012f78:	d0ad      	beq.n	8012ed6 <_printf_i+0x15a>
 8012f7a:	6823      	ldr	r3, [r4, #0]
 8012f7c:	079b      	lsls	r3, r3, #30
 8012f7e:	d413      	bmi.n	8012fa8 <_printf_i+0x22c>
 8012f80:	68e0      	ldr	r0, [r4, #12]
 8012f82:	9b03      	ldr	r3, [sp, #12]
 8012f84:	4298      	cmp	r0, r3
 8012f86:	bfb8      	it	lt
 8012f88:	4618      	movlt	r0, r3
 8012f8a:	e7a6      	b.n	8012eda <_printf_i+0x15e>
 8012f8c:	2301      	movs	r3, #1
 8012f8e:	4632      	mov	r2, r6
 8012f90:	4649      	mov	r1, r9
 8012f92:	4640      	mov	r0, r8
 8012f94:	47d0      	blx	sl
 8012f96:	3001      	adds	r0, #1
 8012f98:	d09d      	beq.n	8012ed6 <_printf_i+0x15a>
 8012f9a:	3501      	adds	r5, #1
 8012f9c:	68e3      	ldr	r3, [r4, #12]
 8012f9e:	9903      	ldr	r1, [sp, #12]
 8012fa0:	1a5b      	subs	r3, r3, r1
 8012fa2:	42ab      	cmp	r3, r5
 8012fa4:	dcf2      	bgt.n	8012f8c <_printf_i+0x210>
 8012fa6:	e7eb      	b.n	8012f80 <_printf_i+0x204>
 8012fa8:	2500      	movs	r5, #0
 8012faa:	f104 0619 	add.w	r6, r4, #25
 8012fae:	e7f5      	b.n	8012f9c <_printf_i+0x220>
 8012fb0:	080145e4 	.word	0x080145e4
 8012fb4:	080145f5 	.word	0x080145f5

08012fb8 <__sflush_r>:
 8012fb8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8012fbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012fc0:	0716      	lsls	r6, r2, #28
 8012fc2:	4605      	mov	r5, r0
 8012fc4:	460c      	mov	r4, r1
 8012fc6:	d454      	bmi.n	8013072 <__sflush_r+0xba>
 8012fc8:	684b      	ldr	r3, [r1, #4]
 8012fca:	2b00      	cmp	r3, #0
 8012fcc:	dc02      	bgt.n	8012fd4 <__sflush_r+0x1c>
 8012fce:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012fd0:	2b00      	cmp	r3, #0
 8012fd2:	dd48      	ble.n	8013066 <__sflush_r+0xae>
 8012fd4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012fd6:	2e00      	cmp	r6, #0
 8012fd8:	d045      	beq.n	8013066 <__sflush_r+0xae>
 8012fda:	2300      	movs	r3, #0
 8012fdc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012fe0:	682f      	ldr	r7, [r5, #0]
 8012fe2:	6a21      	ldr	r1, [r4, #32]
 8012fe4:	602b      	str	r3, [r5, #0]
 8012fe6:	d030      	beq.n	801304a <__sflush_r+0x92>
 8012fe8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8012fea:	89a3      	ldrh	r3, [r4, #12]
 8012fec:	0759      	lsls	r1, r3, #29
 8012fee:	d505      	bpl.n	8012ffc <__sflush_r+0x44>
 8012ff0:	6863      	ldr	r3, [r4, #4]
 8012ff2:	1ad2      	subs	r2, r2, r3
 8012ff4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012ff6:	b10b      	cbz	r3, 8012ffc <__sflush_r+0x44>
 8012ff8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8012ffa:	1ad2      	subs	r2, r2, r3
 8012ffc:	2300      	movs	r3, #0
 8012ffe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8013000:	6a21      	ldr	r1, [r4, #32]
 8013002:	4628      	mov	r0, r5
 8013004:	47b0      	blx	r6
 8013006:	1c43      	adds	r3, r0, #1
 8013008:	89a3      	ldrh	r3, [r4, #12]
 801300a:	d106      	bne.n	801301a <__sflush_r+0x62>
 801300c:	6829      	ldr	r1, [r5, #0]
 801300e:	291d      	cmp	r1, #29
 8013010:	d82b      	bhi.n	801306a <__sflush_r+0xb2>
 8013012:	4a2a      	ldr	r2, [pc, #168]	@ (80130bc <__sflush_r+0x104>)
 8013014:	40ca      	lsrs	r2, r1
 8013016:	07d6      	lsls	r6, r2, #31
 8013018:	d527      	bpl.n	801306a <__sflush_r+0xb2>
 801301a:	2200      	movs	r2, #0
 801301c:	6062      	str	r2, [r4, #4]
 801301e:	04d9      	lsls	r1, r3, #19
 8013020:	6922      	ldr	r2, [r4, #16]
 8013022:	6022      	str	r2, [r4, #0]
 8013024:	d504      	bpl.n	8013030 <__sflush_r+0x78>
 8013026:	1c42      	adds	r2, r0, #1
 8013028:	d101      	bne.n	801302e <__sflush_r+0x76>
 801302a:	682b      	ldr	r3, [r5, #0]
 801302c:	b903      	cbnz	r3, 8013030 <__sflush_r+0x78>
 801302e:	6560      	str	r0, [r4, #84]	@ 0x54
 8013030:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013032:	602f      	str	r7, [r5, #0]
 8013034:	b1b9      	cbz	r1, 8013066 <__sflush_r+0xae>
 8013036:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801303a:	4299      	cmp	r1, r3
 801303c:	d002      	beq.n	8013044 <__sflush_r+0x8c>
 801303e:	4628      	mov	r0, r5
 8013040:	f7ff fbd6 	bl	80127f0 <_free_r>
 8013044:	2300      	movs	r3, #0
 8013046:	6363      	str	r3, [r4, #52]	@ 0x34
 8013048:	e00d      	b.n	8013066 <__sflush_r+0xae>
 801304a:	2301      	movs	r3, #1
 801304c:	4628      	mov	r0, r5
 801304e:	47b0      	blx	r6
 8013050:	4602      	mov	r2, r0
 8013052:	1c50      	adds	r0, r2, #1
 8013054:	d1c9      	bne.n	8012fea <__sflush_r+0x32>
 8013056:	682b      	ldr	r3, [r5, #0]
 8013058:	2b00      	cmp	r3, #0
 801305a:	d0c6      	beq.n	8012fea <__sflush_r+0x32>
 801305c:	2b1d      	cmp	r3, #29
 801305e:	d001      	beq.n	8013064 <__sflush_r+0xac>
 8013060:	2b16      	cmp	r3, #22
 8013062:	d11e      	bne.n	80130a2 <__sflush_r+0xea>
 8013064:	602f      	str	r7, [r5, #0]
 8013066:	2000      	movs	r0, #0
 8013068:	e022      	b.n	80130b0 <__sflush_r+0xf8>
 801306a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801306e:	b21b      	sxth	r3, r3
 8013070:	e01b      	b.n	80130aa <__sflush_r+0xf2>
 8013072:	690f      	ldr	r7, [r1, #16]
 8013074:	2f00      	cmp	r7, #0
 8013076:	d0f6      	beq.n	8013066 <__sflush_r+0xae>
 8013078:	0793      	lsls	r3, r2, #30
 801307a:	680e      	ldr	r6, [r1, #0]
 801307c:	bf08      	it	eq
 801307e:	694b      	ldreq	r3, [r1, #20]
 8013080:	600f      	str	r7, [r1, #0]
 8013082:	bf18      	it	ne
 8013084:	2300      	movne	r3, #0
 8013086:	eba6 0807 	sub.w	r8, r6, r7
 801308a:	608b      	str	r3, [r1, #8]
 801308c:	f1b8 0f00 	cmp.w	r8, #0
 8013090:	dde9      	ble.n	8013066 <__sflush_r+0xae>
 8013092:	6a21      	ldr	r1, [r4, #32]
 8013094:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8013096:	4643      	mov	r3, r8
 8013098:	463a      	mov	r2, r7
 801309a:	4628      	mov	r0, r5
 801309c:	47b0      	blx	r6
 801309e:	2800      	cmp	r0, #0
 80130a0:	dc08      	bgt.n	80130b4 <__sflush_r+0xfc>
 80130a2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80130a6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80130aa:	81a3      	strh	r3, [r4, #12]
 80130ac:	f04f 30ff 	mov.w	r0, #4294967295
 80130b0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80130b4:	4407      	add	r7, r0
 80130b6:	eba8 0800 	sub.w	r8, r8, r0
 80130ba:	e7e7      	b.n	801308c <__sflush_r+0xd4>
 80130bc:	20400001 	.word	0x20400001

080130c0 <_fflush_r>:
 80130c0:	b538      	push	{r3, r4, r5, lr}
 80130c2:	690b      	ldr	r3, [r1, #16]
 80130c4:	4605      	mov	r5, r0
 80130c6:	460c      	mov	r4, r1
 80130c8:	b913      	cbnz	r3, 80130d0 <_fflush_r+0x10>
 80130ca:	2500      	movs	r5, #0
 80130cc:	4628      	mov	r0, r5
 80130ce:	bd38      	pop	{r3, r4, r5, pc}
 80130d0:	b118      	cbz	r0, 80130da <_fflush_r+0x1a>
 80130d2:	6a03      	ldr	r3, [r0, #32]
 80130d4:	b90b      	cbnz	r3, 80130da <_fflush_r+0x1a>
 80130d6:	f7ff fa47 	bl	8012568 <__sinit>
 80130da:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80130de:	2b00      	cmp	r3, #0
 80130e0:	d0f3      	beq.n	80130ca <_fflush_r+0xa>
 80130e2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80130e4:	07d0      	lsls	r0, r2, #31
 80130e6:	d404      	bmi.n	80130f2 <_fflush_r+0x32>
 80130e8:	0599      	lsls	r1, r3, #22
 80130ea:	d402      	bmi.n	80130f2 <_fflush_r+0x32>
 80130ec:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80130ee:	f7ff fb50 	bl	8012792 <__retarget_lock_acquire_recursive>
 80130f2:	4628      	mov	r0, r5
 80130f4:	4621      	mov	r1, r4
 80130f6:	f7ff ff5f 	bl	8012fb8 <__sflush_r>
 80130fa:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80130fc:	07da      	lsls	r2, r3, #31
 80130fe:	4605      	mov	r5, r0
 8013100:	d4e4      	bmi.n	80130cc <_fflush_r+0xc>
 8013102:	89a3      	ldrh	r3, [r4, #12]
 8013104:	059b      	lsls	r3, r3, #22
 8013106:	d4e1      	bmi.n	80130cc <_fflush_r+0xc>
 8013108:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801310a:	f7ff fb43 	bl	8012794 <__retarget_lock_release_recursive>
 801310e:	e7dd      	b.n	80130cc <_fflush_r+0xc>

08013110 <fiprintf>:
 8013110:	b40e      	push	{r1, r2, r3}
 8013112:	b503      	push	{r0, r1, lr}
 8013114:	4601      	mov	r1, r0
 8013116:	ab03      	add	r3, sp, #12
 8013118:	4805      	ldr	r0, [pc, #20]	@ (8013130 <fiprintf+0x20>)
 801311a:	f853 2b04 	ldr.w	r2, [r3], #4
 801311e:	6800      	ldr	r0, [r0, #0]
 8013120:	9301      	str	r3, [sp, #4]
 8013122:	f000 f88f 	bl	8013244 <_vfiprintf_r>
 8013126:	b002      	add	sp, #8
 8013128:	f85d eb04 	ldr.w	lr, [sp], #4
 801312c:	b003      	add	sp, #12
 801312e:	4770      	bx	lr
 8013130:	20000088 	.word	0x20000088

08013134 <memmove>:
 8013134:	4288      	cmp	r0, r1
 8013136:	b510      	push	{r4, lr}
 8013138:	eb01 0402 	add.w	r4, r1, r2
 801313c:	d902      	bls.n	8013144 <memmove+0x10>
 801313e:	4284      	cmp	r4, r0
 8013140:	4623      	mov	r3, r4
 8013142:	d807      	bhi.n	8013154 <memmove+0x20>
 8013144:	1e43      	subs	r3, r0, #1
 8013146:	42a1      	cmp	r1, r4
 8013148:	d008      	beq.n	801315c <memmove+0x28>
 801314a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801314e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8013152:	e7f8      	b.n	8013146 <memmove+0x12>
 8013154:	4402      	add	r2, r0
 8013156:	4601      	mov	r1, r0
 8013158:	428a      	cmp	r2, r1
 801315a:	d100      	bne.n	801315e <memmove+0x2a>
 801315c:	bd10      	pop	{r4, pc}
 801315e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8013162:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8013166:	e7f7      	b.n	8013158 <memmove+0x24>

08013168 <_sbrk_r>:
 8013168:	b538      	push	{r3, r4, r5, lr}
 801316a:	4d06      	ldr	r5, [pc, #24]	@ (8013184 <_sbrk_r+0x1c>)
 801316c:	2300      	movs	r3, #0
 801316e:	4604      	mov	r4, r0
 8013170:	4608      	mov	r0, r1
 8013172:	602b      	str	r3, [r5, #0]
 8013174:	f7f0 ffc0 	bl	80040f8 <_sbrk>
 8013178:	1c43      	adds	r3, r0, #1
 801317a:	d102      	bne.n	8013182 <_sbrk_r+0x1a>
 801317c:	682b      	ldr	r3, [r5, #0]
 801317e:	b103      	cbz	r3, 8013182 <_sbrk_r+0x1a>
 8013180:	6023      	str	r3, [r4, #0]
 8013182:	bd38      	pop	{r3, r4, r5, pc}
 8013184:	2001a050 	.word	0x2001a050

08013188 <abort>:
 8013188:	b508      	push	{r3, lr}
 801318a:	2006      	movs	r0, #6
 801318c:	f000 fa2e 	bl	80135ec <raise>
 8013190:	2001      	movs	r0, #1
 8013192:	f7f0 ff39 	bl	8004008 <_exit>

08013196 <_realloc_r>:
 8013196:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801319a:	4607      	mov	r7, r0
 801319c:	4614      	mov	r4, r2
 801319e:	460d      	mov	r5, r1
 80131a0:	b921      	cbnz	r1, 80131ac <_realloc_r+0x16>
 80131a2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80131a6:	4611      	mov	r1, r2
 80131a8:	f7ff bb96 	b.w	80128d8 <_malloc_r>
 80131ac:	b92a      	cbnz	r2, 80131ba <_realloc_r+0x24>
 80131ae:	f7ff fb1f 	bl	80127f0 <_free_r>
 80131b2:	4625      	mov	r5, r4
 80131b4:	4628      	mov	r0, r5
 80131b6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80131ba:	f000 fa33 	bl	8013624 <_malloc_usable_size_r>
 80131be:	4284      	cmp	r4, r0
 80131c0:	4606      	mov	r6, r0
 80131c2:	d802      	bhi.n	80131ca <_realloc_r+0x34>
 80131c4:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80131c8:	d8f4      	bhi.n	80131b4 <_realloc_r+0x1e>
 80131ca:	4621      	mov	r1, r4
 80131cc:	4638      	mov	r0, r7
 80131ce:	f7ff fb83 	bl	80128d8 <_malloc_r>
 80131d2:	4680      	mov	r8, r0
 80131d4:	b908      	cbnz	r0, 80131da <_realloc_r+0x44>
 80131d6:	4645      	mov	r5, r8
 80131d8:	e7ec      	b.n	80131b4 <_realloc_r+0x1e>
 80131da:	42b4      	cmp	r4, r6
 80131dc:	4622      	mov	r2, r4
 80131de:	4629      	mov	r1, r5
 80131e0:	bf28      	it	cs
 80131e2:	4632      	movcs	r2, r6
 80131e4:	f7ff fad7 	bl	8012796 <memcpy>
 80131e8:	4629      	mov	r1, r5
 80131ea:	4638      	mov	r0, r7
 80131ec:	f7ff fb00 	bl	80127f0 <_free_r>
 80131f0:	e7f1      	b.n	80131d6 <_realloc_r+0x40>

080131f2 <__sfputc_r>:
 80131f2:	6893      	ldr	r3, [r2, #8]
 80131f4:	3b01      	subs	r3, #1
 80131f6:	2b00      	cmp	r3, #0
 80131f8:	b410      	push	{r4}
 80131fa:	6093      	str	r3, [r2, #8]
 80131fc:	da08      	bge.n	8013210 <__sfputc_r+0x1e>
 80131fe:	6994      	ldr	r4, [r2, #24]
 8013200:	42a3      	cmp	r3, r4
 8013202:	db01      	blt.n	8013208 <__sfputc_r+0x16>
 8013204:	290a      	cmp	r1, #10
 8013206:	d103      	bne.n	8013210 <__sfputc_r+0x1e>
 8013208:	f85d 4b04 	ldr.w	r4, [sp], #4
 801320c:	f000 b932 	b.w	8013474 <__swbuf_r>
 8013210:	6813      	ldr	r3, [r2, #0]
 8013212:	1c58      	adds	r0, r3, #1
 8013214:	6010      	str	r0, [r2, #0]
 8013216:	7019      	strb	r1, [r3, #0]
 8013218:	4608      	mov	r0, r1
 801321a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801321e:	4770      	bx	lr

08013220 <__sfputs_r>:
 8013220:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013222:	4606      	mov	r6, r0
 8013224:	460f      	mov	r7, r1
 8013226:	4614      	mov	r4, r2
 8013228:	18d5      	adds	r5, r2, r3
 801322a:	42ac      	cmp	r4, r5
 801322c:	d101      	bne.n	8013232 <__sfputs_r+0x12>
 801322e:	2000      	movs	r0, #0
 8013230:	e007      	b.n	8013242 <__sfputs_r+0x22>
 8013232:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013236:	463a      	mov	r2, r7
 8013238:	4630      	mov	r0, r6
 801323a:	f7ff ffda 	bl	80131f2 <__sfputc_r>
 801323e:	1c43      	adds	r3, r0, #1
 8013240:	d1f3      	bne.n	801322a <__sfputs_r+0xa>
 8013242:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08013244 <_vfiprintf_r>:
 8013244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013248:	460d      	mov	r5, r1
 801324a:	b09d      	sub	sp, #116	@ 0x74
 801324c:	4614      	mov	r4, r2
 801324e:	4698      	mov	r8, r3
 8013250:	4606      	mov	r6, r0
 8013252:	b118      	cbz	r0, 801325c <_vfiprintf_r+0x18>
 8013254:	6a03      	ldr	r3, [r0, #32]
 8013256:	b90b      	cbnz	r3, 801325c <_vfiprintf_r+0x18>
 8013258:	f7ff f986 	bl	8012568 <__sinit>
 801325c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801325e:	07d9      	lsls	r1, r3, #31
 8013260:	d405      	bmi.n	801326e <_vfiprintf_r+0x2a>
 8013262:	89ab      	ldrh	r3, [r5, #12]
 8013264:	059a      	lsls	r2, r3, #22
 8013266:	d402      	bmi.n	801326e <_vfiprintf_r+0x2a>
 8013268:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801326a:	f7ff fa92 	bl	8012792 <__retarget_lock_acquire_recursive>
 801326e:	89ab      	ldrh	r3, [r5, #12]
 8013270:	071b      	lsls	r3, r3, #28
 8013272:	d501      	bpl.n	8013278 <_vfiprintf_r+0x34>
 8013274:	692b      	ldr	r3, [r5, #16]
 8013276:	b99b      	cbnz	r3, 80132a0 <_vfiprintf_r+0x5c>
 8013278:	4629      	mov	r1, r5
 801327a:	4630      	mov	r0, r6
 801327c:	f000 f938 	bl	80134f0 <__swsetup_r>
 8013280:	b170      	cbz	r0, 80132a0 <_vfiprintf_r+0x5c>
 8013282:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013284:	07dc      	lsls	r4, r3, #31
 8013286:	d504      	bpl.n	8013292 <_vfiprintf_r+0x4e>
 8013288:	f04f 30ff 	mov.w	r0, #4294967295
 801328c:	b01d      	add	sp, #116	@ 0x74
 801328e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013292:	89ab      	ldrh	r3, [r5, #12]
 8013294:	0598      	lsls	r0, r3, #22
 8013296:	d4f7      	bmi.n	8013288 <_vfiprintf_r+0x44>
 8013298:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801329a:	f7ff fa7b 	bl	8012794 <__retarget_lock_release_recursive>
 801329e:	e7f3      	b.n	8013288 <_vfiprintf_r+0x44>
 80132a0:	2300      	movs	r3, #0
 80132a2:	9309      	str	r3, [sp, #36]	@ 0x24
 80132a4:	2320      	movs	r3, #32
 80132a6:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80132aa:	f8cd 800c 	str.w	r8, [sp, #12]
 80132ae:	2330      	movs	r3, #48	@ 0x30
 80132b0:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8013460 <_vfiprintf_r+0x21c>
 80132b4:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80132b8:	f04f 0901 	mov.w	r9, #1
 80132bc:	4623      	mov	r3, r4
 80132be:	469a      	mov	sl, r3
 80132c0:	f813 2b01 	ldrb.w	r2, [r3], #1
 80132c4:	b10a      	cbz	r2, 80132ca <_vfiprintf_r+0x86>
 80132c6:	2a25      	cmp	r2, #37	@ 0x25
 80132c8:	d1f9      	bne.n	80132be <_vfiprintf_r+0x7a>
 80132ca:	ebba 0b04 	subs.w	fp, sl, r4
 80132ce:	d00b      	beq.n	80132e8 <_vfiprintf_r+0xa4>
 80132d0:	465b      	mov	r3, fp
 80132d2:	4622      	mov	r2, r4
 80132d4:	4629      	mov	r1, r5
 80132d6:	4630      	mov	r0, r6
 80132d8:	f7ff ffa2 	bl	8013220 <__sfputs_r>
 80132dc:	3001      	adds	r0, #1
 80132de:	f000 80a7 	beq.w	8013430 <_vfiprintf_r+0x1ec>
 80132e2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80132e4:	445a      	add	r2, fp
 80132e6:	9209      	str	r2, [sp, #36]	@ 0x24
 80132e8:	f89a 3000 	ldrb.w	r3, [sl]
 80132ec:	2b00      	cmp	r3, #0
 80132ee:	f000 809f 	beq.w	8013430 <_vfiprintf_r+0x1ec>
 80132f2:	2300      	movs	r3, #0
 80132f4:	f04f 32ff 	mov.w	r2, #4294967295
 80132f8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80132fc:	f10a 0a01 	add.w	sl, sl, #1
 8013300:	9304      	str	r3, [sp, #16]
 8013302:	9307      	str	r3, [sp, #28]
 8013304:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8013308:	931a      	str	r3, [sp, #104]	@ 0x68
 801330a:	4654      	mov	r4, sl
 801330c:	2205      	movs	r2, #5
 801330e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8013312:	4853      	ldr	r0, [pc, #332]	@ (8013460 <_vfiprintf_r+0x21c>)
 8013314:	f7ec ff5c 	bl	80001d0 <memchr>
 8013318:	9a04      	ldr	r2, [sp, #16]
 801331a:	b9d8      	cbnz	r0, 8013354 <_vfiprintf_r+0x110>
 801331c:	06d1      	lsls	r1, r2, #27
 801331e:	bf44      	itt	mi
 8013320:	2320      	movmi	r3, #32
 8013322:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013326:	0713      	lsls	r3, r2, #28
 8013328:	bf44      	itt	mi
 801332a:	232b      	movmi	r3, #43	@ 0x2b
 801332c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8013330:	f89a 3000 	ldrb.w	r3, [sl]
 8013334:	2b2a      	cmp	r3, #42	@ 0x2a
 8013336:	d015      	beq.n	8013364 <_vfiprintf_r+0x120>
 8013338:	9a07      	ldr	r2, [sp, #28]
 801333a:	4654      	mov	r4, sl
 801333c:	2000      	movs	r0, #0
 801333e:	f04f 0c0a 	mov.w	ip, #10
 8013342:	4621      	mov	r1, r4
 8013344:	f811 3b01 	ldrb.w	r3, [r1], #1
 8013348:	3b30      	subs	r3, #48	@ 0x30
 801334a:	2b09      	cmp	r3, #9
 801334c:	d94b      	bls.n	80133e6 <_vfiprintf_r+0x1a2>
 801334e:	b1b0      	cbz	r0, 801337e <_vfiprintf_r+0x13a>
 8013350:	9207      	str	r2, [sp, #28]
 8013352:	e014      	b.n	801337e <_vfiprintf_r+0x13a>
 8013354:	eba0 0308 	sub.w	r3, r0, r8
 8013358:	fa09 f303 	lsl.w	r3, r9, r3
 801335c:	4313      	orrs	r3, r2
 801335e:	9304      	str	r3, [sp, #16]
 8013360:	46a2      	mov	sl, r4
 8013362:	e7d2      	b.n	801330a <_vfiprintf_r+0xc6>
 8013364:	9b03      	ldr	r3, [sp, #12]
 8013366:	1d19      	adds	r1, r3, #4
 8013368:	681b      	ldr	r3, [r3, #0]
 801336a:	9103      	str	r1, [sp, #12]
 801336c:	2b00      	cmp	r3, #0
 801336e:	bfbb      	ittet	lt
 8013370:	425b      	neglt	r3, r3
 8013372:	f042 0202 	orrlt.w	r2, r2, #2
 8013376:	9307      	strge	r3, [sp, #28]
 8013378:	9307      	strlt	r3, [sp, #28]
 801337a:	bfb8      	it	lt
 801337c:	9204      	strlt	r2, [sp, #16]
 801337e:	7823      	ldrb	r3, [r4, #0]
 8013380:	2b2e      	cmp	r3, #46	@ 0x2e
 8013382:	d10a      	bne.n	801339a <_vfiprintf_r+0x156>
 8013384:	7863      	ldrb	r3, [r4, #1]
 8013386:	2b2a      	cmp	r3, #42	@ 0x2a
 8013388:	d132      	bne.n	80133f0 <_vfiprintf_r+0x1ac>
 801338a:	9b03      	ldr	r3, [sp, #12]
 801338c:	1d1a      	adds	r2, r3, #4
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	9203      	str	r2, [sp, #12]
 8013392:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8013396:	3402      	adds	r4, #2
 8013398:	9305      	str	r3, [sp, #20]
 801339a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8013470 <_vfiprintf_r+0x22c>
 801339e:	7821      	ldrb	r1, [r4, #0]
 80133a0:	2203      	movs	r2, #3
 80133a2:	4650      	mov	r0, sl
 80133a4:	f7ec ff14 	bl	80001d0 <memchr>
 80133a8:	b138      	cbz	r0, 80133ba <_vfiprintf_r+0x176>
 80133aa:	9b04      	ldr	r3, [sp, #16]
 80133ac:	eba0 000a 	sub.w	r0, r0, sl
 80133b0:	2240      	movs	r2, #64	@ 0x40
 80133b2:	4082      	lsls	r2, r0
 80133b4:	4313      	orrs	r3, r2
 80133b6:	3401      	adds	r4, #1
 80133b8:	9304      	str	r3, [sp, #16]
 80133ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 80133be:	4829      	ldr	r0, [pc, #164]	@ (8013464 <_vfiprintf_r+0x220>)
 80133c0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80133c4:	2206      	movs	r2, #6
 80133c6:	f7ec ff03 	bl	80001d0 <memchr>
 80133ca:	2800      	cmp	r0, #0
 80133cc:	d03f      	beq.n	801344e <_vfiprintf_r+0x20a>
 80133ce:	4b26      	ldr	r3, [pc, #152]	@ (8013468 <_vfiprintf_r+0x224>)
 80133d0:	bb1b      	cbnz	r3, 801341a <_vfiprintf_r+0x1d6>
 80133d2:	9b03      	ldr	r3, [sp, #12]
 80133d4:	3307      	adds	r3, #7
 80133d6:	f023 0307 	bic.w	r3, r3, #7
 80133da:	3308      	adds	r3, #8
 80133dc:	9303      	str	r3, [sp, #12]
 80133de:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80133e0:	443b      	add	r3, r7
 80133e2:	9309      	str	r3, [sp, #36]	@ 0x24
 80133e4:	e76a      	b.n	80132bc <_vfiprintf_r+0x78>
 80133e6:	fb0c 3202 	mla	r2, ip, r2, r3
 80133ea:	460c      	mov	r4, r1
 80133ec:	2001      	movs	r0, #1
 80133ee:	e7a8      	b.n	8013342 <_vfiprintf_r+0xfe>
 80133f0:	2300      	movs	r3, #0
 80133f2:	3401      	adds	r4, #1
 80133f4:	9305      	str	r3, [sp, #20]
 80133f6:	4619      	mov	r1, r3
 80133f8:	f04f 0c0a 	mov.w	ip, #10
 80133fc:	4620      	mov	r0, r4
 80133fe:	f810 2b01 	ldrb.w	r2, [r0], #1
 8013402:	3a30      	subs	r2, #48	@ 0x30
 8013404:	2a09      	cmp	r2, #9
 8013406:	d903      	bls.n	8013410 <_vfiprintf_r+0x1cc>
 8013408:	2b00      	cmp	r3, #0
 801340a:	d0c6      	beq.n	801339a <_vfiprintf_r+0x156>
 801340c:	9105      	str	r1, [sp, #20]
 801340e:	e7c4      	b.n	801339a <_vfiprintf_r+0x156>
 8013410:	fb0c 2101 	mla	r1, ip, r1, r2
 8013414:	4604      	mov	r4, r0
 8013416:	2301      	movs	r3, #1
 8013418:	e7f0      	b.n	80133fc <_vfiprintf_r+0x1b8>
 801341a:	ab03      	add	r3, sp, #12
 801341c:	9300      	str	r3, [sp, #0]
 801341e:	462a      	mov	r2, r5
 8013420:	4b12      	ldr	r3, [pc, #72]	@ (801346c <_vfiprintf_r+0x228>)
 8013422:	a904      	add	r1, sp, #16
 8013424:	4630      	mov	r0, r6
 8013426:	f3af 8000 	nop.w
 801342a:	4607      	mov	r7, r0
 801342c:	1c78      	adds	r0, r7, #1
 801342e:	d1d6      	bne.n	80133de <_vfiprintf_r+0x19a>
 8013430:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8013432:	07d9      	lsls	r1, r3, #31
 8013434:	d405      	bmi.n	8013442 <_vfiprintf_r+0x1fe>
 8013436:	89ab      	ldrh	r3, [r5, #12]
 8013438:	059a      	lsls	r2, r3, #22
 801343a:	d402      	bmi.n	8013442 <_vfiprintf_r+0x1fe>
 801343c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801343e:	f7ff f9a9 	bl	8012794 <__retarget_lock_release_recursive>
 8013442:	89ab      	ldrh	r3, [r5, #12]
 8013444:	065b      	lsls	r3, r3, #25
 8013446:	f53f af1f 	bmi.w	8013288 <_vfiprintf_r+0x44>
 801344a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801344c:	e71e      	b.n	801328c <_vfiprintf_r+0x48>
 801344e:	ab03      	add	r3, sp, #12
 8013450:	9300      	str	r3, [sp, #0]
 8013452:	462a      	mov	r2, r5
 8013454:	4b05      	ldr	r3, [pc, #20]	@ (801346c <_vfiprintf_r+0x228>)
 8013456:	a904      	add	r1, sp, #16
 8013458:	4630      	mov	r0, r6
 801345a:	f7ff fc8f 	bl	8012d7c <_printf_i>
 801345e:	e7e4      	b.n	801342a <_vfiprintf_r+0x1e6>
 8013460:	080145d3 	.word	0x080145d3
 8013464:	080145dd 	.word	0x080145dd
 8013468:	00000000 	.word	0x00000000
 801346c:	08013221 	.word	0x08013221
 8013470:	080145d9 	.word	0x080145d9

08013474 <__swbuf_r>:
 8013474:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8013476:	460e      	mov	r6, r1
 8013478:	4614      	mov	r4, r2
 801347a:	4605      	mov	r5, r0
 801347c:	b118      	cbz	r0, 8013486 <__swbuf_r+0x12>
 801347e:	6a03      	ldr	r3, [r0, #32]
 8013480:	b90b      	cbnz	r3, 8013486 <__swbuf_r+0x12>
 8013482:	f7ff f871 	bl	8012568 <__sinit>
 8013486:	69a3      	ldr	r3, [r4, #24]
 8013488:	60a3      	str	r3, [r4, #8]
 801348a:	89a3      	ldrh	r3, [r4, #12]
 801348c:	071a      	lsls	r2, r3, #28
 801348e:	d501      	bpl.n	8013494 <__swbuf_r+0x20>
 8013490:	6923      	ldr	r3, [r4, #16]
 8013492:	b943      	cbnz	r3, 80134a6 <__swbuf_r+0x32>
 8013494:	4621      	mov	r1, r4
 8013496:	4628      	mov	r0, r5
 8013498:	f000 f82a 	bl	80134f0 <__swsetup_r>
 801349c:	b118      	cbz	r0, 80134a6 <__swbuf_r+0x32>
 801349e:	f04f 37ff 	mov.w	r7, #4294967295
 80134a2:	4638      	mov	r0, r7
 80134a4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80134a6:	6823      	ldr	r3, [r4, #0]
 80134a8:	6922      	ldr	r2, [r4, #16]
 80134aa:	1a98      	subs	r0, r3, r2
 80134ac:	6963      	ldr	r3, [r4, #20]
 80134ae:	b2f6      	uxtb	r6, r6
 80134b0:	4283      	cmp	r3, r0
 80134b2:	4637      	mov	r7, r6
 80134b4:	dc05      	bgt.n	80134c2 <__swbuf_r+0x4e>
 80134b6:	4621      	mov	r1, r4
 80134b8:	4628      	mov	r0, r5
 80134ba:	f7ff fe01 	bl	80130c0 <_fflush_r>
 80134be:	2800      	cmp	r0, #0
 80134c0:	d1ed      	bne.n	801349e <__swbuf_r+0x2a>
 80134c2:	68a3      	ldr	r3, [r4, #8]
 80134c4:	3b01      	subs	r3, #1
 80134c6:	60a3      	str	r3, [r4, #8]
 80134c8:	6823      	ldr	r3, [r4, #0]
 80134ca:	1c5a      	adds	r2, r3, #1
 80134cc:	6022      	str	r2, [r4, #0]
 80134ce:	701e      	strb	r6, [r3, #0]
 80134d0:	6962      	ldr	r2, [r4, #20]
 80134d2:	1c43      	adds	r3, r0, #1
 80134d4:	429a      	cmp	r2, r3
 80134d6:	d004      	beq.n	80134e2 <__swbuf_r+0x6e>
 80134d8:	89a3      	ldrh	r3, [r4, #12]
 80134da:	07db      	lsls	r3, r3, #31
 80134dc:	d5e1      	bpl.n	80134a2 <__swbuf_r+0x2e>
 80134de:	2e0a      	cmp	r6, #10
 80134e0:	d1df      	bne.n	80134a2 <__swbuf_r+0x2e>
 80134e2:	4621      	mov	r1, r4
 80134e4:	4628      	mov	r0, r5
 80134e6:	f7ff fdeb 	bl	80130c0 <_fflush_r>
 80134ea:	2800      	cmp	r0, #0
 80134ec:	d0d9      	beq.n	80134a2 <__swbuf_r+0x2e>
 80134ee:	e7d6      	b.n	801349e <__swbuf_r+0x2a>

080134f0 <__swsetup_r>:
 80134f0:	b538      	push	{r3, r4, r5, lr}
 80134f2:	4b29      	ldr	r3, [pc, #164]	@ (8013598 <__swsetup_r+0xa8>)
 80134f4:	4605      	mov	r5, r0
 80134f6:	6818      	ldr	r0, [r3, #0]
 80134f8:	460c      	mov	r4, r1
 80134fa:	b118      	cbz	r0, 8013504 <__swsetup_r+0x14>
 80134fc:	6a03      	ldr	r3, [r0, #32]
 80134fe:	b90b      	cbnz	r3, 8013504 <__swsetup_r+0x14>
 8013500:	f7ff f832 	bl	8012568 <__sinit>
 8013504:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8013508:	0719      	lsls	r1, r3, #28
 801350a:	d422      	bmi.n	8013552 <__swsetup_r+0x62>
 801350c:	06da      	lsls	r2, r3, #27
 801350e:	d407      	bmi.n	8013520 <__swsetup_r+0x30>
 8013510:	2209      	movs	r2, #9
 8013512:	602a      	str	r2, [r5, #0]
 8013514:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8013518:	81a3      	strh	r3, [r4, #12]
 801351a:	f04f 30ff 	mov.w	r0, #4294967295
 801351e:	e033      	b.n	8013588 <__swsetup_r+0x98>
 8013520:	0758      	lsls	r0, r3, #29
 8013522:	d512      	bpl.n	801354a <__swsetup_r+0x5a>
 8013524:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8013526:	b141      	cbz	r1, 801353a <__swsetup_r+0x4a>
 8013528:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801352c:	4299      	cmp	r1, r3
 801352e:	d002      	beq.n	8013536 <__swsetup_r+0x46>
 8013530:	4628      	mov	r0, r5
 8013532:	f7ff f95d 	bl	80127f0 <_free_r>
 8013536:	2300      	movs	r3, #0
 8013538:	6363      	str	r3, [r4, #52]	@ 0x34
 801353a:	89a3      	ldrh	r3, [r4, #12]
 801353c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8013540:	81a3      	strh	r3, [r4, #12]
 8013542:	2300      	movs	r3, #0
 8013544:	6063      	str	r3, [r4, #4]
 8013546:	6923      	ldr	r3, [r4, #16]
 8013548:	6023      	str	r3, [r4, #0]
 801354a:	89a3      	ldrh	r3, [r4, #12]
 801354c:	f043 0308 	orr.w	r3, r3, #8
 8013550:	81a3      	strh	r3, [r4, #12]
 8013552:	6923      	ldr	r3, [r4, #16]
 8013554:	b94b      	cbnz	r3, 801356a <__swsetup_r+0x7a>
 8013556:	89a3      	ldrh	r3, [r4, #12]
 8013558:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801355c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013560:	d003      	beq.n	801356a <__swsetup_r+0x7a>
 8013562:	4621      	mov	r1, r4
 8013564:	4628      	mov	r0, r5
 8013566:	f000 f88b 	bl	8013680 <__smakebuf_r>
 801356a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801356e:	f013 0201 	ands.w	r2, r3, #1
 8013572:	d00a      	beq.n	801358a <__swsetup_r+0x9a>
 8013574:	2200      	movs	r2, #0
 8013576:	60a2      	str	r2, [r4, #8]
 8013578:	6962      	ldr	r2, [r4, #20]
 801357a:	4252      	negs	r2, r2
 801357c:	61a2      	str	r2, [r4, #24]
 801357e:	6922      	ldr	r2, [r4, #16]
 8013580:	b942      	cbnz	r2, 8013594 <__swsetup_r+0xa4>
 8013582:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8013586:	d1c5      	bne.n	8013514 <__swsetup_r+0x24>
 8013588:	bd38      	pop	{r3, r4, r5, pc}
 801358a:	0799      	lsls	r1, r3, #30
 801358c:	bf58      	it	pl
 801358e:	6962      	ldrpl	r2, [r4, #20]
 8013590:	60a2      	str	r2, [r4, #8]
 8013592:	e7f4      	b.n	801357e <__swsetup_r+0x8e>
 8013594:	2000      	movs	r0, #0
 8013596:	e7f7      	b.n	8013588 <__swsetup_r+0x98>
 8013598:	20000088 	.word	0x20000088

0801359c <_raise_r>:
 801359c:	291f      	cmp	r1, #31
 801359e:	b538      	push	{r3, r4, r5, lr}
 80135a0:	4605      	mov	r5, r0
 80135a2:	460c      	mov	r4, r1
 80135a4:	d904      	bls.n	80135b0 <_raise_r+0x14>
 80135a6:	2316      	movs	r3, #22
 80135a8:	6003      	str	r3, [r0, #0]
 80135aa:	f04f 30ff 	mov.w	r0, #4294967295
 80135ae:	bd38      	pop	{r3, r4, r5, pc}
 80135b0:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80135b2:	b112      	cbz	r2, 80135ba <_raise_r+0x1e>
 80135b4:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80135b8:	b94b      	cbnz	r3, 80135ce <_raise_r+0x32>
 80135ba:	4628      	mov	r0, r5
 80135bc:	f000 f830 	bl	8013620 <_getpid_r>
 80135c0:	4622      	mov	r2, r4
 80135c2:	4601      	mov	r1, r0
 80135c4:	4628      	mov	r0, r5
 80135c6:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80135ca:	f000 b817 	b.w	80135fc <_kill_r>
 80135ce:	2b01      	cmp	r3, #1
 80135d0:	d00a      	beq.n	80135e8 <_raise_r+0x4c>
 80135d2:	1c59      	adds	r1, r3, #1
 80135d4:	d103      	bne.n	80135de <_raise_r+0x42>
 80135d6:	2316      	movs	r3, #22
 80135d8:	6003      	str	r3, [r0, #0]
 80135da:	2001      	movs	r0, #1
 80135dc:	e7e7      	b.n	80135ae <_raise_r+0x12>
 80135de:	2100      	movs	r1, #0
 80135e0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80135e4:	4620      	mov	r0, r4
 80135e6:	4798      	blx	r3
 80135e8:	2000      	movs	r0, #0
 80135ea:	e7e0      	b.n	80135ae <_raise_r+0x12>

080135ec <raise>:
 80135ec:	4b02      	ldr	r3, [pc, #8]	@ (80135f8 <raise+0xc>)
 80135ee:	4601      	mov	r1, r0
 80135f0:	6818      	ldr	r0, [r3, #0]
 80135f2:	f7ff bfd3 	b.w	801359c <_raise_r>
 80135f6:	bf00      	nop
 80135f8:	20000088 	.word	0x20000088

080135fc <_kill_r>:
 80135fc:	b538      	push	{r3, r4, r5, lr}
 80135fe:	4d07      	ldr	r5, [pc, #28]	@ (801361c <_kill_r+0x20>)
 8013600:	2300      	movs	r3, #0
 8013602:	4604      	mov	r4, r0
 8013604:	4608      	mov	r0, r1
 8013606:	4611      	mov	r1, r2
 8013608:	602b      	str	r3, [r5, #0]
 801360a:	f7f0 fced 	bl	8003fe8 <_kill>
 801360e:	1c43      	adds	r3, r0, #1
 8013610:	d102      	bne.n	8013618 <_kill_r+0x1c>
 8013612:	682b      	ldr	r3, [r5, #0]
 8013614:	b103      	cbz	r3, 8013618 <_kill_r+0x1c>
 8013616:	6023      	str	r3, [r4, #0]
 8013618:	bd38      	pop	{r3, r4, r5, pc}
 801361a:	bf00      	nop
 801361c:	2001a050 	.word	0x2001a050

08013620 <_getpid_r>:
 8013620:	f7f0 bcda 	b.w	8003fd8 <_getpid>

08013624 <_malloc_usable_size_r>:
 8013624:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8013628:	1f18      	subs	r0, r3, #4
 801362a:	2b00      	cmp	r3, #0
 801362c:	bfbc      	itt	lt
 801362e:	580b      	ldrlt	r3, [r1, r0]
 8013630:	18c0      	addlt	r0, r0, r3
 8013632:	4770      	bx	lr

08013634 <__swhatbuf_r>:
 8013634:	b570      	push	{r4, r5, r6, lr}
 8013636:	460c      	mov	r4, r1
 8013638:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801363c:	2900      	cmp	r1, #0
 801363e:	b096      	sub	sp, #88	@ 0x58
 8013640:	4615      	mov	r5, r2
 8013642:	461e      	mov	r6, r3
 8013644:	da0d      	bge.n	8013662 <__swhatbuf_r+0x2e>
 8013646:	89a3      	ldrh	r3, [r4, #12]
 8013648:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801364c:	f04f 0100 	mov.w	r1, #0
 8013650:	bf14      	ite	ne
 8013652:	2340      	movne	r3, #64	@ 0x40
 8013654:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8013658:	2000      	movs	r0, #0
 801365a:	6031      	str	r1, [r6, #0]
 801365c:	602b      	str	r3, [r5, #0]
 801365e:	b016      	add	sp, #88	@ 0x58
 8013660:	bd70      	pop	{r4, r5, r6, pc}
 8013662:	466a      	mov	r2, sp
 8013664:	f000 f848 	bl	80136f8 <_fstat_r>
 8013668:	2800      	cmp	r0, #0
 801366a:	dbec      	blt.n	8013646 <__swhatbuf_r+0x12>
 801366c:	9901      	ldr	r1, [sp, #4]
 801366e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8013672:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8013676:	4259      	negs	r1, r3
 8013678:	4159      	adcs	r1, r3
 801367a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801367e:	e7eb      	b.n	8013658 <__swhatbuf_r+0x24>

08013680 <__smakebuf_r>:
 8013680:	898b      	ldrh	r3, [r1, #12]
 8013682:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8013684:	079d      	lsls	r5, r3, #30
 8013686:	4606      	mov	r6, r0
 8013688:	460c      	mov	r4, r1
 801368a:	d507      	bpl.n	801369c <__smakebuf_r+0x1c>
 801368c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8013690:	6023      	str	r3, [r4, #0]
 8013692:	6123      	str	r3, [r4, #16]
 8013694:	2301      	movs	r3, #1
 8013696:	6163      	str	r3, [r4, #20]
 8013698:	b003      	add	sp, #12
 801369a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801369c:	ab01      	add	r3, sp, #4
 801369e:	466a      	mov	r2, sp
 80136a0:	f7ff ffc8 	bl	8013634 <__swhatbuf_r>
 80136a4:	9f00      	ldr	r7, [sp, #0]
 80136a6:	4605      	mov	r5, r0
 80136a8:	4639      	mov	r1, r7
 80136aa:	4630      	mov	r0, r6
 80136ac:	f7ff f914 	bl	80128d8 <_malloc_r>
 80136b0:	b948      	cbnz	r0, 80136c6 <__smakebuf_r+0x46>
 80136b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80136b6:	059a      	lsls	r2, r3, #22
 80136b8:	d4ee      	bmi.n	8013698 <__smakebuf_r+0x18>
 80136ba:	f023 0303 	bic.w	r3, r3, #3
 80136be:	f043 0302 	orr.w	r3, r3, #2
 80136c2:	81a3      	strh	r3, [r4, #12]
 80136c4:	e7e2      	b.n	801368c <__smakebuf_r+0xc>
 80136c6:	89a3      	ldrh	r3, [r4, #12]
 80136c8:	6020      	str	r0, [r4, #0]
 80136ca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80136ce:	81a3      	strh	r3, [r4, #12]
 80136d0:	9b01      	ldr	r3, [sp, #4]
 80136d2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80136d6:	b15b      	cbz	r3, 80136f0 <__smakebuf_r+0x70>
 80136d8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80136dc:	4630      	mov	r0, r6
 80136de:	f000 f81d 	bl	801371c <_isatty_r>
 80136e2:	b128      	cbz	r0, 80136f0 <__smakebuf_r+0x70>
 80136e4:	89a3      	ldrh	r3, [r4, #12]
 80136e6:	f023 0303 	bic.w	r3, r3, #3
 80136ea:	f043 0301 	orr.w	r3, r3, #1
 80136ee:	81a3      	strh	r3, [r4, #12]
 80136f0:	89a3      	ldrh	r3, [r4, #12]
 80136f2:	431d      	orrs	r5, r3
 80136f4:	81a5      	strh	r5, [r4, #12]
 80136f6:	e7cf      	b.n	8013698 <__smakebuf_r+0x18>

080136f8 <_fstat_r>:
 80136f8:	b538      	push	{r3, r4, r5, lr}
 80136fa:	4d07      	ldr	r5, [pc, #28]	@ (8013718 <_fstat_r+0x20>)
 80136fc:	2300      	movs	r3, #0
 80136fe:	4604      	mov	r4, r0
 8013700:	4608      	mov	r0, r1
 8013702:	4611      	mov	r1, r2
 8013704:	602b      	str	r3, [r5, #0]
 8013706:	f7f0 fccf 	bl	80040a8 <_fstat>
 801370a:	1c43      	adds	r3, r0, #1
 801370c:	d102      	bne.n	8013714 <_fstat_r+0x1c>
 801370e:	682b      	ldr	r3, [r5, #0]
 8013710:	b103      	cbz	r3, 8013714 <_fstat_r+0x1c>
 8013712:	6023      	str	r3, [r4, #0]
 8013714:	bd38      	pop	{r3, r4, r5, pc}
 8013716:	bf00      	nop
 8013718:	2001a050 	.word	0x2001a050

0801371c <_isatty_r>:
 801371c:	b538      	push	{r3, r4, r5, lr}
 801371e:	4d06      	ldr	r5, [pc, #24]	@ (8013738 <_isatty_r+0x1c>)
 8013720:	2300      	movs	r3, #0
 8013722:	4604      	mov	r4, r0
 8013724:	4608      	mov	r0, r1
 8013726:	602b      	str	r3, [r5, #0]
 8013728:	f7f0 fcce 	bl	80040c8 <_isatty>
 801372c:	1c43      	adds	r3, r0, #1
 801372e:	d102      	bne.n	8013736 <_isatty_r+0x1a>
 8013730:	682b      	ldr	r3, [r5, #0]
 8013732:	b103      	cbz	r3, 8013736 <_isatty_r+0x1a>
 8013734:	6023      	str	r3, [r4, #0]
 8013736:	bd38      	pop	{r3, r4, r5, pc}
 8013738:	2001a050 	.word	0x2001a050

0801373c <_init>:
 801373c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801373e:	bf00      	nop
 8013740:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8013742:	bc08      	pop	{r3}
 8013744:	469e      	mov	lr, r3
 8013746:	4770      	bx	lr

08013748 <_fini>:
 8013748:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801374a:	bf00      	nop
 801374c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801374e:	bc08      	pop	{r3}
 8013750:	469e      	mov	lr, r3
 8013752:	4770      	bx	lr
