==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2017.1
Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.

==============================================================

INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-10] Setting target device to 'xczu19eg-ffve1924-3-e-es2'
INFO: [HLS 200-10] Analyzing design file 'astro.c' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 348.113 ; gain = 12.586 ; free physical = 2533 ; free virtual = 11076
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 348.113 ; gain = 12.586 ; free physical = 2531 ; free virtual = 11075
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.c:103) in function 'gravity': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (astro.c:105) in function 'gravity': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>::operator<<' into 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:441).
INFO: [XFORM 203-603] Inlining function 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::overflow_adjust' into 'ap_fixed_base<1, 64, false, (ap_q_mode)5, (ap_o_mode)0, 0>::ap_fixed_base<169, 116, false, (ap_q_mode)5, (ap_o_mode)3, 0>' ().
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 748.113 ; gain = 412.586 ; free physical = 2165 ; free virtual = 10794
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:441) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:473) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<long, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<long, double>' into '__hls_fptosi_double_i64' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:48) automatically.
INFO: [XFORM 203-602] Inlining function 'kick' into 'janus_step' (astro.c:133) automatically.
INFO: [XFORM 203-602] Inlining function 'to_int' into 'astroSim' (astro.c:152) automatically.
INFO: [XFORM 203-602] Inlining function 'janus_step' into 'astroSim' (astro.c:157) automatically.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 891.488 ; gain = 555.961 ; free physical = 2012 ; free virtual = 10666
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.c:103) in function 'gravity': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (astro.c:105) in function 'gravity': changing partial unrolling into complete unrolling since the unrolling factor (=9) is no less than the loop trip count (=9).
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.c:103) in function 'gravity' completely.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1.1' (astro.c:105) in function 'gravity' completely.
INFO: [XFORM 203-501] Unrolling loop 'LOOP_X' (astro.c:154) in function 'astroSim' partially with a factor of 10.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.c:93) in function 'kick' partially with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.c:70) in function 'to_double' partially with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.c:83) in function 'drift' partially with a factor of 3.
INFO: [XFORM 203-501] Unrolling loop 'Loop-1' (astro.c:59) in function 'to_int' partially with a factor of 3.
WARNING: [XFORM 203-561] Updating loop upper bound from 629 to 628 for loop 'LOOP_X' in function 'astroSim'.
WARNING: [XFORM 203-561] Updating loop lower bound from 629 to 628 for loop 'LOOP_X' in function 'astroSim'.
INFO: [XFORM 203-101] Partitioning array 'p.x'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.y'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.z'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.vx'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.vy'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.vz'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.ax'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.ay'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.az'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p.m'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.x' (astro.c:142) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.y' (astro.c:142) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.z' (astro.c:142) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.vx' (astro.c:142) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.vy' (astro.c:142) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'p_int.vz' (astro.c:142) in dimension 1 completely.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:438) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:441) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:473) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<long, (ap_q_mode)6, double>' into 'hls::cast_IEEE754<long, double>' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/hls/hls_round.h:523) automatically.
INFO: [XFORM 203-602] Inlining function 'hls::cast_IEEE754<long, double>' into '__hls_fptosi_double_i64' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:48) automatically.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (astro.c:59:32) in function 'to_int'... converting 73 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (astro.c:70:37) to (astro.c:73:2) in function 'to_double'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (astro.c:93:37) to (astro.c:93:32) in function 'kick'... converting 37 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (astro.c:83:37) to (astro.c:83:32) in function 'drift'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'astroSim'... converting 71 basic blocks.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1099.488 ; gain = 763.961 ; free physical = 1663 ; free virtual = 10441
WARNING: [XFORM 203-631] Renaming function '__hls_fptosi_double_i64' (/wrk/2017.1/nightly/2017_04_14_1846317/src/products/hls/hls_lib/src/lib_floatconversion.cpp:48:56) into __hls_fptosi_double_.
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.x' (astro.c:161:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.y' (astro.c:161:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.z' (astro.c:161:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.vx' (astro.c:161:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.vy' (astro.c:161:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.vz' (astro.c:161:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.ax' (astro.c:161:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.ay' (astro.c:161:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.az' (astro.c:161:5).
INFO: [XFORM 203-811] Inferring bus burst write of length 6 on port 'result.m' (astro.c:161:5).
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1227.488 ; gain = 891.961 ; free physical = 1444 ; free virtual = 10273
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'astroSim' ...
WARNING: [SYN 201-103] Legalizing function name '__hls_fptosi_double_' to 'p_hls_fptosi_double_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function '__hls_fptosi_double_'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 20.28 seconds; current allocated memory: 789.879 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.02 seconds; current allocated memory: 790.038 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.41 seconds; current allocated memory: 791.146 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.34 seconds; current allocated memory: 793.803 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'drift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 30.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.92 seconds; current allocated memory: 795.089 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.28 seconds; current allocated memory: 797.172 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'to_double' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 8.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.69 seconds; current allocated memory: 797.940 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.15 seconds; current allocated memory: 799.126 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'gravity' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 9.13 seconds; current allocated memory: 807.201 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 2.48 seconds; current allocated memory: 819.819 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'kick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 23.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 2.69 seconds; current allocated memory: 820.777 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.22 seconds; current allocated memory: 822.513 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'janus_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.43 seconds; current allocated memory: 823.173 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.84 seconds; current allocated memory: 824.964 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Implementing module 'astroSim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'memcpy.result.m.'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 1.66 seconds; current allocated memory: 827.170 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 1.52 seconds; current allocated memory: 831.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'p_hls_fptosi_double_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'p_hls_fptosi_double_s'.
INFO: [HLS 200-111]  Elapsed time: 2 seconds; current allocated memory: 831.831 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'to_int' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'astroSim_ddiv_64ns_64ns_64_17' to 'astroSim_ddiv_64nbkb' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'astroSim_mux_164_64_1' to 'astroSim_mux_164_cud' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'to_int' is 6913 from HDL expression: ((1'b1 == ap_CS_fsm_state2) & (tmp_fu_972_p2 == 1'd1))
INFO: [RTGEN 206-100] Generating core module 'astroSim_ddiv_64nbkb': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_mux_164_cud': 54 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'to_int'.
INFO: [HLS 200-111]  Elapsed time: 0.36 seconds; current allocated memory: 843.931 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'drift' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SYN 201-210] Renamed object name 'astroSim_dmul_64ns_64ns_64_4_max_dsp' to 'astroSim_dmul_64ndEe' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'astroSim_ddiv_64nbkb' is changed to 'astroSim_ddiv_64nbkb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'astroSim_sitodp_64ns_64_3' to 'astroSim_sitodp_6eOg' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'astroSim_mux_164_cud' is changed to 'astroSim_mux_164_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'astroSim_ddiv_64nbkb': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_dmul_64ndEe': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_mux_164_cud': 44 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_sitodp_6eOg': 9 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'drift'.
INFO: [HLS 200-111]  Elapsed time: 1.15 seconds; current allocated memory: 856.954 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'to_double' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'astroSim_dmul_64ndEe' is changed to 'astroSim_dmul_64ndEe_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'astroSim_sitodp_6eOg' is changed to 'astroSim_sitodp_6eOg_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'astroSim_mux_164_cud' is changed to 'astroSim_mux_164_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'astroSim_dmul_64ndEe': 18 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_mux_164_cud': 17 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_sitodp_6eOg': 18 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'to_double'.
INFO: [HLS 200-111]  Elapsed time: 0.9 seconds; current allocated memory: 864.213 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gravity' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'p_m_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_m_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_m_8' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'astroSim_dadddsub_64ns_64ns_64_4_full_dsp' to 'astroSim_dadddsubfYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'astroSim_dsub_64ns_64ns_64_4_full_dsp' to 'astroSim_dsub_64ng8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'astroSim_dadd_64ns_64ns_64_4_full_dsp' to 'astroSim_dadd_64nhbi' due to the length limit 20
WARNING: [RTGEN 206-101] RTL name 'astroSim_dmul_64ndEe' is changed to 'astroSim_dmul_64ndEe_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'astroSim_ddiv_64nbkb' is changed to 'astroSim_ddiv_64nbkb_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'astroSim_dsqrt_64ns_64ns_64_14' to 'astroSim_dsqrt_64ibs' due to the length limit 20
INFO: [RTGEN 206-104] Estimated max fanout for 'gravity' is 8968 from HDL expression: (1'b1 == ap_CS_fsm_state25)
INFO: [RTGEN 206-100] Generating core module 'astroSim_dadd_64nhbi': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_dadddsubfYi': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_ddiv_64nbkb': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_dmul_64ndEe': 38 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_dsqrt_64ibs': 10 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_dsub_64ng8j': 20 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gravity'.
INFO: [HLS 200-111]  Elapsed time: 1.29 seconds; current allocated memory: 872.775 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kick' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'astroSim_dmul_64ndEe' is changed to 'astroSim_dmul_64ndEe_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'astroSim_ddiv_64nbkb' is changed to 'astroSim_ddiv_64nbkb_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'astroSim_mux_164_cud' is changed to 'astroSim_mux_164_cud_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'astroSim_ddiv_64nbkb': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_dmul_64ndEe': 9 instance(s).
INFO: [RTGEN 206-100] Generating core module 'astroSim_mux_164_cud': 36 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kick'.
INFO: [HLS 200-111]  Elapsed time: 3.82 seconds; current allocated memory: 901.284 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'janus_step' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'p_ax_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ay_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_az_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ax_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ay_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_az_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ax_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ay_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_az_8' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'janus_step'.
INFO: [HLS 200-111]  Elapsed time: 1.04 seconds; current allocated memory: 916.256 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'astroSim' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_x' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_y' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_z' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_vx' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_vy' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_vz' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_ax' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_ay' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_az' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'astroSim/result_m' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on function 'astroSim' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'p_x_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_6' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_7' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_x_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_x_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_y_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_y_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_z_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_z_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vx_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vx_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vy_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vy_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_8' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_vz_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_vz_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_m_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_m_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_m_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_m_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_m_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_m_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_m_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_m_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_m_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_m_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'p_m_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'p_m_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'p_m_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_m_0' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_m_0' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_1' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_1' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_2' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_2' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_3' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_3' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_4' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_4' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ax_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_ay_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Register 'p_az_5' is power-on initialization.
WARNING: [RTGEN 206-101] Global scalar 'p_az_5' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'p_az_6' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'p_az_7' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'p_ax_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'p_ay_8' will not be exposed as RTL port.
WARNING: [RTGEN 206-101] Global scalar 'p_az_8' will not be exposed as RTL port.
INFO: [RTGEN 206-100] Bundling port 'return' to AXI-Lite port AXILiteS.
INFO: [RTGEN 206-100] Finished creating RTL model for 'astroSim'.
INFO: [HLS 200-111]  Elapsed time: 2.75 seconds; current allocated memory: 935.132 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:55 ; elapsed = 00:01:02 . Memory (MB): peak = 1419.488 ; gain = 1083.961 ; free physical = 1240 ; free virtual = 10125
INFO: [SYSC 207-301] Generating SystemC RTL for astroSim.
INFO: [VHDL 208-304] Generating VHDL RTL for astroSim.
INFO: [VLOG 209-307] Generating Verilog RTL for astroSim.
INFO: [HLS 200-112] Total elapsed time: 61.76 seconds; peak allocated memory: 935.132 MB.
