Analysis & Synthesis report for processador
Tue Nov 22 18:01:06 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for processador:processadorinstance|dram:draminstance|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated
 17. Source assignments for processador:processadorinstance|seg7:seg7instance0|altsyncram:WideOr0_rtl_0|altsyncram_rov:auto_generated
 18. Source assignments for processador:processadorinstance|seg7:seg7instance2|altsyncram:WideOr0_rtl_0|altsyncram_sov:auto_generated
 19. Source assignments for processador:processadorinstance|seg7:seg7instance3|altsyncram:WideOr0_rtl_0|altsyncram_tov:auto_generated
 20. Parameter Settings for User Entity Instance: processador:processadorinstance
 21. Parameter Settings for User Entity Instance: processador:processadorinstance|program_rom:prominstance
 22. Parameter Settings for User Entity Instance: processador:processadorinstance|dram:draminstance|altsyncram:altsyncram_component
 23. Parameter Settings for User Entity Instance: processador:processadorinstance|ula:ulainstance
 24. Parameter Settings for Inferred Entity Instance: processador:processadorinstance|seg7:seg7instance0|altsyncram:WideOr0_rtl_0
 25. Parameter Settings for Inferred Entity Instance: processador:processadorinstance|seg7:seg7instance2|altsyncram:WideOr0_rtl_0
 26. Parameter Settings for Inferred Entity Instance: processador:processadorinstance|seg7:seg7instance3|altsyncram:WideOr0_rtl_0
 27. altsyncram Parameter Settings by Entity Instance
 28. Port Connectivity Checks: "processador:processadorinstance|seg7:seg7instance3"
 29. Port Connectivity Checks: "processador:processadorinstance|seg7:seg7instance2"
 30. Port Connectivity Checks: "processador:processadorinstance|seg7:seg7instance0"
 31. Port Connectivity Checks: "processador:processadorinstance|ula:ulainstance|op_xor:op_xorinstance"
 32. Port Connectivity Checks: "processador:processadorinstance|ula:ulainstance|op_or:op_orinstance"
 33. Port Connectivity Checks: "processador:processadorinstance|ula:ulainstance|op_and:op_andinstance"
 34. Port Connectivity Checks: "processador:processadorinstance|ula:ulainstance|subtrator:subtratorinstance"
 35. Port Connectivity Checks: "processador:processadorinstance|ula:ulainstance"
 36. Port Connectivity Checks: "processador:processadorinstance|dram:draminstance"
 37. Port Connectivity Checks: "processador:processadorinstance"
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                            ;
+------------------------------------+----------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Nov 22 18:01:06 2016              ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1.78 SJ Web Edition ;
; Revision Name                      ; processador                                        ;
; Top-level Entity Name              ; DE1_TOP                                            ;
; Family                             ; Cyclone II                                         ;
; Total logic elements               ; 129                                                ;
;     Total combinational functions  ; 99                                                 ;
;     Dedicated logic registers      ; 87                                                 ;
; Total registers                    ; 87                                                 ;
; Total pins                         ; 283                                                ;
; Total virtual pins                 ; 0                                                  ;
; Total memory bits                  ; 58                                                 ;
; Embedded Multiplier 9-bit elements ; 0                                                  ;
; Total PLLs                         ; 0                                                  ;
+------------------------------------+----------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; DE1_TOP            ; processador        ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                  ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                              ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+
; DE1_TOP.v                        ; yes             ; User Verilog HDL File        ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/DE1_TOP.v              ;         ;
; subtrator.v                      ; yes             ; User Verilog HDL File        ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/subtrator.v            ;         ;
; somador.v                        ; yes             ; User Verilog HDL File        ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/somador.v              ;         ;
; seg7.v                           ; yes             ; User Verilog HDL File        ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/seg7.v                 ;         ;
; program_rom.v                    ; yes             ; User Verilog HDL File        ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/program_rom.v          ;         ;
; processador.v                    ; yes             ; User Verilog HDL File        ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/processador.v          ;         ;
; op_xor.v                         ; yes             ; User Verilog HDL File        ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/op_xor.v               ;         ;
; op_or.v                          ; yes             ; User Verilog HDL File        ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/op_or.v                ;         ;
; op_and.v                         ; yes             ; User Verilog HDL File        ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/op_and.v               ;         ;
; ula.v                            ; yes             ; User Verilog HDL File        ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/ula.v                  ;         ;
; dram.v                           ; yes             ; User Wizard-Generated File   ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/dram.v                 ;         ;
; op_not.v                         ; yes             ; User Verilog HDL File        ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/op_not.v               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /opt/altera13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf                                         ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /opt/altera13.0sp1/quartus/libraries/megafunctions/stratix_ram_block.inc                                  ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /opt/altera13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc                                            ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /opt/altera13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc                                         ;         ;
; aglobal130.inc                   ; yes             ; Megafunction                 ; /opt/altera13.0sp1/quartus/libraries/megafunctions/aglobal130.inc                                         ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /opt/altera13.0sp1/quartus/libraries/megafunctions/a_rdenreg.inc                                          ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /opt/altera13.0sp1/quartus/libraries/megafunctions/altrom.inc                                             ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /opt/altera13.0sp1/quartus/libraries/megafunctions/altram.inc                                             ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /opt/altera13.0sp1/quartus/libraries/megafunctions/altdpram.inc                                           ;         ;
; db/altsyncram_r4a1.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/db/altsyncram_r4a1.tdf ;         ;
; db/altsyncram_rov.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/db/altsyncram_rov.tdf  ;         ;
; db/altsyncram_sov.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/db/altsyncram_sov.tdf  ;         ;
; db/altsyncram_tov.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/db/altsyncram_tov.tdf  ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary          ;
+---------------------------------------------+--------+
; Resource                                    ; Usage  ;
+---------------------------------------------+--------+
; Estimated Total logic elements              ; 129    ;
;                                             ;        ;
; Total combinational functions               ; 99     ;
; Logic element usage by number of LUT inputs ;        ;
;     -- 4 input functions                    ; 42     ;
;     -- 3 input functions                    ; 18     ;
;     -- <=2 input functions                  ; 39     ;
;                                             ;        ;
; Logic elements by mode                      ;        ;
;     -- normal mode                          ; 80     ;
;     -- arithmetic mode                      ; 19     ;
;                                             ;        ;
; Total registers                             ; 87     ;
;     -- Dedicated logic registers            ; 87     ;
;     -- I/O registers                        ; 0      ;
;                                             ;        ;
; I/O pins                                    ; 283    ;
; Total memory bits                           ; 58     ;
; Embedded Multiplier 9-bit elements          ; 0      ;
; Maximum fan-out node                        ; KEY[3] ;
; Maximum fan-out                             ; 116    ;
; Total fan-out                               ; 657    ;
; Average fan-out                             ; 1.32   ;
+---------------------------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                 ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                       ; Library Name ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE1_TOP                                     ; 99 (1)            ; 87 (0)       ; 58          ; 0            ; 0       ; 0         ; 283  ; 0            ; |DE1_TOP                                                                                                                  ; work         ;
;    |processador:processadorinstance|         ; 98 (67)           ; 87 (61)      ; 58          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance                                                                                  ; work         ;
;       |dram:draminstance|                    ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|dram:draminstance                                                                ; work         ;
;          |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|dram:draminstance|altsyncram:altsyncram_component                                ; work         ;
;             |altsyncram_r4a1:auto_generated| ; 0 (0)             ; 0 (0)        ; 16          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|dram:draminstance|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated ; work         ;
;       |program_rom:prominstance|             ; 10 (10)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|program_rom:prominstance                                                         ; work         ;
;       |seg7:seg7instance0|                   ; 0 (0)             ; 0 (0)        ; 14          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|seg7:seg7instance0                                                               ; work         ;
;          |altsyncram:WideOr0_rtl_0|          ; 0 (0)             ; 0 (0)        ; 14          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|seg7:seg7instance0|altsyncram:WideOr0_rtl_0                                      ; work         ;
;             |altsyncram_rov:auto_generated|  ; 0 (0)             ; 0 (0)        ; 14          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|seg7:seg7instance0|altsyncram:WideOr0_rtl_0|altsyncram_rov:auto_generated        ; work         ;
;       |seg7:seg7instance1|                   ; 1 (1)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|seg7:seg7instance1                                                               ; work         ;
;       |seg7:seg7instance2|                   ; 0 (0)             ; 0 (0)        ; 14          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|seg7:seg7instance2                                                               ; work         ;
;          |altsyncram:WideOr0_rtl_0|          ; 0 (0)             ; 0 (0)        ; 14          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|seg7:seg7instance2|altsyncram:WideOr0_rtl_0                                      ; work         ;
;             |altsyncram_sov:auto_generated|  ; 0 (0)             ; 0 (0)        ; 14          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|seg7:seg7instance2|altsyncram:WideOr0_rtl_0|altsyncram_sov:auto_generated        ; work         ;
;       |seg7:seg7instance3|                   ; 0 (0)             ; 0 (0)        ; 14          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|seg7:seg7instance3                                                               ; work         ;
;          |altsyncram:WideOr0_rtl_0|          ; 0 (0)             ; 0 (0)        ; 14          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|seg7:seg7instance3|altsyncram:WideOr0_rtl_0                                      ; work         ;
;             |altsyncram_tov:auto_generated|  ; 0 (0)             ; 0 (0)        ; 14          ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|seg7:seg7instance3|altsyncram:WideOr0_rtl_0|altsyncram_tov:auto_generated        ; work         ;
;       |ula:ulainstance|                      ; 20 (0)            ; 11 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|ula:ulainstance                                                                  ; work         ;
;          |op_and:op_andinstance|             ; 3 (3)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|ula:ulainstance|op_and:op_andinstance                                            ; work         ;
;          |somador:somadorinstance|           ; 5 (5)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|ula:ulainstance|somador:somadorinstance                                          ; work         ;
;          |subtrator:subtratorinstance|       ; 12 (12)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE1_TOP|processador:processadorinstance|ula:ulainstance|subtrator:subtratorinstance                                      ; work         ;
+----------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------------+
; Name                                                                                                                        ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                          ;
+-----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------------+
; processador:processadorinstance|dram:draminstance|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 256          ; 8            ; --           ; --           ; 2048 ; None                         ;
; processador:processadorinstance|seg7:seg7instance0|altsyncram:WideOr0_rtl_0|altsyncram_rov:auto_generated|ALTSYNCRAM        ; AUTO ; ROM         ; 16           ; 7            ; --           ; --           ; 112  ; processador.DE1_TOP0.rtl.mif ;
; processador:processadorinstance|seg7:seg7instance2|altsyncram:WideOr0_rtl_0|altsyncram_sov:auto_generated|ALTSYNCRAM        ; AUTO ; ROM         ; 16           ; 7            ; --           ; --           ; 112  ; processador.DE1_TOP1.rtl.mif ;
; processador:processadorinstance|seg7:seg7instance3|altsyncram:WideOr0_rtl_0|altsyncram_tov:auto_generated|ALTSYNCRAM        ; AUTO ; ROM         ; 16           ; 7            ; --           ; --           ; 112  ; processador.DE1_TOP2.rtl.mif ;
+-----------------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+------+------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                            ; IP Include File                                                                           ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------+
; Altera ; RAM: 1-PORT  ; 13.0    ; N/A          ; N/A          ; |DE1_TOP|processador:processadorinstance|dram:draminstance ; /home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/dram.v ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------+-------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                        ;
+---------------------------------------------+---------------------------------------------+
; Register name                               ; Reason for Removal                          ;
+---------------------------------------------+---------------------------------------------+
; processador:processadorinstance|OPCODE[2]   ; Stuck at GND due to stuck port data_in      ;
; processador:processadorinstance|disp0[0..3] ; Stuck at GND due to stuck port clock_enable ;
; processador:processadorinstance|disp1[0..3] ; Stuck at GND due to stuck port clock_enable ;
; processador:processadorinstance|disp2[0..3] ; Stuck at GND due to stuck port clock_enable ;
; processador:processadorinstance|disp3[0..3] ; Stuck at GND due to stuck port clock_enable ;
; processador:processadorinstance|REGC[0..2]  ; Lost fanout                                 ;
; processador:processadorinstance|REGA[3]     ; Lost fanout                                 ;
; processador:processadorinstance|REGC[3]     ; Lost fanout                                 ;
; processador:processadorinstance|REGA[4]     ; Lost fanout                                 ;
; processador:processadorinstance|REGC[4]     ; Lost fanout                                 ;
; processador:processadorinstance|REGA[5]     ; Lost fanout                                 ;
; processador:processadorinstance|REGC[5]     ; Lost fanout                                 ;
; processador:processadorinstance|REGA[6]     ; Lost fanout                                 ;
; processador:processadorinstance|REGC[6]     ; Lost fanout                                 ;
; processador:processadorinstance|REGA[7]     ; Lost fanout                                 ;
; processador:processadorinstance|REGC[7]     ; Lost fanout                                 ;
; processador:processadorinstance|MADDR[0..7] ; Lost fanout                                 ;
; processador:processadorinstance|ACC2[5..7]  ; Lost fanout                                 ;
; processador:processadorinstance|REGA[1]     ; Stuck at GND due to stuck port data_in      ;
; processador:processadorinstance|REGA[0,2]   ; Stuck at GND due to stuck port clock_enable ;
; Total Number of Removed Registers = 44      ;                                             ;
+---------------------------------------------+---------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                 ;
+-------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                             ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; processador:processadorinstance|OPCODE[2] ; Stuck at GND              ; processador:processadorinstance|disp0[3], processador:processadorinstance|disp0[2], ;
;                                           ; due to stuck port data_in ; processador:processadorinstance|disp0[1], processador:processadorinstance|disp0[0], ;
;                                           ;                           ; processador:processadorinstance|disp1[3], processador:processadorinstance|disp1[2], ;
;                                           ;                           ; processador:processadorinstance|disp1[1], processador:processadorinstance|disp1[0], ;
;                                           ;                           ; processador:processadorinstance|disp2[3], processador:processadorinstance|disp2[2], ;
;                                           ;                           ; processador:processadorinstance|disp2[1], processador:processadorinstance|disp2[0], ;
;                                           ;                           ; processador:processadorinstance|disp3[3], processador:processadorinstance|disp3[2], ;
;                                           ;                           ; processador:processadorinstance|disp3[1], processador:processadorinstance|disp3[0], ;
;                                           ;                           ; processador:processadorinstance|REGA[1], processador:processadorinstance|REGA[0],   ;
;                                           ;                           ; processador:processadorinstance|REGA[2]                                             ;
+-------------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 87    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 2     ;
; Number of registers using Asynchronous Clear ; 37    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 43    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+---------------------------------------------------+
; Inverted Register Statistics                      ;
+-----------------------------------------+---------+
; Inverted Register                       ; Fan out ;
+-----------------------------------------+---------+
; processador:processadorinstance|LEDR[0] ; 1       ;
; processador:processadorinstance|LEDR[1] ; 1       ;
; processador:processadorinstance|LEDR[2] ; 1       ;
; processador:processadorinstance|LEDR[3] ; 1       ;
; processador:processadorinstance|LEDR[4] ; 1       ;
; processador:processadorinstance|LEDR[5] ; 1       ;
; processador:processadorinstance|LEDR[6] ; 1       ;
; processador:processadorinstance|LEDR[7] ; 1       ;
; Total number of inverted registers = 8  ;         ;
+-----------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                                                               ;
+------------------------------------------------------------------+------------------------------------------------------------------+------+
; Register Name                                                    ; Megafunction                                                     ; Type ;
+------------------------------------------------------------------+------------------------------------------------------------------+------+
; processador:processadorinstance|seg7:seg7instance0|hex_out[0..6] ; processador:processadorinstance|seg7:seg7instance0|WideOr0_rtl_0 ; ROM  ;
; processador:processadorinstance|seg7:seg7instance2|hex_out[0..6] ; processador:processadorinstance|seg7:seg7instance2|WideOr0_rtl_0 ; ROM  ;
; processador:processadorinstance|seg7:seg7instance3|hex_out[0..6] ; processador:processadorinstance|seg7:seg7instance3|WideOr0_rtl_0 ; ROM  ;
+------------------------------------------------------------------+------------------------------------------------------------------+------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |DE1_TOP|processador:processadorinstance|LEDG[0] ;
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |DE1_TOP|processador:processadorinstance|ACC2[7] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |DE1_TOP|processador:processadorinstance|ACC2[2] ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |DE1_TOP|processador:processadorinstance|data[7] ;
; 11:1               ; 2 bits    ; 14 LEs        ; 8 LEs                ; 6 LEs                  ; Yes        ; |DE1_TOP|processador:processadorinstance|data[4] ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |DE1_TOP|processador:processadorinstance|REGA[0] ;
; 10:1               ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |DE1_TOP|processador:processadorinstance|REGB[3] ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |DE1_TOP|processador:processadorinstance|REGB[2] ;
; 10:1               ; 6 bits    ; 36 LEs        ; 6 LEs                ; 30 LEs                 ; Yes        ; |DE1_TOP|processador:processadorinstance|ACC[7]  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 2 LEs                ; 10 LEs                 ; Yes        ; |DE1_TOP|processador:processadorinstance|ACC[0]  ;
; 9:1                ; 3 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; No         ; |DE1_TOP|processador:processadorinstance|Mux18   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processador:processadorinstance|dram:draminstance|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                        ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                         ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processador:processadorinstance|seg7:seg7instance0|altsyncram:WideOr0_rtl_0|altsyncram_rov:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processador:processadorinstance|seg7:seg7instance2|altsyncram:WideOr0_rtl_0|altsyncram_sov:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for processador:processadorinstance|seg7:seg7instance3|altsyncram:WideOr0_rtl_0|altsyncram_tov:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------+


+------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processadorinstance ;
+----------------+-------+-----------------------------------------------------+
; Parameter Name ; Value ; Type                                                ;
+----------------+-------+-----------------------------------------------------+
; NOP            ; 0000  ; Unsigned Binary                                     ;
; ADD            ; 0001  ; Unsigned Binary                                     ;
; SUB            ; 0010  ; Unsigned Binary                                     ;
; AND            ; 0011  ; Unsigned Binary                                     ;
; OR             ; 0100  ; Unsigned Binary                                     ;
; NOT            ; 0101  ; Unsigned Binary                                     ;
; XOR            ; 0110  ; Unsigned Binary                                     ;
; CLEAR          ; 0111  ; Unsigned Binary                                     ;
; MOVE           ; 1000  ; Unsigned Binary                                     ;
; LOAD           ; 1001  ; Unsigned Binary                                     ;
; STORE          ; 1010  ; Unsigned Binary                                     ;
; PRINT          ; 1011  ; Unsigned Binary                                     ;
; PRINT7SEG      ; 1100  ; Unsigned Binary                                     ;
; JMP            ; 1101  ; Unsigned Binary                                     ;
+----------------+-------+-----------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processadorinstance|program_rom:prominstance ;
+----------------+-------+------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                         ;
+----------------+-------+------------------------------------------------------------------------------+
; NOP            ; 0000  ; Unsigned Binary                                                              ;
; ADD            ; 0001  ; Unsigned Binary                                                              ;
; SUB            ; 0010  ; Unsigned Binary                                                              ;
; AND            ; 0011  ; Unsigned Binary                                                              ;
; OR             ; 0100  ; Unsigned Binary                                                              ;
; NOT            ; 0101  ; Unsigned Binary                                                              ;
; XOR            ; 0110  ; Unsigned Binary                                                              ;
; CLEAR          ; 0111  ; Unsigned Binary                                                              ;
; MOVE           ; 1000  ; Unsigned Binary                                                              ;
; LOAD           ; 1001  ; Unsigned Binary                                                              ;
; STORE          ; 1010  ; Unsigned Binary                                                              ;
; PRINT          ; 1011  ; Unsigned Binary                                                              ;
; JMP            ; 1100  ; Unsigned Binary                                                              ;
+----------------+-------+------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processadorinstance|dram:draminstance|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                               ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                            ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                            ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                     ;
; WIDTHAD_A                          ; 8                    ; Signed Integer                                                     ;
; NUMWORDS_A                         ; 256                  ; Signed Integer                                                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                            ;
; WIDTH_B                            ; 1                    ; Untyped                                                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                            ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                            ;
; DEVICE_FAMILY                      ; Cyclone II           ; Untyped                                                            ;
; CBXI_PARAMETER                     ; altsyncram_r4a1      ; Untyped                                                            ;
+------------------------------------+----------------------+--------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: processador:processadorinstance|ula:ulainstance ;
+----------------+-------+---------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                ;
+----------------+-------+---------------------------------------------------------------------+
; ADD            ; 0001  ; Unsigned Binary                                                     ;
; SUB            ; 0010  ; Unsigned Binary                                                     ;
; AND            ; 0011  ; Unsigned Binary                                                     ;
; OR             ; 0100  ; Unsigned Binary                                                     ;
; NOT            ; 0101  ; Unsigned Binary                                                     ;
; XOR            ; 0110  ; Unsigned Binary                                                     ;
+----------------+-------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:processadorinstance|seg7:seg7instance0|altsyncram:WideOr0_rtl_0 ;
+------------------------------------+------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                     ;
+------------------------------------+------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                                  ;
; WIDTH_A                            ; 7                            ; Untyped                                                  ;
; WIDTHAD_A                          ; 4                            ; Untyped                                                  ;
; NUMWORDS_A                         ; 16                           ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                  ;
; WIDTH_B                            ; 1                            ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                  ;
; INIT_FILE                          ; processador.DE1_TOP0.rtl.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone II                   ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_rov               ; Untyped                                                  ;
+------------------------------------+------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:processadorinstance|seg7:seg7instance2|altsyncram:WideOr0_rtl_0 ;
+------------------------------------+------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                     ;
+------------------------------------+------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                                  ;
; WIDTH_A                            ; 7                            ; Untyped                                                  ;
; WIDTHAD_A                          ; 4                            ; Untyped                                                  ;
; NUMWORDS_A                         ; 16                           ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                  ;
; WIDTH_B                            ; 1                            ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                  ;
; INIT_FILE                          ; processador.DE1_TOP1.rtl.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone II                   ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_sov               ; Untyped                                                  ;
+------------------------------------+------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: processador:processadorinstance|seg7:seg7instance3|altsyncram:WideOr0_rtl_0 ;
+------------------------------------+------------------------------+----------------------------------------------------------+
; Parameter Name                     ; Value                        ; Type                                                     ;
+------------------------------------+------------------------------+----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                            ; Untyped                                                  ;
; AUTO_CARRY_CHAINS                  ; ON                           ; AUTO_CARRY                                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                          ; IGNORE_CARRY                                             ;
; AUTO_CASCADE_CHAINS                ; ON                           ; AUTO_CASCADE                                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                          ; IGNORE_CASCADE                                           ;
; WIDTH_BYTEENA                      ; 1                            ; Untyped                                                  ;
; OPERATION_MODE                     ; ROM                          ; Untyped                                                  ;
; WIDTH_A                            ; 7                            ; Untyped                                                  ;
; WIDTHAD_A                          ; 4                            ; Untyped                                                  ;
; NUMWORDS_A                         ; 16                           ; Untyped                                                  ;
; OUTDATA_REG_A                      ; UNREGISTERED                 ; Untyped                                                  ;
; ADDRESS_ACLR_A                     ; NONE                         ; Untyped                                                  ;
; OUTDATA_ACLR_A                     ; NONE                         ; Untyped                                                  ;
; WRCONTROL_ACLR_A                   ; NONE                         ; Untyped                                                  ;
; INDATA_ACLR_A                      ; NONE                         ; Untyped                                                  ;
; BYTEENA_ACLR_A                     ; NONE                         ; Untyped                                                  ;
; WIDTH_B                            ; 1                            ; Untyped                                                  ;
; WIDTHAD_B                          ; 1                            ; Untyped                                                  ;
; NUMWORDS_B                         ; 1                            ; Untyped                                                  ;
; INDATA_REG_B                       ; CLOCK1                       ; Untyped                                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1                       ; Untyped                                                  ;
; RDCONTROL_REG_B                    ; CLOCK1                       ; Untyped                                                  ;
; ADDRESS_REG_B                      ; CLOCK1                       ; Untyped                                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED                 ; Untyped                                                  ;
; BYTEENA_REG_B                      ; CLOCK1                       ; Untyped                                                  ;
; INDATA_ACLR_B                      ; NONE                         ; Untyped                                                  ;
; WRCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                  ;
; ADDRESS_ACLR_B                     ; NONE                         ; Untyped                                                  ;
; OUTDATA_ACLR_B                     ; NONE                         ; Untyped                                                  ;
; RDCONTROL_ACLR_B                   ; NONE                         ; Untyped                                                  ;
; BYTEENA_ACLR_B                     ; NONE                         ; Untyped                                                  ;
; WIDTH_BYTEENA_A                    ; 1                            ; Untyped                                                  ;
; WIDTH_BYTEENA_B                    ; 1                            ; Untyped                                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                         ; Untyped                                                  ;
; BYTE_SIZE                          ; 8                            ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                    ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ         ; Untyped                                                  ;
; INIT_FILE                          ; processador.DE1_TOP2.rtl.mif ; Untyped                                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A                       ; Untyped                                                  ;
; MAXIMUM_DEPTH                      ; 0                            ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL                       ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN              ; Untyped                                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN              ; Untyped                                                  ;
; ENABLE_ECC                         ; FALSE                        ; Untyped                                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                        ; Untyped                                                  ;
; WIDTH_ECCSTATUS                    ; 3                            ; Untyped                                                  ;
; DEVICE_FAMILY                      ; Cyclone II                   ; Untyped                                                  ;
; CBXI_PARAMETER                     ; altsyncram_tov               ; Untyped                                                  ;
+------------------------------------+------------------------------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                              ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Name                                      ; Value                                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------------------+
; Number of entity instances                ; 4                                                                                 ;
; Entity Instance                           ; processador:processadorinstance|dram:draminstance|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                       ;
;     -- WIDTH_A                            ; 8                                                                                 ;
;     -- NUMWORDS_A                         ; 256                                                                               ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                            ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; processador:processadorinstance|seg7:seg7instance0|altsyncram:WideOr0_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 7                                                                                 ;
;     -- NUMWORDS_A                         ; 16                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; processador:processadorinstance|seg7:seg7instance2|altsyncram:WideOr0_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 7                                                                                 ;
;     -- NUMWORDS_A                         ; 16                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
; Entity Instance                           ; processador:processadorinstance|seg7:seg7instance3|altsyncram:WideOr0_rtl_0       ;
;     -- OPERATION_MODE                     ; ROM                                                                               ;
;     -- WIDTH_A                            ; 7                                                                                 ;
;     -- NUMWORDS_A                         ; 16                                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                 ;
;     -- NUMWORDS_B                         ; 1                                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                            ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                      ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                              ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                         ;
+-------------------------------------------+-----------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processadorinstance|seg7:seg7instance3"                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sinal     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sinal[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processadorinstance|seg7:seg7instance2"                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sinal     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sinal[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processadorinstance|seg7:seg7instance0"                                                                                                                                    ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type  ; Severity ; Details                                                                                                                                                                            ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sinal     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; sinal[-1] ; Input ; Info     ; Stuck at GND                                                                                                                                                                       ;
+-----------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processadorinstance|ula:ulainstance|op_xor:op_xorinstance"                                                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out  ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processadorinstance|ula:ulainstance|op_or:op_orinstance"                                                                                                             ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out  ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processadorinstance|ula:ulainstance|op_and:op_andinstance"                                                                                                           ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (3 bits) it drives.  The 5 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out  ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (8 bits) it drives.  The 4 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processadorinstance|ula:ulainstance|subtrator:subtratorinstance"                                                                                                     ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                                          ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; b    ; Input  ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; out  ; Output ; Warning  ; Output or bidir port (5 bits) is smaller than the port expression (8 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND.            ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processadorinstance|ula:ulainstance"                                     ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                             ;
+-------+--------+----------+-------------------------------------------------------------------------------------+
; carry ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processadorinstance|dram:draminstance"                                                                                                ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                         ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (8 bits) it drives.  Extra input bit(s) "address[7..1]" will be connected to GND. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "processador:processadorinstance"                                                                                                                                        ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port  ; Type   ; Severity ; Details                                                                                                                                                                ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; LEDG  ; Output ; Warning  ; Output or bidir port (3 bits) is smaller than the port expression (8 bits) it drives.  The 5 most-significant bit(s) in the port expression will be connected to GND.  ;
; LEDR  ; Output ; Warning  ; Output or bidir port (8 bits) is smaller than the port expression (10 bits) it drives.  The 2 most-significant bit(s) in the port expression will be connected to GND. ;
; disp0 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; disp1 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; disp2 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
; disp3 ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                               ;
+-------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1.78 SJ Web Edition
    Info: Processing started: Tue Nov 22 18:01:04 2016
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off processador -c processador
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 1 design units, including 1 entities, in source file DE1_TOP.v
    Info (12023): Found entity 1: DE1_TOP
Info (12021): Found 1 design units, including 1 entities, in source file subtrator.v
    Info (12023): Found entity 1: subtrator
Info (12021): Found 1 design units, including 1 entities, in source file somador.v
    Info (12023): Found entity 1: somador
Info (12021): Found 1 design units, including 1 entities, in source file seg7.v
    Info (12023): Found entity 1: seg7
Info (12021): Found 1 design units, including 1 entities, in source file program_rom.v
    Info (12023): Found entity 1: program_rom
Info (12021): Found 1 design units, including 1 entities, in source file processador.v
    Info (12023): Found entity 1: processador
Info (12021): Found 1 design units, including 1 entities, in source file op_xor.v
    Info (12023): Found entity 1: op_xor
Info (12021): Found 1 design units, including 1 entities, in source file op_or.v
    Info (12023): Found entity 1: op_or
Info (12021): Found 1 design units, including 1 entities, in source file op_and.v
    Info (12023): Found entity 1: op_and
Info (12021): Found 1 design units, including 1 entities, in source file mult.v
    Info (12023): Found entity 1: mult
Info (12021): Found 1 design units, including 1 entities, in source file div.v
    Info (12023): Found entity 1: div
Info (12021): Found 1 design units, including 1 entities, in source file ula.v
    Info (12023): Found entity 1: ula
Info (12021): Found 1 design units, including 1 entities, in source file dram.v
    Info (12023): Found entity 1: dram
Info (12021): Found 1 design units, including 1 entities, in source file op_not.v
    Info (12023): Found entity 1: op_not
Info (12127): Elaborating entity "DE1_TOP" for the top level hierarchy
Warning (10034): Output port "DRAM_ADDR" at DE1_TOP.v(149) has no driver
Warning (10034): Output port "FL_ADDR" at DE1_TOP.v(162) has no driver
Warning (10034): Output port "SRAM_ADDR" at DE1_TOP.v(169) has no driver
Warning (10034): Output port "VGA_R" at DE1_TOP.v(194) has no driver
Warning (10034): Output port "VGA_G" at DE1_TOP.v(195) has no driver
Warning (10034): Output port "VGA_B" at DE1_TOP.v(196) has no driver
Warning (10034): Output port "UART_TXD" at DE1_TOP.v(145) has no driver
Warning (10034): Output port "DRAM_LDQM" at DE1_TOP.v(150) has no driver
Warning (10034): Output port "DRAM_UDQM" at DE1_TOP.v(151) has no driver
Warning (10034): Output port "DRAM_WE_N" at DE1_TOP.v(152) has no driver
Warning (10034): Output port "DRAM_CAS_N" at DE1_TOP.v(153) has no driver
Warning (10034): Output port "DRAM_RAS_N" at DE1_TOP.v(154) has no driver
Warning (10034): Output port "DRAM_CS_N" at DE1_TOP.v(155) has no driver
Warning (10034): Output port "DRAM_BA_0" at DE1_TOP.v(156) has no driver
Warning (10034): Output port "DRAM_BA_1" at DE1_TOP.v(157) has no driver
Warning (10034): Output port "DRAM_CLK" at DE1_TOP.v(158) has no driver
Warning (10034): Output port "DRAM_CKE" at DE1_TOP.v(159) has no driver
Warning (10034): Output port "FL_WE_N" at DE1_TOP.v(163) has no driver
Warning (10034): Output port "FL_RST_N" at DE1_TOP.v(164) has no driver
Warning (10034): Output port "FL_OE_N" at DE1_TOP.v(165) has no driver
Warning (10034): Output port "FL_CE_N" at DE1_TOP.v(166) has no driver
Warning (10034): Output port "SRAM_UB_N" at DE1_TOP.v(170) has no driver
Warning (10034): Output port "SRAM_LB_N" at DE1_TOP.v(171) has no driver
Warning (10034): Output port "SRAM_WE_N" at DE1_TOP.v(172) has no driver
Warning (10034): Output port "SRAM_CE_N" at DE1_TOP.v(173) has no driver
Warning (10034): Output port "SRAM_OE_N" at DE1_TOP.v(174) has no driver
Warning (10034): Output port "SD_CLK" at DE1_TOP.v(179) has no driver
Warning (10034): Output port "TDO" at DE1_TOP.v(190) has no driver
Warning (10034): Output port "I2C_SCLK" at DE1_TOP.v(182) has no driver
Warning (10034): Output port "VGA_HS" at DE1_TOP.v(192) has no driver
Warning (10034): Output port "VGA_VS" at DE1_TOP.v(193) has no driver
Warning (10034): Output port "AUD_DACDAT" at DE1_TOP.v(201) has no driver
Warning (10034): Output port "AUD_XCK" at DE1_TOP.v(203) has no driver
Info (12128): Elaborating entity "processador" for hierarchy "processador:processadorinstance"
Warning (10036): Verilog HDL or VHDL warning at processador.v(44): object "STDIN" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at processador.v(56): object "ZERO" assigned a value but never read
Critical Warning (10237): Verilog HDL warning at processador.v(124): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead
Warning (10230): Verilog HDL assignment warning at processador.v(133): truncated value with size 10 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at processador.v(206): truncated value with size 8 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at processador.v(219): truncated value with size 8 to match size of target (1)
Warning (10230): Verilog HDL assignment warning at processador.v(222): truncated value with size 16 to match size of target (8)
Warning (10230): Verilog HDL assignment warning at processador.v(245): truncated value with size 8 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at processador.v(246): truncated value with size 8 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at processador.v(247): truncated value with size 8 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at processador.v(248): truncated value with size 8 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at processador.v(249): truncated value with size 8 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at processador.v(250): truncated value with size 8 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at processador.v(251): truncated value with size 8 to match size of target (3)
Warning (10230): Verilog HDL assignment warning at processador.v(261): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at processador.v(262): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at processador.v(266): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at processador.v(267): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at processador.v(268): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at processador.v(269): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at processador.v(275): truncated value with size 8 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at processador.v(276): truncated value with size 8 to match size of target (4)
Info (12128): Elaborating entity "program_rom" for hierarchy "processador:processadorinstance|program_rom:prominstance"
Warning (10030): Net "prom.data_a" at program_rom.v(23) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "prom.waddr_a" at program_rom.v(23) has no driver or initial value, using a default initial value '0'
Warning (10030): Net "prom.we_a" at program_rom.v(23) has no driver or initial value, using a default initial value '0'
Info (12128): Elaborating entity "dram" for hierarchy "processador:processadorinstance|dram:draminstance"
Info (12128): Elaborating entity "altsyncram" for hierarchy "processador:processadorinstance|dram:draminstance|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "processador:processadorinstance|dram:draminstance|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "processador:processadorinstance|dram:draminstance|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "256"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "8"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_r4a1.tdf
    Info (12023): Found entity 1: altsyncram_r4a1
Info (12128): Elaborating entity "altsyncram_r4a1" for hierarchy "processador:processadorinstance|dram:draminstance|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated"
Info (12128): Elaborating entity "ula" for hierarchy "processador:processadorinstance|ula:ulainstance"
Warning (10240): Verilog HDL Always Construct warning at ula.v(66): inferring latch(es) for variable "carry", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "carry" at ula.v(66)
Info (12128): Elaborating entity "somador" for hierarchy "processador:processadorinstance|ula:ulainstance|somador:somadorinstance"
Info (12128): Elaborating entity "subtrator" for hierarchy "processador:processadorinstance|ula:ulainstance|subtrator:subtratorinstance"
Info (12128): Elaborating entity "op_and" for hierarchy "processador:processadorinstance|ula:ulainstance|op_and:op_andinstance"
Info (12128): Elaborating entity "op_or" for hierarchy "processador:processadorinstance|ula:ulainstance|op_or:op_orinstance"
Info (12128): Elaborating entity "op_not" for hierarchy "processador:processadorinstance|ula:ulainstance|op_not:op_notinstance"
Info (12128): Elaborating entity "op_xor" for hierarchy "processador:processadorinstance|ula:ulainstance|op_xor:op_xorinstance"
Info (12128): Elaborating entity "seg7" for hierarchy "processador:processadorinstance|seg7:seg7instance0"
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/home/gustavof/pem/pem_shared/sistemas digitais/Projeto 3 - Processador 16 bits v3/db/processador.ram0_program_rom_6a6cc5b0.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (19000): Inferred 3 megafunctions from design logic
    Info (276031): Inferred altsyncram megafunction from the following design logic: "processador:processadorinstance|seg7:seg7instance0|WideOr0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to processador.DE1_TOP0.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "processador:processadorinstance|seg7:seg7instance2|WideOr0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to processador.DE1_TOP1.rtl.mif
    Info (276031): Inferred altsyncram megafunction from the following design logic: "processador:processadorinstance|seg7:seg7instance3|WideOr0_rtl_0"
        Info (286033): Parameter OPERATION_MODE set to ROM
        Info (286033): Parameter WIDTH_A set to 7
        Info (286033): Parameter WIDTHAD_A set to 4
        Info (286033): Parameter NUMWORDS_A set to 16
        Info (286033): Parameter OUTDATA_REG_A set to UNREGISTERED
        Info (286033): Parameter RAM_BLOCK_TYPE set to AUTO
        Info (286033): Parameter INIT_FILE set to processador.DE1_TOP2.rtl.mif
Info (12130): Elaborated megafunction instantiation "processador:processadorinstance|seg7:seg7instance0|altsyncram:WideOr0_rtl_0"
Info (12133): Instantiated megafunction "processador:processadorinstance|seg7:seg7instance0|altsyncram:WideOr0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "processador.DE1_TOP0.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_rov.tdf
    Info (12023): Found entity 1: altsyncram_rov
Info (12130): Elaborated megafunction instantiation "processador:processadorinstance|seg7:seg7instance2|altsyncram:WideOr0_rtl_0"
Info (12133): Instantiated megafunction "processador:processadorinstance|seg7:seg7instance2|altsyncram:WideOr0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "processador.DE1_TOP1.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_sov.tdf
    Info (12023): Found entity 1: altsyncram_sov
Info (12130): Elaborated megafunction instantiation "processador:processadorinstance|seg7:seg7instance3|altsyncram:WideOr0_rtl_0"
Info (12133): Instantiated megafunction "processador:processadorinstance|seg7:seg7instance3|altsyncram:WideOr0_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "ROM"
    Info (12134): Parameter "WIDTH_A" = "7"
    Info (12134): Parameter "WIDTHAD_A" = "4"
    Info (12134): Parameter "NUMWORDS_A" = "16"
    Info (12134): Parameter "OUTDATA_REG_A" = "UNREGISTERED"
    Info (12134): Parameter "RAM_BLOCK_TYPE" = "AUTO"
    Info (12134): Parameter "INIT_FILE" = "processador.DE1_TOP2.rtl.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_tov.tdf
    Info (12023): Found entity 1: altsyncram_tov
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13039): The following bidir pins have no drivers
    Warning (13040): Bidir "SD_DAT3" has no driver
    Warning (13040): Bidir "SD_CMD" has no driver
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "UART_TXD" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "DRAM_LDQM" is stuck at GND
    Warning (13410): Pin "DRAM_UDQM" is stuck at GND
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND
    Warning (13410): Pin "DRAM_BA_0" is stuck at GND
    Warning (13410): Pin "DRAM_BA_1" is stuck at GND
    Warning (13410): Pin "DRAM_CLK" is stuck at GND
    Warning (13410): Pin "DRAM_CKE" is stuck at GND
    Warning (13410): Pin "FL_ADDR[0]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[1]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[2]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[3]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[4]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[5]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[6]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[7]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[8]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[9]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[10]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[11]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[12]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[13]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[14]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[15]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[16]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[17]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[18]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[19]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[20]" is stuck at GND
    Warning (13410): Pin "FL_ADDR[21]" is stuck at GND
    Warning (13410): Pin "FL_WE_N" is stuck at GND
    Warning (13410): Pin "FL_RST_N" is stuck at GND
    Warning (13410): Pin "FL_OE_N" is stuck at GND
    Warning (13410): Pin "FL_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[0]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[1]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[2]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[3]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[4]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[5]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[6]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[7]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[8]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[9]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[10]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[11]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[12]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[13]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[14]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[15]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[16]" is stuck at GND
    Warning (13410): Pin "SRAM_ADDR[17]" is stuck at GND
    Warning (13410): Pin "SRAM_UB_N" is stuck at GND
    Warning (13410): Pin "SRAM_LB_N" is stuck at GND
    Warning (13410): Pin "SRAM_WE_N" is stuck at GND
    Warning (13410): Pin "SRAM_CE_N" is stuck at GND
    Warning (13410): Pin "SRAM_OE_N" is stuck at GND
    Warning (13410): Pin "SD_CLK" is stuck at GND
    Warning (13410): Pin "TDO" is stuck at GND
    Warning (13410): Pin "I2C_SCLK" is stuck at GND
    Warning (13410): Pin "VGA_HS" is stuck at GND
    Warning (13410): Pin "VGA_VS" is stuck at GND
    Warning (13410): Pin "VGA_R[0]" is stuck at GND
    Warning (13410): Pin "VGA_R[1]" is stuck at GND
    Warning (13410): Pin "VGA_R[2]" is stuck at GND
    Warning (13410): Pin "VGA_R[3]" is stuck at GND
    Warning (13410): Pin "VGA_G[0]" is stuck at GND
    Warning (13410): Pin "VGA_G[1]" is stuck at GND
    Warning (13410): Pin "VGA_G[2]" is stuck at GND
    Warning (13410): Pin "VGA_G[3]" is stuck at GND
    Warning (13410): Pin "VGA_B[0]" is stuck at GND
    Warning (13410): Pin "VGA_B[1]" is stuck at GND
    Warning (13410): Pin "VGA_B[2]" is stuck at GND
    Warning (13410): Pin "VGA_B[3]" is stuck at GND
    Warning (13410): Pin "AUD_DACDAT" is stuck at GND
    Warning (13410): Pin "AUD_XCK" is stuck at GND
Info (17049): 24 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "processador:processadorinstance|seg7:seg7instance0|altsyncram:WideOr0_rtl_0|altsyncram_rov:auto_generated|ALTSYNCRAM"
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "processador:processadorinstance|seg7:seg7instance2|altsyncram:WideOr0_rtl_0|altsyncram_sov:auto_generated|ALTSYNCRAM"
Info (17036): Removed 3 MSB VCC or GND address nodes from RAM block "processador:processadorinstance|seg7:seg7instance3|altsyncram:WideOr0_rtl_0|altsyncram_tov:auto_generated|ALTSYNCRAM"
Info (17036): Removed 7 MSB VCC or GND address nodes from RAM block "processador:processadorinstance|dram:draminstance|altsyncram:altsyncram_component|altsyncram_r4a1:auto_generated|ALTSYNCRAM"
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 25 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_24[0]"
    Warning (15610): No output dependent on input pin "CLOCK_24[1]"
    Warning (15610): No output dependent on input pin "CLOCK_27[0]"
    Warning (15610): No output dependent on input pin "CLOCK_27[1]"
    Warning (15610): No output dependent on input pin "CLOCK_50"
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "UART_RXD"
    Warning (15610): No output dependent on input pin "TDI"
    Warning (15610): No output dependent on input pin "TCK"
    Warning (15610): No output dependent on input pin "TCS"
    Warning (15610): No output dependent on input pin "PS2_DAT"
    Warning (15610): No output dependent on input pin "PS2_CLK"
    Warning (15610): No output dependent on input pin "AUD_ADCDAT"
Info (21057): Implemented 450 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 27 input pins
    Info (21059): Implemented 137 output pins
    Info (21060): Implemented 119 bidirectional pins
    Info (21061): Implemented 138 logic cells
    Info (21064): Implemented 29 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 190 warnings
    Info: Peak virtual memory: 748 megabytes
    Info: Processing ended: Tue Nov 22 18:01:06 2016
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


