read -sv run_verilog_mid/adder_32b_9_84_6cefe744b95ce46917343a05aaa719a3.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_9_84_6cefe744b95ce46917343a05aaa719a3_yosys.v
