    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; LED
LED__0__MASK EQU 0x01
LED__0__PC EQU CYREG_PRT2_PC0
LED__0__PORT EQU 2
LED__0__SHIFT EQU 0
LED__AG EQU CYREG_PRT2_AG
LED__AMUX EQU CYREG_PRT2_AMUX
LED__BIE EQU CYREG_PRT2_BIE
LED__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LED__BYP EQU CYREG_PRT2_BYP
LED__CTL EQU CYREG_PRT2_CTL
LED__DM0 EQU CYREG_PRT2_DM0
LED__DM1 EQU CYREG_PRT2_DM1
LED__DM2 EQU CYREG_PRT2_DM2
LED__DR EQU CYREG_PRT2_DR
LED__INP_DIS EQU CYREG_PRT2_INP_DIS
LED__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT2_LCD_EN
LED__MASK EQU 0x01
LED__PORT EQU 2
LED__PRT EQU CYREG_PRT2_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LED__PS EQU CYREG_PRT2_PS
LED__SHIFT EQU 0
LED__SLW EQU CYREG_PRT2_SLW

; Pin1
Pin1__0__MASK EQU 0x01
Pin1__0__PC EQU CYREG_PRT0_PC0
Pin1__0__PORT EQU 0
Pin1__0__SHIFT EQU 0
Pin1__AG EQU CYREG_PRT0_AG
Pin1__AMUX EQU CYREG_PRT0_AMUX
Pin1__BIE EQU CYREG_PRT0_BIE
Pin1__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin1__BYP EQU CYREG_PRT0_BYP
Pin1__CTL EQU CYREG_PRT0_CTL
Pin1__DM0 EQU CYREG_PRT0_DM0
Pin1__DM1 EQU CYREG_PRT0_DM1
Pin1__DM2 EQU CYREG_PRT0_DM2
Pin1__DR EQU CYREG_PRT0_DR
Pin1__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin1__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin1__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin1__MASK EQU 0x01
Pin1__PORT EQU 0
Pin1__PRT EQU CYREG_PRT0_PRT
Pin1__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin1__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin1__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin1__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin1__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin1__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin1__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin1__PS EQU CYREG_PRT0_PS
Pin1__SHIFT EQU 0
Pin1__SLW EQU CYREG_PRT0_SLW

; Pin2
Pin2__0__MASK EQU 0x02
Pin2__0__PC EQU CYREG_PRT0_PC1
Pin2__0__PORT EQU 0
Pin2__0__SHIFT EQU 1
Pin2__AG EQU CYREG_PRT0_AG
Pin2__AMUX EQU CYREG_PRT0_AMUX
Pin2__BIE EQU CYREG_PRT0_BIE
Pin2__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin2__BYP EQU CYREG_PRT0_BYP
Pin2__CTL EQU CYREG_PRT0_CTL
Pin2__DM0 EQU CYREG_PRT0_DM0
Pin2__DM1 EQU CYREG_PRT0_DM1
Pin2__DM2 EQU CYREG_PRT0_DM2
Pin2__DR EQU CYREG_PRT0_DR
Pin2__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin2__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin2__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin2__MASK EQU 0x02
Pin2__PORT EQU 0
Pin2__PRT EQU CYREG_PRT0_PRT
Pin2__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin2__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin2__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin2__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin2__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin2__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin2__PS EQU CYREG_PRT0_PS
Pin2__SHIFT EQU 1
Pin2__SLW EQU CYREG_PRT0_SLW

; Pin4
Pin4__0__MASK EQU 0x08
Pin4__0__PC EQU CYREG_PRT0_PC3
Pin4__0__PORT EQU 0
Pin4__0__SHIFT EQU 3
Pin4__AG EQU CYREG_PRT0_AG
Pin4__AMUX EQU CYREG_PRT0_AMUX
Pin4__BIE EQU CYREG_PRT0_BIE
Pin4__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin4__BYP EQU CYREG_PRT0_BYP
Pin4__CTL EQU CYREG_PRT0_CTL
Pin4__DM0 EQU CYREG_PRT0_DM0
Pin4__DM1 EQU CYREG_PRT0_DM1
Pin4__DM2 EQU CYREG_PRT0_DM2
Pin4__DR EQU CYREG_PRT0_DR
Pin4__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin4__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin4__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin4__MASK EQU 0x08
Pin4__PORT EQU 0
Pin4__PRT EQU CYREG_PRT0_PRT
Pin4__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin4__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin4__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin4__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin4__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin4__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin4__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin4__PS EQU CYREG_PRT0_PS
Pin4__SHIFT EQU 3
Pin4__SLW EQU CYREG_PRT0_SLW

; Pin5
Pin5__0__MASK EQU 0x04
Pin5__0__PC EQU CYREG_PRT12_PC2
Pin5__0__PORT EQU 12
Pin5__0__SHIFT EQU 2
Pin5__AG EQU CYREG_PRT12_AG
Pin5__BIE EQU CYREG_PRT12_BIE
Pin5__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin5__BYP EQU CYREG_PRT12_BYP
Pin5__DM0 EQU CYREG_PRT12_DM0
Pin5__DM1 EQU CYREG_PRT12_DM1
Pin5__DM2 EQU CYREG_PRT12_DM2
Pin5__DR EQU CYREG_PRT12_DR
Pin5__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin5__MASK EQU 0x04
Pin5__PORT EQU 12
Pin5__PRT EQU CYREG_PRT12_PRT
Pin5__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin5__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin5__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin5__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin5__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin5__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin5__PS EQU CYREG_PRT12_PS
Pin5__SHIFT EQU 2
Pin5__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin5__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin5__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin5__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin5__SLW EQU CYREG_PRT12_SLW

; Pin9
Pin9__0__MASK EQU 0x20
Pin9__0__PC EQU CYREG_PRT12_PC5
Pin9__0__PORT EQU 12
Pin9__0__SHIFT EQU 5
Pin9__AG EQU CYREG_PRT12_AG
Pin9__BIE EQU CYREG_PRT12_BIE
Pin9__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin9__BYP EQU CYREG_PRT12_BYP
Pin9__DM0 EQU CYREG_PRT12_DM0
Pin9__DM1 EQU CYREG_PRT12_DM1
Pin9__DM2 EQU CYREG_PRT12_DM2
Pin9__DR EQU CYREG_PRT12_DR
Pin9__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin9__MASK EQU 0x20
Pin9__PORT EQU 12
Pin9__PRT EQU CYREG_PRT12_PRT
Pin9__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin9__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin9__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin9__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin9__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin9__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin9__PS EQU CYREG_PRT12_PS
Pin9__SHIFT EQU 5
Pin9__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin9__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin9__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin9__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin9__SLW EQU CYREG_PRT12_SLW

; Pin10
Pin10__0__MASK EQU 0x40
Pin10__0__PC EQU CYREG_PRT12_PC6
Pin10__0__PORT EQU 12
Pin10__0__SHIFT EQU 6
Pin10__AG EQU CYREG_PRT12_AG
Pin10__BIE EQU CYREG_PRT12_BIE
Pin10__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin10__BYP EQU CYREG_PRT12_BYP
Pin10__DM0 EQU CYREG_PRT12_DM0
Pin10__DM1 EQU CYREG_PRT12_DM1
Pin10__DM2 EQU CYREG_PRT12_DM2
Pin10__DR EQU CYREG_PRT12_DR
Pin10__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin10__MASK EQU 0x40
Pin10__PORT EQU 12
Pin10__PRT EQU CYREG_PRT12_PRT
Pin10__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin10__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin10__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin10__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin10__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin10__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin10__PS EQU CYREG_PRT12_PS
Pin10__SHIFT EQU 6
Pin10__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin10__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin10__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin10__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin10__SLW EQU CYREG_PRT12_SLW

; Pin11
Pin11__0__MASK EQU 0x80
Pin11__0__PC EQU CYREG_PRT12_PC7
Pin11__0__PORT EQU 12
Pin11__0__SHIFT EQU 7
Pin11__AG EQU CYREG_PRT12_AG
Pin11__BIE EQU CYREG_PRT12_BIE
Pin11__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Pin11__BYP EQU CYREG_PRT12_BYP
Pin11__DM0 EQU CYREG_PRT12_DM0
Pin11__DM1 EQU CYREG_PRT12_DM1
Pin11__DM2 EQU CYREG_PRT12_DM2
Pin11__DR EQU CYREG_PRT12_DR
Pin11__INP_DIS EQU CYREG_PRT12_INP_DIS
Pin11__MASK EQU 0x80
Pin11__PORT EQU 12
Pin11__PRT EQU CYREG_PRT12_PRT
Pin11__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Pin11__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Pin11__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Pin11__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Pin11__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Pin11__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Pin11__PS EQU CYREG_PRT12_PS
Pin11__SHIFT EQU 7
Pin11__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Pin11__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Pin11__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Pin11__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Pin11__SLW EQU CYREG_PRT12_SLW

; Pin12
Pin12__0__MASK EQU 0x80
Pin12__0__PC EQU CYREG_PRT1_PC7
Pin12__0__PORT EQU 1
Pin12__0__SHIFT EQU 7
Pin12__AG EQU CYREG_PRT1_AG
Pin12__AMUX EQU CYREG_PRT1_AMUX
Pin12__BIE EQU CYREG_PRT1_BIE
Pin12__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin12__BYP EQU CYREG_PRT1_BYP
Pin12__CTL EQU CYREG_PRT1_CTL
Pin12__DM0 EQU CYREG_PRT1_DM0
Pin12__DM1 EQU CYREG_PRT1_DM1
Pin12__DM2 EQU CYREG_PRT1_DM2
Pin12__DR EQU CYREG_PRT1_DR
Pin12__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin12__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin12__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin12__MASK EQU 0x80
Pin12__PORT EQU 1
Pin12__PRT EQU CYREG_PRT1_PRT
Pin12__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin12__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin12__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin12__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin12__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin12__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin12__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin12__PS EQU CYREG_PRT1_PS
Pin12__SHIFT EQU 7
Pin12__SLW EQU CYREG_PRT1_SLW

; Pin14
Pin14__0__MASK EQU 0x01
Pin14__0__PC EQU CYREG_PRT3_PC0
Pin14__0__PORT EQU 3
Pin14__0__SHIFT EQU 0
Pin14__AG EQU CYREG_PRT3_AG
Pin14__AMUX EQU CYREG_PRT3_AMUX
Pin14__BIE EQU CYREG_PRT3_BIE
Pin14__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin14__BYP EQU CYREG_PRT3_BYP
Pin14__CTL EQU CYREG_PRT3_CTL
Pin14__DM0 EQU CYREG_PRT3_DM0
Pin14__DM1 EQU CYREG_PRT3_DM1
Pin14__DM2 EQU CYREG_PRT3_DM2
Pin14__DR EQU CYREG_PRT3_DR
Pin14__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin14__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin14__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin14__MASK EQU 0x01
Pin14__PORT EQU 3
Pin14__PRT EQU CYREG_PRT3_PRT
Pin14__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin14__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin14__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin14__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin14__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin14__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin14__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin14__PS EQU CYREG_PRT3_PS
Pin14__SHIFT EQU 0
Pin14__SLW EQU CYREG_PRT3_SLW

; Pin15
Pin15__0__MASK EQU 0x02
Pin15__0__PC EQU CYREG_PRT3_PC1
Pin15__0__PORT EQU 3
Pin15__0__SHIFT EQU 1
Pin15__AG EQU CYREG_PRT3_AG
Pin15__AMUX EQU CYREG_PRT3_AMUX
Pin15__BIE EQU CYREG_PRT3_BIE
Pin15__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin15__BYP EQU CYREG_PRT3_BYP
Pin15__CTL EQU CYREG_PRT3_CTL
Pin15__DM0 EQU CYREG_PRT3_DM0
Pin15__DM1 EQU CYREG_PRT3_DM1
Pin15__DM2 EQU CYREG_PRT3_DM2
Pin15__DR EQU CYREG_PRT3_DR
Pin15__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin15__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin15__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin15__MASK EQU 0x02
Pin15__PORT EQU 3
Pin15__PRT EQU CYREG_PRT3_PRT
Pin15__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin15__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin15__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin15__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin15__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin15__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin15__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin15__PS EQU CYREG_PRT3_PS
Pin15__SHIFT EQU 1
Pin15__SLW EQU CYREG_PRT3_SLW

; Pin17
Pin17__0__MASK EQU 0x04
Pin17__0__PC EQU CYREG_PRT3_PC2
Pin17__0__PORT EQU 3
Pin17__0__SHIFT EQU 2
Pin17__AG EQU CYREG_PRT3_AG
Pin17__AMUX EQU CYREG_PRT3_AMUX
Pin17__BIE EQU CYREG_PRT3_BIE
Pin17__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin17__BYP EQU CYREG_PRT3_BYP
Pin17__CTL EQU CYREG_PRT3_CTL
Pin17__DM0 EQU CYREG_PRT3_DM0
Pin17__DM1 EQU CYREG_PRT3_DM1
Pin17__DM2 EQU CYREG_PRT3_DM2
Pin17__DR EQU CYREG_PRT3_DR
Pin17__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin17__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin17__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin17__MASK EQU 0x04
Pin17__PORT EQU 3
Pin17__PRT EQU CYREG_PRT3_PRT
Pin17__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin17__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin17__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin17__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin17__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin17__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin17__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin17__PS EQU CYREG_PRT3_PS
Pin17__SHIFT EQU 2
Pin17__SLW EQU CYREG_PRT3_SLW

; Pin18
Pin18__0__MASK EQU 0x08
Pin18__0__PC EQU CYREG_PRT3_PC3
Pin18__0__PORT EQU 3
Pin18__0__SHIFT EQU 3
Pin18__AG EQU CYREG_PRT3_AG
Pin18__AMUX EQU CYREG_PRT3_AMUX
Pin18__BIE EQU CYREG_PRT3_BIE
Pin18__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin18__BYP EQU CYREG_PRT3_BYP
Pin18__CTL EQU CYREG_PRT3_CTL
Pin18__DM0 EQU CYREG_PRT3_DM0
Pin18__DM1 EQU CYREG_PRT3_DM1
Pin18__DM2 EQU CYREG_PRT3_DM2
Pin18__DR EQU CYREG_PRT3_DR
Pin18__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin18__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin18__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin18__MASK EQU 0x08
Pin18__PORT EQU 3
Pin18__PRT EQU CYREG_PRT3_PRT
Pin18__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin18__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin18__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin18__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin18__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin18__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin18__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin18__PS EQU CYREG_PRT3_PS
Pin18__SHIFT EQU 3
Pin18__SLW EQU CYREG_PRT3_SLW

; Pin19
Pin19__0__MASK EQU 0x10
Pin19__0__PC EQU CYREG_PRT3_PC4
Pin19__0__PORT EQU 3
Pin19__0__SHIFT EQU 4
Pin19__AG EQU CYREG_PRT3_AG
Pin19__AMUX EQU CYREG_PRT3_AMUX
Pin19__BIE EQU CYREG_PRT3_BIE
Pin19__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin19__BYP EQU CYREG_PRT3_BYP
Pin19__CTL EQU CYREG_PRT3_CTL
Pin19__DM0 EQU CYREG_PRT3_DM0
Pin19__DM1 EQU CYREG_PRT3_DM1
Pin19__DM2 EQU CYREG_PRT3_DM2
Pin19__DR EQU CYREG_PRT3_DR
Pin19__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin19__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin19__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin19__MASK EQU 0x10
Pin19__PORT EQU 3
Pin19__PRT EQU CYREG_PRT3_PRT
Pin19__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin19__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin19__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin19__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin19__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin19__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin19__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin19__PS EQU CYREG_PRT3_PS
Pin19__SHIFT EQU 4
Pin19__SLW EQU CYREG_PRT3_SLW

; Pin20
Pin20__0__MASK EQU 0x20
Pin20__0__PC EQU CYREG_PRT3_PC5
Pin20__0__PORT EQU 3
Pin20__0__SHIFT EQU 5
Pin20__AG EQU CYREG_PRT3_AG
Pin20__AMUX EQU CYREG_PRT3_AMUX
Pin20__BIE EQU CYREG_PRT3_BIE
Pin20__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Pin20__BYP EQU CYREG_PRT3_BYP
Pin20__CTL EQU CYREG_PRT3_CTL
Pin20__DM0 EQU CYREG_PRT3_DM0
Pin20__DM1 EQU CYREG_PRT3_DM1
Pin20__DM2 EQU CYREG_PRT3_DM2
Pin20__DR EQU CYREG_PRT3_DR
Pin20__INP_DIS EQU CYREG_PRT3_INP_DIS
Pin20__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Pin20__LCD_EN EQU CYREG_PRT3_LCD_EN
Pin20__MASK EQU 0x20
Pin20__PORT EQU 3
Pin20__PRT EQU CYREG_PRT3_PRT
Pin20__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Pin20__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Pin20__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Pin20__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Pin20__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Pin20__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Pin20__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Pin20__PS EQU CYREG_PRT3_PS
Pin20__SHIFT EQU 5
Pin20__SLW EQU CYREG_PRT3_SLW

; Pin24
Pin24__0__MASK EQU 0x20
Pin24__0__PC EQU CYREG_PRT0_PC5
Pin24__0__PORT EQU 0
Pin24__0__SHIFT EQU 5
Pin24__AG EQU CYREG_PRT0_AG
Pin24__AMUX EQU CYREG_PRT0_AMUX
Pin24__BIE EQU CYREG_PRT0_BIE
Pin24__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin24__BYP EQU CYREG_PRT0_BYP
Pin24__CTL EQU CYREG_PRT0_CTL
Pin24__DM0 EQU CYREG_PRT0_DM0
Pin24__DM1 EQU CYREG_PRT0_DM1
Pin24__DM2 EQU CYREG_PRT0_DM2
Pin24__DR EQU CYREG_PRT0_DR
Pin24__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin24__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin24__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin24__MASK EQU 0x20
Pin24__PORT EQU 0
Pin24__PRT EQU CYREG_PRT0_PRT
Pin24__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin24__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin24__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin24__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin24__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin24__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin24__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin24__PS EQU CYREG_PRT0_PS
Pin24__SHIFT EQU 5
Pin24__SLW EQU CYREG_PRT0_SLW

; Pin25
Pin25__0__MASK EQU 0x40
Pin25__0__PC EQU CYREG_PRT0_PC6
Pin25__0__PORT EQU 0
Pin25__0__SHIFT EQU 6
Pin25__AG EQU CYREG_PRT0_AG
Pin25__AMUX EQU CYREG_PRT0_AMUX
Pin25__BIE EQU CYREG_PRT0_BIE
Pin25__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin25__BYP EQU CYREG_PRT0_BYP
Pin25__CTL EQU CYREG_PRT0_CTL
Pin25__DM0 EQU CYREG_PRT0_DM0
Pin25__DM1 EQU CYREG_PRT0_DM1
Pin25__DM2 EQU CYREG_PRT0_DM2
Pin25__DR EQU CYREG_PRT0_DR
Pin25__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin25__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin25__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin25__MASK EQU 0x40
Pin25__PORT EQU 0
Pin25__PRT EQU CYREG_PRT0_PRT
Pin25__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin25__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin25__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin25__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin25__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin25__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin25__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin25__PS EQU CYREG_PRT0_PS
Pin25__SHIFT EQU 6
Pin25__SLW EQU CYREG_PRT0_SLW

; Pin26
Pin26__0__MASK EQU 0x80
Pin26__0__PC EQU CYREG_PRT0_PC7
Pin26__0__PORT EQU 0
Pin26__0__SHIFT EQU 7
Pin26__AG EQU CYREG_PRT0_AG
Pin26__AMUX EQU CYREG_PRT0_AMUX
Pin26__BIE EQU CYREG_PRT0_BIE
Pin26__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin26__BYP EQU CYREG_PRT0_BYP
Pin26__CTL EQU CYREG_PRT0_CTL
Pin26__DM0 EQU CYREG_PRT0_DM0
Pin26__DM1 EQU CYREG_PRT0_DM1
Pin26__DM2 EQU CYREG_PRT0_DM2
Pin26__DR EQU CYREG_PRT0_DR
Pin26__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin26__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin26__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin26__MASK EQU 0x80
Pin26__PORT EQU 0
Pin26__PRT EQU CYREG_PRT0_PRT
Pin26__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin26__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin26__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin26__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin26__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin26__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin26__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin26__PS EQU CYREG_PRT0_PS
Pin26__SHIFT EQU 7
Pin26__SLW EQU CYREG_PRT0_SLW

; Pin27
Pin27__0__MASK EQU 0x40
Pin27__0__PC EQU CYREG_PRT1_PC6
Pin27__0__PORT EQU 1
Pin27__0__SHIFT EQU 6
Pin27__AG EQU CYREG_PRT1_AG
Pin27__AMUX EQU CYREG_PRT1_AMUX
Pin27__BIE EQU CYREG_PRT1_BIE
Pin27__BIT_MASK EQU CYREG_PRT1_BIT_MASK
Pin27__BYP EQU CYREG_PRT1_BYP
Pin27__CTL EQU CYREG_PRT1_CTL
Pin27__DM0 EQU CYREG_PRT1_DM0
Pin27__DM1 EQU CYREG_PRT1_DM1
Pin27__DM2 EQU CYREG_PRT1_DM2
Pin27__DR EQU CYREG_PRT1_DR
Pin27__INP_DIS EQU CYREG_PRT1_INP_DIS
Pin27__LCD_COM_SEG EQU CYREG_PRT1_LCD_COM_SEG
Pin27__LCD_EN EQU CYREG_PRT1_LCD_EN
Pin27__MASK EQU 0x40
Pin27__PORT EQU 1
Pin27__PRT EQU CYREG_PRT1_PRT
Pin27__PRTDSI__CAPS_SEL EQU CYREG_PRT1_CAPS_SEL
Pin27__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT1_DBL_SYNC_IN
Pin27__PRTDSI__OE_SEL0 EQU CYREG_PRT1_OE_SEL0
Pin27__PRTDSI__OE_SEL1 EQU CYREG_PRT1_OE_SEL1
Pin27__PRTDSI__OUT_SEL0 EQU CYREG_PRT1_OUT_SEL0
Pin27__PRTDSI__OUT_SEL1 EQU CYREG_PRT1_OUT_SEL1
Pin27__PRTDSI__SYNC_OUT EQU CYREG_PRT1_SYNC_OUT
Pin27__PS EQU CYREG_PRT1_PS
Pin27__SHIFT EQU 6
Pin27__SLW EQU CYREG_PRT1_SLW

; Pin29
Pin29__0__MASK EQU 0x10
Pin29__0__PC EQU CYREG_IO_PC_PRT15_PC4
Pin29__0__PORT EQU 15
Pin29__0__SHIFT EQU 4
Pin29__AG EQU CYREG_PRT15_AG
Pin29__AMUX EQU CYREG_PRT15_AMUX
Pin29__BIE EQU CYREG_PRT15_BIE
Pin29__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin29__BYP EQU CYREG_PRT15_BYP
Pin29__CTL EQU CYREG_PRT15_CTL
Pin29__DM0 EQU CYREG_PRT15_DM0
Pin29__DM1 EQU CYREG_PRT15_DM1
Pin29__DM2 EQU CYREG_PRT15_DM2
Pin29__DR EQU CYREG_PRT15_DR
Pin29__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin29__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin29__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin29__MASK EQU 0x10
Pin29__PORT EQU 15
Pin29__PRT EQU CYREG_PRT15_PRT
Pin29__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin29__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin29__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin29__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin29__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin29__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin29__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin29__PS EQU CYREG_PRT15_PS
Pin29__SHIFT EQU 4
Pin29__SLW EQU CYREG_PRT15_SLW

; Pin30
Pin30__0__MASK EQU 0x20
Pin30__0__PC EQU CYREG_IO_PC_PRT15_PC5
Pin30__0__PORT EQU 15
Pin30__0__SHIFT EQU 5
Pin30__AG EQU CYREG_PRT15_AG
Pin30__AMUX EQU CYREG_PRT15_AMUX
Pin30__BIE EQU CYREG_PRT15_BIE
Pin30__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Pin30__BYP EQU CYREG_PRT15_BYP
Pin30__CTL EQU CYREG_PRT15_CTL
Pin30__DM0 EQU CYREG_PRT15_DM0
Pin30__DM1 EQU CYREG_PRT15_DM1
Pin30__DM2 EQU CYREG_PRT15_DM2
Pin30__DR EQU CYREG_PRT15_DR
Pin30__INP_DIS EQU CYREG_PRT15_INP_DIS
Pin30__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Pin30__LCD_EN EQU CYREG_PRT15_LCD_EN
Pin30__MASK EQU 0x20
Pin30__PORT EQU 15
Pin30__PRT EQU CYREG_PRT15_PRT
Pin30__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Pin30__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Pin30__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Pin30__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Pin30__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Pin30__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Pin30__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Pin30__PS EQU CYREG_PRT15_PS
Pin30__SHIFT EQU 5
Pin30__SLW EQU CYREG_PRT15_SLW

; Pin31
Pin31__0__MASK EQU 0x80
Pin31__0__PC EQU CYREG_PRT2_PC7
Pin31__0__PORT EQU 2
Pin31__0__SHIFT EQU 7
Pin31__AG EQU CYREG_PRT2_AG
Pin31__AMUX EQU CYREG_PRT2_AMUX
Pin31__BIE EQU CYREG_PRT2_BIE
Pin31__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin31__BYP EQU CYREG_PRT2_BYP
Pin31__CTL EQU CYREG_PRT2_CTL
Pin31__DM0 EQU CYREG_PRT2_DM0
Pin31__DM1 EQU CYREG_PRT2_DM1
Pin31__DM2 EQU CYREG_PRT2_DM2
Pin31__DR EQU CYREG_PRT2_DR
Pin31__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin31__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin31__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin31__MASK EQU 0x80
Pin31__PORT EQU 2
Pin31__PRT EQU CYREG_PRT2_PRT
Pin31__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin31__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin31__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin31__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin31__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin31__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin31__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin31__PS EQU CYREG_PRT2_PS
Pin31__SHIFT EQU 7
Pin31__SLW EQU CYREG_PRT2_SLW

; Pin33
Pin33__0__MASK EQU 0x40
Pin33__0__PC EQU CYREG_PRT2_PC6
Pin33__0__PORT EQU 2
Pin33__0__SHIFT EQU 6
Pin33__AG EQU CYREG_PRT2_AG
Pin33__AMUX EQU CYREG_PRT2_AMUX
Pin33__BIE EQU CYREG_PRT2_BIE
Pin33__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin33__BYP EQU CYREG_PRT2_BYP
Pin33__CTL EQU CYREG_PRT2_CTL
Pin33__DM0 EQU CYREG_PRT2_DM0
Pin33__DM1 EQU CYREG_PRT2_DM1
Pin33__DM2 EQU CYREG_PRT2_DM2
Pin33__DR EQU CYREG_PRT2_DR
Pin33__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin33__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin33__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin33__MASK EQU 0x40
Pin33__PORT EQU 2
Pin33__PRT EQU CYREG_PRT2_PRT
Pin33__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin33__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin33__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin33__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin33__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin33__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin33__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin33__PS EQU CYREG_PRT2_PS
Pin33__SHIFT EQU 6
Pin33__SLW EQU CYREG_PRT2_SLW

; Pin34
Pin34__0__MASK EQU 0x20
Pin34__0__PC EQU CYREG_PRT2_PC5
Pin34__0__PORT EQU 2
Pin34__0__SHIFT EQU 5
Pin34__AG EQU CYREG_PRT2_AG
Pin34__AMUX EQU CYREG_PRT2_AMUX
Pin34__BIE EQU CYREG_PRT2_BIE
Pin34__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin34__BYP EQU CYREG_PRT2_BYP
Pin34__CTL EQU CYREG_PRT2_CTL
Pin34__DM0 EQU CYREG_PRT2_DM0
Pin34__DM1 EQU CYREG_PRT2_DM1
Pin34__DM2 EQU CYREG_PRT2_DM2
Pin34__DR EQU CYREG_PRT2_DR
Pin34__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin34__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin34__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin34__MASK EQU 0x20
Pin34__PORT EQU 2
Pin34__PRT EQU CYREG_PRT2_PRT
Pin34__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin34__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin34__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin34__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin34__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin34__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin34__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin34__PS EQU CYREG_PRT2_PS
Pin34__SHIFT EQU 5
Pin34__SLW EQU CYREG_PRT2_SLW

; Pin35
Pin35__0__MASK EQU 0x10
Pin35__0__PC EQU CYREG_PRT2_PC4
Pin35__0__PORT EQU 2
Pin35__0__SHIFT EQU 4
Pin35__AG EQU CYREG_PRT2_AG
Pin35__AMUX EQU CYREG_PRT2_AMUX
Pin35__BIE EQU CYREG_PRT2_BIE
Pin35__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin35__BYP EQU CYREG_PRT2_BYP
Pin35__CTL EQU CYREG_PRT2_CTL
Pin35__DM0 EQU CYREG_PRT2_DM0
Pin35__DM1 EQU CYREG_PRT2_DM1
Pin35__DM2 EQU CYREG_PRT2_DM2
Pin35__DR EQU CYREG_PRT2_DR
Pin35__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin35__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin35__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin35__MASK EQU 0x10
Pin35__PORT EQU 2
Pin35__PRT EQU CYREG_PRT2_PRT
Pin35__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin35__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin35__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin35__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin35__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin35__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin35__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin35__PS EQU CYREG_PRT2_PS
Pin35__SHIFT EQU 4
Pin35__SLW EQU CYREG_PRT2_SLW

; Pin37
Pin37__0__MASK EQU 0x08
Pin37__0__PC EQU CYREG_PRT2_PC3
Pin37__0__PORT EQU 2
Pin37__0__SHIFT EQU 3
Pin37__AG EQU CYREG_PRT2_AG
Pin37__AMUX EQU CYREG_PRT2_AMUX
Pin37__BIE EQU CYREG_PRT2_BIE
Pin37__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin37__BYP EQU CYREG_PRT2_BYP
Pin37__CTL EQU CYREG_PRT2_CTL
Pin37__DM0 EQU CYREG_PRT2_DM0
Pin37__DM1 EQU CYREG_PRT2_DM1
Pin37__DM2 EQU CYREG_PRT2_DM2
Pin37__DR EQU CYREG_PRT2_DR
Pin37__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin37__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin37__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin37__MASK EQU 0x08
Pin37__PORT EQU 2
Pin37__PRT EQU CYREG_PRT2_PRT
Pin37__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin37__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin37__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin37__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin37__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin37__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin37__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin37__PS EQU CYREG_PRT2_PS
Pin37__SHIFT EQU 3
Pin37__SLW EQU CYREG_PRT2_SLW

; Pin38
Pin38__0__MASK EQU 0x04
Pin38__0__PC EQU CYREG_PRT2_PC2
Pin38__0__PORT EQU 2
Pin38__0__SHIFT EQU 2
Pin38__AG EQU CYREG_PRT2_AG
Pin38__AMUX EQU CYREG_PRT2_AMUX
Pin38__BIE EQU CYREG_PRT2_BIE
Pin38__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin38__BYP EQU CYREG_PRT2_BYP
Pin38__CTL EQU CYREG_PRT2_CTL
Pin38__DM0 EQU CYREG_PRT2_DM0
Pin38__DM1 EQU CYREG_PRT2_DM1
Pin38__DM2 EQU CYREG_PRT2_DM2
Pin38__DR EQU CYREG_PRT2_DR
Pin38__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin38__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin38__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin38__MASK EQU 0x04
Pin38__PORT EQU 2
Pin38__PRT EQU CYREG_PRT2_PRT
Pin38__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin38__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin38__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin38__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin38__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin38__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin38__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin38__PS EQU CYREG_PRT2_PS
Pin38__SHIFT EQU 2
Pin38__SLW EQU CYREG_PRT2_SLW

; Pin39
Pin39__0__MASK EQU 0x02
Pin39__0__PC EQU CYREG_PRT2_PC1
Pin39__0__PORT EQU 2
Pin39__0__SHIFT EQU 1
Pin39__AG EQU CYREG_PRT2_AG
Pin39__AMUX EQU CYREG_PRT2_AMUX
Pin39__BIE EQU CYREG_PRT2_BIE
Pin39__BIT_MASK EQU CYREG_PRT2_BIT_MASK
Pin39__BYP EQU CYREG_PRT2_BYP
Pin39__CTL EQU CYREG_PRT2_CTL
Pin39__DM0 EQU CYREG_PRT2_DM0
Pin39__DM1 EQU CYREG_PRT2_DM1
Pin39__DM2 EQU CYREG_PRT2_DM2
Pin39__DR EQU CYREG_PRT2_DR
Pin39__INP_DIS EQU CYREG_PRT2_INP_DIS
Pin39__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
Pin39__LCD_EN EQU CYREG_PRT2_LCD_EN
Pin39__MASK EQU 0x02
Pin39__PORT EQU 2
Pin39__PRT EQU CYREG_PRT2_PRT
Pin39__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
Pin39__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
Pin39__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
Pin39__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
Pin39__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
Pin39__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
Pin39__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
Pin39__PS EQU CYREG_PRT2_PS
Pin39__SHIFT EQU 1
Pin39__SLW EQU CYREG_PRT2_SLW

; Telit_ON
Telit_ON__0__MASK EQU 0x02
Telit_ON__0__PC EQU CYREG_IO_PC_PRT15_PC1
Telit_ON__0__PORT EQU 15
Telit_ON__0__SHIFT EQU 1
Telit_ON__AG EQU CYREG_PRT15_AG
Telit_ON__AMUX EQU CYREG_PRT15_AMUX
Telit_ON__BIE EQU CYREG_PRT15_BIE
Telit_ON__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Telit_ON__BYP EQU CYREG_PRT15_BYP
Telit_ON__CTL EQU CYREG_PRT15_CTL
Telit_ON__DM0 EQU CYREG_PRT15_DM0
Telit_ON__DM1 EQU CYREG_PRT15_DM1
Telit_ON__DM2 EQU CYREG_PRT15_DM2
Telit_ON__DR EQU CYREG_PRT15_DR
Telit_ON__INP_DIS EQU CYREG_PRT15_INP_DIS
Telit_ON__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Telit_ON__LCD_EN EQU CYREG_PRT15_LCD_EN
Telit_ON__MASK EQU 0x02
Telit_ON__PORT EQU 15
Telit_ON__PRT EQU CYREG_PRT15_PRT
Telit_ON__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Telit_ON__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Telit_ON__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Telit_ON__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Telit_ON__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Telit_ON__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Telit_ON__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Telit_ON__PS EQU CYREG_PRT15_PS
Telit_ON__SHIFT EQU 1
Telit_ON__SLW EQU CYREG_PRT15_SLW

; Telit_rx
Telit_rx__0__MASK EQU 0x80
Telit_rx__0__PC EQU CYREG_PRT3_PC7
Telit_rx__0__PORT EQU 3
Telit_rx__0__SHIFT EQU 7
Telit_rx__AG EQU CYREG_PRT3_AG
Telit_rx__AMUX EQU CYREG_PRT3_AMUX
Telit_rx__BIE EQU CYREG_PRT3_BIE
Telit_rx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Telit_rx__BYP EQU CYREG_PRT3_BYP
Telit_rx__CTL EQU CYREG_PRT3_CTL
Telit_rx__DM0 EQU CYREG_PRT3_DM0
Telit_rx__DM1 EQU CYREG_PRT3_DM1
Telit_rx__DM2 EQU CYREG_PRT3_DM2
Telit_rx__DR EQU CYREG_PRT3_DR
Telit_rx__INP_DIS EQU CYREG_PRT3_INP_DIS
Telit_rx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Telit_rx__LCD_EN EQU CYREG_PRT3_LCD_EN
Telit_rx__MASK EQU 0x80
Telit_rx__PORT EQU 3
Telit_rx__PRT EQU CYREG_PRT3_PRT
Telit_rx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Telit_rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Telit_rx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Telit_rx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Telit_rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Telit_rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Telit_rx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Telit_rx__PS EQU CYREG_PRT3_PS
Telit_rx__SHIFT EQU 7
Telit_rx__SLW EQU CYREG_PRT3_SLW

; Telit_tx
Telit_tx__0__MASK EQU 0x40
Telit_tx__0__PC EQU CYREG_PRT3_PC6
Telit_tx__0__PORT EQU 3
Telit_tx__0__SHIFT EQU 6
Telit_tx__AG EQU CYREG_PRT3_AG
Telit_tx__AMUX EQU CYREG_PRT3_AMUX
Telit_tx__BIE EQU CYREG_PRT3_BIE
Telit_tx__BIT_MASK EQU CYREG_PRT3_BIT_MASK
Telit_tx__BYP EQU CYREG_PRT3_BYP
Telit_tx__CTL EQU CYREG_PRT3_CTL
Telit_tx__DM0 EQU CYREG_PRT3_DM0
Telit_tx__DM1 EQU CYREG_PRT3_DM1
Telit_tx__DM2 EQU CYREG_PRT3_DM2
Telit_tx__DR EQU CYREG_PRT3_DR
Telit_tx__INP_DIS EQU CYREG_PRT3_INP_DIS
Telit_tx__LCD_COM_SEG EQU CYREG_PRT3_LCD_COM_SEG
Telit_tx__LCD_EN EQU CYREG_PRT3_LCD_EN
Telit_tx__MASK EQU 0x40
Telit_tx__PORT EQU 3
Telit_tx__PRT EQU CYREG_PRT3_PRT
Telit_tx__PRTDSI__CAPS_SEL EQU CYREG_PRT3_CAPS_SEL
Telit_tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT3_DBL_SYNC_IN
Telit_tx__PRTDSI__OE_SEL0 EQU CYREG_PRT3_OE_SEL0
Telit_tx__PRTDSI__OE_SEL1 EQU CYREG_PRT3_OE_SEL1
Telit_tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT3_OUT_SEL0
Telit_tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT3_OUT_SEL1
Telit_tx__PRTDSI__SYNC_OUT EQU CYREG_PRT3_SYNC_OUT
Telit_tx__PS EQU CYREG_PRT3_PS
Telit_tx__SHIFT EQU 6
Telit_tx__SLW EQU CYREG_PRT3_SLW

; Telit_PWR
Telit_PWR__0__MASK EQU 0x10
Telit_PWR__0__PC EQU CYREG_PRT0_PC4
Telit_PWR__0__PORT EQU 0
Telit_PWR__0__SHIFT EQU 4
Telit_PWR__AG EQU CYREG_PRT0_AG
Telit_PWR__AMUX EQU CYREG_PRT0_AMUX
Telit_PWR__BIE EQU CYREG_PRT0_BIE
Telit_PWR__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Telit_PWR__BYP EQU CYREG_PRT0_BYP
Telit_PWR__CTL EQU CYREG_PRT0_CTL
Telit_PWR__DM0 EQU CYREG_PRT0_DM0
Telit_PWR__DM1 EQU CYREG_PRT0_DM1
Telit_PWR__DM2 EQU CYREG_PRT0_DM2
Telit_PWR__DR EQU CYREG_PRT0_DR
Telit_PWR__INP_DIS EQU CYREG_PRT0_INP_DIS
Telit_PWR__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Telit_PWR__LCD_EN EQU CYREG_PRT0_LCD_EN
Telit_PWR__MASK EQU 0x10
Telit_PWR__PORT EQU 0
Telit_PWR__PRT EQU CYREG_PRT0_PRT
Telit_PWR__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Telit_PWR__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Telit_PWR__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Telit_PWR__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Telit_PWR__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Telit_PWR__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Telit_PWR__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Telit_PWR__PS EQU CYREG_PRT0_PS
Telit_PWR__SHIFT EQU 4
Telit_PWR__SLW EQU CYREG_PRT0_SLW

; Telit_RST
Telit_RST__0__MASK EQU 0x01
Telit_RST__0__PC EQU CYREG_IO_PC_PRT15_PC0
Telit_RST__0__PORT EQU 15
Telit_RST__0__SHIFT EQU 0
Telit_RST__AG EQU CYREG_PRT15_AG
Telit_RST__AMUX EQU CYREG_PRT15_AMUX
Telit_RST__BIE EQU CYREG_PRT15_BIE
Telit_RST__BIT_MASK EQU CYREG_PRT15_BIT_MASK
Telit_RST__BYP EQU CYREG_PRT15_BYP
Telit_RST__CTL EQU CYREG_PRT15_CTL
Telit_RST__DM0 EQU CYREG_PRT15_DM0
Telit_RST__DM1 EQU CYREG_PRT15_DM1
Telit_RST__DM2 EQU CYREG_PRT15_DM2
Telit_RST__DR EQU CYREG_PRT15_DR
Telit_RST__INP_DIS EQU CYREG_PRT15_INP_DIS
Telit_RST__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
Telit_RST__LCD_EN EQU CYREG_PRT15_LCD_EN
Telit_RST__MASK EQU 0x01
Telit_RST__PORT EQU 15
Telit_RST__PRT EQU CYREG_PRT15_PRT
Telit_RST__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
Telit_RST__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
Telit_RST__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
Telit_RST__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
Telit_RST__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
Telit_RST__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
Telit_RST__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
Telit_RST__PS EQU CYREG_PRT15_PS
Telit_RST__SHIFT EQU 0
Telit_RST__SLW EQU CYREG_PRT15_SLW

; sleep_isr
sleep_isr__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
sleep_isr__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
sleep_isr__INTC_MASK EQU 0x04
sleep_isr__INTC_NUMBER EQU 2
sleep_isr__INTC_PRIOR_NUM EQU 7
sleep_isr__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_2
sleep_isr__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
sleep_isr__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Telit_UART_BUART
Telit_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Telit_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Telit_UART_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Telit_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB06_07_CTL
Telit_UART_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB06_07_CTL
Telit_UART_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Telit_UART_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Telit_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB06_07_MSK
Telit_UART_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB06_07_MSK
Telit_UART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Telit_UART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B1_UDB06_CTL
Telit_UART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Telit_UART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B1_UDB06_CTL
Telit_UART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B1_UDB06_ST_CTL
Telit_UART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Telit_UART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Telit_UART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B1_UDB06_MSK
Telit_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Telit_UART_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B1_UDB06_07_ST
Telit_UART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B1_UDB06_MSK
Telit_UART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Telit_UART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Telit_UART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Telit_UART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B1_UDB06_ST_CTL
Telit_UART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B1_UDB06_ST_CTL
Telit_UART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B1_UDB06_ST
Telit_UART_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B1_UDB06_07_A0
Telit_UART_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B1_UDB06_07_A1
Telit_UART_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B1_UDB06_07_D0
Telit_UART_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B1_UDB06_07_D1
Telit_UART_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_07_ACTL
Telit_UART_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B1_UDB06_07_F0
Telit_UART_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B1_UDB06_07_F1
Telit_UART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B1_UDB06_A0_A1
Telit_UART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B1_UDB06_A0
Telit_UART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B1_UDB06_A1
Telit_UART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B1_UDB06_D0_D1
Telit_UART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B1_UDB06_D0
Telit_UART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B1_UDB06_D1
Telit_UART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B1_UDB06_ACTL
Telit_UART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B1_UDB06_F0_F1
Telit_UART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B1_UDB06_F0
Telit_UART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B1_UDB06_F1
Telit_UART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Telit_UART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B1_UDB06_MSK_ACTL
Telit_UART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Telit_UART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB05_06_ST
Telit_UART_BUART_sRX_RxSts__3__MASK EQU 0x08
Telit_UART_BUART_sRX_RxSts__3__POS EQU 3
Telit_UART_BUART_sRX_RxSts__4__MASK EQU 0x10
Telit_UART_BUART_sRX_RxSts__4__POS EQU 4
Telit_UART_BUART_sRX_RxSts__5__MASK EQU 0x20
Telit_UART_BUART_sRX_RxSts__5__POS EQU 5
Telit_UART_BUART_sRX_RxSts__MASK EQU 0x38
Telit_UART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B1_UDB05_MSK
Telit_UART_BUART_sRX_RxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Telit_UART_BUART_sRX_RxSts__PER_ST_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Telit_UART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Telit_UART_BUART_sRX_RxSts__STATUS_CNT_REG EQU CYREG_B1_UDB05_ST_CTL
Telit_UART_BUART_sRX_RxSts__STATUS_CONTROL_REG EQU CYREG_B1_UDB05_ST_CTL
Telit_UART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B1_UDB05_ST
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B1_UDB04_05_A0
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B1_UDB04_05_A1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B1_UDB04_05_D0
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B1_UDB04_05_D1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B1_UDB04_05_F0
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B1_UDB04_05_F1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B1_UDB04_A0_A1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B1_UDB04_A0
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B1_UDB04_A1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B1_UDB04_D0_D1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B1_UDB04_D0
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B1_UDB04_D1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B1_UDB04_F0_F1
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B1_UDB04_F0
Telit_UART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B1_UDB04_F1
Telit_UART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB07_08_A0
Telit_UART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB07_08_A1
Telit_UART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB07_08_D0
Telit_UART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB07_08_D1
Telit_UART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB07_08_ACTL
Telit_UART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB07_08_F0
Telit_UART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB07_08_F1
Telit_UART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB07_A0_A1
Telit_UART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB07_A0
Telit_UART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB07_A1
Telit_UART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB07_D0_D1
Telit_UART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB07_D0
Telit_UART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB07_D1
Telit_UART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB07_ACTL
Telit_UART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB07_F0_F1
Telit_UART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB07_F0
Telit_UART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB07_F1
Telit_UART_BUART_sTX_TxSts__0__MASK EQU 0x01
Telit_UART_BUART_sTX_TxSts__0__POS EQU 0
Telit_UART_BUART_sTX_TxSts__1__MASK EQU 0x02
Telit_UART_BUART_sTX_TxSts__1__POS EQU 1
Telit_UART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_05_ACTL
Telit_UART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B1_UDB04_05_ST
Telit_UART_BUART_sTX_TxSts__2__MASK EQU 0x04
Telit_UART_BUART_sTX_TxSts__2__POS EQU 2
Telit_UART_BUART_sTX_TxSts__3__MASK EQU 0x08
Telit_UART_BUART_sTX_TxSts__3__POS EQU 3
Telit_UART_BUART_sTX_TxSts__MASK EQU 0x0F
Telit_UART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B1_UDB04_MSK
Telit_UART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B1_UDB04_ACTL
Telit_UART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B1_UDB04_ST

; Telit_UART_IntClock
Telit_UART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
Telit_UART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
Telit_UART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
Telit_UART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
Telit_UART_IntClock__INDEX EQU 0x00
Telit_UART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
Telit_UART_IntClock__PM_ACT_MSK EQU 0x01
Telit_UART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
Telit_UART_IntClock__PM_STBY_MSK EQU 0x01

; Telit_isr_rx
Telit_isr_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
Telit_isr_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
Telit_isr_rx__INTC_MASK EQU 0x01
Telit_isr_rx__INTC_NUMBER EQU 0
Telit_isr_rx__INTC_PRIOR_NUM EQU 7
Telit_isr_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
Telit_isr_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
Telit_isr_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; VBAT_READ_EN
VBAT_READ_EN__0__MASK EQU 0x02
VBAT_READ_EN__0__PC EQU CYREG_PRT12_PC1
VBAT_READ_EN__0__PORT EQU 12
VBAT_READ_EN__0__SHIFT EQU 1
VBAT_READ_EN__AG EQU CYREG_PRT12_AG
VBAT_READ_EN__BIE EQU CYREG_PRT12_BIE
VBAT_READ_EN__BIT_MASK EQU CYREG_PRT12_BIT_MASK
VBAT_READ_EN__BYP EQU CYREG_PRT12_BYP
VBAT_READ_EN__DM0 EQU CYREG_PRT12_DM0
VBAT_READ_EN__DM1 EQU CYREG_PRT12_DM1
VBAT_READ_EN__DM2 EQU CYREG_PRT12_DM2
VBAT_READ_EN__DR EQU CYREG_PRT12_DR
VBAT_READ_EN__INP_DIS EQU CYREG_PRT12_INP_DIS
VBAT_READ_EN__MASK EQU 0x02
VBAT_READ_EN__PORT EQU 12
VBAT_READ_EN__PRT EQU CYREG_PRT12_PRT
VBAT_READ_EN__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
VBAT_READ_EN__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
VBAT_READ_EN__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
VBAT_READ_EN__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
VBAT_READ_EN__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
VBAT_READ_EN__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
VBAT_READ_EN__PS EQU CYREG_PRT12_PS
VBAT_READ_EN__SHIFT EQU 1
VBAT_READ_EN__SIO_CFG EQU CYREG_PRT12_SIO_CFG
VBAT_READ_EN__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
VBAT_READ_EN__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
VBAT_READ_EN__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
VBAT_READ_EN__SLW EQU CYREG_PRT12_SLW

; Ultrasonic_ON
Ultrasonic_ON__0__MASK EQU 0x10
Ultrasonic_ON__0__PC EQU CYREG_PRT12_PC4
Ultrasonic_ON__0__PORT EQU 12
Ultrasonic_ON__0__SHIFT EQU 4
Ultrasonic_ON__AG EQU CYREG_PRT12_AG
Ultrasonic_ON__BIE EQU CYREG_PRT12_BIE
Ultrasonic_ON__BIT_MASK EQU CYREG_PRT12_BIT_MASK
Ultrasonic_ON__BYP EQU CYREG_PRT12_BYP
Ultrasonic_ON__DM0 EQU CYREG_PRT12_DM0
Ultrasonic_ON__DM1 EQU CYREG_PRT12_DM1
Ultrasonic_ON__DM2 EQU CYREG_PRT12_DM2
Ultrasonic_ON__DR EQU CYREG_PRT12_DR
Ultrasonic_ON__INP_DIS EQU CYREG_PRT12_INP_DIS
Ultrasonic_ON__MASK EQU 0x10
Ultrasonic_ON__PORT EQU 12
Ultrasonic_ON__PRT EQU CYREG_PRT12_PRT
Ultrasonic_ON__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
Ultrasonic_ON__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
Ultrasonic_ON__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
Ultrasonic_ON__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
Ultrasonic_ON__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
Ultrasonic_ON__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
Ultrasonic_ON__PS EQU CYREG_PRT12_PS
Ultrasonic_ON__SHIFT EQU 4
Ultrasonic_ON__SIO_CFG EQU CYREG_PRT12_SIO_CFG
Ultrasonic_ON__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
Ultrasonic_ON__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
Ultrasonic_ON__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
Ultrasonic_ON__SLW EQU CYREG_PRT12_SLW

; uart_ultrasonic_BUART
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB05_06_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB05_06_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB05_06_MSK
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB05_06_MSK
uart_ultrasonic_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB05_06_MSK
uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB05_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB05_ST_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB05_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB05_ST_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB05_MSK
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG EQU CYREG_B0_UDB05_06_ST
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB05_MSK
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB05_ST_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB05_ST_CTL
uart_ultrasonic_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB05_ST
uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB05_06_A0
uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB05_06_A1
uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB05_06_D0
uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB05_06_D1
uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_06_ACTL
uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB05_06_F0
uart_ultrasonic_BUART_sRX_RxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB05_06_F1
uart_ultrasonic_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB05_A0_A1
uart_ultrasonic_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB05_A0
uart_ultrasonic_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB05_A1
uart_ultrasonic_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB05_D0_D1
uart_ultrasonic_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB05_D0
uart_ultrasonic_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB05_D1
uart_ultrasonic_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB05_ACTL
uart_ultrasonic_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB05_F0_F1
uart_ultrasonic_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB05_F0
uart_ultrasonic_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB05_F1
uart_ultrasonic_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
uart_ultrasonic_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB05_MSK_ACTL
uart_ultrasonic_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_07_ACTL
uart_ultrasonic_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB06_07_ST
uart_ultrasonic_BUART_sRX_RxSts__3__MASK EQU 0x08
uart_ultrasonic_BUART_sRX_RxSts__3__POS EQU 3
uart_ultrasonic_BUART_sRX_RxSts__4__MASK EQU 0x10
uart_ultrasonic_BUART_sRX_RxSts__4__POS EQU 4
uart_ultrasonic_BUART_sRX_RxSts__5__MASK EQU 0x20
uart_ultrasonic_BUART_sRX_RxSts__5__POS EQU 5
uart_ultrasonic_BUART_sRX_RxSts__MASK EQU 0x38
uart_ultrasonic_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB06_MSK
uart_ultrasonic_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB06_ACTL
uart_ultrasonic_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB06_ST

; uart_ultrasonic_IntClock
uart_ultrasonic_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG1_CFG0
uart_ultrasonic_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG1_CFG1
uart_ultrasonic_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG1_CFG2
uart_ultrasonic_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
uart_ultrasonic_IntClock__INDEX EQU 0x01
uart_ultrasonic_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
uart_ultrasonic_IntClock__PM_ACT_MSK EQU 0x02
uart_ultrasonic_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
uart_ultrasonic_IntClock__PM_STBY_MSK EQU 0x02

; Telit_ControlReg
Telit_ControlReg_Sync_ctrl_reg__0__MASK EQU 0x01
Telit_ControlReg_Sync_ctrl_reg__0__POS EQU 0
Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_06_ACTL
Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Telit_ControlReg_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Telit_ControlReg_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B1_UDB05_06_CTL
Telit_ControlReg_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B1_UDB05_06_CTL
Telit_ControlReg_Sync_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Telit_ControlReg_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Telit_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B1_UDB05_06_MSK
Telit_ControlReg_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B1_UDB05_06_MSK
Telit_ControlReg_Sync_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B1_UDB05_ACTL
Telit_ControlReg_Sync_ctrl_reg__CONTROL_REG EQU CYREG_B1_UDB05_CTL
Telit_ControlReg_Sync_ctrl_reg__CONTROL_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Telit_ControlReg_Sync_ctrl_reg__COUNT_REG EQU CYREG_B1_UDB05_CTL
Telit_ControlReg_Sync_ctrl_reg__COUNT_ST_REG EQU CYREG_B1_UDB05_ST_CTL
Telit_ControlReg_Sync_ctrl_reg__MASK EQU 0x01
Telit_ControlReg_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Telit_ControlReg_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B1_UDB05_MSK_ACTL
Telit_ControlReg_Sync_ctrl_reg__PERIOD_REG EQU CYREG_B1_UDB05_MSK

; ultrasonic_uart_rx
ultrasonic_uart_rx__0__MASK EQU 0x08
ultrasonic_uart_rx__0__PC EQU CYREG_PRT12_PC3
ultrasonic_uart_rx__0__PORT EQU 12
ultrasonic_uart_rx__0__SHIFT EQU 3
ultrasonic_uart_rx__AG EQU CYREG_PRT12_AG
ultrasonic_uart_rx__BIE EQU CYREG_PRT12_BIE
ultrasonic_uart_rx__BIT_MASK EQU CYREG_PRT12_BIT_MASK
ultrasonic_uart_rx__BYP EQU CYREG_PRT12_BYP
ultrasonic_uart_rx__DM0 EQU CYREG_PRT12_DM0
ultrasonic_uart_rx__DM1 EQU CYREG_PRT12_DM1
ultrasonic_uart_rx__DM2 EQU CYREG_PRT12_DM2
ultrasonic_uart_rx__DR EQU CYREG_PRT12_DR
ultrasonic_uart_rx__INP_DIS EQU CYREG_PRT12_INP_DIS
ultrasonic_uart_rx__MASK EQU 0x08
ultrasonic_uart_rx__PORT EQU 12
ultrasonic_uart_rx__PRT EQU CYREG_PRT12_PRT
ultrasonic_uart_rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT12_DBL_SYNC_IN
ultrasonic_uart_rx__PRTDSI__OE_SEL0 EQU CYREG_PRT12_OE_SEL0
ultrasonic_uart_rx__PRTDSI__OE_SEL1 EQU CYREG_PRT12_OE_SEL1
ultrasonic_uart_rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT12_OUT_SEL0
ultrasonic_uart_rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT12_OUT_SEL1
ultrasonic_uart_rx__PRTDSI__SYNC_OUT EQU CYREG_PRT12_SYNC_OUT
ultrasonic_uart_rx__PS EQU CYREG_PRT12_PS
ultrasonic_uart_rx__SHIFT EQU 3
ultrasonic_uart_rx__SIO_CFG EQU CYREG_PRT12_SIO_CFG
ultrasonic_uart_rx__SIO_DIFF EQU CYREG_PRT12_SIO_DIFF
ultrasonic_uart_rx__SIO_HYST_EN EQU CYREG_PRT12_SIO_HYST_EN
ultrasonic_uart_rx__SIO_REG_HIFREQ EQU CYREG_PRT12_SIO_REG_HIFREQ
ultrasonic_uart_rx__SLW EQU CYREG_PRT12_SLW

; isr_byte_ultrasonic_rx
isr_byte_ultrasonic_rx__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
isr_byte_ultrasonic_rx__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
isr_byte_ultrasonic_rx__INTC_MASK EQU 0x02
isr_byte_ultrasonic_rx__INTC_NUMBER EQU 1
isr_byte_ultrasonic_rx__INTC_PRIOR_NUM EQU 7
isr_byte_ultrasonic_rx__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
isr_byte_ultrasonic_rx__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
isr_byte_ultrasonic_rx__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; Miscellaneous
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PANTHER EQU 6
CYDEV_CHIP_DIE_PSOC4A EQU 3
CYDEV_CHIP_DIE_PSOC5LP EQU 5
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 3
CYDEV_CHIP_MEMBER_4D EQU 2
CYDEV_CHIP_MEMBER_4F EQU 4
CYDEV_CHIP_MEMBER_5A EQU 6
CYDEV_CHIP_MEMBER_5B EQU 5
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000003
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
