
*** Running vivado
    with args -log design_1_eventsToImage_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_eventsToImage_0_0.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_eventsToImage_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/guill/Documents/Vitis_workspace/TFM'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_eventsToImage_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 223848
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1175.496 ; gain = 52.035
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_eventsToImage_0_0' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ip/design_1_eventsToImage_0_0/synth/design_1_eventsToImage_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'eventsToImage' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage.v:12]
	Parameter ap_ST_fsm_state1 bound to: 9'b000000001 
	Parameter ap_ST_fsm_state2 bound to: 9'b000000010 
	Parameter ap_ST_fsm_state3 bound to: 9'b000000100 
	Parameter ap_ST_fsm_pp1_stage0 bound to: 9'b000001000 
	Parameter ap_ST_fsm_pp1_stage1 bound to: 9'b000010000 
	Parameter ap_ST_fsm_pp1_stage2 bound to: 9'b000100000 
	Parameter ap_ST_fsm_state8 bound to: 9'b001000000 
	Parameter ap_ST_fsm_pp2_stage0 bound to: 9'b010000000 
	Parameter ap_ST_fsm_state12 bound to: 9'b100000000 
	Parameter C_S_AXI_HLS_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_HLS_CTRL_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_HLS_CTRL_WSTRB_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_WSTRB_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_img' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_img.v:40]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressRange bound to: 16384 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_img_ram' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_img.v:6]
	Parameter DWIDTH bound to: 8 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-3876] $readmem data file './eventsToImage_img_ram.dat' is read successfully [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_img.v:22]
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_img_ram' (1#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_img.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_img' (2#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_img.v:40]
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_aux_keep_V' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_keep_V.v:40]
	Parameter DataWidth bound to: 4 - type: integer 
	Parameter AddressRange bound to: 16384 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_aux_keep_V_ram' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_keep_V.v:6]
	Parameter DWIDTH bound to: 4 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-3876] $readmem data file './eventsToImage_aux_keep_V_ram.dat' is read successfully [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_keep_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_aux_keep_V_ram' (3#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_keep_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_aux_keep_V' (4#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_keep_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_aux_user_V' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_user_V.v:40]
	Parameter DataWidth bound to: 2 - type: integer 
	Parameter AddressRange bound to: 16384 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_aux_user_V_ram' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_user_V.v:6]
	Parameter DWIDTH bound to: 2 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-3876] $readmem data file './eventsToImage_aux_user_V_ram.dat' is read successfully [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_user_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_aux_user_V_ram' (5#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_user_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_aux_user_V' (6#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_user_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_aux_last_V' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_last_V.v:40]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 16384 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_aux_last_V_ram' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_last_V.v:6]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-3876] $readmem data file './eventsToImage_aux_last_V_ram.dat' is read successfully [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_last_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_aux_last_V_ram' (7#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_last_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_aux_last_V' (8#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_last_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_aux_id_V' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_id_V.v:40]
	Parameter DataWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 16384 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_aux_id_V_ram' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_id_V.v:6]
	Parameter DWIDTH bound to: 5 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-3876] $readmem data file './eventsToImage_aux_id_V_ram.dat' is read successfully [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_id_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_aux_id_V_ram' (9#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_id_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_aux_id_V' (10#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_id_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_aux_dest_V' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_dest_V.v:40]
	Parameter DataWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 16384 - type: integer 
	Parameter AddressWidth bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_aux_dest_V_ram' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_dest_V.v:6]
	Parameter DWIDTH bound to: 6 - type: integer 
	Parameter AWIDTH bound to: 14 - type: integer 
	Parameter MEM_SIZE bound to: 16384 - type: integer 
INFO: [Synth 8-3876] $readmem data file './eventsToImage_aux_dest_V_ram.dat' is read successfully [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_dest_V.v:22]
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_aux_dest_V_ram' (11#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_dest_V.v:6]
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_aux_dest_V' (12#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_aux_dest_V.v:40]
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_hls_ctrl_s_axi' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_hls_ctrl_s_axi.v:6]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_NUM_EVENTS_DATA_0 bound to: 5'b10000 
	Parameter ADDR_NUM_EVENTS_CTRL bound to: 5'b10100 
	Parameter WRIDLE bound to: 2'b00 
	Parameter WRDATA bound to: 2'b01 
	Parameter WRRESP bound to: 2'b10 
	Parameter WRRESET bound to: 2'b11 
	Parameter RDIDLE bound to: 2'b00 
	Parameter RDDATA bound to: 2'b01 
	Parameter RDRESET bound to: 2'b10 
	Parameter ADDR_BITS bound to: 5 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_hls_ctrl_s_axi.v:161]
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_hls_ctrl_s_axi' (13#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_hls_ctrl_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_regslice_both' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_regslice_both.v:8]
	Parameter DataWidth bound to: 32 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_regslice_both' (14#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_regslice_both__parameterized0' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_regslice_both.v:8]
	Parameter DataWidth bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_regslice_both__parameterized0' (14#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_regslice_both__parameterized1' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_regslice_both.v:8]
	Parameter DataWidth bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_regslice_both__parameterized1' (14#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_regslice_both__parameterized2' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_regslice_both.v:8]
	Parameter DataWidth bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_regslice_both__parameterized2' (14#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_regslice_both__parameterized3' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_regslice_both.v:8]
	Parameter DataWidth bound to: 5 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_regslice_both__parameterized3' (14#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_regslice_both.v:8]
INFO: [Synth 8-6157] synthesizing module 'eventsToImage_regslice_both__parameterized4' [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_regslice_both.v:8]
	Parameter DataWidth bound to: 6 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage_regslice_both__parameterized4' (14#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage_regslice_both.v:8]
INFO: [Synth 8-6155] done synthesizing module 'eventsToImage' (15#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ipshared/7e51/hdl/verilog/eventsToImage.v:12]
INFO: [Synth 8-6155] done synthesizing module 'design_1_eventsToImage_0_0' (16#1) [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ip/design_1_eventsToImage_0_0/synth/design_1_eventsToImage_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1283.477 ; gain = 160.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1283.477 ; gain = 160.016
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1283.477 ; gain = 160.016
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.031 . Memory (MB): peak = 1283.477 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ip/design_1_eventsToImage_0_0/constraints/eventsToImage_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [c:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.gen/sources_1/bd/design_1/ip/design_1_eventsToImage_0_0/constraints/eventsToImage_ooc.xdc] for cell 'inst'
Parsing XDC File [C:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.runs/design_1_eventsToImage_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.runs/design_1_eventsToImage_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1389.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.043 . Memory (MB): peak = 1394.320 ; gain = 5.305
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1394.320 ; gain = 270.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1394.320 ; gain = 270.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  C:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.runs/design_1_eventsToImage_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1394.320 ; gain = 270.859
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'eventsToImage_hls_ctrl_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'eventsToImage_hls_ctrl_s_axi'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'eventsToImage_hls_ctrl_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'eventsToImage_hls_ctrl_s_axi'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1394.320 ; gain = 270.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   14 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 7     
	               15 Bit    Registers := 1     
	               14 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 7     
	                4 Bit    Registers := 12    
	                2 Bit    Registers := 20    
	                1 Bit    Registers := 45    
+---RAMs : 
	             128K Bit	(16384 X 8 bit)          RAMs := 1     
	              96K Bit	(16384 X 6 bit)          RAMs := 1     
	              80K Bit	(16384 X 5 bit)          RAMs := 1     
	              64K Bit	(16384 X 4 bit)          RAMs := 2     
	              32K Bit	(16384 X 2 bit)          RAMs := 1     
	              16K Bit	(16384 X 1 bit)          RAMs := 1     
+---Muxes : 
	   2 Input   32 Bit        Muxes := 2     
	   2 Input   15 Bit        Muxes := 1     
	   2 Input   14 Bit        Muxes := 4     
	   3 Input    9 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   3 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 5     
	   2 Input    5 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 9     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   2 Input    2 Bit        Muxes := 17    
	   4 Input    2 Bit        Muxes := 14    
	   2 Input    1 Bit        Muxes := 25    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:27 . Memory (MB): peak = 1394.320 ; gain = 270.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | img_U/eventsToImage_img_ram_U/ram_reg               | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|inst        | aux_keep_V_U/eventsToImage_aux_keep_V_ram_U/ram_reg | 16 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|inst        | aux_strb_V_U/eventsToImage_aux_keep_V_ram_U/ram_reg | 16 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|inst        | aux_user_V_U/eventsToImage_aux_user_V_ram_U/ram_reg | 16 K x 2(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|inst        | aux_last_V_U/eventsToImage_aux_last_V_ram_U/ram_reg | 16 K x 1(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | aux_id_V_U/eventsToImage_aux_id_V_ram_U/ram_reg     | 16 K x 5(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|inst        | aux_dest_V_U/eventsToImage_aux_dest_V_ram_U/ram_reg | 16 K x 6(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 3      | 
+------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:36 . Memory (MB): peak = 1394.320 ; gain = 270.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1394.320 ; gain = 270.859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object                                          | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|inst        | img_U/eventsToImage_img_ram_U/ram_reg               | 16 K x 8(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 4      | 
|inst        | aux_keep_V_U/eventsToImage_aux_keep_V_ram_U/ram_reg | 16 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|inst        | aux_strb_V_U/eventsToImage_aux_keep_V_ram_U/ram_reg | 16 K x 4(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 2      | 
|inst        | aux_user_V_U/eventsToImage_aux_user_V_ram_U/ram_reg | 16 K x 2(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 1      | 
|inst        | aux_last_V_U/eventsToImage_aux_last_V_ram_U/ram_reg | 16 K x 1(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
|inst        | aux_id_V_U/eventsToImage_aux_id_V_ram_U/ram_reg     | 16 K x 5(READ_FIRST)   | W | R |                        |   |   | Port A           | 1      | 2      | 
|inst        | aux_dest_V_U/eventsToImage_aux_dest_V_ram_U/ram_reg | 16 K x 6(READ_FIRST)   | W | R |                        |   |   | Port A           | 0      | 3      | 
+------------+-----------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/img_U/eventsToImage_img_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/img_U/eventsToImage_img_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/img_U/eventsToImage_img_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/img_U/eventsToImage_img_ram_U/ram_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aux_keep_V_U/eventsToImage_aux_keep_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aux_keep_V_U/eventsToImage_aux_keep_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aux_strb_V_U/eventsToImage_aux_keep_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aux_strb_V_U/eventsToImage_aux_keep_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aux_user_V_U/eventsToImage_aux_user_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aux_last_V_U/eventsToImage_aux_last_V_ram_U/ram_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aux_id_V_U/eventsToImage_aux_id_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aux_id_V_U/eventsToImage_aux_id_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aux_id_V_U/eventsToImage_aux_id_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aux_dest_V_U/eventsToImage_aux_dest_V_ram_U/ram_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aux_dest_V_U/eventsToImage_aux_dest_V_ram_U/ram_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/aux_dest_V_U/eventsToImage_aux_dest_V_ram_U/ram_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:38 ; elapsed = 00:00:39 . Memory (MB): peak = 1401.273 ; gain = 277.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1401.273 ; gain = 277.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1401.273 ; gain = 277.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1401.273 ; gain = 277.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1401.273 ; gain = 277.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1401.273 ; gain = 277.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1401.273 ; gain = 277.812
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |    18|
|2     |LUT1     |     3|
|3     |LUT2     |    27|
|4     |LUT3     |   156|
|5     |LUT4     |    50|
|6     |LUT5     |    50|
|7     |LUT6     |   128|
|8     |RAMB18E1 |     2|
|9     |RAMB36E1 |    14|
|10    |FDRE     |   459|
|11    |FDSE     |     1|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 1401.273 ; gain = 277.812
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:41 . Memory (MB): peak = 1401.273 ; gain = 166.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:45 . Memory (MB): peak = 1401.273 ; gain = 277.812
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1409.016 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 34 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1409.016 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
87 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:52 ; elapsed = 00:00:55 . Memory (MB): peak = 1409.016 ; gain = 285.555
INFO: [Common 17-1381] The checkpoint 'C:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.runs/design_1_eventsToImage_0_0_synth_1/design_1_eventsToImage_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_eventsToImage_0_0, cache-ID = eeceac9b61bcfcc7
INFO: [Coretcl 2-1174] Renamed 30 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/guill/Documents/Vivado/EventsToImage/EventsToImage.runs/design_1_eventsToImage_0_0_synth_1/design_1_eventsToImage_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_eventsToImage_0_0_utilization_synth.rpt -pb design_1_eventsToImage_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Sep  6 14:46:49 2021...
