POP,NOP,ADD,ADD,ADD,ADD,DB,INC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,DB,MOV,INT,MOV,PUSH,PUSH,JB,JB,INS,AND,OUTS,OUTS,OUTS,JZ,DB,AND,OUTS,AND,AND,AND,OR,ADD,ADD,ADD,PUSH,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,AND,ADD,ADD,SCASB,ADD,ADD,ADD,ADD,ADD,MOV,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SUB,DB,TEST,ADD,ADD,ADC,ADD,ADD,ADD,ADC,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,LOOPNZ,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,MOV,ADD,SBB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JZ,JS,ADD,ADD,AND,ADD,SCASB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,AND,ADD,JB,JB,ADD,ADD,ADD,ADD,LOOPNZ,ADD,DB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,JB,INS,OUTS,MOVSXD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,IMUL,ADD,ADD,ADD,ADD,ADD,ADD,OR,ADD,ADD,ADD,JO,ADD,RCL,ADD,RETF,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SBB,ADD,SUB,XOR,ADD,ADD,ADD,ADD,ADD,SBB,ADD,ADD,ADC,ADD,DB,SUB,ADD,OR,ADD,DB,DB,ADD,DB,JAE,ADD,OR,SBB,ADD,ADD,INC,DB,ADD,DB,JAE,ADD,OR,SBB,DB,JGE,ADD,ADD,SUB,ADD,OR,ADD,OR,DB,ADD,AND,ADD,SUB,ADD,SUB,ADD,OR,DB,ADD,AND,ADD,SUB,ADD,XOR,ADD,ADD,ADD,ADD,ADC,ADD,AND,ADD,ADD,ADD,ADD,OR,SUB,ADD,DB,OR,ADD,AND,ADC,DB,ADD,ADD,OR,ADD,OR,OR,ADD,SUB,SBB,DB,AND,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,ADD,SUB,DB,SUB,ADD,DB,ADD,OR,CMPSB,ADD,SUB,ADD,OR,OUTS,SUB,ADD,SUB,ADD,SUB,ADD,SUB,ADD,ADD,OR,SUB,ADD,SUB,SBB,ADD,MOV,ADD,ADD,ADD,ADD,ADD,OR,DB,DB,OR,AND,ADD,JB,ADD,JB,ADD,DB,ADD,ADD,ADD,SUB,JNP,ADD,ADD,OUTS,DB,ADD,DB,SUB,ADD,DB,ADD,OR,ADD,OR,SUB,DB,OUTS,XOR,ADD,JZ,ADD,ADD,OUTS,XOR,ADD,SUB,ADD,JAE,ADD,OR,ADD,OR,DB,OUTS,XOR,CMP,OUTS,ADD,OR,JNZ,ADD,ADD,OUTS,DB,ADD,OR,ADD,SUB,ADD,ADD,OUTS,XOR,DB,ADD,SUB,ADD,ADD,OUTS,XOR,OUTS,CMP,ADD,SUB,CMP,ADD,SUB,ADD,ADD,ADD,ADD,ADD,ADD,ADD,XOR,ADD,ADD,ADD,ADC,DB,SUB,ADD,CMP,ADD,SUB,ADD,CMP,ADD,OUTS,CMP,ADD,AND,ADD,ADD,JLE,ADD,OR,ADD,ADD,SUB,ADD,CMP,SUB,DB,OUTS,CMP,DB,OUTS,CMP,INT1,DB,OUTS,CMP,ADD,AND,ADD,ADD,JLE,ADD,OR,ADD,ADD,ADD,SUB,ADD,OR,LOOP,SUB,ADD,OR,ADD,OR,XOR,SUB,ADD,OR,OUTS,ADD,OR,ADD,OR,ADD,OR,ADD,ADC,ADD,ADD,SUB,ADD,SUB,OUTS,ADD,OR,ADD,ADC,ADD,ADD,SUB,ADD,SUB,ADD,ADC,ADD,XOR,ADD,ADD,ADD,ADD,SUB,OR,SUB,ADD,OR,ADD,ADD,OR,ADC,SUB,ADD,SUB,ADD,SUB,ADD,OR,ADD,OR,AND,ADD,ADD,ADD,ADD,ADD,XOR,ADD,ADD,ADD,JNP,ADD,ADD,ADD,ADD,DB,OR,SUB,ADD,ADD,SBB,ADD,SUB,OUTS,ADC,ADC,ADD,CMP,ADD,DB,ADD,ADC,SUB,ADD,ADD,ADD,ADD,SUB,ADD,SUB,ADD,OR,ADD,SUB,OR,DB,OR,ADD,OR,ADD,SUB,OR,DB,JGE,ADD,ADD,DB,ADD,ADD,OR,ADC,ADD,SUB,ADD,DB,ADD,ADC,JNP,ADD,ADD,DB,OR,ADD,ADD,OR,ADD,OR,JL,ADD,ADD,DB,SUB,ADD,SUB,DB,DB,XOR,SUB,ADD,ADC,ADD,SUB,ADD,DB,ADD,ADC