[INF:CM0023] Creating log file ../../build/tests/FSM2Always/slpp_unit/surelog.log.

[INF:CM0020] Separate compilation-unit mode is on.

LIB:  work
FILE: top.sv
n<> u<0> t<Null_rule> p<837> s<836> l<6:1> el<5:57>
n<> u<1> t<Module_keyword> p<40> s<2> l<6:1> el<6:7>
n<fsm_using_always> u<2> t<StringConst> p<40> s<39> l<6:8> el<6:24>
n<clock> u<3> t<StringConst> p<6> s<5> l<7:1> el<7:6>
n<> u<4> t<Constant_bit_select> p<5> l<7:12> el<7:12>
n<> u<5> t<Constant_select> p<6> c<4> l<7:12> el<7:12>
n<> u<6> t<Port_reference> p<7> c<3> l<7:1> el<7:6>
n<> u<7> t<Port_expression> p<8> c<6> l<7:1> el<7:6>
n<> u<8> t<Port> p<39> c<7> s<14> l<7:1> el<7:6>
n<reset> u<9> t<StringConst> p<12> s<11> l<8:1> el<8:6>
n<> u<10> t<Constant_bit_select> p<11> l<8:12> el<8:12>
n<> u<11> t<Constant_select> p<12> c<10> l<8:12> el<8:12>
n<> u<12> t<Port_reference> p<13> c<9> l<8:1> el<8:6>
n<> u<13> t<Port_expression> p<14> c<12> l<8:1> el<8:6>
n<> u<14> t<Port> p<39> c<13> s<20> l<8:1> el<8:6>
n<req_0> u<15> t<StringConst> p<18> s<17> l<9:1> el<9:6>
n<> u<16> t<Constant_bit_select> p<17> l<9:12> el<9:12>
n<> u<17> t<Constant_select> p<18> c<16> l<9:12> el<9:12>
n<> u<18> t<Port_reference> p<19> c<15> l<9:1> el<9:6>
n<> u<19> t<Port_expression> p<20> c<18> l<9:1> el<9:6>
n<> u<20> t<Port> p<39> c<19> s<26> l<9:1> el<9:6>
n<req_1> u<21> t<StringConst> p<24> s<23> l<10:1> el<10:6>
n<> u<22> t<Constant_bit_select> p<23> l<10:12> el<10:12>
n<> u<23> t<Constant_select> p<24> c<22> l<10:12> el<10:12>
n<> u<24> t<Port_reference> p<25> c<21> l<10:1> el<10:6>
n<> u<25> t<Port_expression> p<26> c<24> l<10:1> el<10:6>
n<> u<26> t<Port> p<39> c<25> s<32> l<10:1> el<10:6>
n<gnt_0> u<27> t<StringConst> p<30> s<29> l<11:1> el<11:6>
n<> u<28> t<Constant_bit_select> p<29> l<11:12> el<11:12>
n<> u<29> t<Constant_select> p<30> c<28> l<11:12> el<11:12>
n<> u<30> t<Port_reference> p<31> c<27> l<11:1> el<11:6>
n<> u<31> t<Port_expression> p<32> c<30> l<11:1> el<11:6>
n<> u<32> t<Port> p<39> c<31> s<38> l<11:1> el<11:6>
n<gnt_1> u<33> t<StringConst> p<36> s<35> l<12:1> el<12:6>
n<> u<34> t<Constant_bit_select> p<35> l<13:1> el<12:13>
n<> u<35> t<Constant_select> p<36> c<34> l<13:1> el<12:13>
n<> u<36> t<Port_reference> p<37> c<33> l<12:1> el<12:6>
n<> u<37> t<Port_expression> p<38> c<36> l<12:1> el<12:6>
n<> u<38> t<Port> p<39> c<37> l<12:1> el<12:6>
n<> u<39> t<List_of_ports> p<40> c<8> l<6:25> el<13:2>
n<> u<40> t<Module_nonansi_header> p<834> c<1> s<50> l<6:1> el<13:3>
n<> u<41> t<Data_type_or_implicit> p<42> l<15:9> el<15:9>
n<> u<42> t<Net_port_type> p<48> c<41> s<47> l<15:9> el<15:9>
n<clock> u<43> t<StringConst> p<47> s<44> l<15:9> el<15:14>
n<reset> u<44> t<StringConst> p<47> s<45> l<15:15> el<15:20>
n<req_0> u<45> t<StringConst> p<47> s<46> l<15:21> el<15:26>
n<req_1> u<46> t<StringConst> p<47> l<15:27> el<15:32>
n<> u<47> t<List_of_port_identifiers> p<48> c<43> l<15:9> el<15:32>
n<> u<48> t<Input_declaration> p<49> c<42> l<15:1> el<15:32>
n<> u<49> t<Port_declaration> p<50> c<48> l<15:1> el<15:32>
n<> u<50> t<Module_item> p<834> c<49> s<58> l<15:1> el<15:33>
n<> u<51> t<Data_type_or_implicit> p<52> l<17:9> el<17:9>
n<> u<52> t<Net_port_type> p<56> c<51> s<55> l<17:9> el<17:9>
n<gnt_0> u<53> t<StringConst> p<55> s<54> l<17:9> el<17:14>
n<gnt_1> u<54> t<StringConst> p<55> l<17:15> el<17:20>
n<> u<55> t<List_of_port_identifiers> p<56> c<53> l<17:9> el<17:20>
n<> u<56> t<Output_declaration> p<57> c<52> l<17:1> el<17:20>
n<> u<57> t<Port_declaration> p<58> c<56> l<17:1> el<17:20>
n<> u<58> t<Module_item> p<834> c<57> s<76> l<17:1> el<17:21>
n<> u<59> t<NetType_Wire> p<70> s<60> l<19:1> el<19:5>
n<> u<60> t<Data_type_or_implicit> p<70> s<69> l<19:9> el<19:9>
n<clock> u<61> t<StringConst> p<62> l<19:9> el<19:14>
n<> u<62> t<Net_decl_assignment> p<69> c<61> s<64> l<19:9> el<19:14>
n<reset> u<63> t<StringConst> p<64> l<19:15> el<19:20>
n<> u<64> t<Net_decl_assignment> p<69> c<63> s<66> l<19:15> el<19:20>
n<req_0> u<65> t<StringConst> p<66> l<19:21> el<19:26>
n<> u<66> t<Net_decl_assignment> p<69> c<65> s<68> l<19:21> el<19:26>
n<req_1> u<67> t<StringConst> p<68> l<19:27> el<19:32>
n<> u<68> t<Net_decl_assignment> p<69> c<67> l<19:27> el<19:32>
n<> u<69> t<List_of_net_decl_assignments> p<70> c<62> l<19:9> el<19:32>
n<> u<70> t<Net_declaration> p<71> c<59> l<19:1> el<19:33>
n<> u<71> t<Package_or_generate_item_declaration> p<72> c<70> l<19:1> el<19:33>
n<> u<72> t<Module_or_generate_item_declaration> p<73> c<71> l<19:1> el<19:33>
n<> u<73> t<Module_common_item> p<74> c<72> l<19:1> el<19:33>
n<> u<74> t<Module_or_generate_item> p<75> c<73> l<19:1> el<19:33>
n<> u<75> t<Non_port_module_item> p<76> c<74> l<19:1> el<19:33>
n<> u<76> t<Module_item> p<834> c<75> s<91> l<19:1> el<19:33>
n<> u<77> t<IntVec_TypeReg> p<78> l<21:1> el<21:4>
n<> u<78> t<Data_type> p<84> c<77> s<83> l<21:1> el<21:4>
n<gnt_0> u<79> t<StringConst> p<80> l<21:9> el<21:14>
n<> u<80> t<Variable_decl_assignment> p<83> c<79> s<82> l<21:9> el<21:14>
n<gnt_1> u<81> t<StringConst> p<82> l<21:15> el<21:20>
n<> u<82> t<Variable_decl_assignment> p<83> c<81> l<21:15> el<21:20>
n<> u<83> t<List_of_variable_decl_assignments> p<84> c<80> l<21:9> el<21:20>
n<> u<84> t<Variable_declaration> p<85> c<78> l<21:1> el<21:21>
n<> u<85> t<Data_declaration> p<86> c<84> l<21:1> el<21:21>
n<> u<86> t<Package_or_generate_item_declaration> p<87> c<85> l<21:1> el<21:21>
n<> u<87> t<Module_or_generate_item_declaration> p<88> c<86> l<21:1> el<21:21>
n<> u<88> t<Module_common_item> p<89> c<87> l<21:1> el<21:21>
n<> u<89> t<Module_or_generate_item> p<90> c<88> l<21:1> el<21:21>
n<> u<90> t<Non_port_module_item> p<91> c<89> l<21:1> el<21:21>
n<> u<91> t<Module_item> p<834> c<90> s<108> l<21:1> el<21:21>
n<> u<92> t<Data_type_or_implicit> p<102> s<101> l<23:11> el<23:11>
n<SIZE> u<93> t<StringConst> p<100> s<99> l<23:11> el<23:15>
n<3> u<94> t<IntConst> p<95> l<23:18> el<23:19>
n<> u<95> t<Primary_literal> p<96> c<94> l<23:18> el<23:19>
n<> u<96> t<Constant_primary> p<97> c<95> l<23:18> el<23:19>
n<> u<97> t<Constant_expression> p<98> c<96> l<23:18> el<23:19>
n<> u<98> t<Constant_mintypmax_expression> p<99> c<97> l<23:18> el<23:19>
n<> u<99> t<Constant_param_expression> p<100> c<98> l<23:18> el<23:19>
n<> u<100> t<Param_assignment> p<101> c<93> l<23:11> el<23:19>
n<> u<101> t<List_of_param_assignments> p<102> c<100> l<23:11> el<23:19>
n<> u<102> t<Parameter_declaration> p<103> c<92> l<23:1> el<23:19>
n<> u<103> t<Package_or_generate_item_declaration> p<104> c<102> l<23:1> el<23:21>
n<> u<104> t<Module_or_generate_item_declaration> p<105> c<103> l<23:1> el<23:21>
n<> u<105> t<Module_common_item> p<106> c<104> l<23:1> el<23:21>
n<> u<106> t<Module_or_generate_item> p<107> c<105> l<23:1> el<23:21>
n<> u<107> t<Non_port_module_item> p<108> c<106> l<23:1> el<23:21>
n<> u<108> t<Module_item> p<834> c<107> s<141> l<23:1> el<23:21>
n<> u<109> t<Data_type_or_implicit> p<135> s<134> l<24:11> el<24:11>
n<IDLE> u<110> t<StringConst> p<117> s<116> l<24:11> el<24:15>
n<3'b001> u<111> t<IntConst> p<112> l<24:19> el<24:25>
n<> u<112> t<Primary_literal> p<113> c<111> l<24:19> el<24:25>
n<> u<113> t<Constant_primary> p<114> c<112> l<24:19> el<24:25>
n<> u<114> t<Constant_expression> p<115> c<113> l<24:19> el<24:25>
n<> u<115> t<Constant_mintypmax_expression> p<116> c<114> l<24:19> el<24:25>
n<> u<116> t<Constant_param_expression> p<117> c<115> l<24:19> el<24:25>
n<> u<117> t<Param_assignment> p<134> c<110> s<125> l<24:11> el<24:25>
n<GNT0> u<118> t<StringConst> p<125> s<124> l<24:26> el<24:30>
n<3'b010> u<119> t<IntConst> p<120> l<24:33> el<24:39>
n<> u<120> t<Primary_literal> p<121> c<119> l<24:33> el<24:39>
n<> u<121> t<Constant_primary> p<122> c<120> l<24:33> el<24:39>
n<> u<122> t<Constant_expression> p<123> c<121> l<24:33> el<24:39>
n<> u<123> t<Constant_mintypmax_expression> p<124> c<122> l<24:33> el<24:39>
n<> u<124> t<Constant_param_expression> p<125> c<123> l<24:33> el<24:39>
n<> u<125> t<Param_assignment> p<134> c<118> s<133> l<24:26> el<24:39>
n<GNT1> u<126> t<StringConst> p<133> s<132> l<24:40> el<24:44>
n<3'b100> u<127> t<IntConst> p<128> l<24:47> el<24:53>
n<> u<128> t<Primary_literal> p<129> c<127> l<24:47> el<24:53>
n<> u<129> t<Constant_primary> p<130> c<128> l<24:47> el<24:53>
n<> u<130> t<Constant_expression> p<131> c<129> l<24:47> el<24:53>
n<> u<131> t<Constant_mintypmax_expression> p<132> c<130> l<24:47> el<24:53>
n<> u<132> t<Constant_param_expression> p<133> c<131> l<24:47> el<24:53>
n<> u<133> t<Param_assignment> p<134> c<126> l<24:40> el<24:53>
n<> u<134> t<List_of_param_assignments> p<135> c<117> l<24:11> el<24:53>
n<> u<135> t<Parameter_declaration> p<136> c<109> l<24:1> el<24:53>
n<> u<136> t<Package_or_generate_item_declaration> p<137> c<135> l<24:1> el<24:55>
n<> u<137> t<Module_or_generate_item_declaration> p<138> c<136> l<24:1> el<24:55>
n<> u<138> t<Module_common_item> p<139> c<137> l<24:1> el<24:55>
n<> u<139> t<Module_or_generate_item> p<140> c<138> l<24:1> el<24:55>
n<> u<140> t<Non_port_module_item> p<141> c<139> l<24:1> el<24:55>
n<> u<141> t<Module_item> p<834> c<140> s<170> l<24:1> el<24:55>
n<> u<142> t<IntVec_TypeReg> p<159> s<158> l<26:1> el<26:4>
n<SIZE> u<143> t<StringConst> p<144> l<26:8> el<26:12>
n<> u<144> t<Primary_literal> p<145> c<143> l<26:8> el<26:12>
n<> u<145> t<Constant_primary> p<146> c<144> l<26:8> el<26:12>
n<> u<146> t<Constant_expression> p<152> c<145> s<151> l<26:8> el<26:12>
n<1> u<147> t<IntConst> p<148> l<26:13> el<26:14>
n<> u<148> t<Primary_literal> p<149> c<147> l<26:13> el<26:14>
n<> u<149> t<Constant_primary> p<150> c<148> l<26:13> el<26:14>
n<> u<150> t<Constant_expression> p<152> c<149> l<26:13> el<26:14>
n<> u<151> t<BinOp_Minus> p<152> s<150> l<26:12> el<26:13>
n<> u<152> t<Constant_expression> p<157> c<146> s<156> l<26:8> el<26:14>
n<0> u<153> t<IntConst> p<154> l<26:15> el<26:16>
n<> u<154> t<Primary_literal> p<155> c<153> l<26:15> el<26:16>
n<> u<155> t<Constant_primary> p<156> c<154> l<26:15> el<26:16>
n<> u<156> t<Constant_expression> p<157> c<155> l<26:15> el<26:16>
n<> u<157> t<Constant_range> p<158> c<152> l<26:8> el<26:16>
n<> u<158> t<Packed_dimension> p<159> c<157> l<26:7> el<26:17>
n<> u<159> t<Data_type> p<163> c<142> s<162> l<26:1> el<26:17>
n<state> u<160> t<StringConst> p<161> l<26:27> el<26:32>
n<> u<161> t<Variable_decl_assignment> p<162> c<160> l<26:27> el<26:32>
n<> u<162> t<List_of_variable_decl_assignments> p<163> c<161> l<26:27> el<26:32>
n<> u<163> t<Variable_declaration> p<164> c<159> l<26:1> el<26:41>
n<> u<164> t<Data_declaration> p<165> c<163> l<26:1> el<26:41>
n<> u<165> t<Package_or_generate_item_declaration> p<166> c<164> l<26:1> el<26:41>
n<> u<166> t<Module_or_generate_item_declaration> p<167> c<165> l<26:1> el<26:41>
n<> u<167> t<Module_common_item> p<168> c<166> l<26:1> el<26:41>
n<> u<168> t<Module_or_generate_item> p<169> c<167> l<26:1> el<26:41>
n<> u<169> t<Non_port_module_item> p<170> c<168> l<26:1> el<26:41>
n<> u<170> t<Module_item> p<834> c<169> s<199> l<26:1> el<26:41>
n<> u<171> t<IntVec_TypeReg> p<188> s<187> l<27:1> el<27:4>
n<SIZE> u<172> t<StringConst> p<173> l<27:8> el<27:12>
n<> u<173> t<Primary_literal> p<174> c<172> l<27:8> el<27:12>
n<> u<174> t<Constant_primary> p<175> c<173> l<27:8> el<27:12>
n<> u<175> t<Constant_expression> p<181> c<174> s<180> l<27:8> el<27:12>
n<1> u<176> t<IntConst> p<177> l<27:13> el<27:14>
n<> u<177> t<Primary_literal> p<178> c<176> l<27:13> el<27:14>
n<> u<178> t<Constant_primary> p<179> c<177> l<27:13> el<27:14>
n<> u<179> t<Constant_expression> p<181> c<178> l<27:13> el<27:14>
n<> u<180> t<BinOp_Minus> p<181> s<179> l<27:12> el<27:13>
n<> u<181> t<Constant_expression> p<186> c<175> s<185> l<27:8> el<27:14>
n<0> u<182> t<IntConst> p<183> l<27:15> el<27:16>
n<> u<183> t<Primary_literal> p<184> c<182> l<27:15> el<27:16>
n<> u<184> t<Constant_primary> p<185> c<183> l<27:15> el<27:16>
n<> u<185> t<Constant_expression> p<186> c<184> l<27:15> el<27:16>
n<> u<186> t<Constant_range> p<187> c<181> l<27:8> el<27:16>
n<> u<187> t<Packed_dimension> p<188> c<186> l<27:7> el<27:17>
n<> u<188> t<Data_type> p<192> c<171> s<191> l<27:1> el<27:17>
n<next_state> u<189> t<StringConst> p<190> l<27:27> el<27:37>
n<> u<190> t<Variable_decl_assignment> p<191> c<189> l<27:27> el<27:37>
n<> u<191> t<List_of_variable_decl_assignments> p<192> c<190> l<27:27> el<27:37>
n<> u<192> t<Variable_declaration> p<193> c<188> l<27:1> el<27:41>
n<> u<193> t<Data_declaration> p<194> c<192> l<27:1> el<27:41>
n<> u<194> t<Package_or_generate_item_declaration> p<195> c<193> l<27:1> el<27:41>
n<> u<195> t<Module_or_generate_item_declaration> p<196> c<194> l<27:1> el<27:41>
n<> u<196> t<Module_common_item> p<197> c<195> l<27:1> el<27:41>
n<> u<197> t<Module_or_generate_item> p<198> c<196> l<27:1> el<27:41>
n<> u<198> t<Non_port_module_item> p<199> c<197> l<27:1> el<27:41>
n<> u<199> t<Module_item> p<834> c<198> s<496> l<27:1> el<27:41>
n<> u<200> t<AlwaysKeywd_Always> p<492> s<491> l<29:1> el<29:7>
n<state> u<201> t<StringConst> p<202> l<29:11> el<29:16>
n<> u<202> t<Primary_literal> p<203> c<201> l<29:11> el<29:16>
n<> u<203> t<Primary> p<204> c<202> l<29:11> el<29:16>
n<> u<204> t<Expression> p<205> c<203> l<29:11> el<29:16>
n<> u<205> t<Event_expression> p<212> c<204> s<206> l<29:11> el<29:16>
n<> u<206> t<Or_operator> p<212> s<211> l<29:17> el<29:19>
n<req_0> u<207> t<StringConst> p<208> l<29:20> el<29:25>
n<> u<208> t<Primary_literal> p<209> c<207> l<29:20> el<29:25>
n<> u<209> t<Primary> p<210> c<208> l<29:20> el<29:25>
n<> u<210> t<Expression> p<211> c<209> l<29:20> el<29:25>
n<> u<211> t<Event_expression> p<212> c<210> l<29:20> el<29:25>
n<> u<212> t<Event_expression> p<219> c<205> s<213> l<29:11> el<29:25>
n<> u<213> t<Or_operator> p<219> s<218> l<29:26> el<29:28>
n<req_1> u<214> t<StringConst> p<215> l<29:29> el<29:34>
n<> u<215> t<Primary_literal> p<216> c<214> l<29:29> el<29:34>
n<> u<216> t<Primary> p<217> c<215> l<29:29> el<29:34>
n<> u<217> t<Expression> p<218> c<216> l<29:29> el<29:34>
n<> u<218> t<Event_expression> p<219> c<217> l<29:29> el<29:34>
n<> u<219> t<Event_expression> p<220> c<212> l<29:11> el<29:34>
n<> u<220> t<Event_control> p<221> c<219> l<29:8> el<29:35>
n<> u<221> t<Procedural_timing_control> p<489> c<220> s<488> l<29:8> el<29:35>
n<FSM_COMBO> u<222> t<StringConst> p<485> s<237> l<30:9> el<30:18>
n<next_state> u<223> t<StringConst> p<224> l<31:2> el<31:12>
n<> u<224> t<Ps_or_hierarchical_identifier> p<227> c<223> s<226> l<31:2> el<31:12>
n<> u<225> t<Bit_select> p<226> l<31:13> el<31:13>
n<> u<226> t<Select> p<227> c<225> l<31:13> el<31:13>
n<> u<227> t<Variable_lvalue> p<233> c<224> s<228> l<31:2> el<31:12>
n<> u<228> t<AssignOp_Assign> p<233> s<232> l<31:13> el<31:14>
n<3'b000> u<229> t<IntConst> p<230> l<31:15> el<31:21>
n<> u<230> t<Primary_literal> p<231> c<229> l<31:15> el<31:21>
n<> u<231> t<Primary> p<232> c<230> l<31:15> el<31:21>
n<> u<232> t<Expression> p<233> c<231> l<31:15> el<31:21>
n<> u<233> t<Operator_assignment> p<234> c<227> l<31:2> el<31:21>
n<> u<234> t<Blocking_assignment> p<235> c<233> l<31:2> el<31:21>
n<> u<235> t<Statement_item> p<236> c<234> l<31:2> el<31:22>
n<> u<236> t<Statement> p<237> c<235> l<31:2> el<31:22>
n<> u<237> t<Statement_or_null> p<485> c<236> s<483> l<31:2> el<31:22>
n<> u<238> t<Case> p<239> l<32:2> el<32:6>
n<> u<239> t<Case_keyword> p<480> c<238> s<243> l<32:2> el<32:6>
n<state> u<240> t<StringConst> p<241> l<32:7> el<32:12>
n<> u<241> t<Primary_literal> p<242> c<240> l<32:7> el<32:12>
n<> u<242> t<Primary> p<243> c<241> l<32:7> el<32:12>
n<> u<243> t<Expression> p<480> c<242> s<340> l<32:7> el<32:12>
n<IDLE> u<244> t<StringConst> p<245> l<33:4> el<33:8>
n<> u<245> t<Primary_literal> p<246> c<244> l<33:4> el<33:8>
n<> u<246> t<Primary> p<247> c<245> l<33:4> el<33:8>
n<> u<247> t<Expression> p<340> c<246> s<339> l<33:4> el<33:8>
n<req_0> u<248> t<StringConst> p<249> l<33:15> el<33:20>
n<> u<249> t<Primary_literal> p<250> c<248> l<33:15> el<33:20>
n<> u<250> t<Primary> p<251> c<249> l<33:15> el<33:20>
n<> u<251> t<Expression> p<257> c<250> s<256> l<33:15> el<33:20>
n<> u<252> t<Number_1Tickb1> p<253> l<33:24> el<33:28>
n<> u<253> t<Primary_literal> p<254> c<252> l<33:24> el<33:28>
n<> u<254> t<Primary> p<255> c<253> l<33:24> el<33:28>
n<> u<255> t<Expression> p<257> c<254> l<33:24> el<33:28>
n<> u<256> t<BinOp_Equiv> p<257> s<255> l<33:21> el<33:23>
n<> u<257> t<Expression> p<258> c<251> l<33:15> el<33:28>
n<> u<258> t<Expression_or_cond_pattern> p<259> c<257> l<33:15> el<33:28>
n<> u<259> t<Cond_predicate> p<336> c<258> s<279> l<33:15> el<33:28>
n<next_state> u<260> t<StringConst> p<261> l<34:17> el<34:27>
n<> u<261> t<Ps_or_hierarchical_identifier> p<264> c<260> s<263> l<34:17> el<34:27>
n<> u<262> t<Bit_select> p<263> l<34:28> el<34:28>
n<> u<263> t<Select> p<264> c<262> l<34:28> el<34:28>
n<> u<264> t<Variable_lvalue> p<270> c<261> s<265> l<34:17> el<34:27>
n<> u<265> t<AssignOp_Assign> p<270> s<269> l<34:28> el<34:29>
n<GNT0> u<266> t<StringConst> p<267> l<34:30> el<34:34>
n<> u<267> t<Primary_literal> p<268> c<266> l<34:30> el<34:34>
n<> u<268> t<Primary> p<269> c<267> l<34:30> el<34:34>
n<> u<269> t<Expression> p<270> c<268> l<34:30> el<34:34>
n<> u<270> t<Operator_assignment> p<271> c<264> l<34:17> el<34:34>
n<> u<271> t<Blocking_assignment> p<272> c<270> l<34:17> el<34:34>
n<> u<272> t<Statement_item> p<273> c<271> l<34:17> el<34:35>
n<> u<273> t<Statement> p<274> c<272> l<34:17> el<34:35>
n<> u<274> t<Statement_or_null> p<276> c<273> s<275> l<34:17> el<34:35>
n<> u<275> t<End> p<276> l<35:15> el<35:18>
n<> u<276> t<Seq_block> p<277> c<274> l<33:30> el<35:18>
n<> u<277> t<Statement_item> p<278> c<276> l<33:30> el<35:18>
n<> u<278> t<Statement> p<279> c<277> l<33:30> el<35:18>
n<> u<279> t<Statement_or_null> p<336> c<278> s<335> l<33:30> el<35:18>
n<req_1> u<280> t<StringConst> p<281> l<35:28> el<35:33>
n<> u<281> t<Primary_literal> p<282> c<280> l<35:28> el<35:33>
n<> u<282> t<Primary> p<283> c<281> l<35:28> el<35:33>
n<> u<283> t<Expression> p<289> c<282> s<288> l<35:28> el<35:33>
n<> u<284> t<Number_1Tickb1> p<285> l<35:37> el<35:41>
n<> u<285> t<Primary_literal> p<286> c<284> l<35:37> el<35:41>
n<> u<286> t<Primary> p<287> c<285> l<35:37> el<35:41>
n<> u<287> t<Expression> p<289> c<286> l<35:37> el<35:41>
n<> u<288> t<BinOp_Equiv> p<289> s<287> l<35:34> el<35:36>
n<> u<289> t<Expression> p<290> c<283> l<35:28> el<35:41>
n<> u<290> t<Expression_or_cond_pattern> p<291> c<289> l<35:28> el<35:41>
n<> u<291> t<Cond_predicate> p<332> c<290> s<311> l<35:28> el<35:41>
n<next_state> u<292> t<StringConst> p<293> l<36:17> el<36:27>
n<> u<293> t<Ps_or_hierarchical_identifier> p<296> c<292> s<295> l<36:17> el<36:27>
n<> u<294> t<Bit_select> p<295> l<36:27> el<36:27>
n<> u<295> t<Select> p<296> c<294> l<36:27> el<36:27>
n<> u<296> t<Variable_lvalue> p<302> c<293> s<297> l<36:17> el<36:27>
n<> u<297> t<AssignOp_Assign> p<302> s<301> l<36:27> el<36:28>
n<GNT1> u<298> t<StringConst> p<299> l<36:29> el<36:33>
n<> u<299> t<Primary_literal> p<300> c<298> l<36:29> el<36:33>
n<> u<300> t<Primary> p<301> c<299> l<36:29> el<36:33>
n<> u<301> t<Expression> p<302> c<300> l<36:29> el<36:33>
n<> u<302> t<Operator_assignment> p<303> c<296> l<36:17> el<36:33>
n<> u<303> t<Blocking_assignment> p<304> c<302> l<36:17> el<36:33>
n<> u<304> t<Statement_item> p<305> c<303> l<36:17> el<36:34>
n<> u<305> t<Statement> p<306> c<304> l<36:17> el<36:34>
n<> u<306> t<Statement_or_null> p<308> c<305> s<307> l<36:17> el<36:34>
n<> u<307> t<End> p<308> l<37:15> el<37:18>
n<> u<308> t<Seq_block> p<309> c<306> l<35:43> el<37:18>
n<> u<309> t<Statement_item> p<310> c<308> l<35:43> el<37:18>
n<> u<310> t<Statement> p<311> c<309> l<35:43> el<37:18>
n<> u<311> t<Statement_or_null> p<332> c<310> s<331> l<35:43> el<37:18>
n<next_state> u<312> t<StringConst> p<313> l<38:17> el<38:27>
n<> u<313> t<Ps_or_hierarchical_identifier> p<316> c<312> s<315> l<38:17> el<38:27>
n<> u<314> t<Bit_select> p<315> l<38:28> el<38:28>
n<> u<315> t<Select> p<316> c<314> l<38:28> el<38:28>
n<> u<316> t<Variable_lvalue> p<322> c<313> s<317> l<38:17> el<38:27>
n<> u<317> t<AssignOp_Assign> p<322> s<321> l<38:28> el<38:29>
n<IDLE> u<318> t<StringConst> p<319> l<38:30> el<38:34>
n<> u<319> t<Primary_literal> p<320> c<318> l<38:30> el<38:34>
n<> u<320> t<Primary> p<321> c<319> l<38:30> el<38:34>
n<> u<321> t<Expression> p<322> c<320> l<38:30> el<38:34>
n<> u<322> t<Operator_assignment> p<323> c<316> l<38:17> el<38:34>
n<> u<323> t<Blocking_assignment> p<324> c<322> l<38:17> el<38:34>
n<> u<324> t<Statement_item> p<325> c<323> l<38:17> el<38:35>
n<> u<325> t<Statement> p<326> c<324> l<38:17> el<38:35>
n<> u<326> t<Statement_or_null> p<328> c<325> s<327> l<38:17> el<38:35>
n<> u<327> t<End> p<328> l<39:15> el<39:18>
n<> u<328> t<Seq_block> p<329> c<326> l<37:24> el<39:18>
n<> u<329> t<Statement_item> p<330> c<328> l<37:24> el<39:18>
n<> u<330> t<Statement> p<331> c<329> l<37:24> el<39:18>
n<> u<331> t<Statement_or_null> p<332> c<330> l<37:24> el<39:18>
n<> u<332> t<Conditional_statement> p<333> c<291> l<35:24> el<39:18>
n<> u<333> t<Statement_item> p<334> c<332> l<35:24> el<39:18>
n<> u<334> t<Statement> p<335> c<333> l<35:24> el<39:18>
n<> u<335> t<Statement_or_null> p<336> c<334> l<35:24> el<39:18>
n<> u<336> t<Conditional_statement> p<337> c<259> l<33:11> el<39:18>
n<> u<337> t<Statement_item> p<338> c<336> l<33:11> el<39:18>
n<> u<338> t<Statement> p<339> c<337> l<33:11> el<39:18>
n<> u<339> t<Statement_or_null> p<340> c<338> l<33:11> el<39:18>
n<> u<340> t<Case_item> p<480> c<247> s<401> l<33:4> el<39:18>
n<GNT0> u<341> t<StringConst> p<342> l<40:4> el<40:8>
n<> u<342> t<Primary_literal> p<343> c<341> l<40:4> el<40:8>
n<> u<343> t<Primary> p<344> c<342> l<40:4> el<40:8>
n<> u<344> t<Expression> p<401> c<343> s<400> l<40:4> el<40:8>
n<req_0> u<345> t<StringConst> p<346> l<40:15> el<40:20>
n<> u<346> t<Primary_literal> p<347> c<345> l<40:15> el<40:20>
n<> u<347> t<Primary> p<348> c<346> l<40:15> el<40:20>
n<> u<348> t<Expression> p<354> c<347> s<353> l<40:15> el<40:20>
n<> u<349> t<Number_1Tickb1> p<350> l<40:24> el<40:28>
n<> u<350> t<Primary_literal> p<351> c<349> l<40:24> el<40:28>
n<> u<351> t<Primary> p<352> c<350> l<40:24> el<40:28>
n<> u<352> t<Expression> p<354> c<351> l<40:24> el<40:28>
n<> u<353> t<BinOp_Equiv> p<354> s<352> l<40:21> el<40:23>
n<> u<354> t<Expression> p<355> c<348> l<40:15> el<40:28>
n<> u<355> t<Expression_or_cond_pattern> p<356> c<354> l<40:15> el<40:28>
n<> u<356> t<Cond_predicate> p<397> c<355> s<376> l<40:15> el<40:28>
n<next_state> u<357> t<StringConst> p<358> l<41:17> el<41:27>
n<> u<358> t<Ps_or_hierarchical_identifier> p<361> c<357> s<360> l<41:17> el<41:27>
n<> u<359> t<Bit_select> p<360> l<41:28> el<41:28>
n<> u<360> t<Select> p<361> c<359> l<41:28> el<41:28>
n<> u<361> t<Variable_lvalue> p<367> c<358> s<362> l<41:17> el<41:27>
n<> u<362> t<AssignOp_Assign> p<367> s<366> l<41:28> el<41:29>
n<GNT0> u<363> t<StringConst> p<364> l<41:30> el<41:34>
n<> u<364> t<Primary_literal> p<365> c<363> l<41:30> el<41:34>
n<> u<365> t<Primary> p<366> c<364> l<41:30> el<41:34>
n<> u<366> t<Expression> p<367> c<365> l<41:30> el<41:34>
n<> u<367> t<Operator_assignment> p<368> c<361> l<41:17> el<41:34>
n<> u<368> t<Blocking_assignment> p<369> c<367> l<41:17> el<41:34>
n<> u<369> t<Statement_item> p<370> c<368> l<41:17> el<41:35>
n<> u<370> t<Statement> p<371> c<369> l<41:17> el<41:35>
n<> u<371> t<Statement_or_null> p<373> c<370> s<372> l<41:17> el<41:35>
n<> u<372> t<End> p<373> l<42:15> el<42:18>
n<> u<373> t<Seq_block> p<374> c<371> l<40:30> el<42:18>
n<> u<374> t<Statement_item> p<375> c<373> l<40:30> el<42:18>
n<> u<375> t<Statement> p<376> c<374> l<40:30> el<42:18>
n<> u<376> t<Statement_or_null> p<397> c<375> s<396> l<40:30> el<42:18>
n<next_state> u<377> t<StringConst> p<378> l<43:17> el<43:27>
n<> u<378> t<Ps_or_hierarchical_identifier> p<381> c<377> s<380> l<43:17> el<43:27>
n<> u<379> t<Bit_select> p<380> l<43:28> el<43:28>
n<> u<380> t<Select> p<381> c<379> l<43:28> el<43:28>
n<> u<381> t<Variable_lvalue> p<387> c<378> s<382> l<43:17> el<43:27>
n<> u<382> t<AssignOp_Assign> p<387> s<386> l<43:28> el<43:29>
n<IDLE> u<383> t<StringConst> p<384> l<43:30> el<43:34>
n<> u<384> t<Primary_literal> p<385> c<383> l<43:30> el<43:34>
n<> u<385> t<Primary> p<386> c<384> l<43:30> el<43:34>
n<> u<386> t<Expression> p<387> c<385> l<43:30> el<43:34>
n<> u<387> t<Operator_assignment> p<388> c<381> l<43:17> el<43:34>
n<> u<388> t<Blocking_assignment> p<389> c<387> l<43:17> el<43:34>
n<> u<389> t<Statement_item> p<390> c<388> l<43:17> el<43:35>
n<> u<390> t<Statement> p<391> c<389> l<43:17> el<43:35>
n<> u<391> t<Statement_or_null> p<393> c<390> s<392> l<43:17> el<43:35>
n<> u<392> t<End> p<393> l<44:15> el<44:18>
n<> u<393> t<Seq_block> p<394> c<391> l<42:24> el<44:18>
n<> u<394> t<Statement_item> p<395> c<393> l<42:24> el<44:18>
n<> u<395> t<Statement> p<396> c<394> l<42:24> el<44:18>
n<> u<396> t<Statement_or_null> p<397> c<395> l<42:24> el<44:18>
n<> u<397> t<Conditional_statement> p<398> c<356> l<40:11> el<44:18>
n<> u<398> t<Statement_item> p<399> c<397> l<40:11> el<44:18>
n<> u<399> t<Statement> p<400> c<398> l<40:11> el<44:18>
n<> u<400> t<Statement_or_null> p<401> c<399> l<40:11> el<44:18>
n<> u<401> t<Case_item> p<480> c<344> s<462> l<40:4> el<44:18>
n<GNT1> u<402> t<StringConst> p<403> l<45:4> el<45:8>
n<> u<403> t<Primary_literal> p<404> c<402> l<45:4> el<45:8>
n<> u<404> t<Primary> p<405> c<403> l<45:4> el<45:8>
n<> u<405> t<Expression> p<462> c<404> s<461> l<45:4> el<45:8>
n<req_1> u<406> t<StringConst> p<407> l<45:15> el<45:20>
n<> u<407> t<Primary_literal> p<408> c<406> l<45:15> el<45:20>
n<> u<408> t<Primary> p<409> c<407> l<45:15> el<45:20>
n<> u<409> t<Expression> p<415> c<408> s<414> l<45:15> el<45:20>
n<> u<410> t<Number_1Tickb1> p<411> l<45:24> el<45:28>
n<> u<411> t<Primary_literal> p<412> c<410> l<45:24> el<45:28>
n<> u<412> t<Primary> p<413> c<411> l<45:24> el<45:28>
n<> u<413> t<Expression> p<415> c<412> l<45:24> el<45:28>
n<> u<414> t<BinOp_Equiv> p<415> s<413> l<45:21> el<45:23>
n<> u<415> t<Expression> p<416> c<409> l<45:15> el<45:28>
n<> u<416> t<Expression_or_cond_pattern> p<417> c<415> l<45:15> el<45:28>
n<> u<417> t<Cond_predicate> p<458> c<416> s<437> l<45:15> el<45:28>
n<next_state> u<418> t<StringConst> p<419> l<46:17> el<46:27>
n<> u<419> t<Ps_or_hierarchical_identifier> p<422> c<418> s<421> l<46:17> el<46:27>
n<> u<420> t<Bit_select> p<421> l<46:28> el<46:28>
n<> u<421> t<Select> p<422> c<420> l<46:28> el<46:28>
n<> u<422> t<Variable_lvalue> p<428> c<419> s<423> l<46:17> el<46:27>
n<> u<423> t<AssignOp_Assign> p<428> s<427> l<46:28> el<46:29>
n<GNT1> u<424> t<StringConst> p<425> l<46:30> el<46:34>
n<> u<425> t<Primary_literal> p<426> c<424> l<46:30> el<46:34>
n<> u<426> t<Primary> p<427> c<425> l<46:30> el<46:34>
n<> u<427> t<Expression> p<428> c<426> l<46:30> el<46:34>
n<> u<428> t<Operator_assignment> p<429> c<422> l<46:17> el<46:34>
n<> u<429> t<Blocking_assignment> p<430> c<428> l<46:17> el<46:34>
n<> u<430> t<Statement_item> p<431> c<429> l<46:17> el<46:35>
n<> u<431> t<Statement> p<432> c<430> l<46:17> el<46:35>
n<> u<432> t<Statement_or_null> p<434> c<431> s<433> l<46:17> el<46:35>
n<> u<433> t<End> p<434> l<47:15> el<47:18>
n<> u<434> t<Seq_block> p<435> c<432> l<45:30> el<47:18>
n<> u<435> t<Statement_item> p<436> c<434> l<45:30> el<47:18>
n<> u<436> t<Statement> p<437> c<435> l<45:30> el<47:18>
n<> u<437> t<Statement_or_null> p<458> c<436> s<457> l<45:30> el<47:18>
n<next_state> u<438> t<StringConst> p<439> l<48:17> el<48:27>
n<> u<439> t<Ps_or_hierarchical_identifier> p<442> c<438> s<441> l<48:17> el<48:27>
n<> u<440> t<Bit_select> p<441> l<48:28> el<48:28>
n<> u<441> t<Select> p<442> c<440> l<48:28> el<48:28>
n<> u<442> t<Variable_lvalue> p<448> c<439> s<443> l<48:17> el<48:27>
n<> u<443> t<AssignOp_Assign> p<448> s<447> l<48:28> el<48:29>
n<IDLE> u<444> t<StringConst> p<445> l<48:30> el<48:34>
n<> u<445> t<Primary_literal> p<446> c<444> l<48:30> el<48:34>
n<> u<446> t<Primary> p<447> c<445> l<48:30> el<48:34>
n<> u<447> t<Expression> p<448> c<446> l<48:30> el<48:34>
n<> u<448> t<Operator_assignment> p<449> c<442> l<48:17> el<48:34>
n<> u<449> t<Blocking_assignment> p<450> c<448> l<48:17> el<48:34>
n<> u<450> t<Statement_item> p<451> c<449> l<48:17> el<48:35>
n<> u<451> t<Statement> p<452> c<450> l<48:17> el<48:35>
n<> u<452> t<Statement_or_null> p<454> c<451> s<453> l<48:17> el<48:35>
n<> u<453> t<End> p<454> l<49:15> el<49:18>
n<> u<454> t<Seq_block> p<455> c<452> l<47:24> el<49:18>
n<> u<455> t<Statement_item> p<456> c<454> l<47:24> el<49:18>
n<> u<456> t<Statement> p<457> c<455> l<47:24> el<49:18>
n<> u<457> t<Statement_or_null> p<458> c<456> l<47:24> el<49:18>
n<> u<458> t<Conditional_statement> p<459> c<417> l<45:11> el<49:18>
n<> u<459> t<Statement_item> p<460> c<458> l<45:11> el<49:18>
n<> u<460> t<Statement> p<461> c<459> l<45:11> el<49:18>
n<> u<461> t<Statement_or_null> p<462> c<460> l<45:11> el<49:18>
n<> u<462> t<Case_item> p<480> c<405> s<478> l<45:4> el<49:18>
n<next_state> u<463> t<StringConst> p<464> l<50:14> el<50:24>
n<> u<464> t<Ps_or_hierarchical_identifier> p<467> c<463> s<466> l<50:14> el<50:24>
n<> u<465> t<Bit_select> p<466> l<50:25> el<50:25>
n<> u<466> t<Select> p<467> c<465> l<50:25> el<50:25>
n<> u<467> t<Variable_lvalue> p<473> c<464> s<468> l<50:14> el<50:24>
n<> u<468> t<AssignOp_Assign> p<473> s<472> l<50:25> el<50:26>
n<IDLE> u<469> t<StringConst> p<470> l<50:27> el<50:31>
n<> u<470> t<Primary_literal> p<471> c<469> l<50:27> el<50:31>
n<> u<471> t<Primary> p<472> c<470> l<50:27> el<50:31>
n<> u<472> t<Expression> p<473> c<471> l<50:27> el<50:31>
n<> u<473> t<Operator_assignment> p<474> c<467> l<50:14> el<50:31>
n<> u<474> t<Blocking_assignment> p<475> c<473> l<50:14> el<50:31>
n<> u<475> t<Statement_item> p<476> c<474> l<50:14> el<50:32>
n<> u<476> t<Statement> p<477> c<475> l<50:14> el<50:32>
n<> u<477> t<Statement_or_null> p<478> c<476> l<50:14> el<50:32>
n<> u<478> t<Case_item> p<480> c<477> s<479> l<50:4> el<50:32>
n<> u<479> t<Endcase> p<480> l<51:3> el<51:10>
n<> u<480> t<Case_statement> p<481> c<239> l<32:2> el<51:10>
n<> u<481> t<Statement_item> p<482> c<480> l<32:2> el<51:10>
n<> u<482> t<Statement> p<483> c<481> l<32:2> el<51:10>
n<> u<483> t<Statement_or_null> p<485> c<482> s<484> l<32:2> el<51:10>
n<> u<484> t<End> p<485> l<52:1> el<52:4>
n<> u<485> t<Seq_block> p<486> c<222> l<30:1> el<52:4>
n<> u<486> t<Statement_item> p<487> c<485> l<30:1> el<52:4>
n<> u<487> t<Statement> p<488> c<486> l<30:1> el<52:4>
n<> u<488> t<Statement_or_null> p<489> c<487> l<30:1> el<52:4>
n<> u<489> t<Procedural_timing_control_statement> p<490> c<221> l<29:8> el<52:4>
n<> u<490> t<Statement_item> p<491> c<489> l<29:8> el<52:4>
n<> u<491> t<Statement> p<492> c<490> l<29:8> el<52:4>
n<> u<492> t<Always_construct> p<493> c<200> l<29:1> el<52:4>
n<> u<493> t<Module_common_item> p<494> c<492> l<29:1> el<52:4>
n<> u<494> t<Module_or_generate_item> p<495> c<493> l<29:1> el<52:4>
n<> u<495> t<Non_port_module_item> p<496> c<494> l<29:1> el<52:4>
n<> u<496> t<Module_item> p<834> c<495> s<577> l<29:1> el<52:4>
n<> u<497> t<AlwaysKeywd_Always> p<573> s<572> l<54:1> el<54:7>
n<> u<498> t<Edge_Posedge> p<503> s<502> l<54:11> el<54:18>
n<clock> u<499> t<StringConst> p<500> l<54:19> el<54:24>
n<> u<500> t<Primary_literal> p<501> c<499> l<54:19> el<54:24>
n<> u<501> t<Primary> p<502> c<500> l<54:19> el<54:24>
n<> u<502> t<Expression> p<503> c<501> l<54:19> el<54:24>
n<> u<503> t<Event_expression> p<504> c<498> l<54:11> el<54:24>
n<> u<504> t<Event_control> p<505> c<503> l<54:8> el<54:25>
n<> u<505> t<Procedural_timing_control> p<570> c<504> s<569> l<54:8> el<54:25>
n<FSM_SEQ> u<506> t<StringConst> p<566> s<564> l<55:9> el<55:16>
n<reset> u<507> t<StringConst> p<508> l<56:7> el<56:12>
n<> u<508> t<Primary_literal> p<509> c<507> l<56:7> el<56:12>
n<> u<509> t<Primary> p<510> c<508> l<56:7> el<56:12>
n<> u<510> t<Expression> p<516> c<509> s<515> l<56:7> el<56:12>
n<> u<511> t<Number_1Tickb1> p<512> l<56:16> el<56:20>
n<> u<512> t<Primary_literal> p<513> c<511> l<56:16> el<56:20>
n<> u<513> t<Primary> p<514> c<512> l<56:16> el<56:20>
n<> u<514> t<Expression> p<516> c<513> l<56:16> el<56:20>
n<> u<515> t<BinOp_Equiv> p<516> s<514> l<56:13> el<56:15>
n<> u<516> t<Expression> p<517> c<510> l<56:7> el<56:20>
n<> u<517> t<Expression_or_cond_pattern> p<518> c<516> l<56:7> el<56:20>
n<> u<518> t<Cond_predicate> p<561> c<517> s<539> l<56:7> el<56:20>
n<state> u<519> t<StringConst> p<520> l<57:5> el<57:10>
n<> u<520> t<Ps_or_hierarchical_identifier> p<523> c<519> s<522> l<57:5> el<57:10>
n<> u<521> t<Bit_select> p<522> l<57:11> el<57:11>
n<> u<522> t<Select> p<523> c<521> l<57:11> el<57:11>
n<> u<523> t<Variable_lvalue> p<531> c<520> s<526> l<57:5> el<57:10>
n<#1> u<524> t<IntConst> p<525> l<57:14> el<57:16>
n<> u<525> t<Delay_control> p<526> c<524> l<57:14> el<57:16>
n<> u<526> t<Delay_or_event_control> p<531> c<525> s<530> l<57:14> el<57:16>
n<IDLE> u<527> t<StringConst> p<528> l<57:17> el<57:21>
n<> u<528> t<Primary_literal> p<529> c<527> l<57:17> el<57:21>
n<> u<529> t<Primary> p<530> c<528> l<57:17> el<57:21>
n<> u<530> t<Expression> p<531> c<529> l<57:17> el<57:21>
n<> u<531> t<Nonblocking_assignment> p<532> c<523> l<57:5> el<57:21>
n<> u<532> t<Statement_item> p<533> c<531> l<57:5> el<57:22>
n<> u<533> t<Statement> p<534> c<532> l<57:5> el<57:22>
n<> u<534> t<Statement_or_null> p<536> c<533> s<535> l<57:5> el<57:22>
n<> u<535> t<End> p<536> l<58:3> el<58:6>
n<> u<536> t<Seq_block> p<537> c<534> l<56:22> el<58:6>
n<> u<537> t<Statement_item> p<538> c<536> l<56:22> el<58:6>
n<> u<538> t<Statement> p<539> c<537> l<56:22> el<58:6>
n<> u<539> t<Statement_or_null> p<561> c<538> s<560> l<56:22> el<58:6>
n<state> u<540> t<StringConst> p<541> l<59:5> el<59:10>
n<> u<541> t<Ps_or_hierarchical_identifier> p<544> c<540> s<543> l<59:5> el<59:10>
n<> u<542> t<Bit_select> p<543> l<59:11> el<59:11>
n<> u<543> t<Select> p<544> c<542> l<59:11> el<59:11>
n<> u<544> t<Variable_lvalue> p<552> c<541> s<547> l<59:5> el<59:10>
n<#1> u<545> t<IntConst> p<546> l<59:14> el<59:16>
n<> u<546> t<Delay_control> p<547> c<545> l<59:14> el<59:16>
n<> u<547> t<Delay_or_event_control> p<552> c<546> s<551> l<59:14> el<59:16>
n<next_state> u<548> t<StringConst> p<549> l<59:17> el<59:27>
n<> u<549> t<Primary_literal> p<550> c<548> l<59:17> el<59:27>
n<> u<550> t<Primary> p<551> c<549> l<59:17> el<59:27>
n<> u<551> t<Expression> p<552> c<550> l<59:17> el<59:27>
n<> u<552> t<Nonblocking_assignment> p<553> c<544> l<59:5> el<59:27>
n<> u<553> t<Statement_item> p<554> c<552> l<59:5> el<59:28>
n<> u<554> t<Statement> p<555> c<553> l<59:5> el<59:28>
n<> u<555> t<Statement_or_null> p<557> c<554> s<556> l<59:5> el<59:28>
n<> u<556> t<End> p<557> l<60:3> el<60:6>
n<> u<557> t<Seq_block> p<558> c<555> l<58:12> el<60:6>
n<> u<558> t<Statement_item> p<559> c<557> l<58:12> el<60:6>
n<> u<559> t<Statement> p<560> c<558> l<58:12> el<60:6>
n<> u<560> t<Statement_or_null> p<561> c<559> l<58:12> el<60:6>
n<> u<561> t<Conditional_statement> p<562> c<518> l<56:3> el<60:6>
n<> u<562> t<Statement_item> p<563> c<561> l<56:3> el<60:6>
n<> u<563> t<Statement> p<564> c<562> l<56:3> el<60:6>
n<> u<564> t<Statement_or_null> p<566> c<563> s<565> l<56:3> el<60:6>
n<> u<565> t<End> p<566> l<61:1> el<61:4>
n<> u<566> t<Seq_block> p<567> c<506> l<55:1> el<61:4>
n<> u<567> t<Statement_item> p<568> c<566> l<55:1> el<61:4>
n<> u<568> t<Statement> p<569> c<567> l<55:1> el<61:4>
n<> u<569> t<Statement_or_null> p<570> c<568> l<55:1> el<61:4>
n<> u<570> t<Procedural_timing_control_statement> p<571> c<505> l<54:8> el<61:4>
n<> u<571> t<Statement_item> p<572> c<570> l<54:8> el<61:4>
n<> u<572> t<Statement> p<573> c<571> l<54:8> el<61:4>
n<> u<573> t<Always_construct> p<574> c<497> l<54:1> el<61:4>
n<> u<574> t<Module_common_item> p<575> c<573> l<54:1> el<61:4>
n<> u<575> t<Module_or_generate_item> p<576> c<574> l<54:1> el<61:4>
n<> u<576> t<Non_port_module_item> p<577> c<575> l<54:1> el<61:4>
n<> u<577> t<Module_item> p<834> c<576> s<833> l<54:1> el<61:4>
n<> u<578> t<AlwaysKeywd_Always> p<829> s<828> l<63:1> el<63:7>
n<> u<579> t<Edge_Posedge> p<584> s<583> l<63:11> el<63:18>
n<clock> u<580> t<StringConst> p<581> l<63:19> el<63:24>
n<> u<581> t<Primary_literal> p<582> c<580> l<63:19> el<63:24>
n<> u<582> t<Primary> p<583> c<581> l<63:19> el<63:24>
n<> u<583> t<Expression> p<584> c<582> l<63:19> el<63:24>
n<> u<584> t<Event_expression> p<585> c<579> l<63:11> el<63:24>
n<> u<585> t<Event_control> p<586> c<584> l<63:8> el<63:25>
n<> u<586> t<Procedural_timing_control> p<826> c<585> s<825> l<63:8> el<63:25>
n<OUTPUT_LOGIC> u<587> t<StringConst> p<822> s<820> l<64:9> el<64:21>
n<reset> u<588> t<StringConst> p<589> l<65:5> el<65:10>
n<> u<589> t<Primary_literal> p<590> c<588> l<65:5> el<65:10>
n<> u<590> t<Primary> p<591> c<589> l<65:5> el<65:10>
n<> u<591> t<Expression> p<597> c<590> s<596> l<65:5> el<65:10>
n<> u<592> t<Number_1Tickb1> p<593> l<65:14> el<65:18>
n<> u<593> t<Primary_literal> p<594> c<592> l<65:14> el<65:18>
n<> u<594> t<Primary> p<595> c<593> l<65:14> el<65:18>
n<> u<595> t<Expression> p<597> c<594> l<65:14> el<65:18>
n<> u<596> t<BinOp_Equiv> p<597> s<595> l<65:11> el<65:13>
n<> u<597> t<Expression> p<598> c<591> l<65:5> el<65:18>
n<> u<598> t<Expression_or_cond_pattern> p<599> c<597> l<65:5> el<65:18>
n<> u<599> t<Cond_predicate> p<817> c<598> s<636> l<65:5> el<65:18>
n<gnt_0> u<600> t<StringConst> p<601> l<66:3> el<66:8>
n<> u<601> t<Ps_or_hierarchical_identifier> p<604> c<600> s<603> l<66:3> el<66:8>
n<> u<602> t<Bit_select> p<603> l<66:9> el<66:9>
n<> u<603> t<Select> p<604> c<602> l<66:9> el<66:9>
n<> u<604> t<Variable_lvalue> p<612> c<601> s<607> l<66:3> el<66:8>
n<#1> u<605> t<IntConst> p<606> l<66:12> el<66:14>
n<> u<606> t<Delay_control> p<607> c<605> l<66:12> el<66:14>
n<> u<607> t<Delay_or_event_control> p<612> c<606> s<611> l<66:12> el<66:14>
n<> u<608> t<Number_1Tickb0> p<609> l<66:15> el<66:19>
n<> u<609> t<Primary_literal> p<610> c<608> l<66:15> el<66:19>
n<> u<610> t<Primary> p<611> c<609> l<66:15> el<66:19>
n<> u<611> t<Expression> p<612> c<610> l<66:15> el<66:19>
n<> u<612> t<Nonblocking_assignment> p<613> c<604> l<66:3> el<66:19>
n<> u<613> t<Statement_item> p<614> c<612> l<66:3> el<66:20>
n<> u<614> t<Statement> p<615> c<613> l<66:3> el<66:20>
n<> u<615> t<Statement_or_null> p<633> c<614> s<631> l<66:3> el<66:20>
n<gnt_1> u<616> t<StringConst> p<617> l<67:3> el<67:8>
n<> u<617> t<Ps_or_hierarchical_identifier> p<620> c<616> s<619> l<67:3> el<67:8>
n<> u<618> t<Bit_select> p<619> l<67:9> el<67:9>
n<> u<619> t<Select> p<620> c<618> l<67:9> el<67:9>
n<> u<620> t<Variable_lvalue> p<628> c<617> s<623> l<67:3> el<67:8>
n<#1> u<621> t<IntConst> p<622> l<67:12> el<67:14>
n<> u<622> t<Delay_control> p<623> c<621> l<67:12> el<67:14>
n<> u<623> t<Delay_or_event_control> p<628> c<622> s<627> l<67:12> el<67:14>
n<> u<624> t<Number_1Tickb0> p<625> l<67:15> el<67:19>
n<> u<625> t<Primary_literal> p<626> c<624> l<67:15> el<67:19>
n<> u<626> t<Primary> p<627> c<625> l<67:15> el<67:19>
n<> u<627> t<Expression> p<628> c<626> l<67:15> el<67:19>
n<> u<628> t<Nonblocking_assignment> p<629> c<620> l<67:3> el<67:19>
n<> u<629> t<Statement_item> p<630> c<628> l<67:3> el<67:20>
n<> u<630> t<Statement> p<631> c<629> l<67:3> el<67:20>
n<> u<631> t<Statement_or_null> p<633> c<630> s<632> l<67:3> el<67:20>
n<> u<632> t<End> p<633> l<68:1> el<68:4>
n<> u<633> t<Seq_block> p<634> c<615> l<65:20> el<68:4>
n<> u<634> t<Statement_item> p<635> c<633> l<65:20> el<68:4>
n<> u<635> t<Statement> p<636> c<634> l<65:20> el<68:4>
n<> u<636> t<Statement_or_null> p<817> c<635> s<816> l<65:20> el<68:4>
n<> u<637> t<Case> p<638> l<70:3> el<70:7>
n<> u<638> t<Case_keyword> p<808> c<637> s<642> l<70:3> el<70:7>
n<state> u<639> t<StringConst> p<640> l<70:8> el<70:13>
n<> u<640> t<Primary_literal> p<641> c<639> l<70:8> el<70:13>
n<> u<641> t<Primary> p<642> c<640> l<70:8> el<70:13>
n<> u<642> t<Expression> p<808> c<641> s<684> l<70:8> el<70:13>
n<IDLE> u<643> t<StringConst> p<644> l<71:5> el<71:9>
n<> u<644> t<Primary_literal> p<645> c<643> l<71:5> el<71:9>
n<> u<645> t<Primary> p<646> c<644> l<71:5> el<71:9>
n<> u<646> t<Expression> p<684> c<645> s<683> l<71:5> el<71:9>
n<gnt_0> u<647> t<StringConst> p<648> l<72:19> el<72:24>
n<> u<648> t<Ps_or_hierarchical_identifier> p<651> c<647> s<650> l<72:19> el<72:24>
n<> u<649> t<Bit_select> p<650> l<72:25> el<72:25>
n<> u<650> t<Select> p<651> c<649> l<72:25> el<72:25>
n<> u<651> t<Variable_lvalue> p<659> c<648> s<654> l<72:19> el<72:24>
n<#1> u<652> t<IntConst> p<653> l<72:28> el<72:30>
n<> u<653> t<Delay_control> p<654> c<652> l<72:28> el<72:30>
n<> u<654> t<Delay_or_event_control> p<659> c<653> s<658> l<72:28> el<72:30>
n<> u<655> t<Number_1Tickb0> p<656> l<72:31> el<72:35>
n<> u<656> t<Primary_literal> p<657> c<655> l<72:31> el<72:35>
n<> u<657> t<Primary> p<658> c<656> l<72:31> el<72:35>
n<> u<658> t<Expression> p<659> c<657> l<72:31> el<72:35>
n<> u<659> t<Nonblocking_assignment> p<660> c<651> l<72:19> el<72:35>
n<> u<660> t<Statement_item> p<661> c<659> l<72:19> el<72:36>
n<> u<661> t<Statement> p<662> c<660> l<72:19> el<72:36>
n<> u<662> t<Statement_or_null> p<680> c<661> s<678> l<72:19> el<72:36>
n<gnt_1> u<663> t<StringConst> p<664> l<73:19> el<73:24>
n<> u<664> t<Ps_or_hierarchical_identifier> p<667> c<663> s<666> l<73:19> el<73:24>
n<> u<665> t<Bit_select> p<666> l<73:25> el<73:25>
n<> u<666> t<Select> p<667> c<665> l<73:25> el<73:25>
n<> u<667> t<Variable_lvalue> p<675> c<664> s<670> l<73:19> el<73:24>
n<#1> u<668> t<IntConst> p<669> l<73:28> el<73:30>
n<> u<669> t<Delay_control> p<670> c<668> l<73:28> el<73:30>
n<> u<670> t<Delay_or_event_control> p<675> c<669> s<674> l<73:28> el<73:30>
n<> u<671> t<Number_1Tickb0> p<672> l<73:31> el<73:35>
n<> u<672> t<Primary_literal> p<673> c<671> l<73:31> el<73:35>
n<> u<673> t<Primary> p<674> c<672> l<73:31> el<73:35>
n<> u<674> t<Expression> p<675> c<673> l<73:31> el<73:35>
n<> u<675> t<Nonblocking_assignment> p<676> c<667> l<73:19> el<73:35>
n<> u<676> t<Statement_item> p<677> c<675> l<73:19> el<73:36>
n<> u<677> t<Statement> p<678> c<676> l<73:19> el<73:36>
n<> u<678> t<Statement_or_null> p<680> c<677> s<679> l<73:19> el<73:36>
n<> u<679> t<End> p<680> l<74:16> el<74:19>
n<> u<680> t<Seq_block> p<681> c<662> l<71:12> el<74:19>
n<> u<681> t<Statement_item> p<682> c<680> l<71:12> el<74:19>
n<> u<682> t<Statement> p<683> c<681> l<71:12> el<74:19>
n<> u<683> t<Statement_or_null> p<684> c<682> l<71:12> el<74:19>
n<> u<684> t<Case_item> p<808> c<646> s<726> l<71:5> el<74:19>
n<GNT0> u<685> t<StringConst> p<686> l<75:4> el<75:8>
n<> u<686> t<Primary_literal> p<687> c<685> l<75:4> el<75:8>
n<> u<687> t<Primary> p<688> c<686> l<75:4> el<75:8>
n<> u<688> t<Expression> p<726> c<687> s<725> l<75:4> el<75:8>
n<gnt_0> u<689> t<StringConst> p<690> l<76:20> el<76:25>
n<> u<690> t<Ps_or_hierarchical_identifier> p<693> c<689> s<692> l<76:20> el<76:25>
n<> u<691> t<Bit_select> p<692> l<76:26> el<76:26>
n<> u<692> t<Select> p<693> c<691> l<76:26> el<76:26>
n<> u<693> t<Variable_lvalue> p<701> c<690> s<696> l<76:20> el<76:25>
n<#1> u<694> t<IntConst> p<695> l<76:29> el<76:31>
n<> u<695> t<Delay_control> p<696> c<694> l<76:29> el<76:31>
n<> u<696> t<Delay_or_event_control> p<701> c<695> s<700> l<76:29> el<76:31>
n<> u<697> t<Number_1Tickb1> p<698> l<76:32> el<76:36>
n<> u<698> t<Primary_literal> p<699> c<697> l<76:32> el<76:36>
n<> u<699> t<Primary> p<700> c<698> l<76:32> el<76:36>
n<> u<700> t<Expression> p<701> c<699> l<76:32> el<76:36>
n<> u<701> t<Nonblocking_assignment> p<702> c<693> l<76:20> el<76:36>
n<> u<702> t<Statement_item> p<703> c<701> l<76:20> el<76:37>
n<> u<703> t<Statement> p<704> c<702> l<76:20> el<76:37>
n<> u<704> t<Statement_or_null> p<722> c<703> s<720> l<76:20> el<76:37>
n<gnt_1> u<705> t<StringConst> p<706> l<77:20> el<77:25>
n<> u<706> t<Ps_or_hierarchical_identifier> p<709> c<705> s<708> l<77:20> el<77:25>
n<> u<707> t<Bit_select> p<708> l<77:26> el<77:26>
n<> u<708> t<Select> p<709> c<707> l<77:26> el<77:26>
n<> u<709> t<Variable_lvalue> p<717> c<706> s<712> l<77:20> el<77:25>
n<#1> u<710> t<IntConst> p<711> l<77:29> el<77:31>
n<> u<711> t<Delay_control> p<712> c<710> l<77:29> el<77:31>
n<> u<712> t<Delay_or_event_control> p<717> c<711> s<716> l<77:29> el<77:31>
n<> u<713> t<Number_1Tickb0> p<714> l<77:32> el<77:36>
n<> u<714> t<Primary_literal> p<715> c<713> l<77:32> el<77:36>
n<> u<715> t<Primary> p<716> c<714> l<77:32> el<77:36>
n<> u<716> t<Expression> p<717> c<715> l<77:32> el<77:36>
n<> u<717> t<Nonblocking_assignment> p<718> c<709> l<77:20> el<77:36>
n<> u<718> t<Statement_item> p<719> c<717> l<77:20> el<77:37>
n<> u<719> t<Statement> p<720> c<718> l<77:20> el<77:37>
n<> u<720> t<Statement_or_null> p<722> c<719> s<721> l<77:20> el<77:37>
n<> u<721> t<End> p<722> l<78:17> el<78:20>
n<> u<722> t<Seq_block> p<723> c<704> l<75:11> el<78:20>
n<> u<723> t<Statement_item> p<724> c<722> l<75:11> el<78:20>
n<> u<724> t<Statement> p<725> c<723> l<75:11> el<78:20>
n<> u<725> t<Statement_or_null> p<726> c<724> l<75:11> el<78:20>
n<> u<726> t<Case_item> p<808> c<688> s<768> l<75:4> el<78:20>
n<GNT1> u<727> t<StringConst> p<728> l<79:4> el<79:8>
n<> u<728> t<Primary_literal> p<729> c<727> l<79:4> el<79:8>
n<> u<729> t<Primary> p<730> c<728> l<79:4> el<79:8>
n<> u<730> t<Expression> p<768> c<729> s<767> l<79:4> el<79:8>
n<gnt_0> u<731> t<StringConst> p<732> l<80:20> el<80:25>
n<> u<732> t<Ps_or_hierarchical_identifier> p<735> c<731> s<734> l<80:20> el<80:25>
n<> u<733> t<Bit_select> p<734> l<80:26> el<80:26>
n<> u<734> t<Select> p<735> c<733> l<80:26> el<80:26>
n<> u<735> t<Variable_lvalue> p<743> c<732> s<738> l<80:20> el<80:25>
n<#1> u<736> t<IntConst> p<737> l<80:29> el<80:31>
n<> u<737> t<Delay_control> p<738> c<736> l<80:29> el<80:31>
n<> u<738> t<Delay_or_event_control> p<743> c<737> s<742> l<80:29> el<80:31>
n<> u<739> t<Number_1Tickb0> p<740> l<80:32> el<80:36>
n<> u<740> t<Primary_literal> p<741> c<739> l<80:32> el<80:36>
n<> u<741> t<Primary> p<742> c<740> l<80:32> el<80:36>
n<> u<742> t<Expression> p<743> c<741> l<80:32> el<80:36>
n<> u<743> t<Nonblocking_assignment> p<744> c<735> l<80:20> el<80:36>
n<> u<744> t<Statement_item> p<745> c<743> l<80:20> el<80:37>
n<> u<745> t<Statement> p<746> c<744> l<80:20> el<80:37>
n<> u<746> t<Statement_or_null> p<764> c<745> s<762> l<80:20> el<80:37>
n<gnt_1> u<747> t<StringConst> p<748> l<81:20> el<81:25>
n<> u<748> t<Ps_or_hierarchical_identifier> p<751> c<747> s<750> l<81:20> el<81:25>
n<> u<749> t<Bit_select> p<750> l<81:26> el<81:26>
n<> u<750> t<Select> p<751> c<749> l<81:26> el<81:26>
n<> u<751> t<Variable_lvalue> p<759> c<748> s<754> l<81:20> el<81:25>
n<#1> u<752> t<IntConst> p<753> l<81:29> el<81:31>
n<> u<753> t<Delay_control> p<754> c<752> l<81:29> el<81:31>
n<> u<754> t<Delay_or_event_control> p<759> c<753> s<758> l<81:29> el<81:31>
n<> u<755> t<Number_1Tickb1> p<756> l<81:32> el<81:36>
n<> u<756> t<Primary_literal> p<757> c<755> l<81:32> el<81:36>
n<> u<757> t<Primary> p<758> c<756> l<81:32> el<81:36>
n<> u<758> t<Expression> p<759> c<757> l<81:32> el<81:36>
n<> u<759> t<Nonblocking_assignment> p<760> c<751> l<81:20> el<81:36>
n<> u<760> t<Statement_item> p<761> c<759> l<81:20> el<81:37>
n<> u<761> t<Statement> p<762> c<760> l<81:20> el<81:37>
n<> u<762> t<Statement_or_null> p<764> c<761> s<763> l<81:20> el<81:37>
n<> u<763> t<End> p<764> l<82:17> el<82:20>
n<> u<764> t<Seq_block> p<765> c<746> l<79:11> el<82:20>
n<> u<765> t<Statement_item> p<766> c<764> l<79:11> el<82:20>
n<> u<766> t<Statement> p<767> c<765> l<79:11> el<82:20>
n<> u<767> t<Statement_or_null> p<768> c<766> l<79:11> el<82:20>
n<> u<768> t<Case_item> p<808> c<730> s<806> l<79:4> el<82:20>
n<gnt_0> u<769> t<StringConst> p<770> l<84:21> el<84:26>
n<> u<770> t<Ps_or_hierarchical_identifier> p<773> c<769> s<772> l<84:21> el<84:26>
n<> u<771> t<Bit_select> p<772> l<84:27> el<84:27>
n<> u<772> t<Select> p<773> c<771> l<84:27> el<84:27>
n<> u<773> t<Variable_lvalue> p<781> c<770> s<776> l<84:21> el<84:26>
n<#1> u<774> t<IntConst> p<775> l<84:30> el<84:32>
n<> u<775> t<Delay_control> p<776> c<774> l<84:30> el<84:32>
n<> u<776> t<Delay_or_event_control> p<781> c<775> s<780> l<84:30> el<84:32>
n<> u<777> t<Number_1Tickb0> p<778> l<84:33> el<84:37>
n<> u<778> t<Primary_literal> p<779> c<777> l<84:33> el<84:37>
n<> u<779> t<Primary> p<780> c<778> l<84:33> el<84:37>
n<> u<780> t<Expression> p<781> c<779> l<84:33> el<84:37>
n<> u<781> t<Nonblocking_assignment> p<782> c<773> l<84:21> el<84:37>
n<> u<782> t<Statement_item> p<783> c<781> l<84:21> el<84:38>
n<> u<783> t<Statement> p<784> c<782> l<84:21> el<84:38>
n<> u<784> t<Statement_or_null> p<802> c<783> s<800> l<84:21> el<84:38>
n<gnt_1> u<785> t<StringConst> p<786> l<85:21> el<85:26>
n<> u<786> t<Ps_or_hierarchical_identifier> p<789> c<785> s<788> l<85:21> el<85:26>
n<> u<787> t<Bit_select> p<788> l<85:27> el<85:27>
n<> u<788> t<Select> p<789> c<787> l<85:27> el<85:27>
n<> u<789> t<Variable_lvalue> p<797> c<786> s<792> l<85:21> el<85:26>
n<#1> u<790> t<IntConst> p<791> l<85:30> el<85:32>
n<> u<791> t<Delay_control> p<792> c<790> l<85:30> el<85:32>
n<> u<792> t<Delay_or_event_control> p<797> c<791> s<796> l<85:30> el<85:32>
n<> u<793> t<Number_1Tickb0> p<794> l<85:33> el<85:37>
n<> u<794> t<Primary_literal> p<795> c<793> l<85:33> el<85:37>
n<> u<795> t<Primary> p<796> c<794> l<85:33> el<85:37>
n<> u<796> t<Expression> p<797> c<795> l<85:33> el<85:37>
n<> u<797> t<Nonblocking_assignment> p<798> c<789> l<85:21> el<85:37>
n<> u<798> t<Statement_item> p<799> c<797> l<85:21> el<85:38>
n<> u<799> t<Statement> p<800> c<798> l<85:21> el<85:38>
n<> u<800> t<Statement_or_null> p<802> c<799> s<801> l<85:21> el<85:38>
n<> u<801> t<End> p<802> l<86:19> el<86:22>
n<> u<802> t<Seq_block> p<803> c<784> l<83:14> el<86:22>
n<> u<803> t<Statement_item> p<804> c<802> l<83:14> el<86:22>
n<> u<804> t<Statement> p<805> c<803> l<83:14> el<86:22>
n<> u<805> t<Statement_or_null> p<806> c<804> l<83:14> el<86:22>
n<> u<806> t<Case_item> p<808> c<805> s<807> l<83:4> el<86:22>
n<> u<807> t<Endcase> p<808> l<87:3> el<87:10>
n<> u<808> t<Case_statement> p<809> c<638> l<70:3> el<87:10>
n<> u<809> t<Statement_item> p<810> c<808> l<70:3> el<87:10>
n<> u<810> t<Statement> p<811> c<809> l<70:3> el<87:10>
n<> u<811> t<Statement_or_null> p<813> c<810> s<812> l<70:3> el<87:10>
n<> u<812> t<End> p<813> l<88:1> el<88:4>
n<> u<813> t<Seq_block> p<814> c<811> l<69:6> el<88:4>
n<> u<814> t<Statement_item> p<815> c<813> l<69:6> el<88:4>
n<> u<815> t<Statement> p<816> c<814> l<69:6> el<88:4>
n<> u<816> t<Statement_or_null> p<817> c<815> l<69:6> el<88:4>
n<> u<817> t<Conditional_statement> p<818> c<599> l<65:1> el<88:4>
n<> u<818> t<Statement_item> p<819> c<817> l<65:1> el<88:4>
n<> u<819> t<Statement> p<820> c<818> l<65:1> el<88:4>
n<> u<820> t<Statement_or_null> p<822> c<819> s<821> l<65:1> el<88:4>
n<> u<821> t<End> p<822> l<89:1> el<89:4>
n<> u<822> t<Seq_block> p<823> c<587> l<64:1> el<89:4>
n<> u<823> t<Statement_item> p<824> c<822> l<64:1> el<89:4>
n<> u<824> t<Statement> p<825> c<823> l<64:1> el<89:4>
n<> u<825> t<Statement_or_null> p<826> c<824> l<64:1> el<89:4>
n<> u<826> t<Procedural_timing_control_statement> p<827> c<586> l<63:8> el<89:4>
n<> u<827> t<Statement_item> p<828> c<826> l<63:8> el<89:4>
n<> u<828> t<Statement> p<829> c<827> l<63:8> el<89:4>
n<> u<829> t<Always_construct> p<830> c<578> l<63:1> el<89:4>
n<> u<830> t<Module_common_item> p<831> c<829> l<63:1> el<89:4>
n<> u<831> t<Module_or_generate_item> p<832> c<830> l<63:1> el<89:4>
n<> u<832> t<Non_port_module_item> p<833> c<831> l<63:1> el<89:4>
n<> u<833> t<Module_item> p<834> c<832> l<63:1> el<89:4>
n<> u<834> t<Module_declaration> p<835> c<40> l<6:1> el<91:10>
n<> u<835> t<Description> p<836> c<834> l<6:1> el<91:10>
n<> u<836> t<Source_text> p<837> c<835> l<6:1> el<91:10>
n<> u<837> t<Top_level_rule> l<6:1> el<92:1>
[WRN:PA0205] top.sv:6: No timescale set for "fsm_using_always".

[INF:CP0300] Compilation...

[INF:CP0303] top.sv:6: Compile module "work@fsm_using_always".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] top.sv:6: Top level module "work@fsm_using_always".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/FSM2Always/slpp_unit//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/FSM2Always/slpp_unit//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/FSM2Always/slpp_unit//surelog.uhdm...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@fsm_using_always)
|vpiName:work@fsm_using_always
|vpiElaborated:1
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@fsm_using_always
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@fsm_using_always
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6:3, endln:7:14, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4:1: , endln:30:9, parent:work@fsm_using_always
    |vpiIODecl:
    \_io_decl: (bound), parent:work@mailbox::new
      |vpiName:bound
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:6:29, endln:6:30
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
      |vpiTypedef:
      \_int_typespec: , line:6:17, endln:6:20
  |vpiMethod:
  \_function: (work@mailbox::num), line:9:3, endln:10:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9:12, endln:9:15
  |vpiMethod:
  \_task: (work@mailbox::put), line:12:3, endln:13:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15:3, endln:16:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiReturn:
    \_logic_var: 
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18:3, endln:19:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21:3, endln:22:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21:12, endln:21:15
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24:3, endln:25:10, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27:3, endln:28:14, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27:12, endln:27:15
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_peek
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33:1: , endln:55:9, parent:work@fsm_using_always
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37:3, endln:37:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_ref_var: , line:37:19, endln:37:26
  |vpiMethod:
  \_function: (work@process::status), line:40:3, endln:41:14, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_enum_var: , line:40:12, endln:40:17
      |vpiTypespec:
      \_enum_typespec: (state), line:35:66, endln:35:71
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35:18, endln:35:26
          |vpiName:FINISHED
          |vpiDecompile:0
          |INT:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35:28, endln:35:35
          |vpiName:RUNNING
          |vpiDecompile:1
          |INT:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35:37, endln:35:44
          |vpiName:WAITING
          |vpiDecompile:2
          |INT:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35:46, endln:35:55
          |vpiName:SUSPENDED
          |vpiDecompile:3
          |INT:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35:57, endln:35:63
          |vpiName:KILLED
          |vpiDecompile:4
          |INT:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), line:43:3, endln:44:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46:3, endln:47:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49:3, endln:50:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52:3, endln:53:10, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35:66, endln:35:71, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35:18, endln:35:26, parent:state
      |vpiName:FINISHED
      |vpiDecompile:0
      |INT:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35:28, endln:35:35, parent:state
      |vpiName:RUNNING
      |vpiDecompile:1
      |INT:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35:37, endln:35:44, parent:state
      |vpiName:WAITING
      |vpiDecompile:2
      |INT:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35:46, endln:35:55, parent:state
      |vpiName:SUSPENDED
      |vpiDecompile:3
      |INT:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35:57, endln:35:63, parent:state
      |vpiName:KILLED
      |vpiDecompile:4
      |INT:4
      |vpiSize:64
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@fsm_using_always
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60:3, endln:61:14, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58:1: , endln:72:9, parent:work@fsm_using_always
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::new
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:60:31, endln:60:32
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
      |vpiTypedef:
      \_int_typespec: , line:60:16, endln:60:19
  |vpiMethod:
  \_task: (work@semaphore::put), line:63:3, endln:64:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:63:27, endln:63:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:63:12, endln:63:15
  |vpiMethod:
  \_task: (work@semaphore::get), line:66:3, endln:67:10, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:66:27, endln:66:28
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:66:12, endln:66:15
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69:3, endln:70:14, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69:12, endln:69:15
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::try_get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiExpr:
      \_constant: , line:69:39, endln:69:40
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
      |vpiTypedef:
      \_int_typespec: , line:69:24, endln:69:27
|uhdmallModules:
\_module: work@fsm_using_always (work@fsm_using_always) top.sv:6:1: , endln:91:10, parent:work@fsm_using_always
  |vpiDefName:work@fsm_using_always
  |vpiFullName:work@fsm_using_always
  |vpiPort:
  \_port: (clock), line:7:1, parent:work@fsm_using_always
    |vpiName:clock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_always.clock), line:19:9, parent:work@fsm_using_always
        |vpiName:clock
        |vpiFullName:work@fsm_using_always.clock
        |vpiNetType:1
  |vpiPort:
  \_port: (reset), line:8:1, parent:work@fsm_using_always
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_always.reset), line:19:15, parent:work@fsm_using_always
        |vpiName:reset
        |vpiFullName:work@fsm_using_always.reset
        |vpiNetType:1
  |vpiPort:
  \_port: (req_0), line:9:1, parent:work@fsm_using_always
    |vpiName:req_0
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_always.req_0), line:19:21, parent:work@fsm_using_always
        |vpiName:req_0
        |vpiFullName:work@fsm_using_always.req_0
        |vpiNetType:1
  |vpiPort:
  \_port: (req_1), line:10:1, parent:work@fsm_using_always
    |vpiName:req_1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_always.req_1), line:19:27, parent:work@fsm_using_always
        |vpiName:req_1
        |vpiFullName:work@fsm_using_always.req_1
        |vpiNetType:1
  |vpiPort:
  \_port: (gnt_0), line:11:1, parent:work@fsm_using_always
    |vpiName:gnt_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_always.gnt_0), line:21:9, parent:work@fsm_using_always
        |vpiName:gnt_0
        |vpiFullName:work@fsm_using_always.gnt_0
        |vpiNetType:48
  |vpiPort:
  \_port: (gnt_1), line:12:1, parent:work@fsm_using_always
    |vpiName:gnt_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@fsm_using_always.gnt_1), line:21:15, parent:work@fsm_using_always
        |vpiName:gnt_1
        |vpiFullName:work@fsm_using_always.gnt_1
        |vpiNetType:48
  |vpiProcess:
  \_always: , line:29:1, endln:52:4, parent:work@fsm_using_always
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:29:8, endln:52:4
      |vpiCondition:
      \_operation: , line:29:11, endln:29:25
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:29:11, endln:29:16
          |vpiOpType:35
          |vpiOperand:
          \_ref_obj: (state), line:29:11, endln:29:16
            |vpiName:state
            |vpiActual:
            \_logic_net: (work@fsm_using_always.state), line:26:27, endln:26:32, parent:work@fsm_using_always
              |vpiName:state
              |vpiFullName:work@fsm_using_always.state
              |vpiNetType:48
              |vpiRange:
              \_range: , line:26:8, endln:26:16
                |vpiLeftRange:
                \_constant: , line:26:8, endln:26:12
                  |vpiConstType:7
                  |vpiDecompile:2
                  |vpiSize:64
                  |INT:2
                |vpiRightRange:
                \_constant: , line:26:15, endln:26:16
                  |vpiConstType:9
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
          |vpiOperand:
          \_ref_obj: (req_0), line:29:20, endln:29:25
            |vpiName:req_0
            |vpiActual:
            \_logic_net: (work@fsm_using_always.req_0), line:19:21, endln:19:26, parent:work@fsm_using_always
              |vpiName:req_0
              |vpiFullName:work@fsm_using_always.req_0
              |vpiNetType:1
        |vpiOperand:
        \_ref_obj: (req_1), line:29:29, endln:29:34
          |vpiName:req_1
          |vpiActual:
          \_logic_net: (work@fsm_using_always.req_1), line:19:27, endln:19:32, parent:work@fsm_using_always
            |vpiName:req_1
            |vpiFullName:work@fsm_using_always.req_1
            |vpiNetType:1
      |vpiStmt:
      \_named_begin: (work@fsm_using_always.FSM_COMBO), line:30:1, endln:52:4
        |vpiName:FSM_COMBO
        |vpiFullName:work@fsm_using_always.FSM_COMBO
        |vpiStmt:
        \_assignment: , line:31:2, endln:31:21, parent:work@fsm_using_always.FSM_COMBO
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:31:15, endln:31:21
            |vpiConstType:3
            |vpiDecompile:3'b000
            |vpiSize:3
            |BIN:000
          |vpiLhs:
          \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:31:2, endln:31:12, parent:work@fsm_using_always.FSM_COMBO
            |vpiName:next_state
            |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
            |vpiActual:
            \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
              |vpiName:next_state
              |vpiFullName:work@fsm_using_always.next_state
              |vpiNetType:48
              |vpiRange:
              \_range: , line:27:8, endln:27:16
                |vpiLeftRange:
                \_constant: , line:27:8, endln:27:12
                  |vpiConstType:7
                  |vpiDecompile:2
                  |vpiSize:64
                  |INT:2
                |vpiRightRange:
                \_constant: , line:27:15, endln:27:16
                  |vpiConstType:9
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
        |vpiStmt:
        \_case_stmt: , line:32:2, endln:51:10, parent:work@fsm_using_always.FSM_COMBO
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@fsm_using_always.FSM_COMBO.state), line:32:7, endln:32:12, parent:work@fsm_using_always.FSM_COMBO
            |vpiName:state
            |vpiFullName:work@fsm_using_always.FSM_COMBO.state
            |vpiActual:
            \_logic_net: (work@fsm_using_always.state), line:26:27, endln:26:32, parent:work@fsm_using_always
          |vpiCaseItem:
          \_case_item: , line:33:4, endln:39:18
            |vpiExpr:
            \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:33:4, endln:33:8, parent:work@fsm_using_always.FSM_COMBO
              |vpiName:IDLE
              |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
            |vpiStmt:
            \_if_else: , line:33:11, endln:39:18
              |vpiCondition:
              \_operation: , line:33:15, endln:33:28
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@fsm_using_always.FSM_COMBO.req_0), line:33:15, endln:33:20
                  |vpiName:req_0
                  |vpiFullName:work@fsm_using_always.FSM_COMBO.req_0
                  |vpiActual:
                  \_logic_net: (work@fsm_using_always.req_0), line:19:21, endln:19:26, parent:work@fsm_using_always
                |vpiOperand:
                \_constant: , line:33:24, endln:33:28
                  |vpiConstType:3
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
              |vpiStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:33:30, endln:35:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:34:17, endln:34:34, parent:work@fsm_using_always.FSM_COMBO
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT0), line:34:30, endln:34:34, parent:work@fsm_using_always.FSM_COMBO
                    |vpiName:GNT0
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT0
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:34:17, endln:34:27, parent:work@fsm_using_always.FSM_COMBO
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
              |vpiElseStmt:
              \_if_else: , line:35:24, endln:39:18
                |vpiCondition:
                \_operation: , line:35:28, endln:35:41
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.req_1), line:35:28, endln:35:33
                    |vpiName:req_1
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.req_1
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.req_1), line:19:27, endln:19:32, parent:work@fsm_using_always
                  |vpiOperand:
                  \_constant: , line:35:37, endln:35:41
                    |vpiConstType:3
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                |vpiStmt:
                \_begin: (work@fsm_using_always.FSM_COMBO), line:35:43, endln:37:18
                  |vpiFullName:work@fsm_using_always.FSM_COMBO
                  |vpiStmt:
                  \_assignment: , line:36:17, endln:36:33, parent:work@fsm_using_always.FSM_COMBO
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT1), line:36:29, endln:36:33, parent:work@fsm_using_always.FSM_COMBO
                      |vpiName:GNT1
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT1
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:36:17, endln:36:27, parent:work@fsm_using_always.FSM_COMBO
                      |vpiName:next_state
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
                |vpiElseStmt:
                \_begin: (work@fsm_using_always.FSM_COMBO), line:37:24, endln:39:18
                  |vpiFullName:work@fsm_using_always.FSM_COMBO
                  |vpiStmt:
                  \_assignment: , line:38:17, endln:38:34, parent:work@fsm_using_always.FSM_COMBO
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:38:30, endln:38:34, parent:work@fsm_using_always.FSM_COMBO
                      |vpiName:IDLE
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:38:17, endln:38:27, parent:work@fsm_using_always.FSM_COMBO
                      |vpiName:next_state
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
          |vpiCaseItem:
          \_case_item: , line:40:4, endln:44:18
            |vpiExpr:
            \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT0), line:40:4, endln:40:8, parent:work@fsm_using_always.FSM_COMBO
              |vpiName:GNT0
              |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT0
            |vpiStmt:
            \_if_else: , line:40:11, endln:44:18
              |vpiCondition:
              \_operation: , line:40:15, endln:40:28
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@fsm_using_always.FSM_COMBO.req_0), line:40:15, endln:40:20
                  |vpiName:req_0
                  |vpiFullName:work@fsm_using_always.FSM_COMBO.req_0
                  |vpiActual:
                  \_logic_net: (work@fsm_using_always.req_0), line:19:21, endln:19:26, parent:work@fsm_using_always
                |vpiOperand:
                \_constant: , line:40:24, endln:40:28
                  |vpiConstType:3
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
              |vpiStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:40:30, endln:42:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:41:17, endln:41:34, parent:work@fsm_using_always.FSM_COMBO
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT0), line:41:30, endln:41:34, parent:work@fsm_using_always.FSM_COMBO
                    |vpiName:GNT0
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT0
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:41:17, endln:41:27, parent:work@fsm_using_always.FSM_COMBO
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
              |vpiElseStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:42:24, endln:44:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:43:17, endln:43:34, parent:work@fsm_using_always.FSM_COMBO
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:43:30, endln:43:34, parent:work@fsm_using_always.FSM_COMBO
                    |vpiName:IDLE
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:43:17, endln:43:27, parent:work@fsm_using_always.FSM_COMBO
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
          |vpiCaseItem:
          \_case_item: , line:45:4, endln:49:18
            |vpiExpr:
            \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT1), line:45:4, endln:45:8, parent:work@fsm_using_always.FSM_COMBO
              |vpiName:GNT1
              |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT1
            |vpiStmt:
            \_if_else: , line:45:11, endln:49:18
              |vpiCondition:
              \_operation: , line:45:15, endln:45:28
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@fsm_using_always.FSM_COMBO.req_1), line:45:15, endln:45:20
                  |vpiName:req_1
                  |vpiFullName:work@fsm_using_always.FSM_COMBO.req_1
                  |vpiActual:
                  \_logic_net: (work@fsm_using_always.req_1), line:19:27, endln:19:32, parent:work@fsm_using_always
                |vpiOperand:
                \_constant: , line:45:24, endln:45:28
                  |vpiConstType:3
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
              |vpiStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:45:30, endln:47:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:46:17, endln:46:34, parent:work@fsm_using_always.FSM_COMBO
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT1), line:46:30, endln:46:34, parent:work@fsm_using_always.FSM_COMBO
                    |vpiName:GNT1
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT1
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:46:17, endln:46:27, parent:work@fsm_using_always.FSM_COMBO
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
              |vpiElseStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:47:24, endln:49:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:48:17, endln:48:34, parent:work@fsm_using_always.FSM_COMBO
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:48:30, endln:48:34, parent:work@fsm_using_always.FSM_COMBO
                    |vpiName:IDLE
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:48:17, endln:48:27, parent:work@fsm_using_always.FSM_COMBO
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
          |vpiCaseItem:
          \_case_item: , line:50:4, endln:50:32
            |vpiStmt:
            \_assignment: , line:50:14, endln:50:31
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:50:27, endln:50:31
                |vpiName:IDLE
                |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:50:14, endln:50:24
                |vpiName:next_state
                |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
  |vpiProcess:
  \_always: , line:54:1, endln:61:4, parent:work@fsm_using_always
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:54:8, endln:61:4
      |vpiCondition:
      \_operation: , line:54:11, endln:54:18
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@fsm_using_always.clock), line:54:19, endln:54:24
          |vpiName:clock
          |vpiFullName:work@fsm_using_always.clock
          |vpiActual:
          \_logic_net: (work@fsm_using_always.clock), line:19:9, endln:19:14, parent:work@fsm_using_always
            |vpiName:clock
            |vpiFullName:work@fsm_using_always.clock
            |vpiNetType:1
      |vpiStmt:
      \_named_begin: (work@fsm_using_always.FSM_SEQ), line:55:1, endln:61:4
        |vpiName:FSM_SEQ
        |vpiFullName:work@fsm_using_always.FSM_SEQ
        |vpiStmt:
        \_if_else: , line:56:3, endln:60:6, parent:work@fsm_using_always.FSM_SEQ
          |vpiCondition:
          \_operation: , line:56:7, endln:56:20
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@fsm_using_always.FSM_SEQ.reset), line:56:7, endln:56:12, parent:work@fsm_using_always.FSM_SEQ
              |vpiName:reset
              |vpiFullName:work@fsm_using_always.FSM_SEQ.reset
              |vpiActual:
              \_logic_net: (work@fsm_using_always.reset), line:19:15, endln:19:20, parent:work@fsm_using_always
                |vpiName:reset
                |vpiFullName:work@fsm_using_always.reset
                |vpiNetType:1
            |vpiOperand:
            \_constant: , line:56:16, endln:56:20
              |vpiConstType:3
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
          |vpiStmt:
          \_begin: (work@fsm_using_always.FSM_SEQ), line:56:22, endln:58:6
            |vpiFullName:work@fsm_using_always.FSM_SEQ
            |vpiStmt:
            \_assignment: , line:57:5, endln:57:21, parent:work@fsm_using_always.FSM_SEQ
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@fsm_using_always.FSM_SEQ.IDLE), line:57:17, endln:57:21, parent:work@fsm_using_always.FSM_SEQ
                |vpiName:IDLE
                |vpiFullName:work@fsm_using_always.FSM_SEQ.IDLE
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.FSM_SEQ.state), line:57:5, endln:57:10, parent:work@fsm_using_always.FSM_SEQ
                |vpiName:state
                |vpiFullName:work@fsm_using_always.FSM_SEQ.state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.state), line:26:27, endln:26:32, parent:work@fsm_using_always
              |vpiDelayControl:
              \_delay_control: 
                |#1
          |vpiElseStmt:
          \_begin: (work@fsm_using_always.FSM_SEQ), line:58:12, endln:60:6
            |vpiFullName:work@fsm_using_always.FSM_SEQ
            |vpiStmt:
            \_assignment: , line:59:5, endln:59:27, parent:work@fsm_using_always.FSM_SEQ
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@fsm_using_always.FSM_SEQ.next_state), line:59:17, endln:59:27, parent:work@fsm_using_always.FSM_SEQ
                |vpiName:next_state
                |vpiFullName:work@fsm_using_always.FSM_SEQ.next_state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.FSM_SEQ.state), line:59:5, endln:59:10, parent:work@fsm_using_always.FSM_SEQ
                |vpiName:state
                |vpiFullName:work@fsm_using_always.FSM_SEQ.state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.state), line:26:27, endln:26:32, parent:work@fsm_using_always
              |vpiDelayControl:
              \_delay_control: 
                |#1
  |vpiProcess:
  \_always: , line:63:1, endln:89:4, parent:work@fsm_using_always
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:63:8, endln:89:4
      |vpiCondition:
      \_operation: , line:63:11, endln:63:18
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@fsm_using_always.clock), line:63:19, endln:63:24
          |vpiName:clock
          |vpiFullName:work@fsm_using_always.clock
          |vpiActual:
          \_logic_net: (work@fsm_using_always.clock), line:19:9, endln:19:14, parent:work@fsm_using_always
      |vpiStmt:
      \_named_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:64:1, endln:89:4
        |vpiName:OUTPUT_LOGIC
        |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
        |vpiStmt:
        \_if_else: , line:65:1, endln:88:4, parent:work@fsm_using_always.OUTPUT_LOGIC
          |vpiCondition:
          \_operation: , line:65:5, endln:65:18
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.reset), line:65:5, endln:65:10, parent:work@fsm_using_always.OUTPUT_LOGIC
              |vpiName:reset
              |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.reset
              |vpiActual:
              \_logic_net: (work@fsm_using_always.reset), line:19:15, endln:19:20, parent:work@fsm_using_always
            |vpiOperand:
            \_constant: , line:65:14, endln:65:18
              |vpiConstType:3
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
          |vpiStmt:
          \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:65:20, endln:68:4
            |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
            |vpiStmt:
            \_assignment: , line:66:3, endln:66:19, parent:work@fsm_using_always.OUTPUT_LOGIC
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:66:15, endln:66:19
                |vpiConstType:3
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:66:3, endln:66:8, parent:work@fsm_using_always.OUTPUT_LOGIC
                |vpiName:gnt_0
                |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                |vpiActual:
                \_logic_net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14, parent:work@fsm_using_always
                  |vpiName:gnt_0
                  |vpiFullName:work@fsm_using_always.gnt_0
                  |vpiNetType:48
              |vpiDelayControl:
              \_delay_control: 
                |#1
            |vpiStmt:
            \_assignment: , line:67:3, endln:67:19, parent:work@fsm_using_always.OUTPUT_LOGIC
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:67:15, endln:67:19
                |vpiConstType:3
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:67:3, endln:67:8, parent:work@fsm_using_always.OUTPUT_LOGIC
                |vpiName:gnt_1
                |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                |vpiActual:
                \_logic_net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20, parent:work@fsm_using_always
                  |vpiName:gnt_1
                  |vpiFullName:work@fsm_using_always.gnt_1
                  |vpiNetType:48
              |vpiDelayControl:
              \_delay_control: 
                |#1
          |vpiElseStmt:
          \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:69:6, endln:88:4
            |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
            |vpiStmt:
            \_case_stmt: , line:70:3, endln:87:10, parent:work@fsm_using_always.OUTPUT_LOGIC
              |vpiCaseType:1
              |vpiCondition:
              \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.state), line:70:8, endln:70:13, parent:work@fsm_using_always.OUTPUT_LOGIC
                |vpiName:state
                |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.state), line:26:27, endln:26:32, parent:work@fsm_using_always
              |vpiCaseItem:
              \_case_item: , line:71:5, endln:74:19
                |vpiExpr:
                \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.IDLE), line:71:5, endln:71:9, parent:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiName:IDLE
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.IDLE
                |vpiStmt:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:71:12, endln:74:19
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_assignment: , line:72:19, endln:72:35, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:72:31, endln:72:35
                      |vpiConstType:3
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:72:19, endln:72:24, parent:work@fsm_using_always.OUTPUT_LOGIC
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
                  |vpiStmt:
                  \_assignment: , line:73:19, endln:73:35, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:73:31, endln:73:35
                      |vpiConstType:3
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:73:19, endln:73:24, parent:work@fsm_using_always.OUTPUT_LOGIC
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
              |vpiCaseItem:
              \_case_item: , line:75:4, endln:78:20
                |vpiExpr:
                \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.GNT0), line:75:4, endln:75:8, parent:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiName:GNT0
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.GNT0
                |vpiStmt:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:75:11, endln:78:20
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_assignment: , line:76:20, endln:76:36, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:76:32, endln:76:36
                      |vpiConstType:3
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:76:20, endln:76:25, parent:work@fsm_using_always.OUTPUT_LOGIC
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
                  |vpiStmt:
                  \_assignment: , line:77:20, endln:77:36, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:77:32, endln:77:36
                      |vpiConstType:3
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:77:20, endln:77:25, parent:work@fsm_using_always.OUTPUT_LOGIC
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
              |vpiCaseItem:
              \_case_item: , line:79:4, endln:82:20
                |vpiExpr:
                \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.GNT1), line:79:4, endln:79:8, parent:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiName:GNT1
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.GNT1
                |vpiStmt:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:79:11, endln:82:20
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_assignment: , line:80:20, endln:80:36, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:80:32, endln:80:36
                      |vpiConstType:3
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:80:20, endln:80:25, parent:work@fsm_using_always.OUTPUT_LOGIC
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
                  |vpiStmt:
                  \_assignment: , line:81:20, endln:81:36, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:81:32, endln:81:36
                      |vpiConstType:3
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:81:20, endln:81:25, parent:work@fsm_using_always.OUTPUT_LOGIC
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
              |vpiCaseItem:
              \_case_item: , line:83:4, endln:86:22
                |vpiStmt:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:83:14, endln:86:22
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_assignment: , line:84:21, endln:84:37, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:84:33, endln:84:37
                      |vpiConstType:3
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:84:21, endln:84:26, parent:work@fsm_using_always.OUTPUT_LOGIC
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
                  |vpiStmt:
                  \_assignment: , line:85:21, endln:85:37, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:85:33, endln:85:37
                      |vpiConstType:3
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:85:21, endln:85:26, parent:work@fsm_using_always.OUTPUT_LOGIC
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
  |vpiNet:
  \_logic_net: (work@fsm_using_always.clock), line:19:9, parent:work@fsm_using_always
  |vpiNet:
  \_logic_net: (work@fsm_using_always.reset), line:19:15, parent:work@fsm_using_always
  |vpiNet:
  \_logic_net: (work@fsm_using_always.req_0), line:19:21, parent:work@fsm_using_always
  |vpiNet:
  \_logic_net: (work@fsm_using_always.req_1), line:19:27, parent:work@fsm_using_always
  |vpiNet:
  \_logic_net: (work@fsm_using_always.gnt_0), line:21:9, parent:work@fsm_using_always
  |vpiNet:
  \_logic_net: (work@fsm_using_always.gnt_1), line:21:15, parent:work@fsm_using_always
  |vpiNet:
  \_logic_net: (work@fsm_using_always.state), line:26:27, parent:work@fsm_using_always
    |vpiName:state
    |vpiFullName:work@fsm_using_always.state
    |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@fsm_using_always.next_state), line:27:27, parent:work@fsm_using_always
    |vpiName:next_state
    |vpiFullName:work@fsm_using_always.next_state
    |vpiNetType:48
  |vpiParameter:
  \_parameter: (work@fsm_using_always.SIZE), line:23:11, endln:23:19, parent:work@fsm_using_always
    |vpiName:SIZE
    |vpiFullName:work@fsm_using_always.SIZE
    |UINT:3
  |vpiParameter:
  \_parameter: (work@fsm_using_always.IDLE), line:24:11, endln:24:25, parent:work@fsm_using_always
    |vpiName:IDLE
    |vpiFullName:work@fsm_using_always.IDLE
    |BIN:001
  |vpiParameter:
  \_parameter: (work@fsm_using_always.GNT0), line:24:26, endln:24:39, parent:work@fsm_using_always
    |vpiName:GNT0
    |vpiFullName:work@fsm_using_always.GNT0
    |BIN:010
  |vpiParameter:
  \_parameter: (work@fsm_using_always.GNT1), line:24:40, endln:24:53, parent:work@fsm_using_always
    |vpiName:GNT1
    |vpiFullName:work@fsm_using_always.GNT1
    |BIN:100
  |vpiParamAssign:
  \_param_assign: , line:23:11, endln:23:19, parent:work@fsm_using_always
    |vpiRhs:
    \_constant: , line:23:18, endln:23:19
      |vpiConstType:9
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
    |vpiLhs:
    \_parameter: (work@fsm_using_always.SIZE), line:23:11, endln:23:19, parent:work@fsm_using_always
  |vpiParamAssign:
  \_param_assign: , line:24:11, endln:24:25, parent:work@fsm_using_always
    |vpiRhs:
    \_constant: , line:24:19, endln:24:25
      |vpiConstType:3
      |vpiDecompile:3'b001
      |vpiSize:3
      |BIN:001
    |vpiLhs:
    \_parameter: (work@fsm_using_always.IDLE), line:24:11, endln:24:25, parent:work@fsm_using_always
  |vpiParamAssign:
  \_param_assign: , line:24:26, endln:24:39, parent:work@fsm_using_always
    |vpiRhs:
    \_constant: , line:24:33, endln:24:39
      |vpiConstType:3
      |vpiDecompile:3'b010
      |vpiSize:3
      |BIN:010
    |vpiLhs:
    \_parameter: (work@fsm_using_always.GNT0), line:24:26, endln:24:39, parent:work@fsm_using_always
  |vpiParamAssign:
  \_param_assign: , line:24:40, endln:24:53, parent:work@fsm_using_always
    |vpiRhs:
    \_constant: , line:24:47, endln:24:53
      |vpiConstType:3
      |vpiDecompile:3'b100
      |vpiSize:3
      |BIN:100
    |vpiLhs:
    \_parameter: (work@fsm_using_always.GNT1), line:24:40, endln:24:53, parent:work@fsm_using_always
|uhdmtopModules:
\_module: work@fsm_using_always (work@fsm_using_always) top.sv:6:1: , endln:91:10
  |vpiDefName:work@fsm_using_always
  |vpiName:work@fsm_using_always
  |vpiPort:
  \_port: (clock), line:7:1, endln:7:6, parent:work@fsm_using_always
    |vpiName:clock
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_always.clock), parent:clock
      |vpiName:clock
      |vpiFullName:work@fsm_using_always.clock
      |vpiActual:
      \_logic_net: (work@fsm_using_always.clock), line:19:9, endln:19:14, parent:work@fsm_using_always
        |vpiName:clock
        |vpiFullName:work@fsm_using_always.clock
        |vpiNetType:1
    |vpiInstance:
    \_module: work@fsm_using_always (work@fsm_using_always) top.sv:6:1: , endln:91:10
  |vpiPort:
  \_port: (reset), line:8:1, endln:8:6, parent:work@fsm_using_always
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_always.reset), parent:reset
      |vpiName:reset
      |vpiFullName:work@fsm_using_always.reset
      |vpiActual:
      \_logic_net: (work@fsm_using_always.reset), line:19:15, endln:19:20, parent:work@fsm_using_always
        |vpiName:reset
        |vpiFullName:work@fsm_using_always.reset
        |vpiNetType:1
    |vpiInstance:
    \_module: work@fsm_using_always (work@fsm_using_always) top.sv:6:1: , endln:91:10
  |vpiPort:
  \_port: (req_0), line:9:1, endln:9:6, parent:work@fsm_using_always
    |vpiName:req_0
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_always.req_0), parent:req_0
      |vpiName:req_0
      |vpiFullName:work@fsm_using_always.req_0
      |vpiActual:
      \_logic_net: (work@fsm_using_always.req_0), line:19:21, endln:19:26, parent:work@fsm_using_always
        |vpiName:req_0
        |vpiFullName:work@fsm_using_always.req_0
        |vpiNetType:1
    |vpiInstance:
    \_module: work@fsm_using_always (work@fsm_using_always) top.sv:6:1: , endln:91:10
  |vpiPort:
  \_port: (req_1), line:10:1, endln:10:6, parent:work@fsm_using_always
    |vpiName:req_1
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_always.req_1), parent:req_1
      |vpiName:req_1
      |vpiFullName:work@fsm_using_always.req_1
      |vpiActual:
      \_logic_net: (work@fsm_using_always.req_1), line:19:27, endln:19:32, parent:work@fsm_using_always
        |vpiName:req_1
        |vpiFullName:work@fsm_using_always.req_1
        |vpiNetType:1
    |vpiInstance:
    \_module: work@fsm_using_always (work@fsm_using_always) top.sv:6:1: , endln:91:10
  |vpiPort:
  \_port: (gnt_0), line:11:1, endln:11:6, parent:work@fsm_using_always
    |vpiName:gnt_0
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_always.gnt_0), parent:gnt_0
      |vpiName:gnt_0
      |vpiFullName:work@fsm_using_always.gnt_0
      |vpiActual:
      \_logic_net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14, parent:work@fsm_using_always
        |vpiName:gnt_0
        |vpiFullName:work@fsm_using_always.gnt_0
        |vpiNetType:48
    |vpiInstance:
    \_module: work@fsm_using_always (work@fsm_using_always) top.sv:6:1: , endln:91:10
  |vpiPort:
  \_port: (gnt_1), line:12:1, endln:12:6, parent:work@fsm_using_always
    |vpiName:gnt_1
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: (work@fsm_using_always.gnt_1), parent:gnt_1
      |vpiName:gnt_1
      |vpiFullName:work@fsm_using_always.gnt_1
      |vpiActual:
      \_logic_net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20, parent:work@fsm_using_always
        |vpiName:gnt_1
        |vpiFullName:work@fsm_using_always.gnt_1
        |vpiNetType:48
    |vpiInstance:
    \_module: work@fsm_using_always (work@fsm_using_always) top.sv:6:1: , endln:91:10
  |vpiProcess:
  \_always: , line:29:1, endln:52:4, parent:work@fsm_using_always
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:29:8, endln:52:4
      |vpiCondition:
      \_operation: , line:29:11, endln:29:25
        |vpiOpType:35
        |vpiOperand:
        \_operation: , line:29:11, endln:29:16
          |vpiOpType:35
          |vpiOperand:
          \_ref_obj: (work@fsm_using_always.state), line:29:11, endln:29:16
            |vpiName:state
            |vpiFullName:work@fsm_using_always.state
            |vpiActual:
            \_logic_net: (work@fsm_using_always.state), line:26:27, endln:26:32, parent:work@fsm_using_always
              |vpiName:state
              |vpiFullName:work@fsm_using_always.state
              |vpiNetType:48
              |vpiRange:
              \_range: , line:26:8, endln:26:16
                |vpiLeftRange:
                \_constant: , line:26:8, endln:26:12
                  |vpiConstType:7
                  |vpiDecompile:2
                  |vpiSize:64
                  |INT:2
                |vpiRightRange:
                \_constant: , line:26:15, endln:26:16
                  |vpiConstType:9
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
          |vpiOperand:
          \_ref_obj: (work@fsm_using_always.req_0), line:29:20, endln:29:25
            |vpiName:req_0
            |vpiFullName:work@fsm_using_always.req_0
            |vpiActual:
            \_logic_net: (work@fsm_using_always.req_0), line:19:21, endln:19:26, parent:work@fsm_using_always
        |vpiOperand:
        \_ref_obj: (work@fsm_using_always.req_1), line:29:29, endln:29:34
          |vpiName:req_1
          |vpiFullName:work@fsm_using_always.req_1
          |vpiActual:
          \_logic_net: (work@fsm_using_always.req_1), line:19:27, endln:19:32, parent:work@fsm_using_always
      |vpiStmt:
      \_named_begin: (work@fsm_using_always.FSM_COMBO), line:30:1, endln:52:4
        |vpiName:FSM_COMBO
        |vpiFullName:work@fsm_using_always.FSM_COMBO
        |vpiStmt:
        \_assignment: , line:31:2, endln:31:21, parent:work@fsm_using_always.FSM_COMBO
          |vpiOpType:82
          |vpiBlocking:1
          |vpiRhs:
          \_constant: , line:31:15, endln:31:21
            |vpiConstType:3
            |vpiDecompile:3'b000
            |vpiSize:3
            |BIN:000
          |vpiLhs:
          \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:31:2, endln:31:12
            |vpiName:next_state
            |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
            |vpiActual:
            \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
              |vpiName:next_state
              |vpiFullName:work@fsm_using_always.next_state
              |vpiNetType:48
              |vpiRange:
              \_range: , line:27:8, endln:27:16
                |vpiLeftRange:
                \_constant: , line:27:8, endln:27:12
                  |vpiConstType:7
                  |vpiDecompile:2
                  |vpiSize:64
                  |INT:2
                |vpiRightRange:
                \_constant: , line:27:15, endln:27:16
                  |vpiConstType:9
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
        |vpiStmt:
        \_case_stmt: , line:32:2, endln:51:10, parent:work@fsm_using_always.FSM_COMBO
          |vpiCaseType:1
          |vpiCondition:
          \_ref_obj: (work@fsm_using_always.FSM_COMBO.state), line:32:7, endln:32:12
            |vpiName:state
            |vpiFullName:work@fsm_using_always.FSM_COMBO.state
            |vpiActual:
            \_logic_net: (work@fsm_using_always.state), line:26:27, endln:26:32, parent:work@fsm_using_always
          |vpiCaseItem:
          \_case_item: , line:33:4, endln:39:18
            |vpiExpr:
            \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:33:4, endln:33:8
              |vpiName:IDLE
              |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
              |vpiActual:
              \_constant: , line:24:19, endln:24:25
                |vpiConstType:9
                |vpiDecompile:1
                |vpiSize:3
                |UINT:1
            |vpiStmt:
            \_if_else: , line:33:11, endln:39:18
              |vpiCondition:
              \_operation: , line:33:15, endln:33:28
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@fsm_using_always.FSM_COMBO.req_0), line:33:15, endln:33:20
                  |vpiName:req_0
                  |vpiFullName:work@fsm_using_always.FSM_COMBO.req_0
                  |vpiActual:
                  \_logic_net: (work@fsm_using_always.req_0), line:19:21, endln:19:26, parent:work@fsm_using_always
                |vpiOperand:
                \_constant: , line:33:24, endln:33:28
                  |vpiConstType:3
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
              |vpiStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:33:30, endln:35:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:34:17, endln:34:34, parent:work@fsm_using_always.FSM_COMBO
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT0), line:34:30, endln:34:34
                    |vpiName:GNT0
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT0
                    |vpiActual:
                    \_constant: , line:24:33, endln:24:39
                      |vpiConstType:9
                      |vpiDecompile:2
                      |vpiSize:3
                      |UINT:2
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:34:17, endln:34:27
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
              |vpiElseStmt:
              \_if_else: , line:35:24, endln:39:18
                |vpiCondition:
                \_operation: , line:35:28, endln:35:41
                  |vpiOpType:14
                  |vpiOperand:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.req_1), line:35:28, endln:35:33
                    |vpiName:req_1
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.req_1
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.req_1), line:19:27, endln:19:32, parent:work@fsm_using_always
                  |vpiOperand:
                  \_constant: , line:35:37, endln:35:41
                    |vpiConstType:3
                    |vpiDecompile:1'b1
                    |vpiSize:1
                    |BIN:1
                |vpiStmt:
                \_begin: (work@fsm_using_always.FSM_COMBO), line:35:43, endln:37:18
                  |vpiFullName:work@fsm_using_always.FSM_COMBO
                  |vpiStmt:
                  \_assignment: , line:36:17, endln:36:33, parent:work@fsm_using_always.FSM_COMBO
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT1), line:36:29, endln:36:33
                      |vpiName:GNT1
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT1
                      |vpiActual:
                      \_constant: , line:24:47, endln:24:53
                        |vpiConstType:9
                        |vpiDecompile:4
                        |vpiSize:3
                        |UINT:4
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:36:17, endln:36:27
                      |vpiName:next_state
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
                |vpiElseStmt:
                \_begin: (work@fsm_using_always.FSM_COMBO), line:37:24, endln:39:18
                  |vpiFullName:work@fsm_using_always.FSM_COMBO
                  |vpiStmt:
                  \_assignment: , line:38:17, endln:38:34, parent:work@fsm_using_always.FSM_COMBO
                    |vpiOpType:82
                    |vpiBlocking:1
                    |vpiRhs:
                    \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:38:30, endln:38:34
                      |vpiName:IDLE
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
                      |vpiActual:
                      \_constant: , line:24:19, endln:24:25
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:38:17, endln:38:27
                      |vpiName:next_state
                      |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
          |vpiCaseItem:
          \_case_item: , line:40:4, endln:44:18
            |vpiExpr:
            \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT0), line:40:4, endln:40:8
              |vpiName:GNT0
              |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT0
              |vpiActual:
              \_constant: , line:24:33, endln:24:39
            |vpiStmt:
            \_if_else: , line:40:11, endln:44:18
              |vpiCondition:
              \_operation: , line:40:15, endln:40:28
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@fsm_using_always.FSM_COMBO.req_0), line:40:15, endln:40:20
                  |vpiName:req_0
                  |vpiFullName:work@fsm_using_always.FSM_COMBO.req_0
                  |vpiActual:
                  \_logic_net: (work@fsm_using_always.req_0), line:19:21, endln:19:26, parent:work@fsm_using_always
                |vpiOperand:
                \_constant: , line:40:24, endln:40:28
                  |vpiConstType:3
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
              |vpiStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:40:30, endln:42:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:41:17, endln:41:34, parent:work@fsm_using_always.FSM_COMBO
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT0), line:41:30, endln:41:34
                    |vpiName:GNT0
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT0
                    |vpiActual:
                    \_constant: , line:24:33, endln:24:39
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:41:17, endln:41:27
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
              |vpiElseStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:42:24, endln:44:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:43:17, endln:43:34, parent:work@fsm_using_always.FSM_COMBO
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:43:30, endln:43:34
                    |vpiName:IDLE
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
                    |vpiActual:
                    \_constant: , line:24:19, endln:24:25
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:43:17, endln:43:27
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
          |vpiCaseItem:
          \_case_item: , line:45:4, endln:49:18
            |vpiExpr:
            \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT1), line:45:4, endln:45:8
              |vpiName:GNT1
              |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT1
              |vpiActual:
              \_constant: , line:24:47, endln:24:53
            |vpiStmt:
            \_if_else: , line:45:11, endln:49:18
              |vpiCondition:
              \_operation: , line:45:15, endln:45:28
                |vpiOpType:14
                |vpiOperand:
                \_ref_obj: (work@fsm_using_always.FSM_COMBO.req_1), line:45:15, endln:45:20
                  |vpiName:req_1
                  |vpiFullName:work@fsm_using_always.FSM_COMBO.req_1
                  |vpiActual:
                  \_logic_net: (work@fsm_using_always.req_1), line:19:27, endln:19:32, parent:work@fsm_using_always
                |vpiOperand:
                \_constant: , line:45:24, endln:45:28
                  |vpiConstType:3
                  |vpiDecompile:1'b1
                  |vpiSize:1
                  |BIN:1
              |vpiStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:45:30, endln:47:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:46:17, endln:46:34, parent:work@fsm_using_always.FSM_COMBO
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.GNT1), line:46:30, endln:46:34
                    |vpiName:GNT1
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.GNT1
                    |vpiActual:
                    \_constant: , line:24:47, endln:24:53
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:46:17, endln:46:27
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
              |vpiElseStmt:
              \_begin: (work@fsm_using_always.FSM_COMBO), line:47:24, endln:49:18
                |vpiFullName:work@fsm_using_always.FSM_COMBO
                |vpiStmt:
                \_assignment: , line:48:17, endln:48:34, parent:work@fsm_using_always.FSM_COMBO
                  |vpiOpType:82
                  |vpiBlocking:1
                  |vpiRhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:48:30, endln:48:34
                    |vpiName:IDLE
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
                    |vpiActual:
                    \_constant: , line:24:19, endln:24:25
                  |vpiLhs:
                  \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:48:17, endln:48:27
                    |vpiName:next_state
                    |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                    |vpiActual:
                    \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
          |vpiCaseItem:
          \_case_item: , line:50:4, endln:50:32
            |vpiStmt:
            \_assignment: , line:50:14, endln:50:31
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_ref_obj: (work@fsm_using_always.FSM_COMBO.IDLE), line:50:27, endln:50:31
                |vpiName:IDLE
                |vpiFullName:work@fsm_using_always.FSM_COMBO.IDLE
                |vpiActual:
                \_constant: , line:24:19, endln:24:25
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.FSM_COMBO.next_state), line:50:14, endln:50:24
                |vpiName:next_state
                |vpiFullName:work@fsm_using_always.FSM_COMBO.next_state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
  |vpiProcess:
  \_always: , line:54:1, endln:61:4, parent:work@fsm_using_always
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:54:8, endln:61:4
      |vpiCondition:
      \_operation: , line:54:11, endln:54:18
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@fsm_using_always.clock), line:54:19, endln:54:24
          |vpiName:clock
          |vpiFullName:work@fsm_using_always.clock
          |vpiActual:
          \_logic_net: (work@fsm_using_always.clock), line:19:9, endln:19:14, parent:work@fsm_using_always
      |vpiStmt:
      \_named_begin: (work@fsm_using_always.FSM_SEQ), line:55:1, endln:61:4
        |vpiName:FSM_SEQ
        |vpiFullName:work@fsm_using_always.FSM_SEQ
        |vpiStmt:
        \_if_else: , line:56:3, endln:60:6, parent:work@fsm_using_always.FSM_SEQ
          |vpiCondition:
          \_operation: , line:56:7, endln:56:20
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@fsm_using_always.FSM_SEQ.reset), line:56:7, endln:56:12
              |vpiName:reset
              |vpiFullName:work@fsm_using_always.FSM_SEQ.reset
              |vpiActual:
              \_logic_net: (work@fsm_using_always.reset), line:19:15, endln:19:20, parent:work@fsm_using_always
            |vpiOperand:
            \_constant: , line:56:16, endln:56:20
              |vpiConstType:3
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
          |vpiStmt:
          \_begin: (work@fsm_using_always.FSM_SEQ), line:56:22, endln:58:6
            |vpiFullName:work@fsm_using_always.FSM_SEQ
            |vpiStmt:
            \_assignment: , line:57:5, endln:57:21, parent:work@fsm_using_always.FSM_SEQ
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@fsm_using_always.FSM_SEQ.IDLE), line:57:17, endln:57:21
                |vpiName:IDLE
                |vpiFullName:work@fsm_using_always.FSM_SEQ.IDLE
                |vpiActual:
                \_constant: , line:24:19, endln:24:25
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.FSM_SEQ.state), line:57:5, endln:57:10
                |vpiName:state
                |vpiFullName:work@fsm_using_always.FSM_SEQ.state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.state), line:26:27, endln:26:32, parent:work@fsm_using_always
              |vpiDelayControl:
              \_delay_control: 
                |#1
          |vpiElseStmt:
          \_begin: (work@fsm_using_always.FSM_SEQ), line:58:12, endln:60:6
            |vpiFullName:work@fsm_using_always.FSM_SEQ
            |vpiStmt:
            \_assignment: , line:59:5, endln:59:27, parent:work@fsm_using_always.FSM_SEQ
              |vpiOpType:82
              |vpiRhs:
              \_ref_obj: (work@fsm_using_always.FSM_SEQ.next_state), line:59:17, endln:59:27
                |vpiName:next_state
                |vpiFullName:work@fsm_using_always.FSM_SEQ.next_state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.FSM_SEQ.state), line:59:5, endln:59:10
                |vpiName:state
                |vpiFullName:work@fsm_using_always.FSM_SEQ.state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.state), line:26:27, endln:26:32, parent:work@fsm_using_always
              |vpiDelayControl:
              \_delay_control: 
                |#1
  |vpiProcess:
  \_always: , line:63:1, endln:89:4, parent:work@fsm_using_always
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:63:8, endln:89:4
      |vpiCondition:
      \_operation: , line:63:11, endln:63:18
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@fsm_using_always.clock), line:63:19, endln:63:24
          |vpiName:clock
          |vpiFullName:work@fsm_using_always.clock
          |vpiActual:
          \_logic_net: (work@fsm_using_always.clock), line:19:9, endln:19:14, parent:work@fsm_using_always
      |vpiStmt:
      \_named_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:64:1, endln:89:4
        |vpiName:OUTPUT_LOGIC
        |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
        |vpiStmt:
        \_if_else: , line:65:1, endln:88:4, parent:work@fsm_using_always.OUTPUT_LOGIC
          |vpiCondition:
          \_operation: , line:65:5, endln:65:18
            |vpiOpType:14
            |vpiOperand:
            \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.reset), line:65:5, endln:65:10
              |vpiName:reset
              |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.reset
              |vpiActual:
              \_logic_net: (work@fsm_using_always.reset), line:19:15, endln:19:20, parent:work@fsm_using_always
            |vpiOperand:
            \_constant: , line:65:14, endln:65:18
              |vpiConstType:3
              |vpiDecompile:1'b1
              |vpiSize:1
              |BIN:1
          |vpiStmt:
          \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:65:20, endln:68:4
            |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
            |vpiStmt:
            \_assignment: , line:66:3, endln:66:19, parent:work@fsm_using_always.OUTPUT_LOGIC
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:66:15, endln:66:19
                |vpiConstType:3
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:66:3, endln:66:8
                |vpiName:gnt_0
                |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                |vpiActual:
                \_logic_net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14, parent:work@fsm_using_always
              |vpiDelayControl:
              \_delay_control: 
                |#1
            |vpiStmt:
            \_assignment: , line:67:3, endln:67:19, parent:work@fsm_using_always.OUTPUT_LOGIC
              |vpiOpType:82
              |vpiRhs:
              \_constant: , line:67:15, endln:67:19
                |vpiConstType:3
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
              |vpiLhs:
              \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:67:3, endln:67:8
                |vpiName:gnt_1
                |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                |vpiActual:
                \_logic_net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20, parent:work@fsm_using_always
              |vpiDelayControl:
              \_delay_control: 
                |#1
          |vpiElseStmt:
          \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:69:6, endln:88:4
            |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
            |vpiStmt:
            \_case_stmt: , line:70:3, endln:87:10, parent:work@fsm_using_always.OUTPUT_LOGIC
              |vpiCaseType:1
              |vpiCondition:
              \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.state), line:70:8, endln:70:13
                |vpiName:state
                |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.state
                |vpiActual:
                \_logic_net: (work@fsm_using_always.state), line:26:27, endln:26:32, parent:work@fsm_using_always
              |vpiCaseItem:
              \_case_item: , line:71:5, endln:74:19
                |vpiExpr:
                \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.IDLE), line:71:5, endln:71:9
                  |vpiName:IDLE
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.IDLE
                  |vpiActual:
                  \_constant: , line:24:19, endln:24:25
                |vpiStmt:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:71:12, endln:74:19
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_assignment: , line:72:19, endln:72:35, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:72:31, endln:72:35
                      |vpiConstType:3
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:72:19, endln:72:24
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
                  |vpiStmt:
                  \_assignment: , line:73:19, endln:73:35, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:73:31, endln:73:35
                      |vpiConstType:3
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:73:19, endln:73:24
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
              |vpiCaseItem:
              \_case_item: , line:75:4, endln:78:20
                |vpiExpr:
                \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.GNT0), line:75:4, endln:75:8
                  |vpiName:GNT0
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.GNT0
                  |vpiActual:
                  \_constant: , line:24:33, endln:24:39
                |vpiStmt:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:75:11, endln:78:20
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_assignment: , line:76:20, endln:76:36, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:76:32, endln:76:36
                      |vpiConstType:3
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:76:20, endln:76:25
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
                  |vpiStmt:
                  \_assignment: , line:77:20, endln:77:36, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:77:32, endln:77:36
                      |vpiConstType:3
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:77:20, endln:77:25
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
              |vpiCaseItem:
              \_case_item: , line:79:4, endln:82:20
                |vpiExpr:
                \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.GNT1), line:79:4, endln:79:8
                  |vpiName:GNT1
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.GNT1
                  |vpiActual:
                  \_constant: , line:24:47, endln:24:53
                |vpiStmt:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:79:11, endln:82:20
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_assignment: , line:80:20, endln:80:36, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:80:32, endln:80:36
                      |vpiConstType:3
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:80:20, endln:80:25
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
                  |vpiStmt:
                  \_assignment: , line:81:20, endln:81:36, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:81:32, endln:81:36
                      |vpiConstType:3
                      |vpiDecompile:1'b1
                      |vpiSize:1
                      |BIN:1
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:81:20, endln:81:25
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
              |vpiCaseItem:
              \_case_item: , line:83:4, endln:86:22
                |vpiStmt:
                \_begin: (work@fsm_using_always.OUTPUT_LOGIC), line:83:14, endln:86:22
                  |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC
                  |vpiStmt:
                  \_assignment: , line:84:21, endln:84:37, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:84:33, endln:84:37
                      |vpiConstType:3
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_0), line:84:21, endln:84:26
                      |vpiName:gnt_0
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_0
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
                  |vpiStmt:
                  \_assignment: , line:85:21, endln:85:37, parent:work@fsm_using_always.OUTPUT_LOGIC
                    |vpiOpType:82
                    |vpiRhs:
                    \_constant: , line:85:33, endln:85:37
                      |vpiConstType:3
                      |vpiDecompile:1'b0
                      |vpiSize:1
                      |BIN:0
                    |vpiLhs:
                    \_ref_obj: (work@fsm_using_always.OUTPUT_LOGIC.gnt_1), line:85:21, endln:85:26
                      |vpiName:gnt_1
                      |vpiFullName:work@fsm_using_always.OUTPUT_LOGIC.gnt_1
                      |vpiActual:
                      \_logic_net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20, parent:work@fsm_using_always
                    |vpiDelayControl:
                    \_delay_control: 
                      |#1
  |vpiNet:
  \_logic_net: (work@fsm_using_always.clock), line:19:9, endln:19:14, parent:work@fsm_using_always
  |vpiNet:
  \_logic_net: (work@fsm_using_always.reset), line:19:15, endln:19:20, parent:work@fsm_using_always
  |vpiNet:
  \_logic_net: (work@fsm_using_always.req_0), line:19:21, endln:19:26, parent:work@fsm_using_always
  |vpiNet:
  \_logic_net: (work@fsm_using_always.req_1), line:19:27, endln:19:32, parent:work@fsm_using_always
  |vpiNet:
  \_logic_net: (work@fsm_using_always.gnt_0), line:21:9, endln:21:14, parent:work@fsm_using_always
  |vpiNet:
  \_logic_net: (work@fsm_using_always.gnt_1), line:21:15, endln:21:20, parent:work@fsm_using_always
  |vpiNet:
  \_logic_net: (work@fsm_using_always.state), line:26:27, endln:26:32, parent:work@fsm_using_always
  |vpiNet:
  \_logic_net: (work@fsm_using_always.next_state), line:27:27, endln:27:37, parent:work@fsm_using_always
  |vpiParameter:
  \_parameter: (work@fsm_using_always.SIZE), line:23:11, endln:23:19, parent:work@fsm_using_always
    |vpiName:SIZE
    |vpiFullName:work@fsm_using_always.SIZE
    |UINT:3
  |vpiParameter:
  \_parameter: (work@fsm_using_always.IDLE), line:24:11, endln:24:25, parent:work@fsm_using_always
    |vpiName:IDLE
    |vpiFullName:work@fsm_using_always.IDLE
    |BIN:001
  |vpiParameter:
  \_parameter: (work@fsm_using_always.GNT0), line:24:26, endln:24:39, parent:work@fsm_using_always
    |vpiName:GNT0
    |vpiFullName:work@fsm_using_always.GNT0
    |BIN:010
  |vpiParameter:
  \_parameter: (work@fsm_using_always.GNT1), line:24:40, endln:24:53, parent:work@fsm_using_always
    |vpiName:GNT1
    |vpiFullName:work@fsm_using_always.GNT1
    |BIN:100
  |vpiParamAssign:
  \_param_assign: , line:23:11, endln:23:19, parent:work@fsm_using_always
    |vpiRhs:
    \_constant: , line:23:18, endln:23:19
      |vpiConstType:9
      |vpiDecompile:3
      |vpiSize:64
      |UINT:3
    |vpiLhs:
    \_parameter: (work@fsm_using_always.SIZE), line:23:11, endln:23:19, parent:work@fsm_using_always
  |vpiParamAssign:
  \_param_assign: , line:24:11, endln:24:25, parent:work@fsm_using_always
    |vpiRhs:
    \_constant: , line:24:19, endln:24:25
    |vpiLhs:
    \_parameter: (work@fsm_using_always.IDLE), line:24:11, endln:24:25, parent:work@fsm_using_always
  |vpiParamAssign:
  \_param_assign: , line:24:26, endln:24:39, parent:work@fsm_using_always
    |vpiRhs:
    \_constant: , line:24:33, endln:24:39
    |vpiLhs:
    \_parameter: (work@fsm_using_always.GNT0), line:24:26, endln:24:39, parent:work@fsm_using_always
  |vpiParamAssign:
  \_param_assign: , line:24:40, endln:24:53, parent:work@fsm_using_always
    |vpiRhs:
    \_constant: , line:24:47, endln:24:53
    |vpiLhs:
    \_parameter: (work@fsm_using_always.GNT1), line:24:40, endln:24:53, parent:work@fsm_using_always
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5

