{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1742061617308 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1742061617308 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 15 13:00:17 2025 " "Processing started: Sat Mar 15 13:00:17 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1742061617308 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061617308 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_VO_Thomas -c Lab3_VO_Thomas " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_VO_Thomas -c Lab3_VO_Thomas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061617308 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1742061617556 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1742061617556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "timer_1ms.v 1 1 " "Found 1 design units, including 1 entities, in source file timer_1ms.v" { { "Info" "ISGN_ENTITY_NAME" "1 timer_1ms " "Found entity 1: timer_1ms" {  } { { "timer_1ms.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/timer_1ms.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevensegdecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file sevensegdecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 sevenSegDecoder " "Found entity 1: sevenSegDecoder" {  } { { "sevenSegDecoder.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/sevenSegDecoder.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622024 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "score.v 1 1 " "Found 1 design units, including 1 entities, in source file score.v" { { "Info" "ISGN_ENTITY_NAME" "1 score " "Found entity 1: score" {  } { { "score.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/score.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rng.v 1 1 " "Found 1 design units, including 1 entities, in source file rng.v" { { "Info" "ISGN_ENTITY_NAME" "1 rng " "Found entity 1: rng" {  } { { "rng.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/rng.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "onesectimer.v 1 1 " "Found 1 design units, including 1 entities, in source file onesectimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 oneSecTimer " "Found entity 1: oneSecTimer" {  } { { "oneSecTimer.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/oneSecTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622026 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622026 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux3to2.v 1 1 " "Found 1 design units, including 1 entities, in source file mux3to2.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux3to2 " "Found entity 1: mux3to2" {  } { { "mux3to2.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/mux3to2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "loadregister.v 1 1 " "Found 1 design units, including 1 entities, in source file loadregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoadRegister " "Found entity 1: LoadRegister" {  } { { "LoadRegister.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/LoadRegister.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_vo_thomas.v 1 1 " "Found 1 design units, including 1 entities, in source file lab3_vo_thomas.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab3_VO_Thomas " "Found entity 1: Lab3_VO_Thomas" {  } { { "Lab3_VO_Thomas.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Lab3_VO_Thomas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is15.v 1 1 " "Found 1 design units, including 1 entities, in source file is15.v" { { "Info" "ISGN_ENTITY_NAME" "1 Is15 " "Found entity 1: Is15" {  } { { "Is15.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Is15.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dt.v 1 1 " "Found 1 design units, including 1 entities, in source file dt.v" { { "Info" "ISGN_ENTITY_NAME" "1 dt " "Found entity 1: dt" {  } { { "dt.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/dt.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "digittimer.v 1 1 " "Found 1 design units, including 1 entities, in source file digittimer.v" { { "Info" "ISGN_ENTITY_NAME" "1 digitTimer " "Found entity 1: digitTimer" {  } { { "digitTimer.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/digitTimer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_to_100.v 1 1 " "Found 1 design units, including 1 entities, in source file count_to_100.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_to_100 " "Found entity 1: count_to_100" {  } { { "count_to_100.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/count_to_100.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_to_10.v 1 1 " "Found 1 design units, including 1 entities, in source file count_to_10.v" { { "Info" "ISGN_ENTITY_NAME" "1 count_to_10 " "Found entity 1: count_to_10" {  } { { "count_to_10.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/count_to_10.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buttonshaper.v 1 1 " "Found 1 design units, including 1 entities, in source file buttonshaper.v" { { "Info" "ISGN_ENTITY_NAME" "1 buttonShaper " "Found entity 1: buttonShaper" {  } { { "buttonShaper.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/buttonShaper.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.v 1 1 " "Found 1 design units, including 1 entities, in source file adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "Adder.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Adder.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622035 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "gameover gameOver Access.v(14) " "Verilog HDL Declaration information at Access.v(14): object \"gameover\" differs only in case from object \"gameOver\" in the same scope" {  } { { "Access.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Access.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1742061622035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "access.v 1 1 " "Found 1 design units, including 1 entities, in source file access.v" { { "Info" "ISGN_ENTITY_NAME" "1 Access " "Found entity 1: Access" {  } { { "Access.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Access.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1742061622036 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622036 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "rng_button Access.v(134) " "Verilog HDL Procedural Assignment error at Access.v(134): object \"rng_button\" on left-hand side of assignment must have a variable data type" {  } { { "Access.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Access.v" 134 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1742061622037 ""}
{ "Error" "EVRFX_VERI_ASSIGNMENT_TO_INPUT" "rng_button Access.v(134) " "Verilog HDL error at Access.v(134): value cannot be assigned to input \"rng_button\"" {  } { { "Access.v" "" { Text "F:/Advanced Digital Design/Lab3_VO_Thomas/src/Access.v" 134 0 0 } }  } 0 10231 "Verilog HDL error at %2!s!: value cannot be assigned to input \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1742061622037 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Advanced Digital Design/Lab3_VO_Thomas/src/output_files/Lab3_VO_Thomas.map.smsg " "Generated suppressed messages file F:/Advanced Digital Design/Lab3_VO_Thomas/src/output_files/Lab3_VO_Thomas.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622054 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1742061622077 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar 15 13:00:22 2025 " "Processing ended: Sat Mar 15 13:00:22 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1742061622077 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1742061622077 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1742061622077 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1742061622077 ""}
