// Seed: 91614136
module module_0;
  assign id_1 = 1;
  supply1 id_2;
  assign id_2 = 1;
  logic [7:0] id_3;
  id_4 :
  assert property (@(posedge 1) 1'h0) if (1'h0) if (1'b0) if (1 == 1);
  assign id_1 = id_1 - id_2;
  assign id_2 = id_2;
  assign id_1 = id_3[1 : 1];
endmodule
module module_1 (
    input  tri1 id_0,
    input  wor  id_1,
    output tri  id_2
);
  assign id_2 = id_0;
  wand id_4;
  wire id_5;
  module_0();
  assign id_4 = 1;
  assign id_2 = 1;
endmodule
