/**
 * boards/s2ipcam/bsp/bsp.h
 *
 * Author: Anthony Ginger <hfjiang@ambarella.com>
 *
 * Copyright (C) 2004-2012, Ambarella, Inc.
 *
 * All rights reserved. No Part of this file may be reproduced, stored
 * in a retrieval system, or transmitted, in any form, or by any means,
 * electronic, mechanical, photocopying, recording, or otherwise,
 * without the prior consent of Ambarella, Inc.
 */

#ifndef __BSP_H__
#define __BSP_H__

#include <config.h>

#define AMBOOT_BOARD_ID		AMBARELLA_BOARD_VERSION(S2, AMBARELLA_BOARD_TYPE_IPCAM, 'A')

#define AMBOOT_BST_SIZE		AMBOOT_BST_FIXED_SIZE
#define AMBOOT_PTB_SIZE		(MAX_SLCNAND_ERASE_BLOCK_SIZE * 2)
#define AMBOOT_BLD_SIZE 	(MAX_SLCNAND_ERASE_BLOCK_SIZE * 2)
#define AMBOOT_HAL_SIZE 	(MAX_SLCNAND_ERASE_BLOCK_SIZE * 2)
#define AMBOOT_PBA_SIZE 	0
#define AMBOOT_PRI_SIZE 	(16 * 1024 * 1024)
#define AMBOOT_SEC_SIZE		(16 * 1024 * 1024)
#define AMBOOT_BAK_SIZE		0
#define AMBOOT_RMD_SIZE		(64 * 1024 * 1024)
#define AMBOOT_ROM_SIZE		0
#define AMBOOT_DSP_SIZE		0
#define AMBOOT_LNX_SIZE		(128 * 1024 * 1024)
#define AMBOOT_SWP_SIZE		0
#define AMBOOT_ADD_SIZE		0
#define AMBOOT_ADC_SIZE		0
#define MP_RAW_SIZE		0
#define MP_STG2_SIZE		0
#define MP_PRF_SIZE		0
#define MP_CAL_SIZE		0

#ifdef CONFIG_BSP_MEM_512M
#define DRAM_SIZE		0x20000000
#endif

#ifdef CONFIG_BSP_MEM_1G
#define DRAM_SIZE		0x40000000
#endif

#define	DEFAULT_GPIO0_AFSEL	0xFF27C7FF
#define	DEFAULT_GPIO0_DIR	0x00C01000
#define	DEFAULT_GPIO0_MASK	0x00D83800
#define	DEFAULT_GPIO0_DATA	0x00C00000
#define	DEFAULT_GPIO1_AFSEL	0xFFBD00FF
#define	DEFAULT_GPIO1_DIR	0x00400000
#define	DEFAULT_GPIO1_MASK	0x0042FF00
#define	DEFAULT_GPIO1_DATA	0x00000000
#define	DEFAULT_GPIO2_AFSEL	0xFFFFFFFF
#define	DEFAULT_GPIO2_DIR	0x00000000
#define	DEFAULT_GPIO2_MASK	0x00000000
#define	DEFAULT_GPIO2_DATA	0x00000000
#define	DEFAULT_GPIO3_AFSEL	0xFFFFFFFF
#define	DEFAULT_GPIO3_DIR	0x00000000
#define	DEFAULT_GPIO3_MASK	0x00000000
#define	DEFAULT_GPIO3_DATA	0x00000000
#define	DEFAULT_GPIO4_AFSEL	0xFFFFFFFF
#define	DEFAULT_GPIO4_DIR	0x00000000
#define	DEFAULT_GPIO4_MASK	0x00000000
#define	DEFAULT_GPIO4_DATA	0x00000000
#define	DEFAULT_GPIO5_AFSEL	0xFFFFFFFF
#define	DEFAULT_GPIO5_DIR	0x00000000
#define	DEFAULT_GPIO5_MASK	0x00000000
#define	DEFAULT_GPIO5_DATA	0x00000000

#define	DEFAULT_GPIO0_CTRL_ENA	0x00040400
#define	DEFAULT_GPIO0_CTRL_DIR	0x00000000
#define	DEFAULT_GPIO1_CTRL_ENA	0x00000000
#define	DEFAULT_GPIO1_CTRL_DIR	0x00000000
#define	DEFAULT_GPIO2_CTRL_ENA	0x00000000
#define	DEFAULT_GPIO2_CTRL_DIR	0x00000000
#define	DEFAULT_GPIO3_CTRL_ENA	0x00000000
#define	DEFAULT_GPIO3_CTRL_DIR	0x00000000
#define	DEFAULT_GPIO4_CTRL_ENA	0x00000000
#define	DEFAULT_GPIO4_CTRL_DIR	0x00000000
#define	DEFAULT_GPIO5_CTRL_ENA	0x00000000
#define	DEFAULT_GPIO5_CTRL_DIR	0x00000000

#ifdef ENABLE_EMMC_BOOT
#define AMBSD_SD_CLOCK			(48 * 1000 * 1000)
#define FIRMWARE_CONTAINER		SCARDMGR_SLOT_SD
#define FIRMWARE_CONTAINER_TYPE		SDMMC_TYPE_MMC
#define RCT_BOOT_FROM			BOOT_FROM_EMMC
#endif

#endif /* __BSP_H__ */

