# Unofficial "Open Source VHDL Verification Methodology" Repository

This is an unofficial repository of [Open Source VHDL Verification Methodology][osvvm] (OS-VVM) provided for Git submodule linking.

## Release History

 - 25.05.2013 - 2013.05 Complete OS-VVM package containing VHDL sources, documentation <s>and sample designs</s><sup>1</sup>.


<sup>1</sup> This repository does not contain the OS-VVM user guide and the example designs provided by [Aldec][aldec], due to the unknow license state of these files.

 [osvvm]: http://www.osvvm.org/
 [aldec]: http://www.aldec.com/
