Assembler report for SoC
Wed Aug 31 10:16:42 2016
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Assembler Summary
  3. Assembler Settings
  4. Assembler Encrypted IP Cores Summary
  5. Assembler Generated Files
  6. Assembler Device Options: SoC.sof
  7. Assembler Device Options: SoC.pof
  8. Assembler Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------+
; Assembler Summary                                             ;
+-----------------------+---------------------------------------+
; Assembler Status      ; Successful - Wed Aug 31 10:16:42 2016 ;
; Revision Name         ; SoC                                   ;
; Top-level Entity Name ; SoC                                   ;
; Family                ; Cyclone II                            ;
; Device                ; EP2C35F672C6                          ;
+-----------------------+---------------------------------------+


+--------------------------------------------------------------------------------+
; Assembler Settings                                                             ;
+--------------------------------------------------------------------------------+
Option        : Use smart compilation
Setting       : Off
Default Value : Off

Option        : Enable parallel Assembler and TimeQuest Timing Analyzer during compilation
Setting       : On
Default Value : On

Option        : Enable compact report table
Setting       : Off
Default Value : Off

Option        : Generate compressed bitstreams
Setting       : On
Default Value : On

Option        : Compression mode
Setting       : Off
Default Value : Off

Option        : Clock source for configuration device
Setting       : Internal
Default Value : Internal

Option        : Clock frequency of the configuration device
Setting       : 10 MHZ
Default Value : 10 MHz

Option        : Divide clock frequency by
Setting       : 1
Default Value : 1

Option        : Auto user code
Setting       : On
Default Value : On

Option        : Use configuration device
Setting       : On
Default Value : On

Option        : Configuration device
Setting       : Auto
Default Value : Auto

Option        : Configuration device auto user code
Setting       : Off
Default Value : Off

Option        : Generate Tabular Text File (.ttf) For Target Device
Setting       : Off
Default Value : Off

Option        : Generate Raw Binary File (.rbf) For Target Device
Setting       : Off
Default Value : Off

Option        : Generate Hexadecimal (Intel-Format) Output File (.hexout) for Target Device
Setting       : Off
Default Value : Off

Option        : Hexadecimal Output File start address
Setting       : 0
Default Value : 0

Option        : Hexadecimal Output File count direction
Setting       : Up
Default Value : Up

Option        : Release clears before tri-states
Setting       : Off
Default Value : Off

Option        : Auto-restart configuration after error
Setting       : On
Default Value : On

Option        : Maintain Compatibility with All Cyclone II M4K Versions
Setting       : On
Default Value : On

Option        : Generate Serial Vector Format File (.svf) for Target Device
Setting       : Off
Default Value : Off

Option        : Generate a JEDEC STAPL Format File (.jam) for Target Device
Setting       : Off
Default Value : Off

Option        : Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device
Setting       : Off
Default Value : Off

Option        : Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) for Target Device
Setting       : On
Default Value : On
+--------------------------------------------------------------------------------+



+--------------------------------------------------------------------------------+
; Assembler Encrypted IP Cores Summary                                           ;
+--------------------------------------------------------------------------------+
Vendor       : Altera
IP Core Name : Signal Tap (6AF7 BCE1)
License Type : Licensed

Vendor       : Altera
IP Core Name : Signal Tap (6AF7 BCEC)
License Type : Licensed
+--------------------------------------------------------------------------------+



+---------------------------+
; Assembler Generated Files ;
+---------------------------+
; File Name                 ;
+---------------------------+
; SoC.sof                   ;
; SoC.pof                   ;
+---------------------------+


+-----------------------------------+
; Assembler Device Options: SoC.sof ;
+----------------+------------------+
; Option         ; Setting          ;
+----------------+------------------+
; Device         ; EP2C35F672C6     ;
; JTAG usercode  ; 0x006F8DEE       ;
; Checksum       ; 0x006F8DEE       ;
+----------------+------------------+


+-----------------------------------+
; Assembler Device Options: SoC.pof ;
+--------------------+--------------+
; Option             ; Setting      ;
+--------------------+--------------+
; Device             ; EPCS16       ;
; JTAG usercode      ; 0x00000000   ;
; Checksum           ; 0x1C119134   ;
; Compression Ratio  ; 2            ;
+--------------------+--------------+


+--------------------+
; Assembler Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Assembler
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Aug 31 10:16:39 2016
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off SoC -c SoC
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 581 megabytes
    Info: Processing ended: Wed Aug 31 10:16:42 2016
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:03


