4.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.v(13): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/pmi_rom.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_rom.v(45): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/../common/rom/rtl/lscc_rom.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.v(14): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/pmi_sub.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_sub.v(50): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/../common/subtractor/rtl/lscc_subtractor.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.v(15): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dp_be.v(49): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/../common/ram_dp/rtl/lscc_ram_dp.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.v(16): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_ram_dq_be.v(45): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/../common/ram_dq/rtl/lscc_ram_dq.v. VERI-1328
INFO <35901328> - c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.v(17): analyzing included file c:/lscc/radiant/2024.1/ip/pmi/pmi_dsp.v. VERI-1328
Analyzing Verilog file c:/users/mring/documents/microps/e155-lab7/fpga/src/aes_starter.sv. VERI-1482
Analyzing Verilog file c:/users/mring/documents/microps/e155-lab7/fpga/src/sub_words.sv. VERI-1482
Analyzing Verilog file c:/users/mring/documents/microps/e155-lab7/fpga/src/sub_bytes.sv. VERI-1482
Analyzing Verilog file c:/users/mring/documents/microps/e155-lab7/fpga/src/shift_rows.sv. VERI-1482
Analyzing Verilog file c:/users/mring/documents/microps/e155-lab7/fpga/src/expand_key.sv. VERI-1482
Analyzing Verilog file c:/users/mring/documents/microps/e155-lab7/fpga/src/rot_and_sub_bytes.sv. VERI-1482
Analyzing Verilog file c:/users/mring/documents/microps/e155-lab7/fpga/src/aes_controller.sv. VERI-1482
Analyzing Verilog file c:/users/mring/documents/microps/e155-lab7/fpga/src/aes_controller_nextstate.sv. VERI-1482
Analyzing Verilog file c:/users/mring/documents/microps/e155-lab7/fpga/src/round_constant_decoder.sv. VERI-1482
Analyzing Verilog file c:/users/mring/documents/microps/e155-lab7/fpga/src/sbox_sync.sv. VERI-1482
Analyzing VHDL file c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.vhd. VHDL-1481
Analyzing VHDL file c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.vhd

INFO <35921014> - c:/lscc/radiant/2024.1/ip/pmi/pmi_ice40up.vhd(4): analyzing package components. VHDL-1014
INFO <35921504> - The default VHDL library search path is now "C:/Users/mring/Documents/MicroPs/E155-lab7/fpga/radiant project/lab7". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): aes
INFO <35901018> - c:/users/mring/documents/microps/e155-lab7/fpga/src/aes_starter.sv(6): compiling module aes. VERI-1018
INFO <35901018> - c:/users/mring/documents/microps/e155-lab7/fpga/src/aes_starter.sv(26): compiling module aes_spi. VERI-1018
ERROR <1009990> - Stopping Synthesis Tool flow due to error.

child process exited abnormally
