
---------- Begin Simulation Statistics ----------
final_tick                                17795406000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                    965                       # Simulator instruction rate (inst/s)
host_mem_usage                                8211292                       # Number of bytes of host memory used
host_op_rate                                      992                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 25188.83                       # Real time elapsed on the host
host_tick_rate                                 140783                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    24305826                       # Number of instructions simulated
sim_ops                                      24999017                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003546                       # Number of seconds simulated
sim_ticks                                  3546166625                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             95.953095                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                  251945                       # Number of BTB hits
system.cpu.branchPred.BTBLookups               262571                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                138                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              6671                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted            265913                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               3190                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            4337                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             1147                       # Number of indirect misses.
system.cpu.branchPred.lookups                  300842                       # Number of BP lookups
system.cpu.branchPred.usedRAS                   12579                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted         1075                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                     1744378                       # Number of instructions committed
system.cpu.committedOps                       1774378                       # Number of ops (including micro ops) committed
system.cpu.cpi                               3.188881                       # CPI: cycles per instruction
system.cpu.discardedOps                         18758                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions             969142                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions            105356                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions           474748                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         1820890                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.313590                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                       16                       # number of quiesce instructions executed
system.cpu.numCycles                          5562613                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                        16                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                 1191619     67.16%     67.16% # Class of committed instruction
system.cpu.op_class_0::IntMult                   2079      0.12%     67.27% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     67.27% # Class of committed instruction
system.cpu.op_class_0::MemRead                  96222      5.42%     72.70% # Class of committed instruction
system.cpu.op_class_0::MemWrite                484458     27.30%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                  1774378                       # Class of committed instruction
system.cpu.quiesceCycles                       111253                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu.tickCycles                         3741723                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            9                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          952                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        425728                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.bridge.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq              150482                       # Transaction distribution
system.membus.trans_dist::ReadResp             151326                       # Transaction distribution
system.membus.trans_dist::WriteReq              64450                       # Transaction distribution
system.membus.trans_dist::WriteResp             64450                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          492                       # Transaction distribution
system.membus.trans_dist::CleanEvict              449                       # Transaction distribution
system.membus.trans_dist::ReadExReq               277                       # Transaction distribution
system.membus.trans_dist::ReadExResp              277                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            261                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           583                       # Transaction distribution
system.membus.trans_dist::CleanInvalidReq       211832                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        211831                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.realview.bootmem.port          603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total          603                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.bootmem.port           53                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.realview.gic.pio         1542                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port       426190                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         6274                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total       434059                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port       422048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.acctest.coherency_bus.master[0]::total       422048                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                 856710                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.realview.bootmem.port        16704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        16704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.bootmem.port         1408                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.realview.gic.pio         3084                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        85120                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.acctest.mem2cls.slave         8474                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        98086                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::system.mem_ctrls.port     13504944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.acctest.coherency_bus.master[0]::total     13504944                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                13619734                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            639910                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.000031                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.005590                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  639890    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                      20      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              639910                       # Request fanout histogram
system.membus.reqLayer6.occupancy          1034303874                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization              29.2                       # Layer utilization (%)
system.membus.reqLayer7.occupancy             7908375                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.2                       # Layer utilization (%)
system.membus.reqLayer1.occupancy              559359                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer2.occupancy             1493625                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer4.occupancy            9027689                       # Layer occupancy (ticks)
system.membus.respLayer4.utilization              0.3                       # Layer utilization (%)
system.membus.respLayer7.occupancy          890832832                       # Layer occupancy (ticks)
system.membus.respLayer7.utilization             25.1                       # Layer utilization (%)
system.membus.respLayer3.occupancy            1310250                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              0.0                       # Layer utilization (%)
system.acctest.harris_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix1_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2.system.acctest.elem_matrix2      3932160                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::.acctest.elem_matrix2_dma       786432                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_read::total      4849664                       # Number of bytes read from this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2.system.acctest.elem_matrix2      2293760                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::.acctest.elem_matrix2_dma      2359296                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.bytes_written::total      4653056                       # Number of bytes written to this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2.system.acctest.elem_matrix2       983040                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::.acctest.elem_matrix2_dma        24576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_reads::total      1011712                       # Number of read requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2.system.acctest.elem_matrix2       573440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::.acctest.elem_matrix2_dma        73728                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.num_writes::total       647168                       # Number of write requests responded to by this memory
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix0_dma     18480801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix1_dma     18480801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2.system.acctest.elem_matrix2   1108848065                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::.acctest.elem_matrix2_dma    221769613                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_read::total   1367579280                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2.system.acctest.elem_matrix2    646828038                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::.acctest.elem_matrix2_dma    665308839                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_write::total   1312136877                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix0_dma     18480801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix1_dma     18480801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2.system.acctest.elem_matrix2   1755676103                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::.acctest.elem_matrix2_dma    887078452                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_spm.bw_total::total   2679716157                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix0_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3.system.acctest.elem_matrix3      3997696                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::.acctest.elem_matrix3_dma       655360                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_read::total      4718592                       # Number of bytes read from this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3.system.acctest.elem_matrix3      2293760                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::.acctest.elem_matrix3_dma      2424832                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.bytes_written::total      4718592                       # Number of bytes written to this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3.system.acctest.elem_matrix3       999424                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::.acctest.elem_matrix3_dma        20480                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_reads::total      1021952                       # Number of read requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3.system.acctest.elem_matrix3       573440                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::.acctest.elem_matrix3_dma        75776                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.num_writes::total       649216                       # Number of write requests responded to by this memory
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix0_dma     18480801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3.system.acctest.elem_matrix3   1127328866                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::.acctest.elem_matrix3_dma    184808011                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_read::total   1330617678                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3.system.acctest.elem_matrix3    646828038                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::.acctest.elem_matrix3_dma    683789640                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_write::total   1330617678                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix0_dma     18480801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3.system.acctest.elem_matrix3   1774156904                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::.acctest.elem_matrix3_dma    868597651                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_spm.bw_total::total   2661235356                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq       145408                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp       145408                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq       326873                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp       326873                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1.pio           36                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio           70                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          676                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio          686                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          720                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio          656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio          672                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          700                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio          656                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           80                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          224                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0.pio           96                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          196                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total         6274                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port        12304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution0_dma.dma::total        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port        12304                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.convolution1_dma.dma::total        16400                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port       200704                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::total       208896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port       192512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::total       196608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port       196608                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::total       204800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port         4096                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port         8192                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port       192512                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::total       204800                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port        57344                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port         6144                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.grayscale0_dma.dma::total        63488                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port        26896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.isp0_dma.dma::total        26896                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total       944562                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution0_dma.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1.pio           54                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.convolution1_dma.pio          110                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0.pio          746                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix0_dma.pio         1078                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1.pio          792                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix1_dma.pio         1033                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2.pio          770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix2_dma.pio         1056                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3.pio          770                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.elem_matrix3_dma.pio         1033                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0.pio           88                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.grayscale0_dma.pio          352                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0.pio          120                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.isp0_dma.pio          308                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total         8474                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.convolution0_spm.port       196808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution0_dma.dma::total       262344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.convolution1_spm.port       196808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::system.acctest.grayscale0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.convolution1_dma.dma::total       262344                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix0_spm.port      3211264                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.acctest.elem_matrix3_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::total      3342336                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix1_spm.port      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.acctest.elem_matrix2_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::total      3145728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix1_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.acctest.elem_matrix2_spm.port      3145728                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::total      3276800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix0_spm.port        65536                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix1_spm.port       131072                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.acctest.elem_matrix3_spm.port      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::total      3276800                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.grayscale0_spm.port       917504                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.acctest.isp0_spm.port        98304                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.grayscale0_dma.dma::total      1015808                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::system.acctest.isp0_spm.port       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.isp0_dma.dma::total       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total     15020746                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.occupancy         1573237000                       # Network occupancy (ticks)
system.acctest.local_bus.utilization             44.4                       # Network utilization (%)
system.acctest.local_bus.reqLayer0.occupancy   1295324573                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization         36.5                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy    769241000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization         21.7                       # Layer utilization (%)
system.acctest.isp0.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::.acctest.grayscale0_dma       524288                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_read::total      1048576                       # Number of bytes read from this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0.system.acctest.grayscale0       524288                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::.acctest.grayscale0_dma       393216                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.bytes_written::total       917504                       # Number of bytes written to this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0.system.acctest.grayscale0       393216                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::.acctest.grayscale0_dma        16384                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_reads::total       413696                       # Number of read requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0.system.acctest.grayscale0       131072                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::.acctest.grayscale0_dma        12288                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.num_writes::total       143360                       # Number of write requests responded to by this memory
system.acctest.grayscale0_spm.bw_read::.acctest.convolution0_dma     18480801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.convolution1_dma     18480801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0.system.acctest.grayscale0    110884806                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::.acctest.grayscale0_dma    147846409                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_read::total    295692817                       # Total read bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0.system.acctest.grayscale0    147846409                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::.acctest.grayscale0_dma    110884806                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_write::total    258731215                       # Write bandwidth from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution0_dma     18480801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.convolution1_dma     18480801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0.system.acctest.grayscale0    258731215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::.acctest.grayscale0_dma    258731215                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.grayscale0_spm.bw_total::total    554424032                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_dma.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_dma.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0_dma.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.isp0_spm.bytes_read::.acctest.grayscale0_dma        98304                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0.system.acctest.isp0       917504                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::.acctest.isp0_dma       294912                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_read::total      1310720                       # Number of bytes read from this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0.system.acctest.isp0       393216                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::.acctest.isp0_dma       135200                       # Number of bytes written to this memory
system.acctest.isp0_spm.bytes_written::total       528416                       # Number of bytes written to this memory
system.acctest.isp0_spm.num_reads::.acctest.grayscale0_dma         3072                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0.system.acctest.isp0       917504                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::.acctest.isp0_dma         9216                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_reads::total       929792                       # Number of read requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0.system.acctest.isp0       393216                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::.acctest.isp0_dma         4232                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.num_writes::total       397448                       # Number of write requests responded to by this memory
system.acctest.isp0_spm.bw_read::.acctest.grayscale0_dma     27721202                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0.system.acctest.isp0    258731215                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::.acctest.isp0_dma     83163605                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_read::total      369616022                       # Total read bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0.system.acctest.isp0    110884806                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::.acctest.isp0_dma     38125676                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_write::total     149010483                       # Write bandwidth from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.grayscale0_dma     27721202                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0.system.acctest.isp0    369616022                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::.acctest.isp0_dma    121289281                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.isp0_spm.bw_total::total     518626504                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq       150096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp       150096                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq        60928                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp        60928                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.convolution0_dma.dma::system.membus.slave[7]         4104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.convolution1_dma.dma::system.membus.slave[7]         4104                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]        96256                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]        94208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]        94208                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]        90112                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.grayscale0_dma.dma::system.membus.slave[7]        25600                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count_system.acctest.isp0_dma.dma::system.membus.slave[7]        13456                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total       422048                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution0_dma.dma::system.membus.slave[7]       131272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.convolution1_dma.dma::system.membus.slave[7]       131272                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix0_dma.dma::system.membus.slave[7]      3080192                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix1_dma.dma::system.membus.slave[7]      3014656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix2_dma.dma::system.membus.slave[7]      3014656                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.elem_matrix3_dma.dma::system.membus.slave[7]      2883584                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.grayscale0_dma.dma::system.membus.slave[7]       819200                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.isp0_dma.dma::system.membus.slave[7]       430112                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total     13504944                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples       298486                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0       298486    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total       298486                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy    594602185                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization         16.8                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer0.occupancy    811380000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer0.utilization         22.9                       # Layer utilization (%)
system.acctest.convolution0_spm.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0.system.acctest.convolution0      6385112                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::.acctest.convolution0_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_read::total      6450648                       # Number of bytes read from this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0.system.acctest.convolution0       129828                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::.acctest.convolution0_dma       131272                       # Number of bytes written to this memory
system.acctest.convolution0_spm.bytes_written::total       261100                       # Number of bytes written to this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0.system.acctest.convolution0      1596278                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::.acctest.convolution0_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_reads::total      1598326                       # Number of read requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0.system.acctest.convolution0        32457                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::.acctest.convolution0_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.num_writes::total        36561                       # Number of write requests responded to by this memory
system.acctest.convolution0_spm.bw_read::.acctest.convolution0.system.acctest.convolution0   1800567394                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::.acctest.convolution0_dma     18480801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_read::total   1819048195                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0.system.acctest.convolution0     36610801                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::.acctest.convolution0_dma     37018001                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_write::total     73628802                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0.system.acctest.convolution0   1837178195                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::.acctest.convolution0_dma     55498802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_spm.bw_total::total   1892676997                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_dma.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.grayscale0.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0.system.acctest.elem_matrix0      3866624                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix0_dma       786432                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::.acctest.elem_matrix3_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_read::total      4784128                       # Number of bytes read from this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0.system.acctest.elem_matrix0      2228224                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::.acctest.elem_matrix0_dma      2424832                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.bytes_written::total      4653056                       # Number of bytes written to this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0.system.acctest.elem_matrix0       966656                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix0_dma        24576                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::.acctest.elem_matrix3_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_reads::total       995328                       # Number of read requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0.system.acctest.elem_matrix0       557056                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::.acctest.elem_matrix0_dma        75776                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.num_writes::total       632832                       # Number of write requests responded to by this memory
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0.system.acctest.elem_matrix0   1090367264                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix0_dma    221769613                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix2_dma     18480801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::.acctest.elem_matrix3_dma     18480801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_read::total   1349098479                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0.system.acctest.elem_matrix0    628347237                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::.acctest.elem_matrix0_dma    683789640                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_write::total   1312136877                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0.system.acctest.elem_matrix0   1718714501                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix0_dma    905559253                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix2_dma     18480801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::.acctest.elem_matrix3_dma     18480801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix0_spm.bw_total::total   2661235356                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution0_dma.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1.system.acctest.convolution1      5992760                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::.acctest.convolution1_dma        65536                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_read::total      6058296                       # Number of bytes read from this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1.system.acctest.convolution1       121908                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::.acctest.convolution1_dma       131272                       # Number of bytes written to this memory
system.acctest.convolution1_spm.bytes_written::total       253180                       # Number of bytes written to this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1.system.acctest.convolution1      1498190                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::.acctest.convolution1_dma         2048                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_reads::total      1500238                       # Number of read requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1.system.acctest.convolution1        30477                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::.acctest.convolution1_dma         4104                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.num_writes::total        34581                       # Number of write requests responded to by this memory
system.acctest.convolution1_spm.bw_read::.acctest.convolution1.system.acctest.convolution1   1689926231                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::.acctest.convolution1_dma     18480801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_read::total   1708407032                       # Total read bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1.system.acctest.convolution1     34377403                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::.acctest.convolution1_dma     37018001                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_write::total     71395404                       # Write bandwidth from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1.system.acctest.convolution1   1724303634                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::.acctest.convolution1_dma     55498802                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.convolution1_spm.bw_total::total   1779802437                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix3_dma.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_spm.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_spm.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.canny_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.convolution1_dma.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1.system.acctest.elem_matrix1      4128768                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix1_dma       720896                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix2_dma        65536                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::.acctest.elem_matrix3_dma       131072                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_read::total      5046272                       # Number of bytes read from this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1.system.acctest.elem_matrix1      2359296                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::.acctest.elem_matrix1_dma      2359296                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.bytes_written::total      4718592                       # Number of bytes written to this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1.system.acctest.elem_matrix1      1032192                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix1_dma        22528                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix2_dma         2048                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::.acctest.elem_matrix3_dma         4096                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_reads::total      1060864                       # Number of read requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1.system.acctest.elem_matrix1       589824                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::.acctest.elem_matrix1_dma        73728                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.num_writes::total       663552                       # Number of write requests responded to by this memory
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1.system.acctest.elem_matrix1   1164290468                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix1_dma    203288812                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix2_dma     18480801                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::.acctest.elem_matrix3_dma     36961602                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_read::total   1423021683                       # Total read bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1.system.acctest.elem_matrix1    665308839                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::.acctest.elem_matrix1_dma    665308839                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_write::total   1330617678                       # Write bandwidth from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1.system.acctest.elem_matrix1   1829599307                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix1_dma    868597651                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix2_dma     18480801                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::.acctest.elem_matrix3_dma     36961602                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix1_spm.bw_total::total   2753639361                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.elem_matrix2_dma.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.edge_tracking0_dma.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.harris_non_max0_dma.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix1.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix0.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix3.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.acctest.elem_matrix2.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst        16704                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         1408                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total        18112                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst        16704                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total        16704                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst          261                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data           22                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total          283                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst      4710439                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data       397048                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total        5107487                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst      4710439                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total      4710439                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst      4710439                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data       397048                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total       5107487                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.convolution0_dma        65736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.convolution1_dma        65736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix0_dma      2293760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix1_dma      2293760                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix2_dma      2228224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.elem_matrix3_dma      2228224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.grayscale0_dma       294912                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.acctest.isp0_dma       135200                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          53632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            9659184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks        31488                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution0_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.convolution1_dma        65536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix0_dma       786432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix1_dma       720896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix2_dma       786432                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.elem_matrix3_dma       655360                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.grayscale0_dma       524288                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.acctest.isp0_dma       294912                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total         3930880                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.convolution0_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.convolution1_dma         1028                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix0_dma        35840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix1_dma        35840                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix2_dma        34816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.elem_matrix3_dma        34816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.grayscale0_dma         4608                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.acctest.isp0_dma         2120                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             838                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              150934                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          492                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution0_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.convolution1_dma         1024                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix0_dma        12288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix1_dma        11264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix2_dma        12288                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.elem_matrix3_dma        10240                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.grayscale0_dma         8192                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.acctest.isp0_dma         4608                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              61420                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.convolution0_dma     18537200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.convolution1_dma     18537200                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix0_dma    646828038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix1_dma    646828038                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix2_dma    628347237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.elem_matrix3_dma    628347237                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.grayscale0_dma     83163605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.acctest.isp0_dma     38125676                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          15123937                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            2723838167                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks        8879447                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution0_dma     18480801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.convolution1_dma     18480801                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix0_dma    221769613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix1_dma    203288812                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix2_dma    221769613                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.elem_matrix3_dma    184808011                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.grayscale0_dma    147846409                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.acctest.isp0_dma     83163605                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1108487112                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks        8879447                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution0_dma     37018001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.convolution1_dma     37018001                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix0_dma    868597651                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix1_dma    850116850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix2_dma    850116850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.elem_matrix3_dma    813155248                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.grayscale0_dma    231010014                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.isp0_dma    121289281                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         15123937                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           3832325279                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       491.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution0_dma::samples      2052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.convolution1_dma::samples      2052.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix0_dma::samples     48113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix1_dma::samples     47055.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix2_dma::samples     47089.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.elem_matrix3_dma::samples     45041.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.grayscale0_dma::samples     12708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.isp0_dma::samples      6728.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000026250                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000317252750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          653                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          653                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              275954                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              64127                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      150934                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      61420                       # Number of write requests accepted
system.mem_ctrls.readBursts                    150934                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    61420                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    193                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              9375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1              9424                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2              9461                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3              9458                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4              9426                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5              9513                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6              9493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7              9464                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8              9423                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9              9413                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10             9395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11             9369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12             9384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             9370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14             9406                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15             9367                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0              3795                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1              3815                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              3888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3              3883                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              3874                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              3855                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              3878                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7              3857                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8              3850                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              3844                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10             3812                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11             3809                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             3811                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             3836                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14             3820                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15             3798                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       4.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.69                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   4943743470                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                  753705000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat              8900694720                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     32796.28                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                59046.28                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                       191                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   140311                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   56832                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 93.08                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.53                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     8                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                150926                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                61420                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     517                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     440                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     557                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     771                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  128893                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    5406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    5198                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     386                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                     400                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                    172                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                    141                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                    223                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                     80                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                     63                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                     32                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1478                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2706                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   4318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   4032                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   3292                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   3382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   3552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2968                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1973                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1744                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1338                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1375                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    928                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                    924                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                    898                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                    857                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                    748                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                    702                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    636                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    589                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    598                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    572                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    565                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    651                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                    624                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                    645                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                    681                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                    400                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                    513                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                    444                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                    573                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        15029                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    903.588529                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   781.431358                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   285.379714                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          839      5.58%      5.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          443      2.95%      8.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          238      1.58%     10.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          243      1.62%     11.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639          325      2.16%     13.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767          184      1.22%     15.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895          194      1.29%     16.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023          324      2.16%     18.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        12239     81.44%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        15029                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          653                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     224.581930                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    958.659832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127           602     92.19%     92.19% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383            1      0.15%     92.34% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.15%     92.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            2      0.31%     92.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895            2      0.31%     93.11% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            4      0.61%     93.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           11      1.68%     95.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.15%     95.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            6      0.92%     96.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3199            4      0.61%     97.09% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.15%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3711            1      0.15%     97.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4223            1      0.15%     97.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4479            1      0.15%     97.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4992-5119            2      0.31%     98.01% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5120-5247            7      1.07%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5503            1      0.15%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6016-6143            1      0.15%     99.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6271            2      0.31%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::7168-7295            2      0.31%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           653                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          653                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      94.065850                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     55.903000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev    126.307215                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::0-31            265     40.58%     40.58% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32-63            80     12.25%     52.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::64-95           120     18.38%     71.21% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::96-127           85     13.02%     84.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::128-159            8      1.23%     85.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::160-191            9      1.38%     86.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::192-223            7      1.07%     87.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::224-255           19      2.91%     90.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::256-287           14      2.14%     92.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::288-319           14      2.14%     95.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::320-351            6      0.92%     96.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::352-383            4      0.61%     96.63% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::384-415            9      1.38%     98.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::416-447            4      0.61%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::448-479            1      0.15%     98.77% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::512-543            1      0.15%     98.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::576-607            2      0.31%     99.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::1024-1055            5      0.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           653                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                9647424                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   12352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 3931200                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                 9659184                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              3930880                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      2720.52                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1108.58                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   2723.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1108.49                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        29.91                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    21.25                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.66                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    3545327375                       # Total gap between requests
system.mem_ctrls.avgGap                      16695.36                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.convolution0_dma        65736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.convolution1_dma        65736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix0_dma      2292800                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix1_dma      2290624                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix2_dma      2227264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.elem_matrix3_dma      2227264                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.grayscale0_dma       289024                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.acctest.isp0_dma       135200                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        53184                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        33088                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution0_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.convolution1_dma        65536                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix0_dma       786432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix1_dma       719616                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix2_dma       786432                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.elem_matrix3_dma       655360                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.grayscale0_dma       524288                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteBytes::.acctest.isp0_dma       294912                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.acctest.convolution0_dma 18537200.011011891067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.convolution1_dma 18537200.011011891067                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix0_dma 646557323.007911443710                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix1_dma 645943702.659487962723                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix2_dma 628076521.925982594490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.elem_matrix3_dma 628076521.925982594490                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.grayscale0_dma 81503220.396475300193                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.acctest.isp0_dma 38125676.060131549835                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 14997603.221760625020                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 9330638.827497282997                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution0_dma 18480801.081928856671                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.convolution1_dma 18480801.081928856671                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix0_dma 221769612.983146280050                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix1_dma 202927858.755086004734                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix2_dma 221769612.983146280050                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.elem_matrix3_dma 184808010.819288551807                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.grayscale0_dma 147846408.655430853367                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.acctest.isp0_dma 83163604.868679851294                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.convolution0_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.convolution1_dma         1028                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix0_dma        35840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix1_dma        35840                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix2_dma        34816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.elem_matrix3_dma        34816                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.grayscale0_dma         4608                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.acctest.isp0_dma         2120                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          838                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          492                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution0_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.convolution1_dma         1024                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix0_dma        12288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix1_dma        11264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix2_dma        12288                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.elem_matrix3_dma        10240                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.grayscale0_dma         8192                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.acctest.isp0_dma         4608                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.convolution0_dma     60061600                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.convolution1_dma     59607225                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix0_dma   2098368170                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix1_dma   2092345345                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix2_dma   2030579735                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.elem_matrix3_dma   2077292320                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.grayscale0_dma    271626075                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.acctest.isp0_dma    150240475                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     60573775                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks  16498753385                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution0_dma   1824246500                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.convolution1_dma   2201726250                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix0_dma   9316950000                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix1_dma  14123978440                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix2_dma  10041046065                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.elem_matrix3_dma  11539537010                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.grayscale0_dma   8656691315                       # Per-master write total memory access latency
system.mem_ctrls.masterWriteTotalLat::.acctest.isp0_dma   7221006865                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution0_dma     58425.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.convolution1_dma     57983.68                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix0_dma     58548.22                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix1_dma     58380.17                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix2_dma     58323.18                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.elem_matrix3_dma     59664.88                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.grayscale0_dma     58946.63                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.isp0_dma     70868.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     72283.74                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  33534051.60                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution0_dma   1781490.72                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.convolution1_dma   2150123.29                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix0_dma    758215.33                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix1_dma   1253904.34                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix2_dma    817142.42                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.elem_matrix3_dma   1126907.91                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.grayscale0_dma   1056725.01                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.acctest.isp0_dma   1567058.78                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    92.92                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank0.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy                0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy                0                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy                0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy                  0                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower                 0                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    872603445                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    191940000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   2483694555                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       625                       # Clock period in ticks
system.cpu.numPwrStateTransitions                  32                       # Number of power state transitions
system.cpu.pwrStateClkGateDist::samples            16                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::mean     4346210.937500                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::stdev    1564193.193736                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::1000-5e+10           16    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::min_value      1807625                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::max_value      6132125                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateClkGateDist::total              16                       # Distribution of time spent in the clock gated state
system.cpu.pwrStateResidencyTicks::ON     17725866625                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::CLK_GATED     69539375                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       869123                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           869123                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       869123                       # number of overall hits
system.cpu.icache.overall_hits::total          869123                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          261                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            261                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          261                       # number of overall misses
system.cpu.icache.overall_misses::total           261                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     11326250                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     11326250                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     11326250                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     11326250                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       869384                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       869384                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       869384                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       869384                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000300                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000300                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000300                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000300                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 43395.593870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 43395.593870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 43395.593870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 43395.593870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.cpu.inst          261                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          261                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          261                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          261                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     10917125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     10917125                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     10917125                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     10917125                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000300                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000300                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000300                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000300                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 41828.065134                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 41828.065134                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 41828.065134                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 41828.065134                       # average overall mshr miss latency
system.cpu.icache.replacements                     81                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       869123                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          869123                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          261                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           261                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     11326250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     11326250                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       869384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       869384                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000300                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000300                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 43395.593870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 43395.593870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          261                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     10917125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     10917125                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000300                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 41828.065134                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 41828.065134                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           430.566839                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             6928214                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               518                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          13374.930502                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   430.566839                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.840951                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.840951                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          332                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1739029                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1739029                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       153484                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           153484                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       153484                       # number of overall hits
system.cpu.dcache.overall_hits::total          153484                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data         1111                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total           1111                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data         1111                       # number of overall misses
system.cpu.dcache.overall_misses::total          1111                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    117856750                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    117856750                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    117856750                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    117856750                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       154595                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       154595                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       154595                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       154595                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007187                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007187                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007187                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007187                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 106081.683168                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 106081.683168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 106081.683168                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 106081.683168                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          492                       # number of writebacks
system.cpu.dcache.writebacks::total               492                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          251                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          251                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          251                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          860                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          860                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          860                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data         3908                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total         3908                       # number of overall MSHR uncacheable misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     89370500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     89370500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     89370500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     89370500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data      8372625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total      8372625                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005563                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005563                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005563                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005563                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 103919.186047                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 103919.186047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 103919.186047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 103919.186047                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data  2142.432190                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total  2142.432190                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                    860                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        97612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           97612                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           591                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     60950125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     60950125                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        98203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        98203                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006018                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 103130.499154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 103130.499154                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          583                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data          386                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total          386                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     59217875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     59217875                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data      8372625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total      8372625                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005937                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005937                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 101574.399657                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 101574.399657                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 21690.738342                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 21690.738342                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_hits::.cpu.data        55872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          55872                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          520                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          520                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     56906625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     56906625                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        56392                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        56392                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009221                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 109435.817308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 109435.817308                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          243                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          243                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          277                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          277                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         3522                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         3522                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     30152625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     30152625                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.004912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.004912                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 108854.241877                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 108854.241877                       # average WriteReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_mshr_misses::.cpu.data       211832                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_misses::total       211832                       # number of CleanInvalidReq MSHR misses
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::.cpu.data   2218681125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_latency::total   2218681125                       # number of CleanInvalidReq MSHR miss cycles
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_mshr_miss_rate::total          inf                       # mshr miss rate for CleanInvalidReq accesses
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::.cpu.data 10473.776979                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.CleanInvalidReq_avg_mshr_miss_latency::total 10473.776979                       # average CleanInvalidReq mshr miss latency
system.cpu.dcache.InvalidateReq_mshr_hits::.cpu.data        76820                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_hits::total        76820                       # number of InvalidateReq MSHR hits
system.cpu.dcache.InvalidateReq_mshr_misses::.cpu.data       135011                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_misses::total       135011                       # number of InvalidateReq MSHR misses
system.cpu.dcache.InvalidateReq_mshr_miss_latency::.cpu.data   2176970690                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_latency::total   2176970690                       # number of InvalidateReq MSHR miss cycles
system.cpu.dcache.InvalidateReq_mshr_miss_rate::.cpu.data          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_mshr_miss_rate::total          inf                       # mshr miss rate for InvalidateReq accesses
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::.cpu.data 16124.394975                       # average InvalidateReq mshr miss latency
system.cpu.dcache.InvalidateReq_avg_mshr_miss_latency::total 16124.394975                       # average InvalidateReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  512                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              156610                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1372                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            114.147230                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data          512                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          147                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          346                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           2313892                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          2313892                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  17795406000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
