Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date             : Tue Apr 24 14:59:54 2018
| Host             : lzhou-dt2-vi-local running 64-bit CentOS Linux release 7.2.1511 (Core)
| Command          : report_power -file example_ibert_bank_all_power_routed.rpt -pb example_ibert_bank_all_power_summary_routed.pb -rpx example_ibert_bank_all_power_routed.rpx
| Design           : example_ibert_bank_all
| Device           : xcku5p-ffvb676-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 7.524        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 6.915        |
| Device Static (W)        | 0.608        |
| Effective TJA (C/W)      | 1.7          |
| Max Ambient (C)          | 87.0         |
| Junction Temperature (C) | 38.0         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.385 |      120 |       --- |             --- |
| CLB Logic                |     0.194 |   149523 |       --- |             --- |
|   LUT as Logic           |     0.140 |    46741 |    216960 |           21.54 |
|   Register               |     0.023 |    80761 |    433920 |           18.61 |
|   LUT as Shift Register  |     0.018 |      816 |     99840 |            0.82 |
|   LUT as Distributed RAM |     0.011 |      544 |     99840 |            0.54 |
|   CARRY8                 |     0.002 |      859 |     27120 |            3.17 |
|   BUFG                   |    <0.001 |       16 |        32 |           50.00 |
|   Others                 |     0.000 |     4865 |       --- |             --- |
|   F7/F8 Muxes            |     0.000 |     2823 |    216960 |            1.30 |
| Signals                  |     0.202 |   113251 |       --- |             --- |
| Block RAM                |     0.052 |       80 |       480 |           16.67 |
| MMCM                     |     0.098 |        0 |       --- |             --- |
| DSPs                     |     0.010 |       32 |      1824 |            1.75 |
| I/O                      |     0.037 |        2 |       280 |            0.71 |
| GTY                      |     5.936 |       16 |        16 |          100.00 |
| Static Power             |     0.608 |          |           |                 |
| Total                    |     7.524 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+------------+-------------+-----------+-------------+------------+
| Vccint     |       0.850 |     1.823 |       1.599 |      0.224 |
| Vccint_io  |       0.850 |     0.043 |       0.005 |      0.038 |
| Vccbram    |       0.850 |     0.006 |       0.002 |      0.003 |
| Vccaux     |       1.800 |     0.178 |       0.054 |      0.124 |
| Vccaux_io  |       1.800 |     0.049 |       0.018 |      0.031 |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |
| Vccadc     |       1.800 |     0.008 |       0.000 |      0.008 |
| MGTYAVcc   |       0.900 |     1.355 |       1.294 |      0.061 |
| MGTYAVtt   |       1.200 |     3.388 |       3.364 |      0.025 |
| MGTYVccaux |       1.800 |     0.124 |       0.121 |      0.003 |
+------------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                             |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | High       | User specified more than 95% of inputs                |                                                                                                                    |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                          |                                                                                                                    |
|                             |            |                                                       |                                                                                                                    |
| Overall confidence level    | Medium     |                                                       |                                                                                                                    |
+-----------------------------+------------+-------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.7                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 2.8                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| Clock                                                                                               | Domain                                                               | Constraint (ns) |
+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+
| D_CLK                                                                                               | gty_sysclkp_i                                                        |             3.3 |
| USE_DIVIDER.dclk_mmcm                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/USE_DIVIDER.dclk_mmcm                |            10.0 |
| dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/INTERNAL_TCK | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/in0    |            50.0 |
| gtrefclk0_1                                                                                         | gty_refclk0p_i[0]                                                    |            10.0 |
| gtrefclk0_2                                                                                         | gty_refclk0p_i[1]                                                    |             6.4 |
| gtrefclk0_3                                                                                         | gty_refclk0p_i[2]                                                    |             6.4 |
| gtrefclk1_1                                                                                         | gty_refclk1p_i[0]                                                    |            10.0 |
| gtrefclk1_2                                                                                         | gty_refclk1p_i[1]                                                    |             6.4 |
| gtrefclk1_3                                                                                         | gty_refclk1p_i[2]                                                    |             6.4 |
| qpll0outclk_o                                                                                       | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/qpll0outclk_o             |             0.1 |
| qpll0outclk_o_1                                                                                     | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/qpll0outclk_o             |             0.1 |
| qpll0outclk_o_2                                                                                     | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/qpll0outclk_o             |             0.1 |
| qpll0outrefclk_o                                                                                    | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/qpll0outrefclk_o          |            10.0 |
| qpll0outrefclk_o_1                                                                                  | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/qpll0outrefclk_o          |            10.0 |
| qpll0outrefclk_o_2                                                                                  | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/qpll0outrefclk_o          |             6.4 |
| refclkoutmonitor0_com                                                                               | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/refclkoutmonitor0_com     |            10.0 |
| refclkoutmonitor0_com_1                                                                             | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/refclkoutmonitor0_com     |            10.0 |
| refclkoutmonitor0_com_2                                                                             | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/refclkoutmonitor0_com     |             6.4 |
| rxoutclk_o                                                                                          | u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/rxoutclk_o              |            10.0 |
| rxoutclk_o[0]                                                                                       | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[0]  |            10.0 |
| rxoutclk_o[10]                                                                                      | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[2]  |             2.8 |
| rxoutclk_o[11]                                                                                      | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[3]  |             2.8 |
| rxoutclk_o[1]                                                                                       | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[1]  |            10.0 |
| rxoutclk_o[2]                                                                                       | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[2]  |            10.0 |
| rxoutclk_o[3]                                                                                       | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk_o[3]  |            10.0 |
| rxoutclk_o[4]                                                                                       | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[0]  |            10.0 |
| rxoutclk_o[5]                                                                                       | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[1]  |            10.0 |
| rxoutclk_o[6]                                                                                       | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[2]  |            10.0 |
| rxoutclk_o[7]                                                                                       | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk_o[3]  |            10.0 |
| rxoutclk_o[8]                                                                                       | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[0]  |             2.8 |
| rxoutclk_o[9]                                                                                       | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk_o[1]  |             2.8 |
| rxoutclk_o_1                                                                                        | u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/rxoutclk_o              |            10.0 |
| rxoutclk_o_10                                                                                       | u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/rxoutclk_o              |             2.8 |
| rxoutclk_o_11                                                                                       | u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/rxoutclk_o              |             2.8 |
| rxoutclk_o_2                                                                                        | u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/rxoutclk_o              |            10.0 |
| rxoutclk_o_3                                                                                        | u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/rxoutclk_o              |            10.0 |
| rxoutclk_o_4                                                                                        | u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/rxoutclk_o              |            10.0 |
| rxoutclk_o_5                                                                                        | u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/rxoutclk_o              |            10.0 |
| rxoutclk_o_6                                                                                        | u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/rxoutclk_o              |            10.0 |
| rxoutclk_o_7                                                                                        | u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/rxoutclk_o              |            10.0 |
| rxoutclk_o_8                                                                                        | u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/rxoutclk_o              |             2.8 |
| rxoutclk_o_9                                                                                        | u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/rxoutclk_o              |             2.8 |
| rxusrclk2_i[0]                                                                                      | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[0] |            10.0 |
| rxusrclk2_i[0]_1                                                                                    | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[0] |            10.0 |
| rxusrclk2_i[0]_2                                                                                    | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[0] |             2.8 |
| rxusrclk2_i[1]                                                                                      | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[1] |            10.0 |
| rxusrclk2_i[1]_1                                                                                    | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[1] |            10.0 |
| rxusrclk2_i[1]_2                                                                                    | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[1] |             2.8 |
| rxusrclk2_i[2]                                                                                      | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[2] |            10.0 |
| rxusrclk2_i[2]_1                                                                                    | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[2] |            10.0 |
| rxusrclk2_i[2]_2                                                                                    | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[2] |             2.8 |
| rxusrclk2_i[3]                                                                                      | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/rxusrclk2_o[3] |            10.0 |
| rxusrclk2_i[3]_1                                                                                    | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/rxusrclk2_o[3] |            10.0 |
| rxusrclk2_i[3]_2                                                                                    | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/rxusrclk2_o[3] |             2.8 |
| txoutclk_o                                                                                          | u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/txoutclk_o              |            10.0 |
| txoutclk_o[0]                                                                                       | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[0]  |            10.0 |
| txoutclk_o[10]                                                                                      | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[2]  |             2.8 |
| txoutclk_o[11]                                                                                      | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[3]  |             2.8 |
| txoutclk_o[1]                                                                                       | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[1]  |            10.0 |
| txoutclk_o[2]                                                                                       | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[2]  |            10.0 |
| txoutclk_o[3]                                                                                       | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk_o[3]  |            10.0 |
| txoutclk_o[4]                                                                                       | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[0]  |            10.0 |
| txoutclk_o[5]                                                                                       | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[1]  |            10.0 |
| txoutclk_o[6]                                                                                       | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[2]  |            10.0 |
| txoutclk_o[7]                                                                                       | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk_o[3]  |            10.0 |
| txoutclk_o[8]                                                                                       | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[0]  |             2.8 |
| txoutclk_o[9]                                                                                       | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk_o[1]  |             2.8 |
| txoutclk_o_1                                                                                        | u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/txoutclk_o              |            10.0 |
| txoutclk_o_10                                                                                       | u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/txoutclk_o              |             2.8 |
| txoutclk_o_11                                                                                       | u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/txoutclk_o              |             2.8 |
| txoutclk_o_2                                                                                        | u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/txoutclk_o              |            10.0 |
| txoutclk_o_3                                                                                        | u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/txoutclk_o              |            10.0 |
| txoutclk_o_4                                                                                        | u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/txoutclk_o              |            10.0 |
| txoutclk_o_5                                                                                        | u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/txoutclk_o              |            10.0 |
| txoutclk_o_6                                                                                        | u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/txoutclk_o              |            10.0 |
| txoutclk_o_7                                                                                        | u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/txoutclk_o              |            10.0 |
| txoutclk_o_8                                                                                        | u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/txoutclk_o              |             2.8 |
| txoutclk_o_9                                                                                        | u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/txoutclk_o              |             2.8 |
| txoutclkpcs_o                                                                                       | u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/txoutclkpcs_o           |            10.0 |
| txoutclkpcs_o_1                                                                                     | u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/txoutclkpcs_o           |            10.0 |
| txoutclkpcs_o_10                                                                                    | u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/txoutclkpcs_o           |             2.8 |
| txoutclkpcs_o_11                                                                                    | u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/txoutclkpcs_o           |             2.8 |
| txoutclkpcs_o_2                                                                                     | u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/txoutclkpcs_o           |            10.0 |
| txoutclkpcs_o_3                                                                                     | u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/txoutclkpcs_o           |            10.0 |
| txoutclkpcs_o_4                                                                                     | u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/txoutclkpcs_o           |            10.0 |
| txoutclkpcs_o_5                                                                                     | u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/txoutclkpcs_o           |            10.0 |
| txoutclkpcs_o_6                                                                                     | u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/txoutclkpcs_o           |            10.0 |
| txoutclkpcs_o_7                                                                                     | u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/txoutclkpcs_o           |            10.0 |
| txoutclkpcs_o_8                                                                                     | u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/txoutclkpcs_o           |             2.8 |
| txoutclkpcs_o_9                                                                                     | u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/txoutclkpcs_o           |             2.8 |
| txusrclk2_i[0]                                                                                      | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[0] |            10.0 |
| txusrclk2_i[0]_1                                                                                    | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[0] |            10.0 |
| txusrclk2_i[0]_2                                                                                    | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[0] |             2.8 |
| txusrclk2_i[1]                                                                                      | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[1] |            10.0 |
| txusrclk2_i[1]_1                                                                                    | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[1] |            10.0 |
| txusrclk2_i[1]_2                                                                                    | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[1] |             2.8 |
| txusrclk2_i[2]                                                                                      | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[2] |            10.0 |
| txusrclk2_i[2]_1                                                                                    | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[2] |            10.0 |
| txusrclk2_i[2]_2                                                                                    | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[2] |             2.8 |
| txusrclk2_i[3]                                                                                      | u_ibert_gty_core/inst/QUAD[0].u_q/u_common/u_clocking/txusrclk2_o[3] |            10.0 |
| txusrclk2_i[3]_1                                                                                    | u_ibert_gty_core/inst/QUAD[1].u_q/u_common/u_clocking/txusrclk2_o[3] |            10.0 |
| txusrclk2_i[3]_2                                                                                    | u_ibert_gty_core/inst/QUAD[2].u_q/u_common/u_clocking/txusrclk2_o[3] |             2.8 |
| u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[0].u_q/CH[0].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[0].u_q/CH[1].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[0].u_q/CH[2].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[0].u_q/CH[3].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[1].u_q/CH[0].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[1].u_q/CH[1].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[1].u_q/CH[2].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[1].u_q/CH[3].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[2].u_q/CH[0].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[2].u_q/CH[1].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[2].u_q/CH[2].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[2].u_q/CH[3].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[3].u_q/CH[0].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[3].u_q/CH[1].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[3].u_q/CH[2].u_ch/dmonitorclk             |             4.0 |
| u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/u_gtye4_channel/DMONITOROUTCLK                         | u_ibert_gty_core/inst/QUAD[3].u_q/CH[3].u_ch/dmonitorclk             |             4.0 |
+-----------------------------------------------------------------------------------------------------+----------------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------------------------------------------------+-----------+
| Name                                                                                               | Power (W) |
+----------------------------------------------------------------------------------------------------+-----------+
| example_ibert_bank_all                                                                             |     6.915 |
|   dbg_hub                                                                                          |     0.102 |
|     inst                                                                                           |     0.102 |
|       BSCANID.u_xsdbm_id                                                                           |     0.102 |
|         CORE_XSDB.UUT_MASTER                                                                       |     0.003 |
|           U_ICON_INTERFACE                                                                         |     0.002 |
|             U_CMD1                                                                                 |    <0.001 |
|             U_CMD2                                                                                 |    <0.001 |
|             U_CMD3                                                                                 |    <0.001 |
|             U_CMD4                                                                                 |    <0.001 |
|             U_CMD5                                                                                 |    <0.001 |
|             U_CMD6_RD                                                                              |    <0.001 |
|               U_RD_FIFO                                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst                                              |    <0.001 |
|                   inst_fifo_gen                                                                    |    <0.001 |
|                     gconvfifo.rf                                                                   |    <0.001 |
|                       grf.rf                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                   |    <0.001 |
|                           gr1.gr1_int.rfwft                                                        |    <0.001 |
|                           gras.rsts                                                                |    <0.001 |
|                           rpntr                                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                   |    <0.001 |
|                           gwas.wsts                                                                |    <0.001 |
|                           wpntr                                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                      |    <0.001 |
|                           gdm.dm_gen.dm                                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                                      |    <0.001 |
|                         rstblk                                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                 |    <0.001 |
|             U_CMD6_WR                                                                              |    <0.001 |
|               U_WR_FIFO                                                                            |    <0.001 |
|                 SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst                                              |    <0.001 |
|                   inst_fifo_gen                                                                    |    <0.001 |
|                     gconvfifo.rf                                                                   |    <0.001 |
|                       grf.rf                                                                       |    <0.001 |
|                         gntv_or_sync_fifo.gcx.clkx                                                 |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].rd_stg_inst                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[1].wr_stg_inst                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].rd_stg_inst                                     |    <0.001 |
|                           gnxpm_cdc.gsync_stage[2].wr_stg_inst                                     |    <0.001 |
|                         gntv_or_sync_fifo.gl0.rd                                                   |    <0.001 |
|                           gras.rsts                                                                |    <0.001 |
|                           rpntr                                                                    |    <0.001 |
|                         gntv_or_sync_fifo.gl0.wr                                                   |    <0.001 |
|                           gwas.wsts                                                                |    <0.001 |
|                           wpntr                                                                    |    <0.001 |
|                         gntv_or_sync_fifo.mem                                                      |    <0.001 |
|                           gdm.dm_gen.dm                                                            |    <0.001 |
|                             RAM_reg_0_15_0_5                                                       |    <0.001 |
|                             RAM_reg_0_15_6_11                                                      |    <0.001 |
|                         rstblk                                                                     |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                 |    <0.001 |
|                           ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                 |    <0.001 |
|             U_CMD7_CTL                                                                             |    <0.001 |
|             U_CMD7_STAT                                                                            |    <0.001 |
|             U_STATIC_STATUS                                                                        |    <0.001 |
|           U_XSDB_ADDRESS_CONTROLLER                                                                |    <0.001 |
|           U_XSDB_BURST_WD_LEN_CONTROLLER                                                           |    <0.001 |
|           U_XSDB_BUS_CONTROLLER                                                                    |    <0.001 |
|             U_RD_ABORT_FLAG                                                                        |    <0.001 |
|             U_RD_REQ_FLAG                                                                          |    <0.001 |
|             U_TIMER                                                                                |    <0.001 |
|           U_XSDB_BUS_MSTR2SL_PORT_IFACE                                                            |    <0.001 |
|             U_RD_DIN_BUS_MUX                                                                       |    <0.001 |
|         CORE_XSDB.U_ICON                                                                           |    <0.001 |
|           U_CMD                                                                                    |    <0.001 |
|           U_STAT                                                                                   |    <0.001 |
|           U_SYNC                                                                                   |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_inst                                                              |    <0.001 |
|         SWITCH_N_EXT_BSCAN.bscan_switch                                                            |    <0.001 |
|   u_ibert_gty_core                                                                                 |     6.777 |
|     inst                                                                                           |     6.777 |
|       QUAD[0].u_q                                                                                  |     1.389 |
|         CH[0].u_ch                                                                                 |     0.341 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |    <0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.002 |
|             lutram_fifo_inst                                                                       |     0.002 |
|               inst_fifo_gen                                                                        |     0.002 |
|                 gconvfifo.rf                                                                       |     0.002 |
|                   grf.rf                                                                           |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.017 |
|             bit_err_counter                                                                        |     0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             chk80.patchk80                                                                         |     0.010 |
|               i_ones_counter                                                                       |     0.002 |
|               patgen_rx                                                                            |     0.004 |
|                 pattern_15bit                                                                      |    <0.001 |
|                   bit80.p15_80                                                                     |    <0.001 |
|                 pattern_23bit                                                                      |     0.001 |
|                   bit80.p23_80                                                                     |     0.001 |
|                 pattern_31bit                                                                      |    <0.001 |
|                   bit80.p31_80                                                                     |    <0.001 |
|                 pattern_7bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_9bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.004 |
|               pattern_15bit                                                                        |    <0.001 |
|                 bit80.p15_80                                                                       |    <0.001 |
|               pattern_23bit                                                                        |    <0.001 |
|                 bit80.p23_80                                                                       |    <0.001 |
|               pattern_31bit                                                                        |    <0.001 |
|                 bit80.p31_80                                                                       |    <0.001 |
|               pattern_7bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|               pattern_9bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |     0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.003 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |    <0.001 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         CH[1].u_ch                                                                                 |     0.342 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |    <0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.003 |
|             lutram_fifo_inst                                                                       |     0.003 |
|               inst_fifo_gen                                                                        |     0.003 |
|                 gconvfifo.rf                                                                       |     0.003 |
|                   grf.rf                                                                           |     0.003 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.017 |
|             bit_err_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             chk80.patchk80                                                                         |     0.010 |
|               i_ones_counter                                                                       |     0.002 |
|               patgen_rx                                                                            |     0.004 |
|                 pattern_15bit                                                                      |    <0.001 |
|                   bit80.p15_80                                                                     |    <0.001 |
|                 pattern_23bit                                                                      |     0.001 |
|                   bit80.p23_80                                                                     |     0.001 |
|                 pattern_31bit                                                                      |    <0.001 |
|                   bit80.p31_80                                                                     |    <0.001 |
|                 pattern_7bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_9bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.004 |
|               pattern_15bit                                                                        |    <0.001 |
|                 bit80.p15_80                                                                       |    <0.001 |
|               pattern_23bit                                                                        |    <0.001 |
|                 bit80.p23_80                                                                       |    <0.001 |
|               pattern_31bit                                                                        |    <0.001 |
|                 bit80.p31_80                                                                       |    <0.001 |
|               pattern_7bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|               pattern_9bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |     0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.003 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |    <0.001 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         CH[2].u_ch                                                                                 |     0.341 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |     0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.003 |
|             lutram_fifo_inst                                                                       |     0.003 |
|               inst_fifo_gen                                                                        |     0.003 |
|                 gconvfifo.rf                                                                       |     0.003 |
|                   grf.rf                                                                           |     0.003 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.017 |
|             bit_err_counter                                                                        |     0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             chk80.patchk80                                                                         |     0.010 |
|               i_ones_counter                                                                       |     0.002 |
|               patgen_rx                                                                            |     0.004 |
|                 pattern_15bit                                                                      |    <0.001 |
|                   bit80.p15_80                                                                     |    <0.001 |
|                 pattern_23bit                                                                      |     0.001 |
|                   bit80.p23_80                                                                     |     0.001 |
|                 pattern_31bit                                                                      |    <0.001 |
|                   bit80.p31_80                                                                     |    <0.001 |
|                 pattern_7bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_9bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.005 |
|               pattern_15bit                                                                        |    <0.001 |
|                 bit80.p15_80                                                                       |    <0.001 |
|               pattern_23bit                                                                        |    <0.001 |
|                 bit80.p23_80                                                                       |    <0.001 |
|               pattern_31bit                                                                        |    <0.001 |
|                 bit80.p31_80                                                                       |    <0.001 |
|               pattern_7bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|               pattern_9bit                                                                         |     0.001 |
|                 bit80.p7_80                                                                        |     0.001 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |     0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.003 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |    <0.001 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         CH[3].u_ch                                                                                 |     0.341 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |    <0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.003 |
|             lutram_fifo_inst                                                                       |     0.003 |
|               inst_fifo_gen                                                                        |     0.003 |
|                 gconvfifo.rf                                                                       |     0.003 |
|                   grf.rf                                                                           |     0.003 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.017 |
|             bit_err_counter                                                                        |     0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             chk80.patchk80                                                                         |     0.010 |
|               i_ones_counter                                                                       |     0.002 |
|               patgen_rx                                                                            |     0.004 |
|                 pattern_15bit                                                                      |    <0.001 |
|                   bit80.p15_80                                                                     |    <0.001 |
|                 pattern_23bit                                                                      |     0.001 |
|                   bit80.p23_80                                                                     |     0.001 |
|                 pattern_31bit                                                                      |    <0.001 |
|                   bit80.p31_80                                                                     |    <0.001 |
|                 pattern_7bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_9bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.004 |
|               pattern_15bit                                                                        |    <0.001 |
|                 bit80.p15_80                                                                       |    <0.001 |
|               pattern_23bit                                                                        |    <0.001 |
|                 bit80.p23_80                                                                       |    <0.001 |
|               pattern_31bit                                                                        |    <0.001 |
|                 bit80.p31_80                                                                       |    <0.001 |
|               pattern_7bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|               pattern_9bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |     0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.003 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |    <0.001 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         u_common                                                                                   |     0.023 |
|           INTERNAL_MB.mcs_0                                                                        |     0.019 |
|             dlmb                                                                                   |    <0.001 |
|             dlmb_cntlr                                                                             |    <0.001 |
|             ilmb                                                                                   |    <0.001 |
|             ilmb_cntlr                                                                             |    <0.001 |
|             iomodule_0                                                                             |    <0.001 |
|             lmb_bram_I                                                                             |     0.013 |
|               RAM_Inst                                                                             |     0.013 |
|             microblaze_I                                                                           |     0.006 |
|               MicroBlaze_Core_I                                                                    |     0.006 |
|                 Area.Core                                                                          |     0.006 |
|                   Byte_Doublet_Handle_I                                                            |    <0.001 |
|                     BYTE_0_1_I                                                                     |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     BYTE_2_3_I                                                                     |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I    |    <0.001 |
|                       GEN4_LOOP[0].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[1].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[2].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[3].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[4].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[5].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[6].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[7].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I             |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I             |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     byte_selects_i_INST                                                            |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                   Data_Flow_I                                                                      |     0.004 |
|                     ALU_I                                                                          |     0.001 |
|                       ALL_Bits[0].ALU_Bit_I1                                                       |    <0.001 |
|                         Last_Bit.I_ALU_LUT_2                                                       |    <0.001 |
|                         Last_Bit.I_ALU_LUT_V5                                                      |    <0.001 |
|                         Last_Bit.MULT_AND_I                                                        |    <0.001 |
|                         Last_Bit.MUXCY_XOR_I                                                       |    <0.001 |
|                         Last_Bit.Pre_MUXCY_I                                                       |    <0.001 |
|                       ALL_Bits[10].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[11].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[12].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[13].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[14].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[15].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[16].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                       ALL_Bits[17].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[18].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[19].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[1].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[20].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[21].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[22].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[23].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[24].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                       ALL_Bits[25].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[26].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[27].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[28].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[29].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[2].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[30].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[31].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[3].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[4].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[5].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[6].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[7].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[8].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                       ALL_Bits[9].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       No_Carry_Decoding.CarryIn_MUXCY                                              |    <0.001 |
|                       No_Carry_Decoding.alu_carry_select_LUT                                       |     0.000 |
|                     MSR_Reg_I                                                                      |    <0.001 |
|                       MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                         MSR_I                                                                      |    <0.001 |
|                       MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                         MSR_I                                                                      |    <0.001 |
|                       MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                         MSR_I                                                                      |    <0.001 |
|                     Operand_Select_I                                                               |    <0.001 |
|                       OpSelect_Bits[0].Operand_Select_Bit_I                                        |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[10].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[11].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[12].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[13].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[14].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[15].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[16].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[17].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[18].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[19].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[1].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[20].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[21].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[22].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[23].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[24].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[25].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[26].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[27].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[28].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[29].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[2].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[30].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[31].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[3].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[4].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[5].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[6].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[7].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[8].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[9].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                     PC_Module_I                                                                    |    <0.001 |
|                       Not_All_Bits.PC_GEN[16].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[17].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[18].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[19].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[20].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[21].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |    <0.001 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[22].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[23].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[24].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[25].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[26].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[27].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[28].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[29].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |    <0.001 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |    <0.001 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                     Register_File_I                                                                |     0.001 |
|                       Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                     Result_Mux_I                                                                   |    <0.001 |
|                       Result_Mux_Bits[0].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[10].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[11].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[12].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[13].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[14].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[15].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[16].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[17].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[18].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[19].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[1].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[20].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[21].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[22].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[23].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[24].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[25].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[26].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[27].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[28].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[29].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[2].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[30].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[31].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[3].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[4].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[5].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[6].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[7].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[8].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[9].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                     Shift_Logic_Module_I                                                           |    <0.001 |
|                       Shift_Logic_Bits[0].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[10].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[11].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[12].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[13].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[14].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[15].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[16].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[17].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[18].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[19].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[1].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[20].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[21].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[22].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[23].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[24].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[25].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[26].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[27].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[28].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[29].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[2].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[30].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[31].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[3].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[4].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[5].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[6].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[7].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[8].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[9].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                     Zero_Detect_I                                                                  |    <0.001 |
|                       Part_Of_Zero_Carry_Start                                                     |    <0.001 |
|                       Zero_Detecting[3].I_Part_Of_Zero_Detect                                      |     0.000 |
|                   Decode_I                                                                         |     0.002 |
|                     PreFetch_Buffer_I                                                              |    <0.001 |
|                       Buffer_DFFs[1].FDS_I                                                         |    <0.001 |
|                       Buffer_DFFs[1].MUXCY_XOR_I                                                   |     0.000 |
|                       Buffer_DFFs[2].FDS_I                                                         |    <0.001 |
|                       Buffer_DFFs[2].MUXCY_XOR_I                                                   |     0.000 |
|                       Buffer_DFFs[3].FDS_I                                                         |    <0.001 |
|                       Buffer_DFFs[3].MUXCY_XOR_I                                                   |     0.000 |
|                       PreFetch_Buffers[0].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[10].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[11].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[12].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[13].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[14].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[15].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[16].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[17].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[18].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[19].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[1].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[20].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[21].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[22].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[23].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[24].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[25].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[26].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[27].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[28].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[29].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[2].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[30].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[31].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[3].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[4].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[5].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[6].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[7].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[8].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[9].SRL16E_I                                                 |    <0.001 |
|                       of_valid_FDR_I                                                               |    <0.001 |
|                     Using_FPGA.ALU_Carry_FDRE                                                      |    <0.001 |
|                     Using_FPGA.ALU_Carry_MUXCY                                                     |     0.000 |
|                     Using_FPGA.ALU_OP0_FDRE                                                        |    <0.001 |
|                     Using_FPGA.ALU_OP1_FDRE                                                        |    <0.001 |
|                     Using_FPGA.Correct_Carry_MUXCY                                                 |    <0.001 |
|                     Using_FPGA.Force1_FDRE                                                         |    <0.001 |
|                     Using_FPGA.Force2_FDRE                                                         |    <0.001 |
|                     Using_FPGA.Force_Val1_FDRE                                                     |    <0.001 |
|                     Using_FPGA.Force_Val2_FDRSE                                                    |    <0.001 |
|                     Using_FPGA.I_correct_Carry_Select                                              |     0.000 |
|                     Using_FPGA.Intr_Carry_MUXCY                                                    |     0.000 |
|                     Using_FPGA.MULT_AND_I                                                          |    <0.001 |
|                     Using_FPGA.MUXCY_JUMP_CARRY                                                    |     0.000 |
|                     Using_FPGA.MUXCY_JUMP_CARRY2                                                   |    <0.001 |
|                     Using_FPGA.MUXCY_JUMP_CARRY3                                                   |    <0.001 |
|                     Using_FPGA.New_Carry_MUXCY                                                     |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_1                                             |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_2                                             |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_3                                             |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_4                                             |    <0.001 |
|                     Using_FPGA.Reg_Test_Equal_FDSE                                                 |    <0.001 |
|                     Using_FPGA.Reg_Test_Equal_N_FDRE                                               |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT1                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT2                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT3                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT4                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT1                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT2                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT3                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT4                                                   |    <0.001 |
|                     Using_FPGA.Use_Reg_Neg_DI_FDRE                                                 |    <0.001 |
|                     Using_FPGA.Use_Reg_Neg_S_FDRE                                                  |    <0.001 |
|                     Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1                             |     0.000 |
|                     Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1                              |    <0.001 |
|                     Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2                              |     0.000 |
|                     Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3                              |    <0.001 |
|                     Using_FPGA.clean_iReady_MuxCY                                                  |    <0.001 |
|                     Using_FPGA.force_di1_LUT3                                                      |    <0.001 |
|                     Using_FPGA.force_di2_LUT4                                                      |    <0.001 |
|                     Using_FPGA.force_jump1_LUT3                                                    |    <0.001 |
|                     Using_FPGA.force_jump2_LUT4                                                    |    <0.001 |
|                     Using_FPGA.iFetch_MuxCY_1                                                      |     0.000 |
|                     Using_FPGA.iFetch_MuxCY_2                                                      |    <0.001 |
|                     Using_FPGA.of_PipeRun_MuxCY_1                                                  |    <0.001 |
|                     Using_FPGA.of_PipeRun_Select_LUT4                                              |    <0.001 |
|                     Using_FPGA.of_PipeRun_without_dready_LUT4                                      |    <0.001 |
|                     write_Reg_I_LUT                                                                |    <0.001 |
|                 Reset_DFF                                                                          |    <0.001 |
|           U_COMMON_REGS                                                                            |     0.003 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_10000                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10001                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10002                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10003                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10004                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10005                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10006                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10007                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10008                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10009                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000a                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000b                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000d                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000e                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000f                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10011                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10012                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10013                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10014                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10015                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10016                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10017                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10018                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10019                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10020                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10021                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10022                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10023                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10024                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10025                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10026                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10027                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10028                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10029                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002a                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002b                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002c                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002d                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002e                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002f                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|           i_ibert_lib_v1_0_5_mbio2xsdb                                                             |    <0.001 |
|           u_clocking                                                                               |    <0.001 |
|       QUAD[1].u_q                                                                                  |     1.387 |
|         CH[0].u_ch                                                                                 |     0.340 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |    <0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.002 |
|             lutram_fifo_inst                                                                       |     0.002 |
|               inst_fifo_gen                                                                        |     0.002 |
|                 gconvfifo.rf                                                                       |     0.002 |
|                   grf.rf                                                                           |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.016 |
|             bit_err_counter                                                                        |     0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             chk80.patchk80                                                                         |     0.009 |
|               i_ones_counter                                                                       |     0.002 |
|               patgen_rx                                                                            |     0.004 |
|                 pattern_15bit                                                                      |    <0.001 |
|                   bit80.p15_80                                                                     |    <0.001 |
|                 pattern_23bit                                                                      |    <0.001 |
|                   bit80.p23_80                                                                     |    <0.001 |
|                 pattern_31bit                                                                      |    <0.001 |
|                   bit80.p31_80                                                                     |    <0.001 |
|                 pattern_7bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_9bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.004 |
|               pattern_15bit                                                                        |    <0.001 |
|                 bit80.p15_80                                                                       |    <0.001 |
|               pattern_23bit                                                                        |    <0.001 |
|                 bit80.p23_80                                                                       |    <0.001 |
|               pattern_31bit                                                                        |    <0.001 |
|                 bit80.p31_80                                                                       |    <0.001 |
|               pattern_7bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|               pattern_9bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |     0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.003 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |    <0.001 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         CH[1].u_ch                                                                                 |     0.341 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |    <0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.002 |
|             lutram_fifo_inst                                                                       |     0.002 |
|               inst_fifo_gen                                                                        |     0.002 |
|                 gconvfifo.rf                                                                       |     0.002 |
|                   grf.rf                                                                           |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.017 |
|             bit_err_counter                                                                        |     0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             chk80.patchk80                                                                         |     0.010 |
|               i_ones_counter                                                                       |     0.002 |
|               patgen_rx                                                                            |     0.004 |
|                 pattern_15bit                                                                      |    <0.001 |
|                   bit80.p15_80                                                                     |    <0.001 |
|                 pattern_23bit                                                                      |     0.001 |
|                   bit80.p23_80                                                                     |     0.001 |
|                 pattern_31bit                                                                      |    <0.001 |
|                   bit80.p31_80                                                                     |    <0.001 |
|                 pattern_7bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_9bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.005 |
|               pattern_15bit                                                                        |    <0.001 |
|                 bit80.p15_80                                                                       |    <0.001 |
|               pattern_23bit                                                                        |    <0.001 |
|                 bit80.p23_80                                                                       |    <0.001 |
|               pattern_31bit                                                                        |    <0.001 |
|                 bit80.p31_80                                                                       |    <0.001 |
|               pattern_7bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|               pattern_9bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |     0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.003 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |    <0.001 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         CH[2].u_ch                                                                                 |     0.342 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |    <0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.003 |
|             lutram_fifo_inst                                                                       |     0.003 |
|               inst_fifo_gen                                                                        |     0.003 |
|                 gconvfifo.rf                                                                       |     0.003 |
|                   grf.rf                                                                           |     0.003 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.017 |
|             bit_err_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             chk80.patchk80                                                                         |     0.010 |
|               i_ones_counter                                                                       |     0.002 |
|               patgen_rx                                                                            |     0.004 |
|                 pattern_15bit                                                                      |    <0.001 |
|                   bit80.p15_80                                                                     |    <0.001 |
|                 pattern_23bit                                                                      |    <0.001 |
|                   bit80.p23_80                                                                     |    <0.001 |
|                 pattern_31bit                                                                      |    <0.001 |
|                   bit80.p31_80                                                                     |    <0.001 |
|                 pattern_7bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_9bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.005 |
|               pattern_15bit                                                                        |    <0.001 |
|                 bit80.p15_80                                                                       |    <0.001 |
|               pattern_23bit                                                                        |    <0.001 |
|                 bit80.p23_80                                                                       |    <0.001 |
|               pattern_31bit                                                                        |    <0.001 |
|                 bit80.p31_80                                                                       |    <0.001 |
|               pattern_7bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|               pattern_9bit                                                                         |     0.001 |
|                 bit80.p7_80                                                                        |     0.001 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |     0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.003 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |    <0.001 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         CH[3].u_ch                                                                                 |     0.340 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |    <0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.003 |
|             lutram_fifo_inst                                                                       |     0.003 |
|               inst_fifo_gen                                                                        |     0.003 |
|                 gconvfifo.rf                                                                       |     0.003 |
|                   grf.rf                                                                           |     0.003 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.016 |
|             bit_err_counter                                                                        |     0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             chk80.patchk80                                                                         |     0.009 |
|               i_ones_counter                                                                       |     0.002 |
|               patgen_rx                                                                            |     0.004 |
|                 pattern_15bit                                                                      |    <0.001 |
|                   bit80.p15_80                                                                     |    <0.001 |
|                 pattern_23bit                                                                      |    <0.001 |
|                   bit80.p23_80                                                                     |    <0.001 |
|                 pattern_31bit                                                                      |    <0.001 |
|                   bit80.p31_80                                                                     |    <0.001 |
|                 pattern_7bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_9bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.004 |
|               pattern_15bit                                                                        |    <0.001 |
|                 bit80.p15_80                                                                       |    <0.001 |
|               pattern_23bit                                                                        |    <0.001 |
|                 bit80.p23_80                                                                       |    <0.001 |
|               pattern_31bit                                                                        |    <0.001 |
|                 bit80.p31_80                                                                       |    <0.001 |
|               pattern_7bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|               pattern_9bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |     0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.003 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |    <0.001 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         u_common                                                                                   |     0.023 |
|           INTERNAL_MB.mcs_0                                                                        |     0.019 |
|             dlmb                                                                                   |    <0.001 |
|             dlmb_cntlr                                                                             |    <0.001 |
|             ilmb                                                                                   |    <0.001 |
|             ilmb_cntlr                                                                             |    <0.001 |
|             iomodule_0                                                                             |    <0.001 |
|             lmb_bram_I                                                                             |     0.013 |
|               RAM_Inst                                                                             |     0.013 |
|             microblaze_I                                                                           |     0.006 |
|               MicroBlaze_Core_I                                                                    |     0.006 |
|                 Area.Core                                                                          |     0.006 |
|                   Byte_Doublet_Handle_I                                                            |    <0.001 |
|                     BYTE_0_1_I                                                                     |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     BYTE_2_3_I                                                                     |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I    |    <0.001 |
|                       GEN4_LOOP[0].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[1].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[2].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[3].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[4].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[5].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[6].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[7].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I             |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I             |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     byte_selects_i_INST                                                            |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                   Data_Flow_I                                                                      |     0.004 |
|                     ALU_I                                                                          |     0.001 |
|                       ALL_Bits[0].ALU_Bit_I1                                                       |    <0.001 |
|                         Last_Bit.I_ALU_LUT_2                                                       |    <0.001 |
|                         Last_Bit.I_ALU_LUT_V5                                                      |    <0.001 |
|                         Last_Bit.MULT_AND_I                                                        |    <0.001 |
|                         Last_Bit.MUXCY_XOR_I                                                       |    <0.001 |
|                         Last_Bit.Pre_MUXCY_I                                                       |    <0.001 |
|                       ALL_Bits[10].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[11].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[12].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[13].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[14].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[15].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[16].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                       ALL_Bits[17].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[18].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[19].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[1].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[20].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[21].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[22].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[23].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[24].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                       ALL_Bits[25].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[26].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[27].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[28].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[29].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[2].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[30].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[31].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[3].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[4].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[5].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[6].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[7].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[8].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                       ALL_Bits[9].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       No_Carry_Decoding.CarryIn_MUXCY                                              |    <0.001 |
|                       No_Carry_Decoding.alu_carry_select_LUT                                       |     0.000 |
|                     MSR_Reg_I                                                                      |    <0.001 |
|                       MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                         MSR_I                                                                      |    <0.001 |
|                       MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                         MSR_I                                                                      |    <0.001 |
|                       MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                         MSR_I                                                                      |    <0.001 |
|                     Operand_Select_I                                                               |    <0.001 |
|                       OpSelect_Bits[0].Operand_Select_Bit_I                                        |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[10].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[11].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[12].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[13].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[14].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[15].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[16].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[17].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[18].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[19].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[1].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[20].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[21].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[22].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[23].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[24].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[25].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[26].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[27].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[28].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[29].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[2].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[30].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[31].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[3].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[4].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[5].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[6].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[7].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[8].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[9].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                     PC_Module_I                                                                    |    <0.001 |
|                       Not_All_Bits.PC_GEN[16].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[17].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[18].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[19].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[20].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[21].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |    <0.001 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[22].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[23].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[24].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[25].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[26].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[27].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[28].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[29].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |    <0.001 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |    <0.001 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                     Register_File_I                                                                |     0.001 |
|                       Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                     Result_Mux_I                                                                   |    <0.001 |
|                       Result_Mux_Bits[0].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[10].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[11].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[12].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[13].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[14].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[15].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[16].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[17].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[18].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[19].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[1].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[20].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[21].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[22].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[23].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[24].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[25].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[26].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[27].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[28].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[29].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[2].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[30].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[31].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[3].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[4].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[5].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[6].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[7].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[8].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[9].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                     Shift_Logic_Module_I                                                           |    <0.001 |
|                       Shift_Logic_Bits[0].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[10].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[11].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[12].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[13].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[14].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[15].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[16].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[17].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[18].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[19].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[1].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[20].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[21].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[22].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[23].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[24].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[25].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[26].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[27].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[28].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[29].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[2].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[30].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[31].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[3].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[4].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[5].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[6].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[7].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[8].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[9].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                     Zero_Detect_I                                                                  |    <0.001 |
|                       Part_Of_Zero_Carry_Start                                                     |    <0.001 |
|                       Zero_Detecting[3].I_Part_Of_Zero_Detect                                      |     0.000 |
|                   Decode_I                                                                         |     0.002 |
|                     PreFetch_Buffer_I                                                              |    <0.001 |
|                       Buffer_DFFs[1].FDS_I                                                         |    <0.001 |
|                       Buffer_DFFs[1].MUXCY_XOR_I                                                   |     0.000 |
|                       Buffer_DFFs[2].FDS_I                                                         |    <0.001 |
|                       Buffer_DFFs[2].MUXCY_XOR_I                                                   |     0.000 |
|                       Buffer_DFFs[3].FDS_I                                                         |    <0.001 |
|                       Buffer_DFFs[3].MUXCY_XOR_I                                                   |     0.000 |
|                       PreFetch_Buffers[0].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[10].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[11].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[12].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[13].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[14].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[15].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[16].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[17].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[18].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[19].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[1].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[20].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[21].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[22].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[23].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[24].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[25].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[26].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[27].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[28].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[29].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[2].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[30].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[31].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[3].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[4].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[5].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[6].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[7].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[8].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[9].SRL16E_I                                                 |    <0.001 |
|                       of_valid_FDR_I                                                               |    <0.001 |
|                     Using_FPGA.ALU_Carry_FDRE                                                      |    <0.001 |
|                     Using_FPGA.ALU_Carry_MUXCY                                                     |     0.000 |
|                     Using_FPGA.ALU_OP0_FDRE                                                        |    <0.001 |
|                     Using_FPGA.ALU_OP1_FDRE                                                        |    <0.001 |
|                     Using_FPGA.Correct_Carry_MUXCY                                                 |    <0.001 |
|                     Using_FPGA.Force1_FDRE                                                         |    <0.001 |
|                     Using_FPGA.Force2_FDRE                                                         |    <0.001 |
|                     Using_FPGA.Force_Val1_FDRE                                                     |    <0.001 |
|                     Using_FPGA.Force_Val2_FDRSE                                                    |    <0.001 |
|                     Using_FPGA.I_correct_Carry_Select                                              |     0.000 |
|                     Using_FPGA.Intr_Carry_MUXCY                                                    |     0.000 |
|                     Using_FPGA.MULT_AND_I                                                          |    <0.001 |
|                     Using_FPGA.MUXCY_JUMP_CARRY                                                    |     0.000 |
|                     Using_FPGA.MUXCY_JUMP_CARRY2                                                   |    <0.001 |
|                     Using_FPGA.MUXCY_JUMP_CARRY3                                                   |    <0.001 |
|                     Using_FPGA.New_Carry_MUXCY                                                     |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_1                                             |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_2                                             |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_3                                             |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_4                                             |    <0.001 |
|                     Using_FPGA.Reg_Test_Equal_FDSE                                                 |    <0.001 |
|                     Using_FPGA.Reg_Test_Equal_N_FDRE                                               |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT1                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT2                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT3                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT4                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT1                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT2                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT3                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT4                                                   |    <0.001 |
|                     Using_FPGA.Use_Reg_Neg_DI_FDRE                                                 |    <0.001 |
|                     Using_FPGA.Use_Reg_Neg_S_FDRE                                                  |    <0.001 |
|                     Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1                             |     0.000 |
|                     Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1                              |    <0.001 |
|                     Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2                              |     0.000 |
|                     Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3                              |    <0.001 |
|                     Using_FPGA.clean_iReady_MuxCY                                                  |    <0.001 |
|                     Using_FPGA.force_di1_LUT3                                                      |    <0.001 |
|                     Using_FPGA.force_di2_LUT4                                                      |    <0.001 |
|                     Using_FPGA.force_jump1_LUT3                                                    |    <0.001 |
|                     Using_FPGA.force_jump2_LUT4                                                    |    <0.001 |
|                     Using_FPGA.iFetch_MuxCY_1                                                      |     0.000 |
|                     Using_FPGA.iFetch_MuxCY_2                                                      |    <0.001 |
|                     Using_FPGA.of_PipeRun_MuxCY_1                                                  |    <0.001 |
|                     Using_FPGA.of_PipeRun_Select_LUT4                                              |    <0.001 |
|                     Using_FPGA.of_PipeRun_without_dready_LUT4                                      |    <0.001 |
|                     write_Reg_I_LUT                                                                |    <0.001 |
|                 Reset_DFF                                                                          |    <0.001 |
|           U_COMMON_REGS                                                                            |     0.003 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_10000                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10001                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10002                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10003                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10004                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10005                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10006                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10007                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10008                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10009                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000a                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000b                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000d                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000e                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000f                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10011                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10012                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10013                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10014                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10015                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10016                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10017                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10018                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10019                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10020                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10021                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10022                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10023                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10024                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10025                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10026                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10027                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10028                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10029                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002a                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002b                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002c                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002d                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002e                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002f                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|           i_ibert_lib_v1_0_5_mbio2xsdb                                                             |    <0.001 |
|           u_clocking                                                                               |    <0.001 |
|       QUAD[2].u_q                                                                                  |     3.035 |
|         CH[0].u_ch                                                                                 |     0.753 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |    <0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.002 |
|             lutram_fifo_inst                                                                       |     0.002 |
|               inst_fifo_gen                                                                        |     0.002 |
|                 gconvfifo.rf                                                                       |     0.002 |
|                   grf.rf                                                                           |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.055 |
|             bit_err_counter                                                                        |     0.002 |
|               u_accum_inst                                                                         |     0.002 |
|                 i_synth                                                                            |     0.002 |
|                   i_baseip.i_xbip_accum                                                            |     0.002 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |     0.002 |
|                       i_synth_option.i_synth_model                                                 |     0.002 |
|                         opt_vx5.i_uniwrap                                                          |     0.002 |
|             chk80.patchk80                                                                         |     0.035 |
|               i_ones_counter                                                                       |     0.006 |
|               patgen_rx                                                                            |     0.015 |
|                 pattern_15bit                                                                      |     0.002 |
|                   bit80.p15_80                                                                     |     0.002 |
|                 pattern_23bit                                                                      |     0.004 |
|                   bit80.p23_80                                                                     |     0.004 |
|                 pattern_31bit                                                                      |     0.002 |
|                   bit80.p31_80                                                                     |     0.002 |
|                 pattern_7bit                                                                       |     0.002 |
|                   bit80.p7_80                                                                      |     0.002 |
|                 pattern_9bit                                                                       |     0.002 |
|                   bit80.p7_80                                                                      |     0.002 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.015 |
|               pattern_15bit                                                                        |     0.002 |
|                 bit80.p15_80                                                                       |     0.002 |
|               pattern_23bit                                                                        |     0.003 |
|                 bit80.p23_80                                                                       |     0.003 |
|               pattern_31bit                                                                        |     0.003 |
|                 bit80.p31_80                                                                       |     0.003 |
|               pattern_7bit                                                                         |     0.002 |
|                 bit80.p7_80                                                                        |     0.002 |
|               pattern_9bit                                                                         |     0.003 |
|                 bit80.p7_80                                                                        |     0.003 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |     0.003 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |     0.002 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.004 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |     0.002 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         CH[1].u_ch                                                                                 |     0.752 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_429                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |    <0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.003 |
|             lutram_fifo_inst                                                                       |     0.002 |
|               inst_fifo_gen                                                                        |     0.002 |
|                 gconvfifo.rf                                                                       |     0.002 |
|                   grf.rf                                                                           |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.055 |
|             bit_err_counter                                                                        |     0.002 |
|               u_accum_inst                                                                         |     0.002 |
|                 i_synth                                                                            |     0.002 |
|                   i_baseip.i_xbip_accum                                                            |     0.002 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |     0.002 |
|                       i_synth_option.i_synth_model                                                 |     0.002 |
|                         opt_vx5.i_uniwrap                                                          |     0.002 |
|             chk80.patchk80                                                                         |     0.035 |
|               i_ones_counter                                                                       |     0.006 |
|               patgen_rx                                                                            |     0.015 |
|                 pattern_15bit                                                                      |     0.002 |
|                   bit80.p15_80                                                                     |     0.002 |
|                 pattern_23bit                                                                      |     0.004 |
|                   bit80.p23_80                                                                     |     0.004 |
|                 pattern_31bit                                                                      |     0.002 |
|                   bit80.p31_80                                                                     |     0.002 |
|                 pattern_7bit                                                                       |     0.002 |
|                   bit80.p7_80                                                                      |     0.002 |
|                 pattern_9bit                                                                       |     0.002 |
|                   bit80.p7_80                                                                      |     0.002 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.014 |
|               pattern_15bit                                                                        |     0.002 |
|                 bit80.p15_80                                                                       |     0.002 |
|               pattern_23bit                                                                        |     0.002 |
|                 bit80.p23_80                                                                       |     0.002 |
|               pattern_31bit                                                                        |     0.003 |
|                 bit80.p31_80                                                                       |     0.003 |
|               pattern_7bit                                                                         |     0.002 |
|                 bit80.p7_80                                                                        |     0.002 |
|               pattern_9bit                                                                         |     0.003 |
|                 bit80.p7_80                                                                        |     0.003 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |     0.003 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |     0.002 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.004 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |     0.002 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         CH[2].u_ch                                                                                 |     0.754 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |    <0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.003 |
|             lutram_fifo_inst                                                                       |     0.003 |
|               inst_fifo_gen                                                                        |     0.003 |
|                 gconvfifo.rf                                                                       |     0.003 |
|                   grf.rf                                                                           |     0.003 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.056 |
|             bit_err_counter                                                                        |     0.002 |
|               u_accum_inst                                                                         |     0.002 |
|                 i_synth                                                                            |     0.002 |
|                   i_baseip.i_xbip_accum                                                            |     0.002 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |     0.002 |
|                       i_synth_option.i_synth_model                                                 |     0.002 |
|                         opt_vx5.i_uniwrap                                                          |     0.002 |
|             chk80.patchk80                                                                         |     0.037 |
|               i_ones_counter                                                                       |     0.006 |
|               patgen_rx                                                                            |     0.016 |
|                 pattern_15bit                                                                      |     0.002 |
|                   bit80.p15_80                                                                     |     0.002 |
|                 pattern_23bit                                                                      |     0.004 |
|                   bit80.p23_80                                                                     |     0.004 |
|                 pattern_31bit                                                                      |     0.002 |
|                   bit80.p31_80                                                                     |     0.002 |
|                 pattern_7bit                                                                       |     0.002 |
|                   bit80.p7_80                                                                      |     0.002 |
|                 pattern_9bit                                                                       |     0.002 |
|                   bit80.p7_80                                                                      |     0.002 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.015 |
|               pattern_15bit                                                                        |     0.002 |
|                 bit80.p15_80                                                                       |     0.002 |
|               pattern_23bit                                                                        |     0.002 |
|                 bit80.p23_80                                                                       |     0.002 |
|               pattern_31bit                                                                        |     0.003 |
|                 bit80.p31_80                                                                       |     0.003 |
|               pattern_7bit                                                                         |     0.002 |
|                 bit80.p7_80                                                                        |     0.002 |
|               pattern_9bit                                                                         |     0.003 |
|                 bit80.p7_80                                                                        |     0.003 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |     0.003 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |     0.002 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.004 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |     0.002 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         CH[3].u_ch                                                                                 |     0.752 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |    <0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.003 |
|             lutram_fifo_inst                                                                       |     0.002 |
|               inst_fifo_gen                                                                        |     0.002 |
|                 gconvfifo.rf                                                                       |     0.002 |
|                   grf.rf                                                                           |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.054 |
|             bit_err_counter                                                                        |     0.002 |
|               u_accum_inst                                                                         |     0.002 |
|                 i_synth                                                                            |     0.002 |
|                   i_baseip.i_xbip_accum                                                            |     0.002 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |     0.002 |
|                       i_synth_option.i_synth_model                                                 |     0.002 |
|                         opt_vx5.i_uniwrap                                                          |     0.002 |
|             chk80.patchk80                                                                         |     0.034 |
|               i_ones_counter                                                                       |     0.005 |
|               patgen_rx                                                                            |     0.014 |
|                 pattern_15bit                                                                      |     0.002 |
|                   bit80.p15_80                                                                     |     0.002 |
|                 pattern_23bit                                                                      |     0.004 |
|                   bit80.p23_80                                                                     |     0.004 |
|                 pattern_31bit                                                                      |     0.002 |
|                   bit80.p31_80                                                                     |     0.002 |
|                 pattern_7bit                                                                       |     0.002 |
|                   bit80.p7_80                                                                      |     0.002 |
|                 pattern_9bit                                                                       |     0.002 |
|                   bit80.p7_80                                                                      |     0.002 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.015 |
|               pattern_15bit                                                                        |     0.002 |
|                 bit80.p15_80                                                                       |     0.002 |
|               pattern_23bit                                                                        |     0.003 |
|                 bit80.p23_80                                                                       |     0.003 |
|               pattern_31bit                                                                        |     0.003 |
|                 bit80.p31_80                                                                       |     0.003 |
|               pattern_7bit                                                                         |     0.002 |
|                 bit80.p7_80                                                                        |     0.002 |
|               pattern_9bit                                                                         |     0.003 |
|                 bit80.p7_80                                                                        |     0.003 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |     0.003 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |     0.002 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.004 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |     0.002 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         u_common                                                                                   |     0.023 |
|           INTERNAL_MB.mcs_0                                                                        |     0.019 |
|             dlmb                                                                                   |    <0.001 |
|             dlmb_cntlr                                                                             |    <0.001 |
|             ilmb                                                                                   |    <0.001 |
|             ilmb_cntlr                                                                             |    <0.001 |
|             iomodule_0                                                                             |    <0.001 |
|             lmb_bram_I                                                                             |     0.013 |
|               RAM_Inst                                                                             |     0.013 |
|             microblaze_I                                                                           |     0.006 |
|               MicroBlaze_Core_I                                                                    |     0.006 |
|                 Area.Core                                                                          |     0.006 |
|                   Byte_Doublet_Handle_I                                                            |    <0.001 |
|                     BYTE_0_1_I                                                                     |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     BYTE_2_3_I                                                                     |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I    |    <0.001 |
|                       GEN4_LOOP[0].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[1].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[2].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[3].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[4].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[5].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[6].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[7].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I             |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I             |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     byte_selects_i_INST                                                            |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                   Data_Flow_I                                                                      |     0.004 |
|                     ALU_I                                                                          |     0.001 |
|                       ALL_Bits[0].ALU_Bit_I1                                                       |    <0.001 |
|                         Last_Bit.I_ALU_LUT_2                                                       |    <0.001 |
|                         Last_Bit.I_ALU_LUT_V5                                                      |    <0.001 |
|                         Last_Bit.MULT_AND_I                                                        |    <0.001 |
|                         Last_Bit.MUXCY_XOR_I                                                       |    <0.001 |
|                         Last_Bit.Pre_MUXCY_I                                                       |    <0.001 |
|                       ALL_Bits[10].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[11].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[12].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[13].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[14].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[15].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[16].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                       ALL_Bits[17].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[18].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[19].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[1].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[20].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[21].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[22].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[23].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[24].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                       ALL_Bits[25].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[26].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[27].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[28].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[29].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[2].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[30].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[31].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[3].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[4].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[5].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[6].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[7].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[8].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                       ALL_Bits[9].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       No_Carry_Decoding.CarryIn_MUXCY                                              |    <0.001 |
|                       No_Carry_Decoding.alu_carry_select_LUT                                       |     0.000 |
|                     MSR_Reg_I                                                                      |    <0.001 |
|                       MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                         MSR_I                                                                      |    <0.001 |
|                       MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                         MSR_I                                                                      |    <0.001 |
|                       MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                         MSR_I                                                                      |    <0.001 |
|                     Operand_Select_I                                                               |    <0.001 |
|                       OpSelect_Bits[0].Operand_Select_Bit_I                                        |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[10].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[11].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[12].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[13].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[14].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[15].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[16].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[17].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[18].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[19].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[1].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[20].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[21].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[22].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[23].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[24].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[25].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[26].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[27].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[28].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[29].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[2].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[30].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[31].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[3].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[4].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[5].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[6].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[7].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[8].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[9].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                     PC_Module_I                                                                    |    <0.001 |
|                       Not_All_Bits.PC_GEN[16].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[17].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[18].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[19].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[20].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[21].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |    <0.001 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[22].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[23].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[24].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[25].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[26].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[27].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[28].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[29].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |    <0.001 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |    <0.001 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                     Register_File_I                                                                |     0.001 |
|                       Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                     Result_Mux_I                                                                   |    <0.001 |
|                       Result_Mux_Bits[0].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[10].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[11].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[12].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[13].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[14].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[15].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[16].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[17].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[18].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[19].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[1].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[20].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[21].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[22].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[23].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[24].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[25].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[26].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[27].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[28].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[29].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[2].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[30].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[31].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[3].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[4].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[5].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[6].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[7].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[8].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[9].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                     Shift_Logic_Module_I                                                           |    <0.001 |
|                       Shift_Logic_Bits[0].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[10].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[11].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[12].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[13].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[14].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[15].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[16].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[17].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[18].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[19].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[1].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[20].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[21].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[22].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[23].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[24].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[25].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[26].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[27].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[28].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[29].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[2].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[30].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[31].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[3].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[4].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[5].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[6].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[7].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[8].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[9].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                     Zero_Detect_I                                                                  |    <0.001 |
|                       Part_Of_Zero_Carry_Start                                                     |    <0.001 |
|                       Zero_Detecting[3].I_Part_Of_Zero_Detect                                      |     0.000 |
|                   Decode_I                                                                         |     0.002 |
|                     PreFetch_Buffer_I                                                              |    <0.001 |
|                       Buffer_DFFs[1].FDS_I                                                         |    <0.001 |
|                       Buffer_DFFs[1].MUXCY_XOR_I                                                   |     0.000 |
|                       Buffer_DFFs[2].FDS_I                                                         |    <0.001 |
|                       Buffer_DFFs[2].MUXCY_XOR_I                                                   |     0.000 |
|                       Buffer_DFFs[3].FDS_I                                                         |    <0.001 |
|                       Buffer_DFFs[3].MUXCY_XOR_I                                                   |     0.000 |
|                       PreFetch_Buffers[0].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[10].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[11].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[12].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[13].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[14].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[15].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[16].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[17].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[18].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[19].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[1].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[20].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[21].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[22].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[23].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[24].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[25].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[26].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[27].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[28].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[29].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[2].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[30].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[31].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[3].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[4].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[5].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[6].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[7].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[8].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[9].SRL16E_I                                                 |    <0.001 |
|                       of_valid_FDR_I                                                               |    <0.001 |
|                     Using_FPGA.ALU_Carry_FDRE                                                      |    <0.001 |
|                     Using_FPGA.ALU_Carry_MUXCY                                                     |     0.000 |
|                     Using_FPGA.ALU_OP0_FDRE                                                        |    <0.001 |
|                     Using_FPGA.ALU_OP1_FDRE                                                        |    <0.001 |
|                     Using_FPGA.Correct_Carry_MUXCY                                                 |    <0.001 |
|                     Using_FPGA.Force1_FDRE                                                         |    <0.001 |
|                     Using_FPGA.Force2_FDRE                                                         |    <0.001 |
|                     Using_FPGA.Force_Val1_FDRE                                                     |    <0.001 |
|                     Using_FPGA.Force_Val2_FDRSE                                                    |    <0.001 |
|                     Using_FPGA.I_correct_Carry_Select                                              |     0.000 |
|                     Using_FPGA.Intr_Carry_MUXCY                                                    |     0.000 |
|                     Using_FPGA.MULT_AND_I                                                          |    <0.001 |
|                     Using_FPGA.MUXCY_JUMP_CARRY                                                    |     0.000 |
|                     Using_FPGA.MUXCY_JUMP_CARRY2                                                   |    <0.001 |
|                     Using_FPGA.MUXCY_JUMP_CARRY3                                                   |    <0.001 |
|                     Using_FPGA.New_Carry_MUXCY                                                     |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_1                                             |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_2                                             |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_3                                             |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_4                                             |    <0.001 |
|                     Using_FPGA.Reg_Test_Equal_FDSE                                                 |    <0.001 |
|                     Using_FPGA.Reg_Test_Equal_N_FDRE                                               |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT1                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT2                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT3                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT4                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT1                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT2                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT3                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT4                                                   |    <0.001 |
|                     Using_FPGA.Use_Reg_Neg_DI_FDRE                                                 |    <0.001 |
|                     Using_FPGA.Use_Reg_Neg_S_FDRE                                                  |    <0.001 |
|                     Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1                             |     0.000 |
|                     Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1                              |    <0.001 |
|                     Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2                              |     0.000 |
|                     Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3                              |    <0.001 |
|                     Using_FPGA.clean_iReady_MuxCY                                                  |    <0.001 |
|                     Using_FPGA.force_di1_LUT3                                                      |    <0.001 |
|                     Using_FPGA.force_di2_LUT4                                                      |    <0.001 |
|                     Using_FPGA.force_jump1_LUT3                                                    |    <0.001 |
|                     Using_FPGA.force_jump2_LUT4                                                    |    <0.001 |
|                     Using_FPGA.iFetch_MuxCY_1                                                      |     0.000 |
|                     Using_FPGA.iFetch_MuxCY_2                                                      |    <0.001 |
|                     Using_FPGA.of_PipeRun_MuxCY_1                                                  |    <0.001 |
|                     Using_FPGA.of_PipeRun_Select_LUT4                                              |    <0.001 |
|                     Using_FPGA.of_PipeRun_without_dready_LUT4                                      |    <0.001 |
|                     write_Reg_I_LUT                                                                |    <0.001 |
|                 Reset_DFF                                                                          |    <0.001 |
|           U_COMMON_REGS                                                                            |     0.003 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_10000                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10001                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10002                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10003                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10004                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10005                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10006                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10007                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10008                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10009                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000a                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000b                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000d                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000e                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000f                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10011                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10012                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10013                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10014                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10015                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10016                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10017                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10018                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10019                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10020                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10021                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10022                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10023                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10024                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10025                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10026                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10027                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10028                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10029                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002a                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002b                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002c                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002d                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002e                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002f                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|           i_ibert_lib_v1_0_5_mbio2xsdb                                                             |    <0.001 |
|           u_clocking                                                                               |    <0.001 |
|       QUAD[3].u_q                                                                                  |     0.966 |
|         CH[0].u_ch                                                                                 |     0.235 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |    <0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.003 |
|             lutram_fifo_inst                                                                       |     0.003 |
|               inst_fifo_gen                                                                        |     0.003 |
|                 gconvfifo.rf                                                                       |     0.003 |
|                   grf.rf                                                                           |     0.003 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.024 |
|             bit_err_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             chk80.patchk80                                                                         |     0.017 |
|               i_ones_counter                                                                       |     0.005 |
|               patgen_rx                                                                            |     0.005 |
|                 pattern_15bit                                                                      |    <0.001 |
|                   bit80.p15_80                                                                     |    <0.001 |
|                 pattern_23bit                                                                      |     0.002 |
|                   bit80.p23_80                                                                     |     0.002 |
|                 pattern_31bit                                                                      |    <0.001 |
|                   bit80.p31_80                                                                     |    <0.001 |
|                 pattern_7bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_9bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.005 |
|               pattern_15bit                                                                        |    <0.001 |
|                 bit80.p15_80                                                                       |    <0.001 |
|               pattern_23bit                                                                        |    <0.001 |
|                 bit80.p23_80                                                                       |    <0.001 |
|               pattern_31bit                                                                        |    <0.001 |
|                 bit80.p31_80                                                                       |    <0.001 |
|               pattern_7bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|               pattern_9bit                                                                         |     0.002 |
|                 bit80.p7_80                                                                        |     0.002 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.002 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |    <0.001 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         CH[1].u_ch                                                                                 |     0.236 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |     0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.003 |
|             lutram_fifo_inst                                                                       |     0.003 |
|               inst_fifo_gen                                                                        |     0.003 |
|                 gconvfifo.rf                                                                       |     0.003 |
|                   grf.rf                                                                           |     0.003 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.025 |
|             bit_err_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             chk80.patchk80                                                                         |     0.018 |
|               i_ones_counter                                                                       |     0.006 |
|               patgen_rx                                                                            |     0.005 |
|                 pattern_15bit                                                                      |    <0.001 |
|                   bit80.p15_80                                                                     |    <0.001 |
|                 pattern_23bit                                                                      |     0.002 |
|                   bit80.p23_80                                                                     |     0.002 |
|                 pattern_31bit                                                                      |    <0.001 |
|                   bit80.p31_80                                                                     |    <0.001 |
|                 pattern_7bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_9bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.005 |
|               pattern_15bit                                                                        |    <0.001 |
|                 bit80.p15_80                                                                       |    <0.001 |
|               pattern_23bit                                                                        |    <0.001 |
|                 bit80.p23_80                                                                       |    <0.001 |
|               pattern_31bit                                                                        |    <0.001 |
|                 bit80.p31_80                                                                       |    <0.001 |
|               pattern_7bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|               pattern_9bit                                                                         |     0.002 |
|                 bit80.p7_80                                                                        |     0.002 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.002 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |    <0.001 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         CH[2].u_ch                                                                                 |     0.236 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |    <0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.003 |
|             lutram_fifo_inst                                                                       |     0.003 |
|               inst_fifo_gen                                                                        |     0.003 |
|                 gconvfifo.rf                                                                       |     0.003 |
|                   grf.rf                                                                           |     0.003 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.025 |
|             bit_err_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             chk80.patchk80                                                                         |     0.018 |
|               i_ones_counter                                                                       |     0.006 |
|               patgen_rx                                                                            |     0.006 |
|                 pattern_15bit                                                                      |    <0.001 |
|                   bit80.p15_80                                                                     |    <0.001 |
|                 pattern_23bit                                                                      |     0.002 |
|                   bit80.p23_80                                                                     |     0.002 |
|                 pattern_31bit                                                                      |    <0.001 |
|                   bit80.p31_80                                                                     |    <0.001 |
|                 pattern_7bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_9bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.006 |
|               pattern_15bit                                                                        |    <0.001 |
|                 bit80.p15_80                                                                       |    <0.001 |
|               pattern_23bit                                                                        |    <0.001 |
|                 bit80.p23_80                                                                       |    <0.001 |
|               pattern_31bit                                                                        |    <0.001 |
|                 bit80.p31_80                                                                       |    <0.001 |
|               pattern_7bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|               pattern_9bit                                                                         |     0.002 |
|                 bit80.p7_80                                                                        |     0.002 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.002 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |    <0.001 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         CH[3].u_ch                                                                                 |     0.235 |
|           U_CHANNEL_REGS                                                                           |     0.006 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_400                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_401                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_402                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_403                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_404                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_405                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_406                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_407                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_408                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_409                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_40e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_410                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_411                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_412                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_413                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_414                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_415                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_416                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_417                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_418                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_419                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_41a                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41c                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41e                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_41f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_420                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_421                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_422                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_423                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_424                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_425                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_426                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_427                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_428                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_42b                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42d                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_42f                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_430                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_431                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_432                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_433                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_434                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_440                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_441                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_442                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_443                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_444                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_445                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_446                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_447                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_448                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_449                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44a                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44b                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44d                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_44e                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_44f                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_450                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_451                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_452                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_453                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_45c                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_460                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_461                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_462                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_463                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_466                                                                                |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_467                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_468                                                                                |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             u_arb                                                                                  |    <0.001 |
|           U_DMON_LUTRAM_FIFO                                                                       |     0.002 |
|             lutram_fifo_inst                                                                       |     0.002 |
|               inst_fifo_gen                                                                        |     0.002 |
|                 gconvfifo.rf                                                                       |     0.002 |
|                   grf.rf                                                                           |     0.002 |
|                     gntv_or_sync_fifo.gcx.clkx                                                     |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[1].wr_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].rd_stg_inst                                         |    <0.001 |
|                       gnxpm_cdc.gsync_stage[2].wr_stg_inst                                         |    <0.001 |
|                     gntv_or_sync_fifo.gl0.rd                                                       |    <0.001 |
|                       gras.rsts                                                                    |    <0.001 |
|                       rpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.gl0.wr                                                       |    <0.001 |
|                       gwas.wsts                                                                    |    <0.001 |
|                       wpntr                                                                        |    <0.001 |
|                     gntv_or_sync_fifo.mem                                                          |     0.001 |
|                       gdm.dm_gen.dm                                                                |     0.001 |
|                         RAM_reg_0_15_0_5                                                           |    <0.001 |
|                         RAM_reg_0_15_6_11                                                          |    <0.001 |
|                     rstblk                                                                         |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[1].wrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst                     |    <0.001 |
|                       ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst                     |    <0.001 |
|           U_PATTERN_HANDLER                                                                        |     0.024 |
|             bit_err_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             chk80.patchk80                                                                         |     0.017 |
|               i_ones_counter                                                                       |     0.005 |
|               patgen_rx                                                                            |     0.005 |
|                 pattern_15bit                                                                      |    <0.001 |
|                   bit80.p15_80                                                                     |    <0.001 |
|                 pattern_23bit                                                                      |     0.002 |
|                   bit80.p23_80                                                                     |     0.002 |
|                 pattern_31bit                                                                      |    <0.001 |
|                   bit80.p31_80                                                                     |    <0.001 |
|                 pattern_7bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_9bit                                                                       |    <0.001 |
|                   bit80.p7_80                                                                      |    <0.001 |
|                 pattern_clk2                                                                       |    <0.001 |
|                 pattern_clk20                                                                      |    <0.001 |
|             gen80.patgen80                                                                         |     0.006 |
|               pattern_15bit                                                                        |    <0.001 |
|                 bit80.p15_80                                                                       |    <0.001 |
|               pattern_23bit                                                                        |    <0.001 |
|                 bit80.p23_80                                                                       |    <0.001 |
|               pattern_31bit                                                                        |    <0.001 |
|                 bit80.p31_80                                                                       |    <0.001 |
|               pattern_7bit                                                                         |    <0.001 |
|                 bit80.p7_80                                                                        |    <0.001 |
|               pattern_9bit                                                                         |     0.002 |
|                 bit80.p7_80                                                                        |     0.002 |
|             rx_word_counter                                                                        |    <0.001 |
|               u_accum_inst                                                                         |    <0.001 |
|                 i_synth                                                                            |    <0.001 |
|                   i_baseip.i_xbip_accum                                                            |    <0.001 |
|                     dsp48_implementation.use_usecase.i_xbip_dsp48_acc                              |    <0.001 |
|                       i_synth_option.i_synth_model                                                 |    <0.001 |
|                         opt_vx5.i_uniwrap                                                          |    <0.001 |
|             u_lev                                                                                  |    <0.001 |
|           U_RESET_CONTROLLER                                                                       |     0.001 |
|             gtwiz_reset_inst                                                                       |     0.001 |
|               bit_synchronizer_gtpowergood_inst                                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst                                    |    <0.001 |
|               bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst                            |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_rx_active_inst                                  |    <0.001 |
|               bit_synchronizer_gtwiz_reset_userclk_tx_active_inst                                  |    <0.001 |
|               bit_synchronizer_plllock_rx_inst                                                     |    <0.001 |
|               bit_synchronizer_plllock_tx_inst                                                     |    <0.001 |
|               bit_synchronizer_rxcdrlock_inst                                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_all_inst                                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_any_inst                                           |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_datapath_inst                                      |    <0.001 |
|               reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst                              |    <0.001 |
|               reset_synchronizer_rx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_tx_done_inst                                                      |    <0.001 |
|               reset_synchronizer_txprogdivreset_inst                                               |    <0.001 |
|           U_RXCDR_RESET                                                                            |    <0.001 |
|           U_RXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_RXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           U_TXUSRCLK2_FREQ_COUNTER                                                                 |    <0.001 |
|           U_TXUSRCLK_FREQ_COUNTER                                                                  |    <0.001 |
|           delay_powergood_inst                                                                     |    <0.001 |
|           enable_cal_block.cpll_cal_inst_i                                                         |     0.002 |
|             U_TXOUTCLK_FREQ_COUNTER                                                                |    <0.001 |
|             bit_synchronizer_cplllock_inst                                                         |    <0.001 |
|             bit_synchronizer_drprst_inst                                                           |    <0.001 |
|             bit_synchronizer_txoutclksel_inst0                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst1                                                     |    <0.001 |
|             bit_synchronizer_txoutclksel_inst2                                                     |    <0.001 |
|             bit_synchronizer_txprgdivresetdone_inst                                                |    <0.001 |
|             bit_synchronizer_txprogdivreset_inst                                                   |    <0.001 |
|             gtwizard_ultrascale_v1_7_3_gte4_drp_arb_i                                              |    <0.001 |
|             reset_synchronizer_resetin_inst                                                        |    <0.001 |
|         u_common                                                                                   |     0.023 |
|           INTERNAL_MB.mcs_0                                                                        |     0.019 |
|             dlmb                                                                                   |    <0.001 |
|             dlmb_cntlr                                                                             |    <0.001 |
|             ilmb                                                                                   |    <0.001 |
|             ilmb_cntlr                                                                             |    <0.001 |
|             iomodule_0                                                                             |    <0.001 |
|             lmb_bram_I                                                                             |     0.013 |
|               RAM_Inst                                                                             |     0.013 |
|             microblaze_I                                                                           |     0.006 |
|               MicroBlaze_Core_I                                                                    |     0.006 |
|                 Area.Core                                                                          |     0.006 |
|                   Byte_Doublet_Handle_I                                                            |    <0.001 |
|                     BYTE_0_1_I                                                                     |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     BYTE_2_3_I                                                                     |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.EXT_DATA_WRITE_MUX_MSB_I    |    <0.001 |
|                       GEN4_LOOP[0].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[1].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[2].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[3].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[4].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[5].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[6].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                       GEN4_LOOP[7].BYTESTEER_LUT6                                                  |    <0.001 |
|                         Using_FPGA.Native                                                          |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[0].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[1].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[2].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.GEN4_LOOP[3].BYTESTEER_LUT6 |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_LEFT_I             |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.READ_SEL_RIGHT_I            |    <0.001 |
|                     Use_Dynamic_Bus_Sizing.Not_Using_Reverse_Mem_Instr.WRITE_MSB_SEL_I             |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                     byte_selects_i_INST                                                            |    <0.001 |
|                       Using_FPGA.Native                                                            |    <0.001 |
|                   Data_Flow_I                                                                      |     0.004 |
|                     ALU_I                                                                          |     0.001 |
|                       ALL_Bits[0].ALU_Bit_I1                                                       |    <0.001 |
|                         Last_Bit.I_ALU_LUT_2                                                       |    <0.001 |
|                         Last_Bit.I_ALU_LUT_V5                                                      |    <0.001 |
|                         Last_Bit.MULT_AND_I                                                        |    <0.001 |
|                         Last_Bit.MUXCY_XOR_I                                                       |    <0.001 |
|                         Last_Bit.Pre_MUXCY_I                                                       |    <0.001 |
|                       ALL_Bits[10].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[11].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[12].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[13].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[14].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[15].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[16].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                       ALL_Bits[17].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[18].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[19].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[1].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[20].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[21].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[22].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[23].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[24].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                       ALL_Bits[25].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[26].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[27].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[28].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[29].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[2].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[30].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[31].ALU_Bit_I1                                                      |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[3].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[4].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[5].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[6].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[7].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       ALL_Bits[8].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |    <0.001 |
|                       ALL_Bits[9].ALU_Bit_I1                                                       |    <0.001 |
|                         Not_Last_Bit.I_ALU_LUT_V5                                                  |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Not_Last_Bit.MUXCY_XOR_I                                                   |     0.000 |
|                       No_Carry_Decoding.CarryIn_MUXCY                                              |    <0.001 |
|                       No_Carry_Decoding.alu_carry_select_LUT                                       |     0.000 |
|                     MSR_Reg_I                                                                      |    <0.001 |
|                       MSR_Bits[28].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                         MSR_I                                                                      |    <0.001 |
|                       MSR_Bits[29].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                         MSR_I                                                                      |    <0.001 |
|                       MSR_Bits[30].Using_MSR_Reg_Bit.MSR_Reg_Bit_I                                 |    <0.001 |
|                         MSR_I                                                                      |    <0.001 |
|                     Operand_Select_I                                                               |    <0.001 |
|                       OpSelect_Bits[0].Operand_Select_Bit_I                                        |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[10].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[11].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[12].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[13].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[14].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[15].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[16].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[17].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[18].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[19].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[1].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[20].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[21].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[22].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[23].Operand_Select_Bit_I                                       |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[24].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[25].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[26].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[27].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[28].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[29].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[2].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[30].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[31].Operand_Select_Bit_I                                       |    <0.001 |
|                         Both_PC_and_MSR.Op1_LUT6                                                   |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[3].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[4].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[5].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[6].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[7].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[8].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                       OpSelect_Bits[9].Operand_Select_Bit_I                                        |    <0.001 |
|                         Only_PC.Op1_LUT6                                                           |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         Op1_DFF                                                                    |    <0.001 |
|                         Op1_Reg_DFF                                                                |    <0.001 |
|                         Op2_DFF                                                                    |    <0.001 |
|                     PC_Module_I                                                                    |    <0.001 |
|                       Not_All_Bits.PC_GEN[16].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[17].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[18].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[19].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[20].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[21].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |    <0.001 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[22].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[23].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[24].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[25].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[26].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[27].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[28].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |     0.000 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |     0.000 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                       Not_All_Bits.PC_GEN[29].PC_Bit_I                                             |    <0.001 |
|                         MUXCY_XOR_I                                                                |    <0.001 |
|                         NewPC_Mux                                                                  |    <0.001 |
|                         PC_OF_Buffer                                                               |    <0.001 |
|                         SUM_I                                                                      |    <0.001 |
|                         Set_DFF.PC_IF_DFF                                                          |    <0.001 |
|                     Register_File_I                                                                |     0.001 |
|                       Using_FPGA.Gen_RegFile[0].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[10].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[11].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[12].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[13].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[14].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[15].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[16].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[17].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[18].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[19].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[1].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[20].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[21].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[22].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[23].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[24].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[25].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[26].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[27].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[28].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[29].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[2].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[30].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[31].Register_File_Bit_I                               |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[3].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[4].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[5].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[6].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[7].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[8].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                       Using_FPGA.Gen_RegFile[9].Register_File_Bit_I                                |    <0.001 |
|                         RegFile_X1                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                         RegFile_X2                                                                 |    <0.001 |
|                           Using_FPGA.Native                                                        |    <0.001 |
|                     Result_Mux_I                                                                   |    <0.001 |
|                       Result_Mux_Bits[0].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[10].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[11].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[12].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[13].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[14].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[15].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[16].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[17].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[18].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[19].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[1].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[20].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[21].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[22].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[23].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[24].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[25].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[26].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[27].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[28].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[29].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[2].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[30].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[31].Result_Mux_Bit_I                                         |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[3].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[4].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[5].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[6].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[7].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[8].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                       Result_Mux_Bits[9].Result_Mux_Bit_I                                          |    <0.001 |
|                         Data_Shift_Mux                                                             |    <0.001 |
|                         Mul_ALU_Mux                                                                |    <0.001 |
|                     Shift_Logic_Module_I                                                           |    <0.001 |
|                       Shift_Logic_Bits[0].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[10].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[11].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[12].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[13].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[14].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[15].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[16].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[17].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[18].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[19].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[1].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[20].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[21].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[22].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[23].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[24].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[25].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[26].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[27].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[28].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[29].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[2].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[30].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[31].Shift_Logic_Bit_I                                       |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[3].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[4].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[5].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[6].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[7].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[8].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                       Shift_Logic_Bits[9].Shift_Logic_Bit_I                                        |    <0.001 |
|                         Logic_LUT                                                                  |    <0.001 |
|                         Shift_LUT                                                                  |    <0.001 |
|                         Shift_Logic_Mux                                                            |    <0.001 |
|                     Zero_Detect_I                                                                  |    <0.001 |
|                       Part_Of_Zero_Carry_Start                                                     |    <0.001 |
|                       Zero_Detecting[3].I_Part_Of_Zero_Detect                                      |     0.000 |
|                   Decode_I                                                                         |     0.002 |
|                     PreFetch_Buffer_I                                                              |    <0.001 |
|                       Buffer_DFFs[1].FDS_I                                                         |    <0.001 |
|                       Buffer_DFFs[1].MUXCY_XOR_I                                                   |     0.000 |
|                       Buffer_DFFs[2].FDS_I                                                         |    <0.001 |
|                       Buffer_DFFs[2].MUXCY_XOR_I                                                   |     0.000 |
|                       Buffer_DFFs[3].FDS_I                                                         |    <0.001 |
|                       Buffer_DFFs[3].MUXCY_XOR_I                                                   |     0.000 |
|                       PreFetch_Buffers[0].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[10].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[11].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[12].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[13].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[14].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[15].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[16].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[17].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[18].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[19].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[1].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[20].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[21].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[22].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[23].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[24].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[25].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[26].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[27].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[28].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[29].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[2].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[30].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[31].SRL16E_I                                                |    <0.001 |
|                       PreFetch_Buffers[3].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[4].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[5].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[6].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[7].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[8].SRL16E_I                                                 |    <0.001 |
|                       PreFetch_Buffers[9].SRL16E_I                                                 |    <0.001 |
|                       of_valid_FDR_I                                                               |    <0.001 |
|                     Using_FPGA.ALU_Carry_FDRE                                                      |    <0.001 |
|                     Using_FPGA.ALU_Carry_MUXCY                                                     |     0.000 |
|                     Using_FPGA.ALU_OP0_FDRE                                                        |    <0.001 |
|                     Using_FPGA.ALU_OP1_FDRE                                                        |    <0.001 |
|                     Using_FPGA.Correct_Carry_MUXCY                                                 |    <0.001 |
|                     Using_FPGA.Force1_FDRE                                                         |    <0.001 |
|                     Using_FPGA.Force2_FDRE                                                         |    <0.001 |
|                     Using_FPGA.Force_Val1_FDRE                                                     |    <0.001 |
|                     Using_FPGA.Force_Val2_FDRSE                                                    |    <0.001 |
|                     Using_FPGA.I_correct_Carry_Select                                              |     0.000 |
|                     Using_FPGA.Intr_Carry_MUXCY                                                    |     0.000 |
|                     Using_FPGA.MULT_AND_I                                                          |    <0.001 |
|                     Using_FPGA.MUXCY_JUMP_CARRY                                                    |     0.000 |
|                     Using_FPGA.MUXCY_JUMP_CARRY2                                                   |    <0.001 |
|                     Using_FPGA.MUXCY_JUMP_CARRY3                                                   |    <0.001 |
|                     Using_FPGA.New_Carry_MUXCY                                                     |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_1                                             |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_2                                             |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_3                                             |    <0.001 |
|                     Using_FPGA.OpSel1_SPR_Select_LUT_4                                             |    <0.001 |
|                     Using_FPGA.Reg_Test_Equal_FDSE                                                 |    <0.001 |
|                     Using_FPGA.Reg_Test_Equal_N_FDRE                                               |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT1                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT2                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT3                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward1_LUT4                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT1                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT2                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT3                                                   |    <0.001 |
|                     Using_FPGA.Res_Forward2_LUT4                                                   |    <0.001 |
|                     Using_FPGA.Use_Reg_Neg_DI_FDRE                                                 |    <0.001 |
|                     Using_FPGA.Use_Reg_Neg_S_FDRE                                                  |    <0.001 |
|                     Using_FPGA.Using_Breakable_Pipe.OpSel1_SPR_MUXCY_1                             |     0.000 |
|                     Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_1                              |    <0.001 |
|                     Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_2                              |     0.000 |
|                     Using_FPGA.Using_Breakable_Pipe.Take_Intr_MUXCY_3                              |    <0.001 |
|                     Using_FPGA.clean_iReady_MuxCY                                                  |    <0.001 |
|                     Using_FPGA.force_di1_LUT3                                                      |    <0.001 |
|                     Using_FPGA.force_di2_LUT4                                                      |    <0.001 |
|                     Using_FPGA.force_jump1_LUT3                                                    |    <0.001 |
|                     Using_FPGA.force_jump2_LUT4                                                    |    <0.001 |
|                     Using_FPGA.iFetch_MuxCY_1                                                      |     0.000 |
|                     Using_FPGA.iFetch_MuxCY_2                                                      |    <0.001 |
|                     Using_FPGA.of_PipeRun_MuxCY_1                                                  |    <0.001 |
|                     Using_FPGA.of_PipeRun_Select_LUT4                                              |    <0.001 |
|                     Using_FPGA.of_PipeRun_without_dready_LUT4                                      |    <0.001 |
|                     write_Reg_I_LUT                                                                |    <0.001 |
|                 Reset_DFF                                                                          |    <0.001 |
|           U_COMMON_REGS                                                                            |     0.003 |
|             U_XSDB_SLAVE                                                                           |    <0.001 |
|             reg_10000                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10001                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10002                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10003                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10004                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10005                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10006                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10007                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10008                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10009                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000a                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000b                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000d                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000e                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_1000f                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10011                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10012                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10013                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10014                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10015                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10016                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10017                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10018                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10019                                                                              |    <0.001 |
|               I_EN_STAT_EQ1.U_STAT                                                                 |    <0.001 |
|             reg_10020                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10021                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10022                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10023                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10024                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10025                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10026                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10027                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10028                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_10029                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002a                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002b                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002c                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002d                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002e                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|             reg_1002f                                                                              |    <0.001 |
|               I_EN_CTL_EQ1.U_CTL                                                                   |    <0.001 |
|           i_ibert_lib_v1_0_5_mbio2xsdb                                                             |    <0.001 |
|           u_clocking                                                                               |    <0.001 |
|   u_ibufgds                                                                                        |     0.003 |
+----------------------------------------------------------------------------------------------------+-----------+


