$date
	Sun Oct 23 02:51:18 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#757284
b101 !
1"
#757286
b101 &
b101 %
1$
#757287
0"
#757290
b10000 &
b10000 %
#757294
b1000 &
b1000 %
#757298
b100 &
b100 %
#757302
b10 &
b10 %
#757306
b1 &
b1 %
1#
#757310
b0 &
0#
b0 %
0$
#1764866
b10111 &
b10111 %
1$
b10111 !
1"
#1764867
0"
#1764870
b1000110 &
b1000110 %
#1764874
b100011 &
b100011 %
#1764878
b1101010 &
b1101010 %
#1764882
b110101 &
b110101 %
#1764886
b10100000 &
b10100000 %
#1764890
b1010000 &
b1010000 %
#1764894
b101000 &
b101000 %
#1764898
b10100 &
b10100 %
#1764902
b1010 &
b1010 %
#1764906
b101 &
b101 %
#1764910
b10000 &
b10000 %
#1764914
b1000 &
b1000 %
#1764918
b100 &
b100 %
#1764922
b10 &
b10 %
#1764926
b1 &
1#
b1 %
#1764930
b0 &
b0 %
0#
0$
#2763558
b1000 &
b1000 %
1$
b1000 !
1"
#2763559
0"
#2763562
b100 &
b100 %
#2763566
b10 &
b10 %
#2763570
b1 &
b1 %
1#
#2763574
b0 &
0#
b0 %
0$
#4500012
