Folder `dns-anomaly-arty-a7` can be imported directly to Vivado 2020.2. This project includes constraints for Digilent Arty Artix-7 35 board.

Folder `spartan3e/dns-anomaly` contains old project ran to Spartan 3E starter kit.

`pre-project.zip` includes couple of test projects developed (LCD/adder) before the impl of actual project.

DNS-Anomaly Arty A7 project

Testbench / Simulation sources are availabe in "Simulation-Only Sources" section in Vivado, with `test_main.vhd` being the top module.
Enable / Disable test suites by commenting (out) VHDL procedure calls in `test_main.vhd`

HDL Design Sources are availabe in `xil_defaultlib` with `main.vhd` as the top module. Use `arty-a7.xdc` as the default constraint file for the Digilent Arty Artix-7 35 (xc7a35ticsg324-1L) board. When debugging with ILA, use `arty-a7-debug.xdc` instead.

NOTE : Set `o.vhd`, GENERIC `g_reply_mac` to the interface MAC FPGA is responding to.
