<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>Octeon Software Development Kit: cvmx-mixx-defs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>File&nbsp;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
<h1>cvmx-mixx-defs.h</h1><a href="cvmx-mixx-defs_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">/***********************license start***************</span>
<a name="l00002"></a>00002 <span class="comment"> * Copyright (c) 2003-2017  Cavium Inc. (support@cavium.com). All rights</span>
<a name="l00003"></a>00003 <span class="comment"> * reserved.</span>
<a name="l00004"></a>00004 <span class="comment"> *</span>
<a name="l00005"></a>00005 <span class="comment"> *</span>
<a name="l00006"></a>00006 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00007"></a>00007 <span class="comment"> * modification, are permitted provided that the following conditions are</span>
<a name="l00008"></a>00008 <span class="comment"> * met:</span>
<a name="l00009"></a>00009 <span class="comment"> *</span>
<a name="l00010"></a>00010 <span class="comment"> *   * Redistributions of source code must retain the above copyright</span>
<a name="l00011"></a>00011 <span class="comment"> *     notice, this list of conditions and the following disclaimer.</span>
<a name="l00012"></a>00012 <span class="comment"> *</span>
<a name="l00013"></a>00013 <span class="comment"> *   * Redistributions in binary form must reproduce the above</span>
<a name="l00014"></a>00014 <span class="comment"> *     copyright notice, this list of conditions and the following</span>
<a name="l00015"></a>00015 <span class="comment"> *     disclaimer in the documentation and/or other materials provided</span>
<a name="l00016"></a>00016 <span class="comment"> *     with the distribution.</span>
<a name="l00017"></a>00017 <span class="comment"></span>
<a name="l00018"></a>00018 <span class="comment"> *   * Neither the name of Cavium Inc. nor the names of</span>
<a name="l00019"></a>00019 <span class="comment"> *     its contributors may be used to endorse or promote products</span>
<a name="l00020"></a>00020 <span class="comment"> *     derived from this software without specific prior written</span>
<a name="l00021"></a>00021 <span class="comment"> *     permission.</span>
<a name="l00022"></a>00022 <span class="comment"></span>
<a name="l00023"></a>00023 <span class="comment"> * This Software, including technical data, may be subject to U.S. export  control</span>
<a name="l00024"></a>00024 <span class="comment"> * laws, including the U.S. Export Administration Act and its  associated</span>
<a name="l00025"></a>00025 <span class="comment"> * regulations, and may be subject to export or import  regulations in other</span>
<a name="l00026"></a>00026 <span class="comment"> * countries.</span>
<a name="l00027"></a>00027 <span class="comment"></span>
<a name="l00028"></a>00028 <span class="comment"> * TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED &quot;AS IS&quot;</span>
<a name="l00029"></a>00029 <span class="comment"> * AND WITH ALL FAULTS AND CAVIUM INC. MAKES NO PROMISES, REPRESENTATIONS OR</span>
<a name="l00030"></a>00030 <span class="comment"> * WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO</span>
<a name="l00031"></a>00031 <span class="comment"> * THE SOFTWARE, INCLUDING ITS CONDITION, ITS CONFORMITY TO ANY REPRESENTATION OR</span>
<a name="l00032"></a>00032 <span class="comment"> * DESCRIPTION, OR THE EXISTENCE OF ANY LATENT OR PATENT DEFECTS, AND CAVIUM</span>
<a name="l00033"></a>00033 <span class="comment"> * SPECIFICALLY DISCLAIMS ALL IMPLIED (IF ANY) WARRANTIES OF TITLE,</span>
<a name="l00034"></a>00034 <span class="comment"> * MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE, LACK OF</span>
<a name="l00035"></a>00035 <span class="comment"> * VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION OR</span>
<a name="l00036"></a>00036 <span class="comment"> * CORRESPONDENCE TO DESCRIPTION. THE ENTIRE  RISK ARISING OUT OF USE OR</span>
<a name="l00037"></a>00037 <span class="comment"> * PERFORMANCE OF THE SOFTWARE LIES WITH YOU.</span>
<a name="l00038"></a>00038 <span class="comment"> ***********************license end**************************************/</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="comment"></span>
<a name="l00041"></a>00041 <span class="comment">/**</span>
<a name="l00042"></a>00042 <span class="comment"> * cvmx-mixx-defs.h</span>
<a name="l00043"></a>00043 <span class="comment"> *</span>
<a name="l00044"></a>00044 <span class="comment"> * Configuration and status register (CSR) type definitions for</span>
<a name="l00045"></a>00045 <span class="comment"> * Octeon mixx.</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * This file is auto generated. Do not edit.</span>
<a name="l00048"></a>00048 <span class="comment"> *</span>
<a name="l00049"></a>00049 <span class="comment"> * &lt;hr&gt;$Revision$&lt;hr&gt;</span>
<a name="l00050"></a>00050 <span class="comment"> *</span>
<a name="l00051"></a>00051 <span class="comment"> */</span>
<a name="l00052"></a>00052 <span class="preprocessor">#ifndef __CVMX_MIXX_DEFS_H__</span>
<a name="l00053"></a>00053 <span class="preprocessor"></span><span class="preprocessor">#define __CVMX_MIXX_DEFS_H__</span>
<a name="l00054"></a>00054 <span class="preprocessor"></span>
<a name="l00055"></a>00055 <span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00056"></a>00056 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#a1b79d8a4fc3f590473507d1b1e16f6dd" title="cvmx-mixx-defs.h">CVMX_MIXX_BIST</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00057"></a>00057 {
<a name="l00058"></a>00058     <span class="keywordflow">if</span> (!(
<a name="l00059"></a>00059           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00060"></a>00060           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00061"></a>00061           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00062"></a>00062           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00063"></a>00063           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00064"></a>00064           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00065"></a>00065           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00066"></a>00066           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00067"></a>00067           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00068"></a>00068           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00069"></a>00069         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_BIST(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00070"></a>00070     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100078ull) + ((offset) &amp; 1) * 2048;
<a name="l00071"></a>00071 }
<a name="l00072"></a>00072 <span class="preprocessor">#else</span>
<a name="l00073"></a><a class="code" href="cvmx-mixx-defs_8h.html#a1b79d8a4fc3f590473507d1b1e16f6dd">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_BIST(offset) (CVMX_ADD_IO_SEG(0x0001070000100078ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00075"></a>00075 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#a705068b2362c4df39fa5b6fcd40589a8">CVMX_MIXX_CTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00077"></a>00077 {
<a name="l00078"></a>00078     <span class="keywordflow">if</span> (!(
<a name="l00079"></a>00079           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00080"></a>00080           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00081"></a>00081           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00082"></a>00082           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00083"></a>00083           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00084"></a>00084           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00085"></a>00085           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00086"></a>00086           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00087"></a>00087           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00088"></a>00088           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00089"></a>00089         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_CTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00090"></a>00090     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100020ull) + ((offset) &amp; 1) * 2048;
<a name="l00091"></a>00091 }
<a name="l00092"></a>00092 <span class="preprocessor">#else</span>
<a name="l00093"></a><a class="code" href="cvmx-mixx-defs_8h.html#a705068b2362c4df39fa5b6fcd40589a8">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_CTL(offset) (CVMX_ADD_IO_SEG(0x0001070000100020ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#a40164fca291ddc1562c04cf15cd095d4">CVMX_MIXX_INTENA</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00097"></a>00097 {
<a name="l00098"></a>00098     <span class="keywordflow">if</span> (!(
<a name="l00099"></a>00099           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00100"></a>00100           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00101"></a>00101           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00102"></a>00102           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00103"></a>00103           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00104"></a>00104           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0)))))
<a name="l00105"></a>00105         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_INTENA(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00106"></a>00106     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100050ull) + ((offset) &amp; 1) * 2048;
<a name="l00107"></a>00107 }
<a name="l00108"></a>00108 <span class="preprocessor">#else</span>
<a name="l00109"></a><a class="code" href="cvmx-mixx-defs_8h.html#a40164fca291ddc1562c04cf15cd095d4">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_INTENA(offset) (CVMX_ADD_IO_SEG(0x0001070000100050ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00111"></a>00111 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#aed14f269dc0b8ac66ac0bf06e3887602">CVMX_MIXX_IRCNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00113"></a>00113 {
<a name="l00114"></a>00114     <span class="keywordflow">if</span> (!(
<a name="l00115"></a>00115           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00116"></a>00116           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00117"></a>00117           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00118"></a>00118           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00119"></a>00119           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00120"></a>00120           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00121"></a>00121           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00122"></a>00122           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00123"></a>00123           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00124"></a>00124           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00125"></a>00125         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_IRCNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00126"></a>00126     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100030ull) + ((offset) &amp; 1) * 2048;
<a name="l00127"></a>00127 }
<a name="l00128"></a>00128 <span class="preprocessor">#else</span>
<a name="l00129"></a><a class="code" href="cvmx-mixx-defs_8h.html#aed14f269dc0b8ac66ac0bf06e3887602">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_IRCNT(offset) (CVMX_ADD_IO_SEG(0x0001070000100030ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#aba3ab879b304d48ecac4587406911af0">CVMX_MIXX_IRHWM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00133"></a>00133 {
<a name="l00134"></a>00134     <span class="keywordflow">if</span> (!(
<a name="l00135"></a>00135           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00136"></a>00136           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00137"></a>00137           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00138"></a>00138           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00139"></a>00139           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00140"></a>00140           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00141"></a>00141           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00142"></a>00142           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00143"></a>00143           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00144"></a>00144           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00145"></a>00145         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_IRHWM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00146"></a>00146     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100028ull) + ((offset) &amp; 1) * 2048;
<a name="l00147"></a>00147 }
<a name="l00148"></a>00148 <span class="preprocessor">#else</span>
<a name="l00149"></a><a class="code" href="cvmx-mixx-defs_8h.html#aba3ab879b304d48ecac4587406911af0">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_IRHWM(offset) (CVMX_ADD_IO_SEG(0x0001070000100028ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00150"></a>00150 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#af841d6f48562bb90357e97c7daacf5da">CVMX_MIXX_IRING1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00153"></a>00153 {
<a name="l00154"></a>00154     <span class="keywordflow">if</span> (!(
<a name="l00155"></a>00155           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00156"></a>00156           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00157"></a>00157           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00158"></a>00158           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00159"></a>00159           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00160"></a>00160           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00161"></a>00161           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00162"></a>00162           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00163"></a>00163           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00164"></a>00164           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00165"></a>00165         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_IRING1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00166"></a>00166     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100010ull) + ((offset) &amp; 1) * 2048;
<a name="l00167"></a>00167 }
<a name="l00168"></a>00168 <span class="preprocessor">#else</span>
<a name="l00169"></a><a class="code" href="cvmx-mixx-defs_8h.html#af841d6f48562bb90357e97c7daacf5da">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_IRING1(offset) (CVMX_ADD_IO_SEG(0x0001070000100010ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00170"></a>00170 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00171"></a>00171 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00172"></a>00172 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#a3d1ef7f4ed8a1b5e859694959af5b66a">CVMX_MIXX_IRING2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00173"></a>00173 {
<a name="l00174"></a>00174     <span class="keywordflow">if</span> (!(
<a name="l00175"></a>00175           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00176"></a>00176           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00177"></a>00177           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00178"></a>00178           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00179"></a>00179           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00180"></a>00180           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00181"></a>00181           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00182"></a>00182           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00183"></a>00183           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00184"></a>00184           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00185"></a>00185         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_IRING2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00186"></a>00186     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100018ull) + ((offset) &amp; 1) * 2048;
<a name="l00187"></a>00187 }
<a name="l00188"></a>00188 <span class="preprocessor">#else</span>
<a name="l00189"></a><a class="code" href="cvmx-mixx-defs_8h.html#a3d1ef7f4ed8a1b5e859694959af5b66a">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_IRING2(offset) (CVMX_ADD_IO_SEG(0x0001070000100018ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00190"></a>00190 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00191"></a>00191 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00192"></a>00192 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#a0b5927b49ace159af7c3058529e6a4f8">CVMX_MIXX_ISR</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00193"></a>00193 {
<a name="l00194"></a>00194     <span class="keywordflow">if</span> (!(
<a name="l00195"></a>00195           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00196"></a>00196           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00197"></a>00197           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00198"></a>00198           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00199"></a>00199           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00200"></a>00200           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00201"></a>00201           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00202"></a>00202           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00203"></a>00203           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00204"></a>00204           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00205"></a>00205         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_ISR(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00206"></a>00206     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100048ull) + ((offset) &amp; 1) * 2048;
<a name="l00207"></a>00207 }
<a name="l00208"></a>00208 <span class="preprocessor">#else</span>
<a name="l00209"></a><a class="code" href="cvmx-mixx-defs_8h.html#a0b5927b49ace159af7c3058529e6a4f8">00209</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_ISR(offset) (CVMX_ADD_IO_SEG(0x0001070000100048ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00210"></a>00210 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00211"></a>00211 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00212"></a>00212 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#a031470215441fbb1afee7bfe090d894c">CVMX_MIXX_ISR_W1S</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00213"></a>00213 {
<a name="l00214"></a>00214     <span class="keywordflow">if</span> (!(
<a name="l00215"></a>00215           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00216"></a>00216           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00217"></a>00217           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00218"></a>00218         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_ISR_W1S(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00219"></a>00219     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100050ull) + ((offset) &amp; 1) * 2048;
<a name="l00220"></a>00220 }
<a name="l00221"></a>00221 <span class="preprocessor">#else</span>
<a name="l00222"></a><a class="code" href="cvmx-mixx-defs_8h.html#a031470215441fbb1afee7bfe090d894c">00222</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_ISR_W1S(offset) (CVMX_ADD_IO_SEG(0x0001070000100050ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00223"></a>00223 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00224"></a>00224 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00225"></a>00225 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#a30074ec5243dc51b2fbc9f45d23c841d">CVMX_MIXX_ORCNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00226"></a>00226 {
<a name="l00227"></a>00227     <span class="keywordflow">if</span> (!(
<a name="l00228"></a>00228           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00229"></a>00229           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00230"></a>00230           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00231"></a>00231           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00232"></a>00232           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00233"></a>00233           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00234"></a>00234           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00235"></a>00235           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00236"></a>00236           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00237"></a>00237           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00238"></a>00238         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_ORCNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00239"></a>00239     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100040ull) + ((offset) &amp; 1) * 2048;
<a name="l00240"></a>00240 }
<a name="l00241"></a>00241 <span class="preprocessor">#else</span>
<a name="l00242"></a><a class="code" href="cvmx-mixx-defs_8h.html#a30074ec5243dc51b2fbc9f45d23c841d">00242</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_ORCNT(offset) (CVMX_ADD_IO_SEG(0x0001070000100040ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00243"></a>00243 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00244"></a>00244 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00245"></a>00245 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#a1b74d0f2582b63aac53423496d359567">CVMX_MIXX_ORHWM</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00246"></a>00246 {
<a name="l00247"></a>00247     <span class="keywordflow">if</span> (!(
<a name="l00248"></a>00248           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00249"></a>00249           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00250"></a>00250           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00251"></a>00251           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00252"></a>00252           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00253"></a>00253           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00254"></a>00254           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00255"></a>00255           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00256"></a>00256           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00257"></a>00257           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00258"></a>00258         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_ORHWM(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00259"></a>00259     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100038ull) + ((offset) &amp; 1) * 2048;
<a name="l00260"></a>00260 }
<a name="l00261"></a>00261 <span class="preprocessor">#else</span>
<a name="l00262"></a><a class="code" href="cvmx-mixx-defs_8h.html#a1b74d0f2582b63aac53423496d359567">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_ORHWM(offset) (CVMX_ADD_IO_SEG(0x0001070000100038ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00263"></a>00263 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00265"></a>00265 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#a6fdb20f38189ae9fa1550e3e5d0749fb">CVMX_MIXX_ORING1</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00266"></a>00266 {
<a name="l00267"></a>00267     <span class="keywordflow">if</span> (!(
<a name="l00268"></a>00268           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00269"></a>00269           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00270"></a>00270           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00271"></a>00271           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00272"></a>00272           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00273"></a>00273           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00274"></a>00274           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00275"></a>00275           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00276"></a>00276           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00277"></a>00277           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00278"></a>00278         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_ORING1(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00279"></a>00279     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100000ull) + ((offset) &amp; 1) * 2048;
<a name="l00280"></a>00280 }
<a name="l00281"></a>00281 <span class="preprocessor">#else</span>
<a name="l00282"></a><a class="code" href="cvmx-mixx-defs_8h.html#a6fdb20f38189ae9fa1550e3e5d0749fb">00282</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_ORING1(offset) (CVMX_ADD_IO_SEG(0x0001070000100000ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00283"></a>00283 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00284"></a>00284 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00285"></a>00285 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#a84489c9480cb1d1de165aba4685991fa">CVMX_MIXX_ORING2</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00286"></a>00286 {
<a name="l00287"></a>00287     <span class="keywordflow">if</span> (!(
<a name="l00288"></a>00288           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00289"></a>00289           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00290"></a>00290           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00291"></a>00291           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00292"></a>00292           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00293"></a>00293           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00294"></a>00294           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00295"></a>00295           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00296"></a>00296           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00297"></a>00297           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00298"></a>00298         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_ORING2(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00299"></a>00299     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100008ull) + ((offset) &amp; 1) * 2048;
<a name="l00300"></a>00300 }
<a name="l00301"></a>00301 <span class="preprocessor">#else</span>
<a name="l00302"></a><a class="code" href="cvmx-mixx-defs_8h.html#a84489c9480cb1d1de165aba4685991fa">00302</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_ORING2(offset) (CVMX_ADD_IO_SEG(0x0001070000100008ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00304"></a>00304 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00305"></a>00305 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#a2c63543cb0aa7dd6c3c68a3c1e44b6e7">CVMX_MIXX_REMCNT</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00306"></a>00306 {
<a name="l00307"></a>00307     <span class="keywordflow">if</span> (!(
<a name="l00308"></a>00308           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab2f0e30e085a78717a2b98c3349c221c">OCTEON_CN52XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00309"></a>00309           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#aecde4ceb9a18f483ac910431675fd946">OCTEON_CN56XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00310"></a>00310           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00311"></a>00311           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00312"></a>00312           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00313"></a>00313           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00314"></a>00314           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00315"></a>00315           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00316"></a>00316           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00317"></a>00317           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00318"></a>00318         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_REMCNT(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00319"></a>00319     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100058ull) + ((offset) &amp; 1) * 2048;
<a name="l00320"></a>00320 }
<a name="l00321"></a>00321 <span class="preprocessor">#else</span>
<a name="l00322"></a><a class="code" href="cvmx-mixx-defs_8h.html#a2c63543cb0aa7dd6c3c68a3c1e44b6e7">00322</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_REMCNT(offset) (CVMX_ADD_IO_SEG(0x0001070000100058ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00323"></a>00323 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00324"></a>00324 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00325"></a>00325 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#af709ad149624771e8a767cbc1abdaf7e">CVMX_MIXX_TSCTL</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00326"></a>00326 {
<a name="l00327"></a>00327     <span class="keywordflow">if</span> (!(
<a name="l00328"></a>00328           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00329"></a>00329           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00330"></a>00330           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00331"></a>00331           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00332"></a>00332           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00333"></a>00333           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00334"></a>00334           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00335"></a>00335           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00336"></a>00336         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_TSCTL(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00337"></a>00337     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100068ull) + ((offset) &amp; 1) * 2048;
<a name="l00338"></a>00338 }
<a name="l00339"></a>00339 <span class="preprocessor">#else</span>
<a name="l00340"></a><a class="code" href="cvmx-mixx-defs_8h.html#af709ad149624771e8a767cbc1abdaf7e">00340</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_TSCTL(offset) (CVMX_ADD_IO_SEG(0x0001070000100068ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00341"></a>00341 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span><span class="preprocessor">#if CVMX_ENABLE_CSR_ADDRESS_CHECKING</span>
<a name="l00343"></a>00343 <span class="preprocessor"></span><span class="keyword">static</span> <span class="keyword">inline</span> uint64_t <a class="code" href="cvmx-mixx-defs_8h.html#a1c962de374d89fb7e5a0f8e3b14a3784">CVMX_MIXX_TSTAMP</a>(<span class="keywordtype">unsigned</span> <span class="keywordtype">long</span> offset)
<a name="l00344"></a>00344 {
<a name="l00345"></a>00345     <span class="keywordflow">if</span> (!(
<a name="l00346"></a>00346           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ab849fb8bda594d4c1275287f68b88554">OCTEON_CN61XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00347"></a>00347           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#abb97cd7c44ccb5ee37f46bb8150f31bd">OCTEON_CN63XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00348"></a>00348           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ac706c25d6531943d1620567d07897b8c">OCTEON_CN66XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00349"></a>00349           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#ad28aa505bb4f34bb5f894ca14a8b7ba3">OCTEON_CN68XX</a>) &amp;&amp; ((offset == 0))) ||
<a name="l00350"></a>00350           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a3018e90a8278d961f5f829b40c36b0ae">OCTEON_CN73XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00351"></a>00351           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a1deef61f201401bab191e2ab4a1d05a6">OCTEON_CN78XX</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00352"></a>00352           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a08ed81b882487e00ca2a6577bb41a8fc">OCTEON_CN78XX_PASS1_X</a>) &amp;&amp; ((offset &lt;= 1))) ||
<a name="l00353"></a>00353           (<a class="code" href="octeon-model_8h.html#a9234ac9e9f35fafd7fe5eedd37c9b552">OCTEON_IS_MODEL</a>(<a class="code" href="octeon-model_8h.html#a40a5b22bfd5e1eefdaa689463f9a8d30">OCTEON_CNF75XX</a>) &amp;&amp; ((offset &lt;= 1)))))
<a name="l00354"></a>00354         <a class="code" href="cvmx-warn_8c.html#ad8a436925543d29fb83b5d0e1306e6c9">cvmx_warn</a>(<span class="stringliteral">&quot;CVMX_MIXX_TSTAMP(%lu) is invalid on this chip\n&quot;</span>, offset);
<a name="l00355"></a>00355     <span class="keywordflow">return</span> <a class="code" href="cvmx-address_8h.html#a854d4aabd13cb90da4719c657aec6a47">CVMX_ADD_IO_SEG</a>(0x0001070000100060ull) + ((offset) &amp; 1) * 2048;
<a name="l00356"></a>00356 }
<a name="l00357"></a>00357 <span class="preprocessor">#else</span>
<a name="l00358"></a><a class="code" href="cvmx-mixx-defs_8h.html#a1c962de374d89fb7e5a0f8e3b14a3784">00358</a> <span class="preprocessor"></span><span class="preprocessor">#define CVMX_MIXX_TSTAMP(offset) (CVMX_ADD_IO_SEG(0x0001070000100060ull) + ((offset) &amp; 1) * 2048)</span>
<a name="l00359"></a>00359 <span class="preprocessor"></span><span class="preprocessor">#endif</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span><span class="comment"></span>
<a name="l00361"></a>00361 <span class="comment">/**</span>
<a name="l00362"></a>00362 <span class="comment"> * cvmx_mix#_bist</span>
<a name="l00363"></a>00363 <span class="comment"> *</span>
<a name="l00364"></a>00364 <span class="comment"> * This register contains the BIST status for the MIX memories: 0 = pass or never run, 1 = fail.</span>
<a name="l00365"></a>00365 <span class="comment"> *</span>
<a name="l00366"></a>00366 <span class="comment"> */</span>
<a name="l00367"></a><a class="code" href="unioncvmx__mixx__bist.html">00367</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__bist.html" title="cvmx_mix::_bist">cvmx_mixx_bist</a> {
<a name="l00368"></a><a class="code" href="unioncvmx__mixx__bist.html#a24b219a5904c6831da2e9009ee672d6a">00368</a>     uint64_t <a class="code" href="unioncvmx__mixx__bist.html#a24b219a5904c6831da2e9009ee672d6a">u64</a>;
<a name="l00369"></a><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html">00369</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html">cvmx_mixx_bist_s</a> {
<a name="l00370"></a>00370 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00371"></a>00371 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#a2ada1339cb21558cb8515b42143115d4">reserved_6_63</a>                : 58;
<a name="l00372"></a>00372     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#a5869312a024d0a5011c3b592a5570349">opfdat</a>                       : 1;  <span class="comment">/**&lt; BIST results for AGO OPF buffer RAM. */</span>
<a name="l00373"></a>00373     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#ae8d788f8f5e0e671841edc765933cdb9">mrgdat</a>                       : 1;  <span class="comment">/**&lt; BIST results for AGI MRG buffer RAM. */</span>
<a name="l00374"></a>00374     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#a5e745c1a145c2e59ec72d662fe5303bf">mrqdat</a>                       : 1;  <span class="comment">/**&lt; BIST results for NBR CSR RDREQ RAM. */</span>
<a name="l00375"></a>00375     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#a676b0bab8950f2e66f5ad22f773e96b2">ipfdat</a>                       : 1;  <span class="comment">/**&lt; BIST results for MIX inbound packet RAM. */</span>
<a name="l00376"></a>00376     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#aa367c80fca74749b30a4116ee0c8bb38">irfdat</a>                       : 1;  <span class="comment">/**&lt; BIST results for MIX I-Ring entry RAM. */</span>
<a name="l00377"></a>00377     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#aad70dd0989b2b3078e0fc5188c0cc69b">orfdat</a>                       : 1;  <span class="comment">/**&lt; BIST results for MIX O-Ring entry RAM. */</span>
<a name="l00378"></a>00378 <span class="preprocessor">#else</span>
<a name="l00379"></a><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#aad70dd0989b2b3078e0fc5188c0cc69b">00379</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#aad70dd0989b2b3078e0fc5188c0cc69b">orfdat</a>                       : 1;
<a name="l00380"></a><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#aa367c80fca74749b30a4116ee0c8bb38">00380</a>     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#aa367c80fca74749b30a4116ee0c8bb38">irfdat</a>                       : 1;
<a name="l00381"></a><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#a676b0bab8950f2e66f5ad22f773e96b2">00381</a>     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#a676b0bab8950f2e66f5ad22f773e96b2">ipfdat</a>                       : 1;
<a name="l00382"></a><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#a5e745c1a145c2e59ec72d662fe5303bf">00382</a>     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#a5e745c1a145c2e59ec72d662fe5303bf">mrqdat</a>                       : 1;
<a name="l00383"></a><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#ae8d788f8f5e0e671841edc765933cdb9">00383</a>     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#ae8d788f8f5e0e671841edc765933cdb9">mrgdat</a>                       : 1;
<a name="l00384"></a><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#a5869312a024d0a5011c3b592a5570349">00384</a>     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#a5869312a024d0a5011c3b592a5570349">opfdat</a>                       : 1;
<a name="l00385"></a><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#a2ada1339cb21558cb8515b42143115d4">00385</a>     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html#a2ada1339cb21558cb8515b42143115d4">reserved_6_63</a>                : 58;
<a name="l00386"></a>00386 <span class="preprocessor">#endif</span>
<a name="l00387"></a>00387 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__bist.html#aa5f1c95b3a3039d3327f6dcb4a1007b3">s</a>;
<a name="l00388"></a><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html">00388</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html">cvmx_mixx_bist_cn52xx</a> {
<a name="l00389"></a>00389 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#ae6cd78aaeb205d7380614cdc92becb0f">reserved_4_63</a>                : 60;
<a name="l00391"></a>00391     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#ab1979d5e3a1ec96959745b4cf3ac1c00">mrqdat</a>                       : 1;  <span class="comment">/**&lt; Bist Results for NBR CSR RdReq RAM</span>
<a name="l00392"></a>00392 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00393"></a>00393 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00394"></a>00394     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#af95207ca80a7b90458f2befbb8fa750c">ipfdat</a>                       : 1;  <span class="comment">/**&lt; Bist Results for MIX Inbound Packet RAM</span>
<a name="l00395"></a>00395 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00396"></a>00396 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00397"></a>00397     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#aa4026d1ad152295865eaba9af06f9ad0">irfdat</a>                       : 1;  <span class="comment">/**&lt; Bist Results for MIX I-Ring Entry RAM</span>
<a name="l00398"></a>00398 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00399"></a>00399 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00400"></a>00400     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#a60001896c88d7030caaa4f32e9ae6048">orfdat</a>                       : 1;  <span class="comment">/**&lt; Bist Results for MIX O-Ring Entry RAM</span>
<a name="l00401"></a>00401 <span class="comment">                                                         - 0: GOOD (or bist in progress/never run)</span>
<a name="l00402"></a>00402 <span class="comment">                                                         - 1: BAD */</span>
<a name="l00403"></a>00403 <span class="preprocessor">#else</span>
<a name="l00404"></a><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#a60001896c88d7030caaa4f32e9ae6048">00404</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#a60001896c88d7030caaa4f32e9ae6048">orfdat</a>                       : 1;
<a name="l00405"></a><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#aa4026d1ad152295865eaba9af06f9ad0">00405</a>     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#aa4026d1ad152295865eaba9af06f9ad0">irfdat</a>                       : 1;
<a name="l00406"></a><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#af95207ca80a7b90458f2befbb8fa750c">00406</a>     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#af95207ca80a7b90458f2befbb8fa750c">ipfdat</a>                       : 1;
<a name="l00407"></a><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#ab1979d5e3a1ec96959745b4cf3ac1c00">00407</a>     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#ab1979d5e3a1ec96959745b4cf3ac1c00">mrqdat</a>                       : 1;
<a name="l00408"></a><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#ae6cd78aaeb205d7380614cdc92becb0f">00408</a>     uint64_t <a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html#ae6cd78aaeb205d7380614cdc92becb0f">reserved_4_63</a>                : 60;
<a name="l00409"></a>00409 <span class="preprocessor">#endif</span>
<a name="l00410"></a>00410 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__bist.html#a94d06ca5ca3a40722fcc4b03d6757d26">cn52xx</a>;
<a name="l00411"></a><a class="code" href="unioncvmx__mixx__bist.html#a028fc9ae6b4bc3617842e68d02b571a9">00411</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html">cvmx_mixx_bist_cn52xx</a>          <a class="code" href="unioncvmx__mixx__bist.html#a028fc9ae6b4bc3617842e68d02b571a9">cn52xxp1</a>;
<a name="l00412"></a><a class="code" href="unioncvmx__mixx__bist.html#a4d5461ed00644203390e8ae428386067">00412</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html">cvmx_mixx_bist_cn52xx</a>          <a class="code" href="unioncvmx__mixx__bist.html#a4d5461ed00644203390e8ae428386067">cn56xx</a>;
<a name="l00413"></a><a class="code" href="unioncvmx__mixx__bist.html#a05e98f0dd878a34b15b13645ad979145">00413</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__cn52xx.html">cvmx_mixx_bist_cn52xx</a>          <a class="code" href="unioncvmx__mixx__bist.html#a05e98f0dd878a34b15b13645ad979145">cn56xxp1</a>;
<a name="l00414"></a><a class="code" href="unioncvmx__mixx__bist.html#a58166c88021459063d2d8115e2bd7af3">00414</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html">cvmx_mixx_bist_s</a>               <a class="code" href="unioncvmx__mixx__bist.html#a58166c88021459063d2d8115e2bd7af3">cn61xx</a>;
<a name="l00415"></a><a class="code" href="unioncvmx__mixx__bist.html#a063a5ea599737bc6cb462f28d541a30f">00415</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html">cvmx_mixx_bist_s</a>               <a class="code" href="unioncvmx__mixx__bist.html#a063a5ea599737bc6cb462f28d541a30f">cn63xx</a>;
<a name="l00416"></a><a class="code" href="unioncvmx__mixx__bist.html#a0a4c955e35645f7d05b9fd4eb304ca3d">00416</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html">cvmx_mixx_bist_s</a>               <a class="code" href="unioncvmx__mixx__bist.html#a0a4c955e35645f7d05b9fd4eb304ca3d">cn63xxp1</a>;
<a name="l00417"></a><a class="code" href="unioncvmx__mixx__bist.html#a13097b4b28c9a146265d1696b3225ac1">00417</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html">cvmx_mixx_bist_s</a>               <a class="code" href="unioncvmx__mixx__bist.html#a13097b4b28c9a146265d1696b3225ac1">cn66xx</a>;
<a name="l00418"></a><a class="code" href="unioncvmx__mixx__bist.html#a1348a9ca590d3e24f10403f40aff2755">00418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html">cvmx_mixx_bist_s</a>               <a class="code" href="unioncvmx__mixx__bist.html#a1348a9ca590d3e24f10403f40aff2755">cn68xx</a>;
<a name="l00419"></a><a class="code" href="unioncvmx__mixx__bist.html#a01c2872d89c6ebd6e7addf223c51cedb">00419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html">cvmx_mixx_bist_s</a>               <a class="code" href="unioncvmx__mixx__bist.html#a01c2872d89c6ebd6e7addf223c51cedb">cn68xxp1</a>;
<a name="l00420"></a><a class="code" href="unioncvmx__mixx__bist.html#a231571d0e1a0b49b69b03f537d9fc74d">00420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html">cvmx_mixx_bist_s</a>               <a class="code" href="unioncvmx__mixx__bist.html#a231571d0e1a0b49b69b03f537d9fc74d">cn73xx</a>;
<a name="l00421"></a><a class="code" href="unioncvmx__mixx__bist.html#a689245fd64831f24ccc61e7d068a46ed">00421</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html">cvmx_mixx_bist_s</a>               <a class="code" href="unioncvmx__mixx__bist.html#a689245fd64831f24ccc61e7d068a46ed">cn78xx</a>;
<a name="l00422"></a><a class="code" href="unioncvmx__mixx__bist.html#a0332cfdf0f740391e50b9c1e5630685e">00422</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html">cvmx_mixx_bist_s</a>               <a class="code" href="unioncvmx__mixx__bist.html#a0332cfdf0f740391e50b9c1e5630685e">cn78xxp1</a>;
<a name="l00423"></a><a class="code" href="unioncvmx__mixx__bist.html#ab022257d69f345b062c369fffe290453">00423</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__bist_1_1cvmx__mixx__bist__s.html">cvmx_mixx_bist_s</a>               <a class="code" href="unioncvmx__mixx__bist.html#ab022257d69f345b062c369fffe290453">cnf75xx</a>;
<a name="l00424"></a>00424 };
<a name="l00425"></a><a class="code" href="cvmx-mixx-defs_8h.html#a6ddf16499401b50cb95a9b57c4d1c2d8">00425</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__bist.html" title="cvmx_mix::_bist">cvmx_mixx_bist</a> <a class="code" href="unioncvmx__mixx__bist.html" title="cvmx_mix::_bist">cvmx_mixx_bist_t</a>;
<a name="l00426"></a>00426 <span class="comment"></span>
<a name="l00427"></a>00427 <span class="comment">/**</span>
<a name="l00428"></a>00428 <span class="comment"> * cvmx_mix#_ctl</span>
<a name="l00429"></a>00429 <span class="comment"> *</span>
<a name="l00430"></a>00430 <span class="comment"> * MIX_CTL = MIX Control Register</span>
<a name="l00431"></a>00431 <span class="comment"> *</span>
<a name="l00432"></a>00432 <span class="comment"> * Description:</span>
<a name="l00433"></a>00433 <span class="comment"> *  NOTE: To write to the MIX_CTL register, a device would issue an IOBST directed at the MIO.</span>
<a name="l00434"></a>00434 <span class="comment"> *        To read the MIX_CTL register, a device would issue an IOBLD64 directed at the MIO.</span>
<a name="l00435"></a>00435 <span class="comment"> */</span>
<a name="l00436"></a><a class="code" href="unioncvmx__mixx__ctl.html">00436</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__ctl.html" title="cvmx_mix::_ctl">cvmx_mixx_ctl</a> {
<a name="l00437"></a><a class="code" href="unioncvmx__mixx__ctl.html#a837b1f5cc0bc6cd645e94d45b9112b7b">00437</a>     uint64_t <a class="code" href="unioncvmx__mixx__ctl.html#a837b1f5cc0bc6cd645e94d45b9112b7b">u64</a>;
<a name="l00438"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html">00438</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html">cvmx_mixx_ctl_s</a> {
<a name="l00439"></a>00439 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00440"></a>00440 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a65ac5fe04acb45c0bef2c6a52890129c">reserved_12_63</a>               : 52;
<a name="l00441"></a>00441     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a441f71a2e1d199975d71ebaa6ac800e8">ts_thresh</a>                    : 4;  <span class="comment">/**&lt; TimeStamp interrupt threshold. When the number of pending Timestamp interrupts</span>
<a name="l00442"></a>00442 <span class="comment">                                                         (MIX(0..1)_TSCTL[TSCNT]) is greater than</span>
<a name="l00443"></a>00443 <span class="comment">                                                         MIX(0..1)_CTL[TS_THRESH], then a programmable TimeStamp interrupt is issued (see</span>
<a name="l00444"></a>00444 <span class="comment">                                                         MIX(0..1)_INTR[TS]).</span>
<a name="l00445"></a>00445 <span class="comment">                                                         For CNXXXX, since the implementation only supports four outstanding timestamp interrupts,</span>
<a name="l00446"></a>00446 <span class="comment">                                                         this field should only be programmed from [0..3]. */</span>
<a name="l00447"></a>00447     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#add3af5f20496e012ecdd443290453e9d">crc_strip</a>                    : 1;  <span class="comment">/**&lt; Hardware CRC strip enable. When enabled, the last 4 bytes (CRC) of the ingress packet are</span>
<a name="l00448"></a>00448 <span class="comment">                                                         not included in cumulative packet byte length. In other words, the cumulative LEN field</span>
<a name="l00449"></a>00449 <span class="comment">                                                         for all I-Ring buffer entries associated with a given ingress packet will be 4 bytes less</span>
<a name="l00450"></a>00450 <span class="comment">                                                         (so that the final 4B hardware CRC packet data is not processed by software). */</span>
<a name="l00451"></a>00451     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a68c2f221d2f09a02750ea2e301f109e8">busy</a>                         : 1;  <span class="comment">/**&lt; MIX busy status bit. MIX asserts busy status any time there are:</span>
<a name="l00452"></a>00452 <span class="comment">                                                         * L2/DRAM read operations in-flight.</span>
<a name="l00453"></a>00453 <span class="comment">                                                         * L2/DRAM write operations in-flight.</span>
<a name="l00454"></a>00454 <span class="comment">                                                         After EN = 0, the MIX eventually completes any &apos;in-flight&apos; transactions, at which point</span>
<a name="l00455"></a>00455 <span class="comment">                                                         the BUSY deasserts. */</span>
<a name="l00456"></a>00456     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#ab04aa86e72b44d78ff1fb9e2de3fe3e7">en</a>                           : 1;  <span class="comment">/**&lt; MIX enable bit. When [EN] = 0, MIX no longer arbitrates for any new L2/DRAM read/write</span>
<a name="l00457"></a>00457 <span class="comment">                                                         requests on the IOI. MIX completes any requests that are currently pending for the IOI. */</span>
<a name="l00458"></a>00458     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a00278ac16283761f19b6c7b22756e23c">reset</a>                        : 1;  <span class="comment">/**&lt; MIX soft reset. When software writes a 1 to this field, the MIX logic executes a soft</span>
<a name="l00459"></a>00459 <span class="comment">                                                         reset.</span>
<a name="l00460"></a>00460 <span class="comment">                                                         During a soft reset, CSR accesses are not affected. However, the values of the fields are</span>
<a name="l00461"></a>00461 <span class="comment">                                                         affected by soft reset (except MIX(0..1)_CTL[RESET] itself).</span>
<a name="l00462"></a>00462 <span class="comment">                                                         After power-on, the MIX-BGX are held in reset until [RESET] is written to 0. Software must</span>
<a name="l00463"></a>00463 <span class="comment">                                                         also perform a MIX(0..1)_CTL CSR read after this write to ensure the soft reset</span>
<a name="l00464"></a>00464 <span class="comment">                                                         deassertion has had sufficient time to propagate to all MIO-MIX internal logic before</span>
<a name="l00465"></a>00465 <span class="comment">                                                         any subsequent MIX CSR accesses are issued.</span>
<a name="l00466"></a>00466 <span class="comment">                                                         The intended &apos;soft reset&apos; sequence is:</span>
<a name="l00467"></a>00467 <span class="comment">                                                         * Write [EN] = 0 (to prevent any NEW transactions from being started).</span>
<a name="l00468"></a>00468 <span class="comment">                                                         * Wait for [BUSY] = 0 (to indicate that all in-flight transactions have completed).</span>
<a name="l00469"></a>00469 <span class="comment">                                                         * Write [RESET] = 1, followed by a MIX(0..1)_CTL register read and wait for the result.</span>
<a name="l00470"></a>00470 <span class="comment">                                                         * Re-initialize the MIX just as would be done for a hard reset.</span>
<a name="l00471"></a>00471 <span class="comment">                                                         Once the MIX has been soft-reset, please refer to MIX Bring-up Sequence, MIX Bring-up</span>
<a name="l00472"></a>00472 <span class="comment">                                                         Sequence to complete the MIX re-initialization sequence. */</span>
<a name="l00473"></a>00473     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a8d92743cf3e3914612d0e19eb73454c2">lendian</a>                      : 1;  <span class="comment">/**&lt; Packet little-endian mode enable.</span>
<a name="l00474"></a>00474 <span class="comment">                                                         When the mode is set, MIX byte-swaps packet data load/store operations at the MIX/IOB</span>
<a name="l00475"></a>00475 <span class="comment">                                                         boundary.</span>
<a name="l00476"></a>00476 <span class="comment">                                                         0 = Big-endian mode.</span>
<a name="l00477"></a>00477 <span class="comment">                                                         1 = Little-endian mode. */</span>
<a name="l00478"></a>00478     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a91b276012fb3d204566d1e7f2a9e4f92">nbtarb</a>                       : 1;  <span class="comment">/**&lt; MIX CB-request arbitration mode. When cleared to 0, the arbiter is fixed priority with the</span>
<a name="l00479"></a>00479 <span class="comment">                                                         following priority scheme:</span>
<a name="l00480"></a>00480 <span class="comment">                                                         * I-Ring packet write request. (Highest Priority.)</span>
<a name="l00481"></a>00481 <span class="comment">                                                         * O-Ring packet read request.</span>
<a name="l00482"></a>00482 <span class="comment">                                                         * I-Ring entry write request.</span>
<a name="l00483"></a>00483 <span class="comment">                                                         * I-Ring entry read request.</span>
<a name="l00484"></a>00484 <span class="comment">                                                         * O-Ring entry read request.</span>
<a name="l00485"></a>00485 <span class="comment">                                                         When set to 1, the arbiter is round robin. */</span>
<a name="l00486"></a>00486     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a8a57f4cbbbab80825f2a878ecf7cf5b3">mrq_hwm</a>                      : 2;  <span class="comment">/**&lt; MIX CB-request FIFO programmable high watermark.</span>
<a name="l00487"></a>00487 <span class="comment">                                                         The MRQ contains 16 CB-requests which are CSR read/write requests. If the MRQ backs up</span>
<a name="l00488"></a>00488 <span class="comment">                                                         with HWM entries, then new CB-requests are stalled.</span>
<a name="l00489"></a>00489 <span class="comment">                                                         0x0 = HWM is 11.</span>
<a name="l00490"></a>00490 <span class="comment">                                                         0x1 = HWM is 10.</span>
<a name="l00491"></a>00491 <span class="comment">                                                         0x2 = HWM is 9.</span>
<a name="l00492"></a>00492 <span class="comment">                                                         0x3 = HWM is 8. */</span>
<a name="l00493"></a>00493 <span class="preprocessor">#else</span>
<a name="l00494"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a8a57f4cbbbab80825f2a878ecf7cf5b3">00494</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a8a57f4cbbbab80825f2a878ecf7cf5b3">mrq_hwm</a>                      : 2;
<a name="l00495"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a91b276012fb3d204566d1e7f2a9e4f92">00495</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a91b276012fb3d204566d1e7f2a9e4f92">nbtarb</a>                       : 1;
<a name="l00496"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a8d92743cf3e3914612d0e19eb73454c2">00496</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a8d92743cf3e3914612d0e19eb73454c2">lendian</a>                      : 1;
<a name="l00497"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a00278ac16283761f19b6c7b22756e23c">00497</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a00278ac16283761f19b6c7b22756e23c">reset</a>                        : 1;
<a name="l00498"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#ab04aa86e72b44d78ff1fb9e2de3fe3e7">00498</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#ab04aa86e72b44d78ff1fb9e2de3fe3e7">en</a>                           : 1;
<a name="l00499"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a68c2f221d2f09a02750ea2e301f109e8">00499</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a68c2f221d2f09a02750ea2e301f109e8">busy</a>                         : 1;
<a name="l00500"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#add3af5f20496e012ecdd443290453e9d">00500</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#add3af5f20496e012ecdd443290453e9d">crc_strip</a>                    : 1;
<a name="l00501"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a441f71a2e1d199975d71ebaa6ac800e8">00501</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a441f71a2e1d199975d71ebaa6ac800e8">ts_thresh</a>                    : 4;
<a name="l00502"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a65ac5fe04acb45c0bef2c6a52890129c">00502</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html#a65ac5fe04acb45c0bef2c6a52890129c">reserved_12_63</a>               : 52;
<a name="l00503"></a>00503 <span class="preprocessor">#endif</span>
<a name="l00504"></a>00504 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__ctl.html#abcf9569837990ef30291162849f8fc79">s</a>;
<a name="l00505"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html">00505</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html">cvmx_mixx_ctl_cn52xx</a> {
<a name="l00506"></a>00506 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00507"></a>00507 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#acc1f355e79ae9d880405294bc20e4e25">reserved_8_63</a>                : 56;
<a name="l00508"></a>00508     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a8feb269d58308987028baf0e62c97eed">crc_strip</a>                    : 1;  <span class="comment">/**&lt; HW CRC Strip Enable</span>
<a name="l00509"></a>00509 <span class="comment">                                                         When enabled, the last 4 bytes(CRC) of the ingress packet</span>
<a name="l00510"></a>00510 <span class="comment">                                                         are not included in cumulative packet byte length.</span>
<a name="l00511"></a>00511 <span class="comment">                                                         In other words, the cumulative LEN field for all</span>
<a name="l00512"></a>00512 <span class="comment">                                                         I-Ring Buffer Entries associated with a given ingress</span>
<a name="l00513"></a>00513 <span class="comment">                                                         packet will be 4 bytes less (so that the final 4B HW CRC</span>
<a name="l00514"></a>00514 <span class="comment">                                                         packet data is not processed by software). */</span>
<a name="l00515"></a>00515     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a62cca9ceaefa1b7d982fa08e38336dfb">busy</a>                         : 1;  <span class="comment">/**&lt; MIX Busy Status bit</span>
<a name="l00516"></a>00516 <span class="comment">                                                         MIX will assert busy status any time there are:</span>
<a name="l00517"></a>00517 <span class="comment">                                                           1) L2/DRAM reads in-flight (NCB-arb to read</span>
<a name="l00518"></a>00518 <span class="comment">                                                              response)</span>
<a name="l00519"></a>00519 <span class="comment">                                                           2) L2/DRAM writes in-flight (NCB-arb to write</span>
<a name="l00520"></a>00520 <span class="comment">                                                              data is sent.</span>
<a name="l00521"></a>00521 <span class="comment">                                                           3) L2/DRAM write commits in-flight (NCB-arb to write</span>
<a name="l00522"></a>00522 <span class="comment">                                                              commit response).</span>
<a name="l00523"></a>00523 <span class="comment">                                                         NOTE: After MIX_CTL[EN]=0, the MIX will eventually</span>
<a name="l00524"></a>00524 <span class="comment">                                                         complete any &quot;inflight&quot; transactions, at which point the</span>
<a name="l00525"></a>00525 <span class="comment">                                                         BUSY will de-assert. */</span>
<a name="l00526"></a>00526     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a8f7f17eadadfa7cf7b2c92403915129d">en</a>                           : 1;  <span class="comment">/**&lt; MIX Enable bit</span>
<a name="l00527"></a>00527 <span class="comment">                                                         When EN=0, MIX will no longer arbitrate for</span>
<a name="l00528"></a>00528 <span class="comment">                                                         any new L2/DRAM read/write requests on the NCB Bus.</span>
<a name="l00529"></a>00529 <span class="comment">                                                         MIX will complete any requests that are currently</span>
<a name="l00530"></a>00530 <span class="comment">                                                         pended for the NCB Bus. */</span>
<a name="l00531"></a>00531     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#acb7659e0d8da49b8145d9f800878900c">reset</a>                        : 1;  <span class="comment">/**&lt; MIX Soft Reset</span>
<a name="l00532"></a>00532 <span class="comment">                                                          When SW writes a &apos;1&apos; to MIX_CTL[RESET], the</span>
<a name="l00533"></a>00533 <span class="comment">                                                          MII-MIX/AGL logic will execute a soft reset.</span>
<a name="l00534"></a>00534 <span class="comment">                                                          NOTE: During a soft reset, CSR accesses are not effected.</span>
<a name="l00535"></a>00535 <span class="comment">                                                          However, the values of the CSR fields will be effected by</span>
<a name="l00536"></a>00536 <span class="comment">                                                          soft reset (except MIX_CTL[RESET] itself).</span>
<a name="l00537"></a>00537 <span class="comment">                                                          NOTE: After power-on, the MII-AGL/MIX are held in reset</span>
<a name="l00538"></a>00538 <span class="comment">                                                          until the MIX_CTL[RESET] is written to zero. SW MUST also</span>
<a name="l00539"></a>00539 <span class="comment">                                                          perform a MIX_CTL CSR read after this write to ensure the</span>
<a name="l00540"></a>00540 <span class="comment">                                                          soft reset de-assertion has had sufficient time to propagate</span>
<a name="l00541"></a>00541 <span class="comment">                                                          to all MIO-MIX internal logic before any subsequent MIX CSR</span>
<a name="l00542"></a>00542 <span class="comment">                                                          accesses are issued.</span>
<a name="l00543"></a>00543 <span class="comment">                                                          The intended &quot;soft reset&quot; sequence is: (please also</span>
<a name="l00544"></a>00544 <span class="comment">                                                          refer to HRM Section 12.6.2 on MIX/AGL Block Reset).</span>
<a name="l00545"></a>00545 <span class="comment">                                                             1) Write MIX_CTL[EN]=0</span>
<a name="l00546"></a>00546 <span class="comment">                                                                [To prevent any NEW transactions from being started]</span>
<a name="l00547"></a>00547 <span class="comment">                                                             2) Wait for MIX_CTL[BUSY]=0</span>
<a name="l00548"></a>00548 <span class="comment">                                                                [To indicate that all inflight transactions have</span>
<a name="l00549"></a>00549 <span class="comment">                                                                 completed]</span>
<a name="l00550"></a>00550 <span class="comment">                                                             3) Write MIX_CTL[RESET]=1, followed by a MIX_CTL CSR read</span>
<a name="l00551"></a>00551 <span class="comment">                                                                and wait for the result.</span>
<a name="l00552"></a>00552 <span class="comment">                                                             4) Re-Initialize the MIX/AGL just as would be done</span>
<a name="l00553"></a>00553 <span class="comment">                                                                for a hard reset.</span>
<a name="l00554"></a>00554 <span class="comment">                                                         NOTE: Once the MII has been soft-reset, please refer to HRM Section</span>
<a name="l00555"></a>00555 <span class="comment">                                                         12.6.1 MIX/AGL BringUp Sequence to complete the MIX/AGL</span>
<a name="l00556"></a>00556 <span class="comment">                                                         re-initialization sequence. */</span>
<a name="l00557"></a>00557     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#ab06411ed31eafd17fa4bc53905bb530c">lendian</a>                      : 1;  <span class="comment">/**&lt; Packet Little Endian Mode</span>
<a name="l00558"></a>00558 <span class="comment">                                                         (0: Big Endian Mode/1: Little Endian Mode)</span>
<a name="l00559"></a>00559 <span class="comment">                                                         When the mode is set, MIX will byte-swap packet data</span>
<a name="l00560"></a>00560 <span class="comment">                                                         loads/stores at the MIX/NCB boundary. */</span>
<a name="l00561"></a>00561     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a4bc699b0c79627379d57bf399ad3e59c">nbtarb</a>                       : 1;  <span class="comment">/**&lt; MIX CB-Request Arbitration Mode.</span>
<a name="l00562"></a>00562 <span class="comment">                                                         When set to zero, the arbiter is fixed priority with</span>
<a name="l00563"></a>00563 <span class="comment">                                                         the following priority scheme:</span>
<a name="l00564"></a>00564 <span class="comment">                                                             Highest Priority: I-Ring Packet Write Request</span>
<a name="l00565"></a>00565 <span class="comment">                                                                               O-Ring Packet Read Request</span>
<a name="l00566"></a>00566 <span class="comment">                                                                               I-Ring Entry Write Request</span>
<a name="l00567"></a>00567 <span class="comment">                                                                               I-Ring Entry Read Request</span>
<a name="l00568"></a>00568 <span class="comment">                                                                               O-Ring Entry Read Request</span>
<a name="l00569"></a>00569 <span class="comment">                                                         When set to one, the arbiter is round robin. */</span>
<a name="l00570"></a>00570     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a9f7f48a9f2c31bb3dfc7547092ddf614">mrq_hwm</a>                      : 2;  <span class="comment">/**&lt; MIX CB-Request FIFO Programmable High Water Mark.</span>
<a name="l00571"></a>00571 <span class="comment">                                                         The MRQ contains 16 CB-Requests which are CSR Rd/Wr</span>
<a name="l00572"></a>00572 <span class="comment">                                                         Requests. If the MRQ backs up with &quot;HWM&quot; entries,</span>
<a name="l00573"></a>00573 <span class="comment">                                                         then new CB-Requests are &apos;stalled&apos;.</span>
<a name="l00574"></a>00574 <span class="comment">                                                            [0]: HWM = 11</span>
<a name="l00575"></a>00575 <span class="comment">                                                            [1]: HWM = 10</span>
<a name="l00576"></a>00576 <span class="comment">                                                            [2]: HWM = 9</span>
<a name="l00577"></a>00577 <span class="comment">                                                            [3]: HWM = 8</span>
<a name="l00578"></a>00578 <span class="comment">                                                         NOTE: This must only be written at power-on/boot time. */</span>
<a name="l00579"></a>00579 <span class="preprocessor">#else</span>
<a name="l00580"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a9f7f48a9f2c31bb3dfc7547092ddf614">00580</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a9f7f48a9f2c31bb3dfc7547092ddf614">mrq_hwm</a>                      : 2;
<a name="l00581"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a4bc699b0c79627379d57bf399ad3e59c">00581</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a4bc699b0c79627379d57bf399ad3e59c">nbtarb</a>                       : 1;
<a name="l00582"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#ab06411ed31eafd17fa4bc53905bb530c">00582</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#ab06411ed31eafd17fa4bc53905bb530c">lendian</a>                      : 1;
<a name="l00583"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#acb7659e0d8da49b8145d9f800878900c">00583</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#acb7659e0d8da49b8145d9f800878900c">reset</a>                        : 1;
<a name="l00584"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a8f7f17eadadfa7cf7b2c92403915129d">00584</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a8f7f17eadadfa7cf7b2c92403915129d">en</a>                           : 1;
<a name="l00585"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a62cca9ceaefa1b7d982fa08e38336dfb">00585</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a62cca9ceaefa1b7d982fa08e38336dfb">busy</a>                         : 1;
<a name="l00586"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a8feb269d58308987028baf0e62c97eed">00586</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#a8feb269d58308987028baf0e62c97eed">crc_strip</a>                    : 1;
<a name="l00587"></a><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#acc1f355e79ae9d880405294bc20e4e25">00587</a>     uint64_t <a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html#acc1f355e79ae9d880405294bc20e4e25">reserved_8_63</a>                : 56;
<a name="l00588"></a>00588 <span class="preprocessor">#endif</span>
<a name="l00589"></a>00589 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__ctl.html#aa7b17c6bdd3455ac5f067b2850678206">cn52xx</a>;
<a name="l00590"></a><a class="code" href="unioncvmx__mixx__ctl.html#a4a781073eec8601bef912befb260fc0f">00590</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html">cvmx_mixx_ctl_cn52xx</a>           <a class="code" href="unioncvmx__mixx__ctl.html#a4a781073eec8601bef912befb260fc0f">cn52xxp1</a>;
<a name="l00591"></a><a class="code" href="unioncvmx__mixx__ctl.html#ace18f6146098cacfa0807876405b1853">00591</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html">cvmx_mixx_ctl_cn52xx</a>           <a class="code" href="unioncvmx__mixx__ctl.html#ace18f6146098cacfa0807876405b1853">cn56xx</a>;
<a name="l00592"></a><a class="code" href="unioncvmx__mixx__ctl.html#ac8a3fd3475ca66be49cdc27028f97cef">00592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__cn52xx.html">cvmx_mixx_ctl_cn52xx</a>           <a class="code" href="unioncvmx__mixx__ctl.html#ac8a3fd3475ca66be49cdc27028f97cef">cn56xxp1</a>;
<a name="l00593"></a><a class="code" href="unioncvmx__mixx__ctl.html#afff405e1f744f30f682bc8f13c2ba51d">00593</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html">cvmx_mixx_ctl_s</a>                <a class="code" href="unioncvmx__mixx__ctl.html#afff405e1f744f30f682bc8f13c2ba51d">cn61xx</a>;
<a name="l00594"></a><a class="code" href="unioncvmx__mixx__ctl.html#a933776423de8945f922e36c9dde9fb8d">00594</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html">cvmx_mixx_ctl_s</a>                <a class="code" href="unioncvmx__mixx__ctl.html#a933776423de8945f922e36c9dde9fb8d">cn63xx</a>;
<a name="l00595"></a><a class="code" href="unioncvmx__mixx__ctl.html#ae099eb648b99ce734a2e9e4157415658">00595</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html">cvmx_mixx_ctl_s</a>                <a class="code" href="unioncvmx__mixx__ctl.html#ae099eb648b99ce734a2e9e4157415658">cn63xxp1</a>;
<a name="l00596"></a><a class="code" href="unioncvmx__mixx__ctl.html#a399844672da986cf87329e4302f3af68">00596</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html">cvmx_mixx_ctl_s</a>                <a class="code" href="unioncvmx__mixx__ctl.html#a399844672da986cf87329e4302f3af68">cn66xx</a>;
<a name="l00597"></a><a class="code" href="unioncvmx__mixx__ctl.html#a54e3ce863cbb053d74bf8e5e7d602565">00597</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html">cvmx_mixx_ctl_s</a>                <a class="code" href="unioncvmx__mixx__ctl.html#a54e3ce863cbb053d74bf8e5e7d602565">cn68xx</a>;
<a name="l00598"></a><a class="code" href="unioncvmx__mixx__ctl.html#afc7ba27ae31e3003d18acef453991a13">00598</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html">cvmx_mixx_ctl_s</a>                <a class="code" href="unioncvmx__mixx__ctl.html#afc7ba27ae31e3003d18acef453991a13">cn68xxp1</a>;
<a name="l00599"></a><a class="code" href="unioncvmx__mixx__ctl.html#af8f6308dbaece9e49d5fe6ba19978453">00599</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html">cvmx_mixx_ctl_s</a>                <a class="code" href="unioncvmx__mixx__ctl.html#af8f6308dbaece9e49d5fe6ba19978453">cn73xx</a>;
<a name="l00600"></a><a class="code" href="unioncvmx__mixx__ctl.html#a4e63ee82ec63c669715fb6796fad7245">00600</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html">cvmx_mixx_ctl_s</a>                <a class="code" href="unioncvmx__mixx__ctl.html#a4e63ee82ec63c669715fb6796fad7245">cn78xx</a>;
<a name="l00601"></a><a class="code" href="unioncvmx__mixx__ctl.html#a234a58de67294b893c997ee72d0900c3">00601</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html">cvmx_mixx_ctl_s</a>                <a class="code" href="unioncvmx__mixx__ctl.html#a234a58de67294b893c997ee72d0900c3">cn78xxp1</a>;
<a name="l00602"></a><a class="code" href="unioncvmx__mixx__ctl.html#a6667865355d3da7b07699d24de0cd3af">00602</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ctl_1_1cvmx__mixx__ctl__s.html">cvmx_mixx_ctl_s</a>                <a class="code" href="unioncvmx__mixx__ctl.html#a6667865355d3da7b07699d24de0cd3af">cnf75xx</a>;
<a name="l00603"></a>00603 };
<a name="l00604"></a><a class="code" href="cvmx-mixx-defs_8h.html#afdd4f67c533fa7676821447737a73ee1">00604</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__ctl.html" title="cvmx_mix::_ctl">cvmx_mixx_ctl</a> <a class="code" href="unioncvmx__mixx__ctl.html" title="cvmx_mix::_ctl">cvmx_mixx_ctl_t</a>;
<a name="l00605"></a>00605 <span class="comment"></span>
<a name="l00606"></a>00606 <span class="comment">/**</span>
<a name="l00607"></a>00607 <span class="comment"> * cvmx_mix#_intena</span>
<a name="l00608"></a>00608 <span class="comment"> *</span>
<a name="l00609"></a>00609 <span class="comment"> * MIX_INTENA = MIX Local Interrupt Enable Mask Register</span>
<a name="l00610"></a>00610 <span class="comment"> *</span>
<a name="l00611"></a>00611 <span class="comment"> * Description:</span>
<a name="l00612"></a>00612 <span class="comment"> *  NOTE: To write to the MIX_INTENA register, a device would issue an IOBST directed at the MIO.</span>
<a name="l00613"></a>00613 <span class="comment"> *        To read the MIX_INTENA register, a device would issue an IOBLD64 directed at the MIO.</span>
<a name="l00614"></a>00614 <span class="comment"> */</span>
<a name="l00615"></a><a class="code" href="unioncvmx__mixx__intena.html">00615</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__intena.html" title="cvmx_mix::_intena">cvmx_mixx_intena</a> {
<a name="l00616"></a><a class="code" href="unioncvmx__mixx__intena.html#a5aeaba313e4a8635579d6926abda33a4">00616</a>     uint64_t <a class="code" href="unioncvmx__mixx__intena.html#a5aeaba313e4a8635579d6926abda33a4">u64</a>;
<a name="l00617"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html">00617</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html">cvmx_mixx_intena_s</a> {
<a name="l00618"></a>00618 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00619"></a>00619 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a58220ae79a37b4b3fc686241d786e84e">reserved_8_63</a>                : 56;
<a name="l00620"></a>00620     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a0f5d9a20103fdee77086e9205b1d8f97">tsena</a>                        : 1;  <span class="comment">/**&lt; TimeStamp Interrupt Enable</span>
<a name="l00621"></a>00621 <span class="comment">                                                         If both the global interrupt mask bits (CIU2_EN_xx_yy_PKT[MII])</span>
<a name="l00622"></a>00622 <span class="comment">                                                         and this local interrupt mask bit is set, than an</span>
<a name="l00623"></a>00623 <span class="comment">                                                         interrupt is reported for an Outbound Ring with Timestamp</span>
<a name="l00624"></a>00624 <span class="comment">                                                         event (see: MIX_ISR[TS]). */</span>
<a name="l00625"></a>00625     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a31cbf55bccd11acb6f9fcb83d4fce7a2">orunena</a>                      : 1;  <span class="comment">/**&lt; ORCNT UnderFlow Detected Enable</span>
<a name="l00626"></a>00626 <span class="comment">                                                         If both the global interrupt mask bits (CIU2_EN_xx_yy_PKT[MII])</span>
<a name="l00627"></a>00627 <span class="comment">                                                         and this local interrupt mask bit is set, than an</span>
<a name="l00628"></a>00628 <span class="comment">                                                         interrupt is reported for an ORCNT underflow condition</span>
<a name="l00629"></a>00629 <span class="comment">                                                         MIX_ISR[ORUN]. */</span>
<a name="l00630"></a>00630     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a9d3b8fe6d550cfc2b33bce61900c0b77">irunena</a>                      : 1;  <span class="comment">/**&lt; IRCNT UnderFlow Interrupt Enable</span>
<a name="l00631"></a>00631 <span class="comment">                                                         If both the global interrupt mask bits (CIU2_EN_xx_yy_PKT[MII])</span>
<a name="l00632"></a>00632 <span class="comment">                                                         and this local interrupt mask bit is set, than an</span>
<a name="l00633"></a>00633 <span class="comment">                                                         interrupt is reported for an IRCNT underflow condition</span>
<a name="l00634"></a>00634 <span class="comment">                                                         MIX_ISR[IRUN]. */</span>
<a name="l00635"></a>00635     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a295c5b51642b96b63ff1131973d79cad">data_drpena</a>                  : 1;  <span class="comment">/**&lt; Data was dropped due to RX FIFO full Interrupt</span>
<a name="l00636"></a>00636 <span class="comment">                                                         enable. If both the global interrupt mask bits</span>
<a name="l00637"></a>00637 <span class="comment">                                                         (CIU2_EN_xx_yy_PKT[MII]) and the local interrupt mask</span>
<a name="l00638"></a>00638 <span class="comment">                                                         bit(DATA_DRPENA) is set, than an interrupt is</span>
<a name="l00639"></a>00639 <span class="comment">                                                         reported for this event. */</span>
<a name="l00640"></a>00640     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a6f6a7bea51f14e4afad725ac3d01a8ab">ithena</a>                       : 1;  <span class="comment">/**&lt; Inbound Ring Threshold Exceeded Interrupt Enable</span>
<a name="l00641"></a>00641 <span class="comment">                                                         If both the global interrupt mask bits (CIU2_EN_xx_yy_PKT[MII])</span>
<a name="l00642"></a>00642 <span class="comment">                                                         and this local interrupt mask bit is set, than an</span>
<a name="l00643"></a>00643 <span class="comment">                                                         interrupt is reported for an Inbound Ring Threshold</span>
<a name="l00644"></a>00644 <span class="comment">                                                         Exceeded event(IRTHRESH). */</span>
<a name="l00645"></a>00645     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#ae2938b1a51c72e4eadc39827ee49fb54">othena</a>                       : 1;  <span class="comment">/**&lt; Outbound Ring Threshold Exceeded Interrupt Enable</span>
<a name="l00646"></a>00646 <span class="comment">                                                         If both the global interrupt mask bits (CIU2_EN_xx_yy_PKT[MII])</span>
<a name="l00647"></a>00647 <span class="comment">                                                         and this local interrupt mask bit is set, than an</span>
<a name="l00648"></a>00648 <span class="comment">                                                         interrupt is reported for an Outbound Ring Threshold</span>
<a name="l00649"></a>00649 <span class="comment">                                                         Exceeded event(ORTHRESH). */</span>
<a name="l00650"></a>00650     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a4904ac8a323670d29a0da4364a05a870">ivfena</a>                       : 1;  <span class="comment">/**&lt; Inbound DoorBell(IDBELL) Overflow Detected</span>
<a name="l00651"></a>00651 <span class="comment">                                                         If both the global interrupt mask bits (CIU2_EN_xx_yy_PKT[MII])</span>
<a name="l00652"></a>00652 <span class="comment">                                                         and this local interrupt mask bit is set, than an</span>
<a name="l00653"></a>00653 <span class="comment">                                                         interrupt is reported for an Inbound Doorbell Overflow</span>
<a name="l00654"></a>00654 <span class="comment">                                                         event(IDBOVF). */</span>
<a name="l00655"></a>00655     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#ab66f55e14c10fbfce3f2e313961fd9b7">ovfena</a>                       : 1;  <span class="comment">/**&lt; Outbound DoorBell(ODBELL) Overflow Interrupt Enable</span>
<a name="l00656"></a>00656 <span class="comment">                                                         If both the global interrupt mask bits (CIU2_EN_xx_yy_PKT[MII])</span>
<a name="l00657"></a>00657 <span class="comment">                                                         and this local interrupt mask bit is set, than an</span>
<a name="l00658"></a>00658 <span class="comment">                                                         interrupt is reported for an Outbound Doorbell Overflow</span>
<a name="l00659"></a>00659 <span class="comment">                                                         event(ODBOVF). */</span>
<a name="l00660"></a>00660 <span class="preprocessor">#else</span>
<a name="l00661"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#ab66f55e14c10fbfce3f2e313961fd9b7">00661</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#ab66f55e14c10fbfce3f2e313961fd9b7">ovfena</a>                       : 1;
<a name="l00662"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a4904ac8a323670d29a0da4364a05a870">00662</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a4904ac8a323670d29a0da4364a05a870">ivfena</a>                       : 1;
<a name="l00663"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#ae2938b1a51c72e4eadc39827ee49fb54">00663</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#ae2938b1a51c72e4eadc39827ee49fb54">othena</a>                       : 1;
<a name="l00664"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a6f6a7bea51f14e4afad725ac3d01a8ab">00664</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a6f6a7bea51f14e4afad725ac3d01a8ab">ithena</a>                       : 1;
<a name="l00665"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a295c5b51642b96b63ff1131973d79cad">00665</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a295c5b51642b96b63ff1131973d79cad">data_drpena</a>                  : 1;
<a name="l00666"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a9d3b8fe6d550cfc2b33bce61900c0b77">00666</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a9d3b8fe6d550cfc2b33bce61900c0b77">irunena</a>                      : 1;
<a name="l00667"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a31cbf55bccd11acb6f9fcb83d4fce7a2">00667</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a31cbf55bccd11acb6f9fcb83d4fce7a2">orunena</a>                      : 1;
<a name="l00668"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a0f5d9a20103fdee77086e9205b1d8f97">00668</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a0f5d9a20103fdee77086e9205b1d8f97">tsena</a>                        : 1;
<a name="l00669"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a58220ae79a37b4b3fc686241d786e84e">00669</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html#a58220ae79a37b4b3fc686241d786e84e">reserved_8_63</a>                : 56;
<a name="l00670"></a>00670 <span class="preprocessor">#endif</span>
<a name="l00671"></a>00671 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__intena.html#a053755e9a157f6484be948ae75d922ff">s</a>;
<a name="l00672"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html">00672</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html">cvmx_mixx_intena_cn52xx</a> {
<a name="l00673"></a>00673 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00674"></a>00674 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a2ba51d9a74841b54fa4dc9e7fa5591b5">reserved_7_63</a>                : 57;
<a name="l00675"></a>00675     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#ac5ae7f386ea8d5bdd1be6d5a44a4f132">orunena</a>                      : 1;  <span class="comment">/**&lt; ORCNT UnderFlow Detected</span>
<a name="l00676"></a>00676 <span class="comment">                                                         If both the global interrupt mask bits (CIU_INTx_EN*[MII])</span>
<a name="l00677"></a>00677 <span class="comment">                                                         and this local interrupt mask bit is set, than an</span>
<a name="l00678"></a>00678 <span class="comment">                                                         interrupt is reported for an ORCNT underflow condition</span>
<a name="l00679"></a>00679 <span class="comment">                                                         MIX_ISR[ORUN]. */</span>
<a name="l00680"></a>00680     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a8d12c54ca0d949cd68673abb0f03f97a">irunena</a>                      : 1;  <span class="comment">/**&lt; IRCNT UnderFlow Interrupt Enable</span>
<a name="l00681"></a>00681 <span class="comment">                                                         If both the global interrupt mask bits (CIU_INTx_EN*[MII])</span>
<a name="l00682"></a>00682 <span class="comment">                                                         and this local interrupt mask bit is set, than an</span>
<a name="l00683"></a>00683 <span class="comment">                                                         interrupt is reported for an IRCNT underflow condition</span>
<a name="l00684"></a>00684 <span class="comment">                                                         MIX_ISR[IRUN]. */</span>
<a name="l00685"></a>00685     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a28365d8ad46e5c325ea873dbe399e24d">data_drpena</a>                  : 1;  <span class="comment">/**&lt; Data was dropped due to RX FIFO full Interrupt</span>
<a name="l00686"></a>00686 <span class="comment">                                                         enable. If both the global interrupt mask bits</span>
<a name="l00687"></a>00687 <span class="comment">                                                         (CIU_INTx_EN*[MII]) and the local interrupt mask</span>
<a name="l00688"></a>00688 <span class="comment">                                                         bit(DATA_DRPENA) is set, than an interrupt is</span>
<a name="l00689"></a>00689 <span class="comment">                                                         reported for this event. */</span>
<a name="l00690"></a>00690     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a192ec3dcd9f2b6532b93b728cf703358">ithena</a>                       : 1;  <span class="comment">/**&lt; Inbound Ring Threshold Exceeded Interrupt Enable</span>
<a name="l00691"></a>00691 <span class="comment">                                                         If both the global interrupt mask bits (CIU_INTx_EN*[MII])</span>
<a name="l00692"></a>00692 <span class="comment">                                                         and this local interrupt mask bit is set, than an</span>
<a name="l00693"></a>00693 <span class="comment">                                                         interrupt is reported for an Inbound Ring Threshold</span>
<a name="l00694"></a>00694 <span class="comment">                                                         Exceeded event(IRTHRESH). */</span>
<a name="l00695"></a>00695     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a2550e3493e7becd4333042c3e90f7f53">othena</a>                       : 1;  <span class="comment">/**&lt; Outbound Ring Threshold Exceeded Interrupt Enable</span>
<a name="l00696"></a>00696 <span class="comment">                                                         If both the global interrupt mask bits (CIU_INTx_EN*[MII])</span>
<a name="l00697"></a>00697 <span class="comment">                                                         and this local interrupt mask bit is set, than an</span>
<a name="l00698"></a>00698 <span class="comment">                                                         interrupt is reported for an Outbound Ring Threshold</span>
<a name="l00699"></a>00699 <span class="comment">                                                         Exceeded event(ORTHRESH). */</span>
<a name="l00700"></a>00700     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#aaf3eae41492068be7f578afabb3cd42a">ivfena</a>                       : 1;  <span class="comment">/**&lt; Inbound DoorBell(IDBELL) Overflow Detected</span>
<a name="l00701"></a>00701 <span class="comment">                                                         If both the global interrupt mask bits (CIU_INTx_EN*[MII])</span>
<a name="l00702"></a>00702 <span class="comment">                                                         and this local interrupt mask bit is set, than an</span>
<a name="l00703"></a>00703 <span class="comment">                                                         interrupt is reported for an Inbound Doorbell Overflow</span>
<a name="l00704"></a>00704 <span class="comment">                                                         event(IDBOVF). */</span>
<a name="l00705"></a>00705     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a4a63f2e74edf20bfb29d9d279031e035">ovfena</a>                       : 1;  <span class="comment">/**&lt; Outbound DoorBell(ODBELL) Overflow Interrupt Enable</span>
<a name="l00706"></a>00706 <span class="comment">                                                         If both the global interrupt mask bits (CIU_INTx_EN*[MII])</span>
<a name="l00707"></a>00707 <span class="comment">                                                         and this local interrupt mask bit is set, than an</span>
<a name="l00708"></a>00708 <span class="comment">                                                         interrupt is reported for an Outbound Doorbell Overflow</span>
<a name="l00709"></a>00709 <span class="comment">                                                         event(ODBOVF). */</span>
<a name="l00710"></a>00710 <span class="preprocessor">#else</span>
<a name="l00711"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a4a63f2e74edf20bfb29d9d279031e035">00711</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a4a63f2e74edf20bfb29d9d279031e035">ovfena</a>                       : 1;
<a name="l00712"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#aaf3eae41492068be7f578afabb3cd42a">00712</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#aaf3eae41492068be7f578afabb3cd42a">ivfena</a>                       : 1;
<a name="l00713"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a2550e3493e7becd4333042c3e90f7f53">00713</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a2550e3493e7becd4333042c3e90f7f53">othena</a>                       : 1;
<a name="l00714"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a192ec3dcd9f2b6532b93b728cf703358">00714</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a192ec3dcd9f2b6532b93b728cf703358">ithena</a>                       : 1;
<a name="l00715"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a28365d8ad46e5c325ea873dbe399e24d">00715</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a28365d8ad46e5c325ea873dbe399e24d">data_drpena</a>                  : 1;
<a name="l00716"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a8d12c54ca0d949cd68673abb0f03f97a">00716</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a8d12c54ca0d949cd68673abb0f03f97a">irunena</a>                      : 1;
<a name="l00717"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#ac5ae7f386ea8d5bdd1be6d5a44a4f132">00717</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#ac5ae7f386ea8d5bdd1be6d5a44a4f132">orunena</a>                      : 1;
<a name="l00718"></a><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a2ba51d9a74841b54fa4dc9e7fa5591b5">00718</a>     uint64_t <a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html#a2ba51d9a74841b54fa4dc9e7fa5591b5">reserved_7_63</a>                : 57;
<a name="l00719"></a>00719 <span class="preprocessor">#endif</span>
<a name="l00720"></a>00720 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__intena.html#a933ee2a86480d454329ec820653e7191">cn52xx</a>;
<a name="l00721"></a><a class="code" href="unioncvmx__mixx__intena.html#ac15f0c20b9d9af3028b61daab85e8772">00721</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html">cvmx_mixx_intena_cn52xx</a>        <a class="code" href="unioncvmx__mixx__intena.html#ac15f0c20b9d9af3028b61daab85e8772">cn52xxp1</a>;
<a name="l00722"></a><a class="code" href="unioncvmx__mixx__intena.html#a97454cc329c2bab82eb616048581929d">00722</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html">cvmx_mixx_intena_cn52xx</a>        <a class="code" href="unioncvmx__mixx__intena.html#a97454cc329c2bab82eb616048581929d">cn56xx</a>;
<a name="l00723"></a><a class="code" href="unioncvmx__mixx__intena.html#aafbe47934bb884f115631553dce917bd">00723</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__cn52xx.html">cvmx_mixx_intena_cn52xx</a>        <a class="code" href="unioncvmx__mixx__intena.html#aafbe47934bb884f115631553dce917bd">cn56xxp1</a>;
<a name="l00724"></a><a class="code" href="unioncvmx__mixx__intena.html#a627e6e46d4f0318e8478a0faf26a0707">00724</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html">cvmx_mixx_intena_s</a>             <a class="code" href="unioncvmx__mixx__intena.html#a627e6e46d4f0318e8478a0faf26a0707">cn61xx</a>;
<a name="l00725"></a><a class="code" href="unioncvmx__mixx__intena.html#a63450efa6c32bd4da8a287054f37ffb5">00725</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html">cvmx_mixx_intena_s</a>             <a class="code" href="unioncvmx__mixx__intena.html#a63450efa6c32bd4da8a287054f37ffb5">cn63xx</a>;
<a name="l00726"></a><a class="code" href="unioncvmx__mixx__intena.html#ae982078efd5012ee0d1ec703a3a1b7fa">00726</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html">cvmx_mixx_intena_s</a>             <a class="code" href="unioncvmx__mixx__intena.html#ae982078efd5012ee0d1ec703a3a1b7fa">cn63xxp1</a>;
<a name="l00727"></a><a class="code" href="unioncvmx__mixx__intena.html#a161c6bbb0eccafe75c1e4fef52056415">00727</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html">cvmx_mixx_intena_s</a>             <a class="code" href="unioncvmx__mixx__intena.html#a161c6bbb0eccafe75c1e4fef52056415">cn66xx</a>;
<a name="l00728"></a><a class="code" href="unioncvmx__mixx__intena.html#a5d8542f8c3f532ed40df1dfebede1a7a">00728</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html">cvmx_mixx_intena_s</a>             <a class="code" href="unioncvmx__mixx__intena.html#a5d8542f8c3f532ed40df1dfebede1a7a">cn68xx</a>;
<a name="l00729"></a><a class="code" href="unioncvmx__mixx__intena.html#a11b315c53cfdc0af3cbc76a7341d0f88">00729</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__intena_1_1cvmx__mixx__intena__s.html">cvmx_mixx_intena_s</a>             <a class="code" href="unioncvmx__mixx__intena.html#a11b315c53cfdc0af3cbc76a7341d0f88">cn68xxp1</a>;
<a name="l00730"></a>00730 };
<a name="l00731"></a><a class="code" href="cvmx-mixx-defs_8h.html#a8d41359be3e1b602652785e456edf7e7">00731</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__intena.html" title="cvmx_mix::_intena">cvmx_mixx_intena</a> <a class="code" href="unioncvmx__mixx__intena.html" title="cvmx_mix::_intena">cvmx_mixx_intena_t</a>;
<a name="l00732"></a>00732 <span class="comment"></span>
<a name="l00733"></a>00733 <span class="comment">/**</span>
<a name="l00734"></a>00734 <span class="comment"> * cvmx_mix#_ircnt</span>
<a name="l00735"></a>00735 <span class="comment"> *</span>
<a name="l00736"></a>00736 <span class="comment"> * MIX_IRCNT = MIX I-Ring Pending Packet Counter</span>
<a name="l00737"></a>00737 <span class="comment"> *</span>
<a name="l00738"></a>00738 <span class="comment"> * Description:</span>
<a name="l00739"></a>00739 <span class="comment"> *  NOTE: To write to the MIX_IRCNT register, a device would issue an IOBST directed at the MIO.</span>
<a name="l00740"></a>00740 <span class="comment"> *        To read the MIX_IRCNT register, a device would issue an IOBLD64 directed at the MIO.</span>
<a name="l00741"></a>00741 <span class="comment"> */</span>
<a name="l00742"></a><a class="code" href="unioncvmx__mixx__ircnt.html">00742</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__ircnt.html" title="cvmx_mix::_ircnt">cvmx_mixx_ircnt</a> {
<a name="l00743"></a><a class="code" href="unioncvmx__mixx__ircnt.html#af78b755c74a6b4aa138aaa68b56f7a89">00743</a>     uint64_t <a class="code" href="unioncvmx__mixx__ircnt.html#af78b755c74a6b4aa138aaa68b56f7a89">u64</a>;
<a name="l00744"></a><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">00744</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a> {
<a name="l00745"></a>00745 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00746"></a>00746 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html#a82fce1ba5ad4a6d8c89bf605750922e9">reserved_20_63</a>               : 44;
<a name="l00747"></a>00747     uint64_t <a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html#aee66da54b9f1337b36df0aaaf82d366d">ircnt</a>                        : 20; <span class="comment">/**&lt; Pending number of I-Ring packets.</span>
<a name="l00748"></a>00748 <span class="comment">                                                         Whenever hardware writes a completion code of DONE, TRUNC, CRCERR or ERR, it increments</span>
<a name="l00749"></a>00749 <span class="comment">                                                         the IRCNT (to indicate to software the number of pending Input packets in system memory).</span>
<a name="l00750"></a>00750 <span class="comment">                                                         The hardware guarantees that the completion code write is always visible in system memory</span>
<a name="l00751"></a>00751 <span class="comment">                                                         before it increments the IRCNT.</span>
<a name="l00752"></a>00752 <span class="comment">                                                         Reading IRCNT returns the current inbound packet count.</span>
<a name="l00753"></a>00753 <span class="comment">                                                         Writing IRCNT decrements the count by the value written.</span>
<a name="l00754"></a>00754 <span class="comment">                                                         This register is used to generate interrupts to alert software of pending inbound MIX</span>
<a name="l00755"></a>00755 <span class="comment">                                                         packets in system memory.</span>
<a name="l00756"></a>00756 <span class="comment">                                                         In the case of inbound packets that span multiple I-Ring entries, software must keep track</span>
<a name="l00757"></a>00757 <span class="comment">                                                         of the number of I-Ring Entries associated with a given inbound packet to reclaim the</span>
<a name="l00758"></a>00758 <span class="comment">                                                         proper number of I-Ring Entries for re-use. */</span>
<a name="l00759"></a>00759 <span class="preprocessor">#else</span>
<a name="l00760"></a><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html#aee66da54b9f1337b36df0aaaf82d366d">00760</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html#aee66da54b9f1337b36df0aaaf82d366d">ircnt</a>                        : 20;
<a name="l00761"></a><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html#a82fce1ba5ad4a6d8c89bf605750922e9">00761</a>     uint64_t <a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html#a82fce1ba5ad4a6d8c89bf605750922e9">reserved_20_63</a>               : 44;
<a name="l00762"></a>00762 <span class="preprocessor">#endif</span>
<a name="l00763"></a>00763 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__ircnt.html#adee99f29ffa8055bdd63f30eba610338">s</a>;
<a name="l00764"></a><a class="code" href="unioncvmx__mixx__ircnt.html#a58d3e6064c356605413b729d3563e36b">00764</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a>              <a class="code" href="unioncvmx__mixx__ircnt.html#a58d3e6064c356605413b729d3563e36b">cn52xx</a>;
<a name="l00765"></a><a class="code" href="unioncvmx__mixx__ircnt.html#abde957f10c9c5cc07f7af0b4ec534215">00765</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a>              <a class="code" href="unioncvmx__mixx__ircnt.html#abde957f10c9c5cc07f7af0b4ec534215">cn52xxp1</a>;
<a name="l00766"></a><a class="code" href="unioncvmx__mixx__ircnt.html#a240e6d1c04dfffe4d5fabbc9a89cf2ef">00766</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a>              <a class="code" href="unioncvmx__mixx__ircnt.html#a240e6d1c04dfffe4d5fabbc9a89cf2ef">cn56xx</a>;
<a name="l00767"></a><a class="code" href="unioncvmx__mixx__ircnt.html#ac27eb3e9297cbdeeafda85e55c697db1">00767</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a>              <a class="code" href="unioncvmx__mixx__ircnt.html#ac27eb3e9297cbdeeafda85e55c697db1">cn56xxp1</a>;
<a name="l00768"></a><a class="code" href="unioncvmx__mixx__ircnt.html#a37e7ca3e6a502aa829022913c03e8f95">00768</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a>              <a class="code" href="unioncvmx__mixx__ircnt.html#a37e7ca3e6a502aa829022913c03e8f95">cn61xx</a>;
<a name="l00769"></a><a class="code" href="unioncvmx__mixx__ircnt.html#ae3fcf18e76d3ef3b6095c2f16f827e08">00769</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a>              <a class="code" href="unioncvmx__mixx__ircnt.html#ae3fcf18e76d3ef3b6095c2f16f827e08">cn63xx</a>;
<a name="l00770"></a><a class="code" href="unioncvmx__mixx__ircnt.html#a3cd047b7095ef6d6b6422e6247313e37">00770</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a>              <a class="code" href="unioncvmx__mixx__ircnt.html#a3cd047b7095ef6d6b6422e6247313e37">cn63xxp1</a>;
<a name="l00771"></a><a class="code" href="unioncvmx__mixx__ircnt.html#aafcfed59d63ecd222d3a4515ecfcba7b">00771</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a>              <a class="code" href="unioncvmx__mixx__ircnt.html#aafcfed59d63ecd222d3a4515ecfcba7b">cn66xx</a>;
<a name="l00772"></a><a class="code" href="unioncvmx__mixx__ircnt.html#aabe3bcd0fe6a3dfe22cbfc6862b0eb5c">00772</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a>              <a class="code" href="unioncvmx__mixx__ircnt.html#aabe3bcd0fe6a3dfe22cbfc6862b0eb5c">cn68xx</a>;
<a name="l00773"></a><a class="code" href="unioncvmx__mixx__ircnt.html#ae4b0bc3d4f9039bbd0d527fb69697612">00773</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a>              <a class="code" href="unioncvmx__mixx__ircnt.html#ae4b0bc3d4f9039bbd0d527fb69697612">cn68xxp1</a>;
<a name="l00774"></a><a class="code" href="unioncvmx__mixx__ircnt.html#ae92371ce39950507207bc1ff0bbc669c">00774</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a>              <a class="code" href="unioncvmx__mixx__ircnt.html#ae92371ce39950507207bc1ff0bbc669c">cn73xx</a>;
<a name="l00775"></a><a class="code" href="unioncvmx__mixx__ircnt.html#a5d6830400e2142d9b2a8018c25231fc4">00775</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a>              <a class="code" href="unioncvmx__mixx__ircnt.html#a5d6830400e2142d9b2a8018c25231fc4">cn78xx</a>;
<a name="l00776"></a><a class="code" href="unioncvmx__mixx__ircnt.html#a308c0cc3e9630d21cb3c8d6024a73ed6">00776</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a>              <a class="code" href="unioncvmx__mixx__ircnt.html#a308c0cc3e9630d21cb3c8d6024a73ed6">cn78xxp1</a>;
<a name="l00777"></a><a class="code" href="unioncvmx__mixx__ircnt.html#a47cb30b76168331d310f9271dec33b29">00777</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__ircnt_1_1cvmx__mixx__ircnt__s.html">cvmx_mixx_ircnt_s</a>              <a class="code" href="unioncvmx__mixx__ircnt.html#a47cb30b76168331d310f9271dec33b29">cnf75xx</a>;
<a name="l00778"></a>00778 };
<a name="l00779"></a><a class="code" href="cvmx-mixx-defs_8h.html#a06192c128b78eab1655eaabf0ce624e8">00779</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__ircnt.html" title="cvmx_mix::_ircnt">cvmx_mixx_ircnt</a> <a class="code" href="unioncvmx__mixx__ircnt.html" title="cvmx_mix::_ircnt">cvmx_mixx_ircnt_t</a>;
<a name="l00780"></a>00780 <span class="comment"></span>
<a name="l00781"></a>00781 <span class="comment">/**</span>
<a name="l00782"></a>00782 <span class="comment"> * cvmx_mix#_irhwm</span>
<a name="l00783"></a>00783 <span class="comment"> *</span>
<a name="l00784"></a>00784 <span class="comment"> * MIX_IRHWM = MIX I-Ring High-Water Mark Threshold Register</span>
<a name="l00785"></a>00785 <span class="comment"> *</span>
<a name="l00786"></a>00786 <span class="comment"> * Description:</span>
<a name="l00787"></a>00787 <span class="comment"> *  NOTE: To write to the MIX_IHWM register, a device would issue an IOBST directed at the MIO.</span>
<a name="l00788"></a>00788 <span class="comment"> *        To read the MIX_IHWM register, a device would issue an IOBLD64 directed at the MIO.</span>
<a name="l00789"></a>00789 <span class="comment"> */</span>
<a name="l00790"></a><a class="code" href="unioncvmx__mixx__irhwm.html">00790</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__irhwm.html" title="cvmx_mix::_irhwm">cvmx_mixx_irhwm</a> {
<a name="l00791"></a><a class="code" href="unioncvmx__mixx__irhwm.html#a0c7a1dee5822dbbf74c4ef0986fbb2d1">00791</a>     uint64_t <a class="code" href="unioncvmx__mixx__irhwm.html#a0c7a1dee5822dbbf74c4ef0986fbb2d1">u64</a>;
<a name="l00792"></a><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">00792</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a> {
<a name="l00793"></a>00793 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html#ac3a004d79c3d3fcca6a54375756901ae">reserved_40_63</a>               : 24;
<a name="l00795"></a>00795     uint64_t <a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html#ae700a2e339187a99486bd26bc9dac6ce">ibplwm</a>                       : 20; <span class="comment">/**&lt; I-Ring backpressure low-watermark threshold.</span>
<a name="l00796"></a>00796 <span class="comment">                                                         When the number of available I-Ring entries (IDBELL) is less than IBPLWM, the BGX-MAC does</span>
<a name="l00797"></a>00797 <span class="comment">                                                         the following:</span>
<a name="l00798"></a>00798 <span class="comment">                                                         * in full-duplex mode: send periodic PAUSE packets.</span>
<a name="l00799"></a>00799 <span class="comment">                                                         * in half-duplex mode: force collisions.</span>
<a name="l00800"></a>00800 <span class="comment">                                                         This programmable mechanism is provided as a means to backpressure input traffic early</span>
<a name="l00801"></a>00801 <span class="comment">                                                         enough so that packets are not dropped by CNXXXX. */</span>
<a name="l00802"></a>00802     uint64_t <a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html#ace5a1c84249a4995910605d4728c412a">irhwm</a>                        : 20; <span class="comment">/**&lt; I-Ring entry high-watermark threshold. Used to determine when the number of inbound</span>
<a name="l00803"></a>00803 <span class="comment">                                                         packets in system memory (MIX(0..1)_IRCNT[IRCNT]) exceeds this IRHWM threshold. */</span>
<a name="l00804"></a>00804 <span class="preprocessor">#else</span>
<a name="l00805"></a><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html#ace5a1c84249a4995910605d4728c412a">00805</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html#ace5a1c84249a4995910605d4728c412a">irhwm</a>                        : 20;
<a name="l00806"></a><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html#ae700a2e339187a99486bd26bc9dac6ce">00806</a>     uint64_t <a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html#ae700a2e339187a99486bd26bc9dac6ce">ibplwm</a>                       : 20;
<a name="l00807"></a><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html#ac3a004d79c3d3fcca6a54375756901ae">00807</a>     uint64_t <a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html#ac3a004d79c3d3fcca6a54375756901ae">reserved_40_63</a>               : 24;
<a name="l00808"></a>00808 <span class="preprocessor">#endif</span>
<a name="l00809"></a>00809 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__irhwm.html#a90d33cd681cc4943155ca8e029eb8408">s</a>;
<a name="l00810"></a><a class="code" href="unioncvmx__mixx__irhwm.html#ada330d587169c955bb6049feaea28f8d">00810</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a>              <a class="code" href="unioncvmx__mixx__irhwm.html#ada330d587169c955bb6049feaea28f8d">cn52xx</a>;
<a name="l00811"></a><a class="code" href="unioncvmx__mixx__irhwm.html#a975a3774f2374247fd317369689efa83">00811</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a>              <a class="code" href="unioncvmx__mixx__irhwm.html#a975a3774f2374247fd317369689efa83">cn52xxp1</a>;
<a name="l00812"></a><a class="code" href="unioncvmx__mixx__irhwm.html#a13dfd617ac145ad7975684c6b3c420fc">00812</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a>              <a class="code" href="unioncvmx__mixx__irhwm.html#a13dfd617ac145ad7975684c6b3c420fc">cn56xx</a>;
<a name="l00813"></a><a class="code" href="unioncvmx__mixx__irhwm.html#aa79510b4633a5c2a084cdc1037ac85a7">00813</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a>              <a class="code" href="unioncvmx__mixx__irhwm.html#aa79510b4633a5c2a084cdc1037ac85a7">cn56xxp1</a>;
<a name="l00814"></a><a class="code" href="unioncvmx__mixx__irhwm.html#a20e2d0ba3598448306327f5053889620">00814</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a>              <a class="code" href="unioncvmx__mixx__irhwm.html#a20e2d0ba3598448306327f5053889620">cn61xx</a>;
<a name="l00815"></a><a class="code" href="unioncvmx__mixx__irhwm.html#acdfd3b24ca793753328747527f07663c">00815</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a>              <a class="code" href="unioncvmx__mixx__irhwm.html#acdfd3b24ca793753328747527f07663c">cn63xx</a>;
<a name="l00816"></a><a class="code" href="unioncvmx__mixx__irhwm.html#a8cfaaebecdcd657c0227a70527971414">00816</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a>              <a class="code" href="unioncvmx__mixx__irhwm.html#a8cfaaebecdcd657c0227a70527971414">cn63xxp1</a>;
<a name="l00817"></a><a class="code" href="unioncvmx__mixx__irhwm.html#aae41d89f850989b6ed9f89d3e5cf0f7c">00817</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a>              <a class="code" href="unioncvmx__mixx__irhwm.html#aae41d89f850989b6ed9f89d3e5cf0f7c">cn66xx</a>;
<a name="l00818"></a><a class="code" href="unioncvmx__mixx__irhwm.html#a76d5f18176c75aa960317f23ad04d819">00818</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a>              <a class="code" href="unioncvmx__mixx__irhwm.html#a76d5f18176c75aa960317f23ad04d819">cn68xx</a>;
<a name="l00819"></a><a class="code" href="unioncvmx__mixx__irhwm.html#a0bc5d90763cd765823be3345fce88a56">00819</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a>              <a class="code" href="unioncvmx__mixx__irhwm.html#a0bc5d90763cd765823be3345fce88a56">cn68xxp1</a>;
<a name="l00820"></a><a class="code" href="unioncvmx__mixx__irhwm.html#a23f3419735c03fb1fce502652a9ba8db">00820</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a>              <a class="code" href="unioncvmx__mixx__irhwm.html#a23f3419735c03fb1fce502652a9ba8db">cn73xx</a>;
<a name="l00821"></a><a class="code" href="unioncvmx__mixx__irhwm.html#aff54d5da23ea43f4e42d79add0b0f22d">00821</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a>              <a class="code" href="unioncvmx__mixx__irhwm.html#aff54d5da23ea43f4e42d79add0b0f22d">cn78xx</a>;
<a name="l00822"></a><a class="code" href="unioncvmx__mixx__irhwm.html#ad5cfaf5301da8d81c23f1d77536bfdcf">00822</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a>              <a class="code" href="unioncvmx__mixx__irhwm.html#ad5cfaf5301da8d81c23f1d77536bfdcf">cn78xxp1</a>;
<a name="l00823"></a><a class="code" href="unioncvmx__mixx__irhwm.html#a36bcd98c58f059a9f719301403ae284e">00823</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__irhwm_1_1cvmx__mixx__irhwm__s.html">cvmx_mixx_irhwm_s</a>              <a class="code" href="unioncvmx__mixx__irhwm.html#a36bcd98c58f059a9f719301403ae284e">cnf75xx</a>;
<a name="l00824"></a>00824 };
<a name="l00825"></a><a class="code" href="cvmx-mixx-defs_8h.html#a7f5551ea4a3ae143c2ee6a333aa87a7a">00825</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__irhwm.html" title="cvmx_mix::_irhwm">cvmx_mixx_irhwm</a> <a class="code" href="unioncvmx__mixx__irhwm.html" title="cvmx_mix::_irhwm">cvmx_mixx_irhwm_t</a>;
<a name="l00826"></a>00826 <span class="comment"></span>
<a name="l00827"></a>00827 <span class="comment">/**</span>
<a name="l00828"></a>00828 <span class="comment"> * cvmx_mix#_iring1</span>
<a name="l00829"></a>00829 <span class="comment"> *</span>
<a name="l00830"></a>00830 <span class="comment"> * MIX_IRING1 = MIX Inbound Ring Register \#1</span>
<a name="l00831"></a>00831 <span class="comment"> *</span>
<a name="l00832"></a>00832 <span class="comment"> * Description:</span>
<a name="l00833"></a>00833 <span class="comment"> *  NOTE: To write to the MIX_IRING1 register, a device would issue an IOBST directed at the MIO.</span>
<a name="l00834"></a>00834 <span class="comment"> *        To read the MIX_IRING1 register, a device would issue an IOBLD64 directed at the MIO.</span>
<a name="l00835"></a>00835 <span class="comment"> */</span>
<a name="l00836"></a><a class="code" href="unioncvmx__mixx__iring1.html">00836</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__iring1.html" title="cvmx_mix::_iring1">cvmx_mixx_iring1</a> {
<a name="l00837"></a><a class="code" href="unioncvmx__mixx__iring1.html#ab9c98512da76dd0e781aff001409a35e">00837</a>     uint64_t <a class="code" href="unioncvmx__mixx__iring1.html#ab9c98512da76dd0e781aff001409a35e">u64</a>;
<a name="l00838"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__s.html">00838</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__s.html">cvmx_mixx_iring1_s</a> {
<a name="l00839"></a>00839 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00840"></a>00840 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__s.html#ac8ce8f3f12c7b18fe5afab876d56838f">reserved_0_63</a>                : 64;
<a name="l00841"></a>00841 <span class="preprocessor">#else</span>
<a name="l00842"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__s.html#ac8ce8f3f12c7b18fe5afab876d56838f">00842</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__s.html#ac8ce8f3f12c7b18fe5afab876d56838f">reserved_0_63</a>                : 64;
<a name="l00843"></a>00843 <span class="preprocessor">#endif</span>
<a name="l00844"></a>00844 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__iring1.html#a4831cca852eba7666e877077097c5cfd">s</a>;
<a name="l00845"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html">00845</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html">cvmx_mixx_iring1_cn52xx</a> {
<a name="l00846"></a>00846 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00847"></a>00847 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#a0948e6283e45bb380501713c662d00eb">reserved_60_63</a>               : 4;
<a name="l00848"></a>00848     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#a3e7e6e310ce42394575eb08a9cb148a5">isize</a>                        : 20; <span class="comment">/**&lt; Represents the Inbound Ring Buffer&apos;s Size(in 8B</span>
<a name="l00849"></a>00849 <span class="comment">                                                         words). The ring can be as large as 1M entries.</span>
<a name="l00850"></a>00850 <span class="comment">                                                         NOTE: This CSR MUST BE setup written by SW poweron</span>
<a name="l00851"></a>00851 <span class="comment">                                                         (when IDBELL/IRCNT=0). */</span>
<a name="l00852"></a>00852     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#a1c087614f30de26f183d2f1cf4725948">reserved_36_39</a>               : 4;
<a name="l00853"></a>00853     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#ab9b8dcb35a442cce1a480c9553b5b5ed">ibase</a>                        : 33; <span class="comment">/**&lt; Represents the 8B-aligned base address of the first</span>
<a name="l00854"></a>00854 <span class="comment">                                                         Inbound Ring entry in system memory.</span>
<a name="l00855"></a>00855 <span class="comment">                                                         NOTE: SW MUST ONLY write to this register during</span>
<a name="l00856"></a>00856 <span class="comment">                                                         power-on/boot code. */</span>
<a name="l00857"></a>00857     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#ae20821503fb1b1cabd9b2c2cd7793256">reserved_0_2</a>                 : 3;
<a name="l00858"></a>00858 <span class="preprocessor">#else</span>
<a name="l00859"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#ae20821503fb1b1cabd9b2c2cd7793256">00859</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#ae20821503fb1b1cabd9b2c2cd7793256">reserved_0_2</a>                 : 3;
<a name="l00860"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#ab9b8dcb35a442cce1a480c9553b5b5ed">00860</a>     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#ab9b8dcb35a442cce1a480c9553b5b5ed">ibase</a>                        : 33;
<a name="l00861"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#a1c087614f30de26f183d2f1cf4725948">00861</a>     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#a1c087614f30de26f183d2f1cf4725948">reserved_36_39</a>               : 4;
<a name="l00862"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#a3e7e6e310ce42394575eb08a9cb148a5">00862</a>     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#a3e7e6e310ce42394575eb08a9cb148a5">isize</a>                        : 20;
<a name="l00863"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#a0948e6283e45bb380501713c662d00eb">00863</a>     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html#a0948e6283e45bb380501713c662d00eb">reserved_60_63</a>               : 4;
<a name="l00864"></a>00864 <span class="preprocessor">#endif</span>
<a name="l00865"></a>00865 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__iring1.html#aa70240a9fcb687ce1feec847ef3d8a7a">cn52xx</a>;
<a name="l00866"></a><a class="code" href="unioncvmx__mixx__iring1.html#ae39a9a754425dfb8b4ddda45305e8d41">00866</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html">cvmx_mixx_iring1_cn52xx</a>        <a class="code" href="unioncvmx__mixx__iring1.html#ae39a9a754425dfb8b4ddda45305e8d41">cn52xxp1</a>;
<a name="l00867"></a><a class="code" href="unioncvmx__mixx__iring1.html#a0d04899067d67d75c275a1c16c4e5a25">00867</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html">cvmx_mixx_iring1_cn52xx</a>        <a class="code" href="unioncvmx__mixx__iring1.html#a0d04899067d67d75c275a1c16c4e5a25">cn56xx</a>;
<a name="l00868"></a><a class="code" href="unioncvmx__mixx__iring1.html#ae329bab6beef258f42d2c3b9777ac304">00868</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn52xx.html">cvmx_mixx_iring1_cn52xx</a>        <a class="code" href="unioncvmx__mixx__iring1.html#ae329bab6beef258f42d2c3b9777ac304">cn56xxp1</a>;
<a name="l00869"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html">00869</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html">cvmx_mixx_iring1_cn61xx</a> {
<a name="l00870"></a>00870 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00871"></a>00871 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html#a3eee801e469cee53f6a41927901b07ca">reserved_60_63</a>               : 4;
<a name="l00872"></a>00872     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html#a6f63f7a8e79bf5e2903c8c3c93ac29c5">isize</a>                        : 20; <span class="comment">/**&lt; Represents the Inbound Ring Buffer&apos;s Size(in 8B</span>
<a name="l00873"></a>00873 <span class="comment">                                                         words). The ring can be as large as 1M entries.</span>
<a name="l00874"></a>00874 <span class="comment">                                                         NOTE: This CSR MUST BE setup written by SW poweron</span>
<a name="l00875"></a>00875 <span class="comment">                                                         (when IDBELL/IRCNT=0). */</span>
<a name="l00876"></a>00876     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html#a43280df8de0baa0b8746c99e8c27261a">ibase</a>                        : 37; <span class="comment">/**&lt; Represents the 8B-aligned base address of the first</span>
<a name="l00877"></a>00877 <span class="comment">                                                         Inbound Ring entry in system memory.</span>
<a name="l00878"></a>00878 <span class="comment">                                                         NOTE: SW MUST ONLY write to this register during</span>
<a name="l00879"></a>00879 <span class="comment">                                                         power-on/boot code. */</span>
<a name="l00880"></a>00880     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html#a85bac8096504a1b5bcca06595c56665d">reserved_0_2</a>                 : 3;
<a name="l00881"></a>00881 <span class="preprocessor">#else</span>
<a name="l00882"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html#a85bac8096504a1b5bcca06595c56665d">00882</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html#a85bac8096504a1b5bcca06595c56665d">reserved_0_2</a>                 : 3;
<a name="l00883"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html#a43280df8de0baa0b8746c99e8c27261a">00883</a>     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html#a43280df8de0baa0b8746c99e8c27261a">ibase</a>                        : 37;
<a name="l00884"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html#a6f63f7a8e79bf5e2903c8c3c93ac29c5">00884</a>     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html#a6f63f7a8e79bf5e2903c8c3c93ac29c5">isize</a>                        : 20;
<a name="l00885"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html#a3eee801e469cee53f6a41927901b07ca">00885</a>     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html#a3eee801e469cee53f6a41927901b07ca">reserved_60_63</a>               : 4;
<a name="l00886"></a>00886 <span class="preprocessor">#endif</span>
<a name="l00887"></a>00887 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__iring1.html#a5fa074d93b2f00e77b1a2db805275e4b">cn61xx</a>;
<a name="l00888"></a><a class="code" href="unioncvmx__mixx__iring1.html#a611f145f9273a72fc369d5c6d9bd5d96">00888</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html">cvmx_mixx_iring1_cn61xx</a>        <a class="code" href="unioncvmx__mixx__iring1.html#a611f145f9273a72fc369d5c6d9bd5d96">cn63xx</a>;
<a name="l00889"></a><a class="code" href="unioncvmx__mixx__iring1.html#ae621c2e020c50dc4dba49ea074928776">00889</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html">cvmx_mixx_iring1_cn61xx</a>        <a class="code" href="unioncvmx__mixx__iring1.html#ae621c2e020c50dc4dba49ea074928776">cn63xxp1</a>;
<a name="l00890"></a><a class="code" href="unioncvmx__mixx__iring1.html#ae782a0c808167ac026a3299a581d1cb7">00890</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html">cvmx_mixx_iring1_cn61xx</a>        <a class="code" href="unioncvmx__mixx__iring1.html#ae782a0c808167ac026a3299a581d1cb7">cn66xx</a>;
<a name="l00891"></a><a class="code" href="unioncvmx__mixx__iring1.html#a7d9dd0267303890f3330f6de956f4298">00891</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html">cvmx_mixx_iring1_cn61xx</a>        <a class="code" href="unioncvmx__mixx__iring1.html#a7d9dd0267303890f3330f6de956f4298">cn68xx</a>;
<a name="l00892"></a><a class="code" href="unioncvmx__mixx__iring1.html#ae62cca622d59bdf0f4928d80df81cc3f">00892</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn61xx.html">cvmx_mixx_iring1_cn61xx</a>        <a class="code" href="unioncvmx__mixx__iring1.html#ae62cca622d59bdf0f4928d80df81cc3f">cn68xxp1</a>;
<a name="l00893"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html">00893</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html">cvmx_mixx_iring1_cn73xx</a> {
<a name="l00894"></a>00894 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00895"></a>00895 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html#a3485d2b31fd509d9a8f763485fccb2b9">isize</a>                        : 20; <span class="comment">/**&lt; Represents the inbound ring (I-Ring) buffer&apos;s size (in 8-byte words). The ring can be as</span>
<a name="l00896"></a>00896 <span class="comment">                                                         large as 1MB entries.</span>
<a name="l00897"></a>00897 <span class="comment">                                                         This CSR must be setup written by software poweron (when IDBELL/IRCNT=0). */</span>
<a name="l00898"></a>00898     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html#a53b6727977eb29b863af066dc4c85961">reserved_42_43</a>               : 2;
<a name="l00899"></a>00899     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html#a256b22bf73b5319b5d7c899942fcecb2">ibase</a>                        : 39; <span class="comment">/**&lt; Represents the 8-byte aligned base address of the first inbound ring</span>
<a name="l00900"></a>00900 <span class="comment">                                                         (I-Ring) entry in system memory.</span>
<a name="l00901"></a>00901 <span class="comment">                                                         Software must only write to this register during power-on/boot code. */</span>
<a name="l00902"></a>00902     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html#aad3295c2afb439a8a0a69f16a5666734">reserved_0_2</a>                 : 3;
<a name="l00903"></a>00903 <span class="preprocessor">#else</span>
<a name="l00904"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html#aad3295c2afb439a8a0a69f16a5666734">00904</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html#aad3295c2afb439a8a0a69f16a5666734">reserved_0_2</a>                 : 3;
<a name="l00905"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html#a256b22bf73b5319b5d7c899942fcecb2">00905</a>     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html#a256b22bf73b5319b5d7c899942fcecb2">ibase</a>                        : 39;
<a name="l00906"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html#a53b6727977eb29b863af066dc4c85961">00906</a>     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html#a53b6727977eb29b863af066dc4c85961">reserved_42_43</a>               : 2;
<a name="l00907"></a><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html#a3485d2b31fd509d9a8f763485fccb2b9">00907</a>     uint64_t <a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html#a3485d2b31fd509d9a8f763485fccb2b9">isize</a>                        : 20;
<a name="l00908"></a>00908 <span class="preprocessor">#endif</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__iring1.html#ad447b3ca172c2673f5b8fa65a23280a3">cn73xx</a>;
<a name="l00910"></a><a class="code" href="unioncvmx__mixx__iring1.html#ae37e438e71e77039613a56302ce8d9ca">00910</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html">cvmx_mixx_iring1_cn73xx</a>        <a class="code" href="unioncvmx__mixx__iring1.html#ae37e438e71e77039613a56302ce8d9ca">cn78xx</a>;
<a name="l00911"></a><a class="code" href="unioncvmx__mixx__iring1.html#aa69bc56d6043326c3daf713c43ee0b35">00911</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html">cvmx_mixx_iring1_cn73xx</a>        <a class="code" href="unioncvmx__mixx__iring1.html#aa69bc56d6043326c3daf713c43ee0b35">cn78xxp1</a>;
<a name="l00912"></a><a class="code" href="unioncvmx__mixx__iring1.html#a784fe49d5c052d1b92614174809df29c">00912</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring1_1_1cvmx__mixx__iring1__cn73xx.html">cvmx_mixx_iring1_cn73xx</a>        <a class="code" href="unioncvmx__mixx__iring1.html#a784fe49d5c052d1b92614174809df29c">cnf75xx</a>;
<a name="l00913"></a>00913 };
<a name="l00914"></a><a class="code" href="cvmx-mixx-defs_8h.html#a481ef666715f87497dfe3ee66645cd2d">00914</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__iring1.html" title="cvmx_mix::_iring1">cvmx_mixx_iring1</a> <a class="code" href="unioncvmx__mixx__iring1.html" title="cvmx_mix::_iring1">cvmx_mixx_iring1_t</a>;
<a name="l00915"></a>00915 <span class="comment"></span>
<a name="l00916"></a>00916 <span class="comment">/**</span>
<a name="l00917"></a>00917 <span class="comment"> * cvmx_mix#_iring2</span>
<a name="l00918"></a>00918 <span class="comment"> *</span>
<a name="l00919"></a>00919 <span class="comment"> * MIX_IRING2 = MIX Inbound Ring Register \#2</span>
<a name="l00920"></a>00920 <span class="comment"> *</span>
<a name="l00921"></a>00921 <span class="comment"> * Description:</span>
<a name="l00922"></a>00922 <span class="comment"> *  NOTE: To write to the MIX_IRING2 register, a device would issue an IOBST directed at the MIO.</span>
<a name="l00923"></a>00923 <span class="comment"> *        To read the MIX_IRING2 register, a device would issue an IOBLD64 directed at the MIO.</span>
<a name="l00924"></a>00924 <span class="comment"> */</span>
<a name="l00925"></a><a class="code" href="unioncvmx__mixx__iring2.html">00925</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__iring2.html" title="cvmx_mix::_iring2">cvmx_mixx_iring2</a> {
<a name="l00926"></a><a class="code" href="unioncvmx__mixx__iring2.html#afad0ab2b3fdaaabb8e26272149e02879">00926</a>     uint64_t <a class="code" href="unioncvmx__mixx__iring2.html#afad0ab2b3fdaaabb8e26272149e02879">u64</a>;
<a name="l00927"></a><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">00927</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a> {
<a name="l00928"></a>00928 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00929"></a>00929 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html#ac4cc10b5430c4d41d9d9e777ffabeb6a">reserved_52_63</a>               : 12;
<a name="l00930"></a>00930     uint64_t <a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html#a5d4456f7bed188219031707ac1ec33eb">itlptr</a>                       : 20; <span class="comment">/**&lt; The inbound ring (I-Ring) tail pointer selects the I-Ring entry that the hardware will</span>
<a name="l00931"></a>00931 <span class="comment">                                                         process next. After the hardware completes receiving an inbound packet, it increments the</span>
<a name="l00932"></a>00932 <span class="comment">                                                         I-Ring tail pointer.</span>
<a name="l00933"></a>00933 <span class="comment">                                                         The I-Ring tail pointer hardware increment is always modulo MIX(0..1)_IRING2[ISIZE].</span>
<a name="l00934"></a>00934 <span class="comment">                                                         This field is read-only to software. */</span>
<a name="l00935"></a>00935     uint64_t <a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html#a49088ea64bd53311b099917df32a865f">reserved_20_31</a>               : 12;
<a name="l00936"></a>00936     uint64_t <a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html#ae5aa3d80cf64e1a00b07e86ed32e7c21">idbell</a>                       : 20; <span class="comment">/**&lt; Represents the cumulative total of pending inbound ring (I-Ring) buffer entries. Each</span>
<a name="l00937"></a>00937 <span class="comment">                                                         I-Ring buffer entry contains an L2/DRAM byte pointer and a byte Length.</span>
<a name="l00938"></a>00938 <span class="comment">                                                         After software inserts a new entry into the I-Ring buffer, it &apos;rings the doorbell for the</span>
<a name="l00939"></a>00939 <span class="comment">                                                         inbound ring.&apos; When the MIX hardware receives the doorbell ring, it advances the doorbell</span>
<a name="l00940"></a>00940 <span class="comment">                                                         count for the I-Ring.</span>
<a name="l00941"></a>00941 <span class="comment">                                                         Software must never cause the doorbell count for the I-Ring to exceed the size of</span>
<a name="l00942"></a>00942 <span class="comment">                                                         MIX(0..1)_IRING1[ISIZE]. A read of the CSR indicates the current doorbell count. */</span>
<a name="l00943"></a>00943 <span class="preprocessor">#else</span>
<a name="l00944"></a><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html#ae5aa3d80cf64e1a00b07e86ed32e7c21">00944</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html#ae5aa3d80cf64e1a00b07e86ed32e7c21">idbell</a>                       : 20;
<a name="l00945"></a><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html#a49088ea64bd53311b099917df32a865f">00945</a>     uint64_t <a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html#a49088ea64bd53311b099917df32a865f">reserved_20_31</a>               : 12;
<a name="l00946"></a><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html#a5d4456f7bed188219031707ac1ec33eb">00946</a>     uint64_t <a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html#a5d4456f7bed188219031707ac1ec33eb">itlptr</a>                       : 20;
<a name="l00947"></a><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html#ac4cc10b5430c4d41d9d9e777ffabeb6a">00947</a>     uint64_t <a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html#ac4cc10b5430c4d41d9d9e777ffabeb6a">reserved_52_63</a>               : 12;
<a name="l00948"></a>00948 <span class="preprocessor">#endif</span>
<a name="l00949"></a>00949 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__iring2.html#afc54f6e61a5da7b9156c0e01bd9e5643">s</a>;
<a name="l00950"></a><a class="code" href="unioncvmx__mixx__iring2.html#aa6c829bffb772f0120b3412ef6523800">00950</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a>             <a class="code" href="unioncvmx__mixx__iring2.html#aa6c829bffb772f0120b3412ef6523800">cn52xx</a>;
<a name="l00951"></a><a class="code" href="unioncvmx__mixx__iring2.html#a67ba5f907283d36438079a6dc25afe0b">00951</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a>             <a class="code" href="unioncvmx__mixx__iring2.html#a67ba5f907283d36438079a6dc25afe0b">cn52xxp1</a>;
<a name="l00952"></a><a class="code" href="unioncvmx__mixx__iring2.html#a1d99e024b578600487d686e1575cb8be">00952</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a>             <a class="code" href="unioncvmx__mixx__iring2.html#a1d99e024b578600487d686e1575cb8be">cn56xx</a>;
<a name="l00953"></a><a class="code" href="unioncvmx__mixx__iring2.html#a54bfb393e1c52e205be30eeecad5e1fb">00953</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a>             <a class="code" href="unioncvmx__mixx__iring2.html#a54bfb393e1c52e205be30eeecad5e1fb">cn56xxp1</a>;
<a name="l00954"></a><a class="code" href="unioncvmx__mixx__iring2.html#adc8c1e9b674683a455f9c0220f1741e4">00954</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a>             <a class="code" href="unioncvmx__mixx__iring2.html#adc8c1e9b674683a455f9c0220f1741e4">cn61xx</a>;
<a name="l00955"></a><a class="code" href="unioncvmx__mixx__iring2.html#a8de7e1f2c2dce5402808d212df85911f">00955</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a>             <a class="code" href="unioncvmx__mixx__iring2.html#a8de7e1f2c2dce5402808d212df85911f">cn63xx</a>;
<a name="l00956"></a><a class="code" href="unioncvmx__mixx__iring2.html#a39466fab309c84d8197b2b8ada62ae5e">00956</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a>             <a class="code" href="unioncvmx__mixx__iring2.html#a39466fab309c84d8197b2b8ada62ae5e">cn63xxp1</a>;
<a name="l00957"></a><a class="code" href="unioncvmx__mixx__iring2.html#ad832bda0fad1307a31b3fd8a90192517">00957</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a>             <a class="code" href="unioncvmx__mixx__iring2.html#ad832bda0fad1307a31b3fd8a90192517">cn66xx</a>;
<a name="l00958"></a><a class="code" href="unioncvmx__mixx__iring2.html#a91e1cd3ff0a95fd45d94e6f956862635">00958</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a>             <a class="code" href="unioncvmx__mixx__iring2.html#a91e1cd3ff0a95fd45d94e6f956862635">cn68xx</a>;
<a name="l00959"></a><a class="code" href="unioncvmx__mixx__iring2.html#a6de92e84baada33279466baf6e20f1c6">00959</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a>             <a class="code" href="unioncvmx__mixx__iring2.html#a6de92e84baada33279466baf6e20f1c6">cn68xxp1</a>;
<a name="l00960"></a><a class="code" href="unioncvmx__mixx__iring2.html#a5259d8f11adf588687aa3f6e359d6d23">00960</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a>             <a class="code" href="unioncvmx__mixx__iring2.html#a5259d8f11adf588687aa3f6e359d6d23">cn73xx</a>;
<a name="l00961"></a><a class="code" href="unioncvmx__mixx__iring2.html#a8ed191c6a6ba1f0557c78617693b0b4a">00961</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a>             <a class="code" href="unioncvmx__mixx__iring2.html#a8ed191c6a6ba1f0557c78617693b0b4a">cn78xx</a>;
<a name="l00962"></a><a class="code" href="unioncvmx__mixx__iring2.html#a85b4683358b7b9dde60d76f9ef272c93">00962</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a>             <a class="code" href="unioncvmx__mixx__iring2.html#a85b4683358b7b9dde60d76f9ef272c93">cn78xxp1</a>;
<a name="l00963"></a><a class="code" href="unioncvmx__mixx__iring2.html#a3d53672f99ccc295f6f7f5c4f38f931e">00963</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__iring2_1_1cvmx__mixx__iring2__s.html">cvmx_mixx_iring2_s</a>             <a class="code" href="unioncvmx__mixx__iring2.html#a3d53672f99ccc295f6f7f5c4f38f931e">cnf75xx</a>;
<a name="l00964"></a>00964 };
<a name="l00965"></a><a class="code" href="cvmx-mixx-defs_8h.html#a32c7a960fca49c17e7976f51b273ea36">00965</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__iring2.html" title="cvmx_mix::_iring2">cvmx_mixx_iring2</a> <a class="code" href="unioncvmx__mixx__iring2.html" title="cvmx_mix::_iring2">cvmx_mixx_iring2_t</a>;
<a name="l00966"></a>00966 <span class="comment"></span>
<a name="l00967"></a>00967 <span class="comment">/**</span>
<a name="l00968"></a>00968 <span class="comment"> * cvmx_mix#_isr</span>
<a name="l00969"></a>00969 <span class="comment"> *</span>
<a name="l00970"></a>00970 <span class="comment"> * This register provides a summary of the MIX interrupt bits.</span>
<a name="l00971"></a>00971 <span class="comment"> *</span>
<a name="l00972"></a>00972 <span class="comment"> */</span>
<a name="l00973"></a><a class="code" href="unioncvmx__mixx__isr.html">00973</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__isr.html" title="cvmx_mix::_isr">cvmx_mixx_isr</a> {
<a name="l00974"></a><a class="code" href="unioncvmx__mixx__isr.html#a46e6ac7a6bf9ff0c628755e41abf83dd">00974</a>     uint64_t <a class="code" href="unioncvmx__mixx__isr.html#a46e6ac7a6bf9ff0c628755e41abf83dd">u64</a>;
<a name="l00975"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html">00975</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html">cvmx_mixx_isr_s</a> {
<a name="l00976"></a>00976 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l00977"></a>00977 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#ae6aaa91de7d5bc54a9c334cc11688867">reserved_8_63</a>                : 56;
<a name="l00978"></a>00978     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#aa03ba98bc31d36945c2dc768b8c945b1">ts</a>                           : 1;  <span class="comment">/**&lt; Timestamp interrupt. Throws MIX_INTSN_E:MIX(0..1)_INT_TS. This bit is set and the</span>
<a name="l00979"></a>00979 <span class="comment">                                                         interrupt generated when the number of pending timestamp interrupts</span>
<a name="l00980"></a>00980 <span class="comment">                                                         (MIX(0..1)_TSCTL[TSCNT]) is greater than the timestamp interrupt threshold</span>
<a name="l00981"></a>00981 <span class="comment">                                                         (MIX(0..1)_CTL[TS_THRESH]) value. */</span>
<a name="l00982"></a>00982     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#a149a028fe81afbe8644f4bc8992e2c36">orun</a>                         : 1;  <span class="comment">/**&lt; O-ring packet count underflow detected. Throws MIX_INTSN_E::MIX(0..1)_INT_ORUN. If</span>
<a name="l00983"></a>00983 <span class="comment">                                                         software writes a larger value than what is currently in the MIX(0..1)_ORCNT[ORCNT], then</span>
<a name="l00984"></a>00984 <span class="comment">                                                         hardware reports the underflow condition.</span>
<a name="l00985"></a>00985 <span class="comment">                                                         The MIX(0..1)_ORCNT[IOCNT] will clamp to zero.</span>
<a name="l00986"></a>00986 <span class="comment">                                                         If an ORUN underflow condition is detected, the integrity of the MIX hardware state has</span>
<a name="l00987"></a>00987 <span class="comment">                                                         been compromised. To recover, software must issue a software reset sequence. (See</span>
<a name="l00988"></a>00988 <span class="comment">                                                         MIX(0..1)_CTL[RESET.] */</span>
<a name="l00989"></a>00989     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#a01988b12e780b2e5271fae4c4b81de11">irun</a>                         : 1;  <span class="comment">/**&lt; I-ring packet count underflow detected. Throws MIX_INTSN_E::MIX(0..1)_INT_IRUN. If</span>
<a name="l00990"></a>00990 <span class="comment">                                                         software writes a larger value than what is currently in the MIX(0..1)_IRCNT[IRCNT], then</span>
<a name="l00991"></a>00991 <span class="comment">                                                         hardware reports the underflow condition.</span>
<a name="l00992"></a>00992 <span class="comment">                                                         The MIX(0..1)_IRCNT[IRCNT] will clamp to zero.</span>
<a name="l00993"></a>00993 <span class="comment">                                                         If an IRUN underflow condition is detected, the integrity of the MIX hardware state has</span>
<a name="l00994"></a>00994 <span class="comment">                                                         been compromised. To recover, software must issue a software reset sequence. (See</span>
<a name="l00995"></a>00995 <span class="comment">                                                         MIX(0..1)_CTL[RESET]). */</span>
<a name="l00996"></a>00996     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#ad4ee3a23d039b8d65ca921b709fb365b">data_drp</a>                     : 1;  <span class="comment">/**&lt; Data was dropped due to RX FIFO full. Throws MIX_INTSN_E::MIX(0..1)_INT_DATA_DRP. If this</span>
<a name="l00997"></a>00997 <span class="comment">                                                         event does occur, DATA_DRP is set and the interrupt is generated. */</span>
<a name="l00998"></a>00998     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#a135636836a489374c5db4beacd67bb1b">irthresh</a>                     : 1;  <span class="comment">/**&lt; Inbound ring packet threshold exceeded. Throws MIX_INTSN_E::MIX(0..1)_INT_IRTHRESH. When</span>
<a name="l00999"></a>00999 <span class="comment">                                                         the pending number of inbound packets in system memory (IRCNT) has exceeded a programmable</span>
<a name="l01000"></a>01000 <span class="comment">                                                         threshold (IRHWM), this bit is set and the interrupt is generated. To service this</span>
<a name="l01001"></a>01001 <span class="comment">                                                         interrupt, the IRCNT must first be lowered below the IRHWM before the W1C to this field. */</span>
<a name="l01002"></a>01002     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#abef0a3b3bef26f015d35cf78fcea473d">orthresh</a>                     : 1;  <span class="comment">/**&lt; Outbound ring packet threshold exceeded. Throws MIX_INTSN_E::MIX(0..1)_INT_ORTHRESH. When</span>
<a name="l01003"></a>01003 <span class="comment">                                                         the pending number of outbound packets in system memory (ORCNT) has exceeded a</span>
<a name="l01004"></a>01004 <span class="comment">                                                         programmable threshold (ORHWM), this bit is set and the interrupt is generated. To service</span>
<a name="l01005"></a>01005 <span class="comment">                                                         this interrupt, the ORCNT must first be lowered below the ORHWM before the W1C to this</span>
<a name="l01006"></a>01006 <span class="comment">                                                         field. */</span>
<a name="l01007"></a>01007     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#ae4b85c3e32c3612b66d8c87547133422">idblovf</a>                      : 1;  <span class="comment">/**&lt; Inbound doorbell (IDBELL) overflow detected. Throws MIX_INTSN_E::MIX(0..1)_INT_IDBLOVF.</span>
<a name="l01008"></a>01008 <span class="comment">                                                         If software attempts to write to the MIX(0..1)_IRING2[IDBELL] with a value greater than</span>
<a name="l01009"></a>01009 <span class="comment">                                                         the remaining number of I-Ring buffer entries (MIX(0..1)_REMCNT[IREMCNT]), then the</span>
<a name="l01010"></a>01010 <span class="comment">                                                         following occurs:</span>
<a name="l01011"></a>01011 <span class="comment">                                                         * The MIX(0..1)_IRING2[IDBELL] write is IGNORED.</span>
<a name="l01012"></a>01012 <span class="comment">                                                         * [IDBLOVF] is set and the interrupt is generated.</span>
<a name="l01013"></a>01013 <span class="comment">                                                         Software should keep track of the number of I-Ring entries in use (i.e. the cumulative</span>
<a name="l01014"></a>01014 <span class="comment">                                                         number</span>
<a name="l01015"></a>01015 <span class="comment">                                                         of IDBELL write operations), and ensure that future IDBELL write operations don&apos;t exceed</span>
<a name="l01016"></a>01016 <span class="comment">                                                         the size of the I-Ring Buffer (MIX(0..1)_IRING2[ISIZE]). Software must reclaim I-Ring</span>
<a name="l01017"></a>01017 <span class="comment">                                                         entries by keeping track of the number of I-Ring entries, and writing to the</span>
<a name="l01018"></a>01018 <span class="comment">                                                         MIX(0..1)_IRCNT[IRCNT].</span>
<a name="l01019"></a>01019 <span class="comment">                                                         The MIX(0..1)_IRCNT[IRCNT] register represents the total number of packets (not I-Ring</span>
<a name="l01020"></a>01020 <span class="comment">                                                         entries) and software must further keep track of the number of I-Ring entries associated</span>
<a name="l01021"></a>01021 <span class="comment">                                                         with each packet as they are processed.</span>
<a name="l01022"></a>01022 <span class="comment">                                                         If an [IDBLOVF] occurs, it is an indication that software has overwritten the</span>
<a name="l01023"></a>01023 <span class="comment">                                                         I-Ring buffer, and the only recourse for recovery is a hardware reset. */</span>
<a name="l01024"></a>01024     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#a121ec4f2fecae7f38632443babbd0bff">odblovf</a>                      : 1;  <span class="comment">/**&lt; Outbound doorbell (ODBELL) overflow detected. Throws MIX_INTSN_E::MIX(0..1)_INT_ODBLOVF.</span>
<a name="l01025"></a>01025 <span class="comment">                                                         If software attempts to write to MIX(0..1)_ORING2[ODBELL] with a value greater than the</span>
<a name="l01026"></a>01026 <span class="comment">                                                         remaining number of O-Ring buffer entries (MIX(0..1)_REMCNT[OREMCNT]), then the following</span>
<a name="l01027"></a>01027 <span class="comment">                                                         occurs:</span>
<a name="l01028"></a>01028 <span class="comment">                                                         * The MIX(0..1)_IRING2[ODBELL] write operation is IGNORED.</span>
<a name="l01029"></a>01029 <span class="comment">                                                         * [ODBLOVF] is set and the interrupt is generated.</span>
<a name="l01030"></a>01030 <span class="comment">                                                         Software should keep track of the number of I-Ring entries in use (i.e. the cumulative</span>
<a name="l01031"></a>01031 <span class="comment">                                                         number of ODBELL write operations), and ensure that future ODBELL write operations don&apos;t</span>
<a name="l01032"></a>01032 <span class="comment">                                                         exceed the size of the O-Ring buffer (MIX(0..1)_ORING2[OSIZE]). Software must reclaim</span>
<a name="l01033"></a>01033 <span class="comment">                                                         O-Ring entries by writing to MIX(0..1)_ORCNT[ORCNT].</span>
<a name="l01034"></a>01034 <span class="comment">                                                         If an [ODBLOVF] occurs, it is an indication that software has overwritten the</span>
<a name="l01035"></a>01035 <span class="comment">                                                         O-Ring buffer, and the only recourse for recovery is a hardware reset. */</span>
<a name="l01036"></a>01036 <span class="preprocessor">#else</span>
<a name="l01037"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#a121ec4f2fecae7f38632443babbd0bff">01037</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#a121ec4f2fecae7f38632443babbd0bff">odblovf</a>                      : 1;
<a name="l01038"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#ae4b85c3e32c3612b66d8c87547133422">01038</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#ae4b85c3e32c3612b66d8c87547133422">idblovf</a>                      : 1;
<a name="l01039"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#abef0a3b3bef26f015d35cf78fcea473d">01039</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#abef0a3b3bef26f015d35cf78fcea473d">orthresh</a>                     : 1;
<a name="l01040"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#a135636836a489374c5db4beacd67bb1b">01040</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#a135636836a489374c5db4beacd67bb1b">irthresh</a>                     : 1;
<a name="l01041"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#ad4ee3a23d039b8d65ca921b709fb365b">01041</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#ad4ee3a23d039b8d65ca921b709fb365b">data_drp</a>                     : 1;
<a name="l01042"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#a01988b12e780b2e5271fae4c4b81de11">01042</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#a01988b12e780b2e5271fae4c4b81de11">irun</a>                         : 1;
<a name="l01043"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#a149a028fe81afbe8644f4bc8992e2c36">01043</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#a149a028fe81afbe8644f4bc8992e2c36">orun</a>                         : 1;
<a name="l01044"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#aa03ba98bc31d36945c2dc768b8c945b1">01044</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#aa03ba98bc31d36945c2dc768b8c945b1">ts</a>                           : 1;
<a name="l01045"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#ae6aaa91de7d5bc54a9c334cc11688867">01045</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html#ae6aaa91de7d5bc54a9c334cc11688867">reserved_8_63</a>                : 56;
<a name="l01046"></a>01046 <span class="preprocessor">#endif</span>
<a name="l01047"></a>01047 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__isr.html#afdd74bb6260bb707477402f8d33b5dec">s</a>;
<a name="l01048"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html">01048</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html">cvmx_mixx_isr_cn52xx</a> {
<a name="l01049"></a>01049 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a03324a2c049e559e8409ad8034c16f18">reserved_7_63</a>                : 57;
<a name="l01051"></a>01051     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#ab91482003ac22d4c09a4c960a83b7bbb">orun</a>                         : 1;  <span class="comment">/**&lt; ORCNT UnderFlow Detected</span>
<a name="l01052"></a>01052 <span class="comment">                                                         If SW writes a larger value than what is currently</span>
<a name="l01053"></a>01053 <span class="comment">                                                         in the MIX_ORCNT[ORCNT], then HW will report the</span>
<a name="l01054"></a>01054 <span class="comment">                                                         underflow condition.</span>
<a name="l01055"></a>01055 <span class="comment">                                                         NOTE: The MIX_ORCNT[IOCNT] will clamp to to zero.</span>
<a name="l01056"></a>01056 <span class="comment">                                                         NOTE: If an ORUN underflow condition is detected,</span>
<a name="l01057"></a>01057 <span class="comment">                                                         the integrity of the MIX/AGL HW state has</span>
<a name="l01058"></a>01058 <span class="comment">                                                         been compromised. To recover, SW must issue a</span>
<a name="l01059"></a>01059 <span class="comment">                                                         software reset sequence (see: MIX_CTL[RESET] */</span>
<a name="l01060"></a>01060     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a7215cf8e71e2fc29460b42c82bca3e21">irun</a>                         : 1;  <span class="comment">/**&lt; IRCNT UnderFlow Detected</span>
<a name="l01061"></a>01061 <span class="comment">                                                         If SW writes a larger value than what is currently</span>
<a name="l01062"></a>01062 <span class="comment">                                                         in the MIX_IRCNT[IRCNT], then HW will report the</span>
<a name="l01063"></a>01063 <span class="comment">                                                         underflow condition.</span>
<a name="l01064"></a>01064 <span class="comment">                                                         NOTE: The MIX_IRCNT[IRCNT] will clamp to to zero.</span>
<a name="l01065"></a>01065 <span class="comment">                                                         NOTE: If an IRUN underflow condition is detected,</span>
<a name="l01066"></a>01066 <span class="comment">                                                         the integrity of the MIX/AGL HW state has</span>
<a name="l01067"></a>01067 <span class="comment">                                                         been compromised. To recover, SW must issue a</span>
<a name="l01068"></a>01068 <span class="comment">                                                         software reset sequence (see: MIX_CTL[RESET] */</span>
<a name="l01069"></a>01069     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a66db55ef2ff21c7e31a8c8b6b353f0e1">data_drp</a>                     : 1;  <span class="comment">/**&lt; Data was dropped due to RX FIFO full</span>
<a name="l01070"></a>01070 <span class="comment">                                                         If this does occur, the DATA_DRP is set and the</span>
<a name="l01071"></a>01071 <span class="comment">                                                         CIU_INTx_SUM0,4[MII] bits are set.</span>
<a name="l01072"></a>01072 <span class="comment">                                                         If both the global interrupt mask bits (CIU_INTx_EN*[MII])</span>
<a name="l01073"></a>01073 <span class="comment">                                                         and the local interrupt mask bit(DATA_DRPENA) is set, than an</span>
<a name="l01074"></a>01074 <span class="comment">                                                         interrupt is reported for this event. */</span>
<a name="l01075"></a>01075     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#ab4d803b8b654823156a71e62ca8c0e78">irthresh</a>                     : 1;  <span class="comment">/**&lt; Inbound Ring Packet Threshold Exceeded</span>
<a name="l01076"></a>01076 <span class="comment">                                                         When the pending \#inbound packets in system</span>
<a name="l01077"></a>01077 <span class="comment">                                                         memory(IRCNT) has exceeded a programmable threshold</span>
<a name="l01078"></a>01078 <span class="comment">                                                         (IRHWM), then this bit is set. If this does occur,</span>
<a name="l01079"></a>01079 <span class="comment">                                                         the IRTHRESH is set and the CIU_INTx_SUM0,4[MII] bits</span>
<a name="l01080"></a>01080 <span class="comment">                                                         are set if ((MIX_ISR &amp; MIX_INTENA) != 0)).</span>
<a name="l01081"></a>01081 <span class="comment">                                                         If both the global interrupt mask bits (CIU_INTx_EN*[MII])</span>
<a name="l01082"></a>01082 <span class="comment">                                                         and the local interrupt mask bit(ITHENA) is set, than an</span>
<a name="l01083"></a>01083 <span class="comment">                                                         interrupt is reported for this event. */</span>
<a name="l01084"></a>01084     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a7a02604e2b4f9a7956a97a79e3d448b6">orthresh</a>                     : 1;  <span class="comment">/**&lt; Outbound Ring Packet Threshold Exceeded</span>
<a name="l01085"></a>01085 <span class="comment">                                                         When the pending \#outbound packets in system</span>
<a name="l01086"></a>01086 <span class="comment">                                                         memory(ORCNT) has exceeded a programmable threshold</span>
<a name="l01087"></a>01087 <span class="comment">                                                         (ORHWM), then this bit is set. If this does occur,</span>
<a name="l01088"></a>01088 <span class="comment">                                                         the ORTHRESH is set and the CIU_INTx_SUM0,4[MII] bits</span>
<a name="l01089"></a>01089 <span class="comment">                                                         are set if ((MIX_ISR &amp; MIX_INTENA) != 0)).</span>
<a name="l01090"></a>01090 <span class="comment">                                                         If both the global interrupt mask bits (CIU_INTx_EN*[MII])</span>
<a name="l01091"></a>01091 <span class="comment">                                                         and the local interrupt mask bit(OTHENA) is set, than an</span>
<a name="l01092"></a>01092 <span class="comment">                                                         interrupt is reported for this event. */</span>
<a name="l01093"></a>01093     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#af0eaf9a0900e3cd62b01c11ffbd97b94">idblovf</a>                      : 1;  <span class="comment">/**&lt; Inbound DoorBell(IDBELL) Overflow Detected</span>
<a name="l01094"></a>01094 <span class="comment">                                                         If SW attempts to write to the MIX_IRING2[IDBELL]</span>
<a name="l01095"></a>01095 <span class="comment">                                                         with a value greater than the remaining \#of</span>
<a name="l01096"></a>01096 <span class="comment">                                                         I-Ring Buffer Entries (MIX_REMCNT[IREMCNT]), then</span>
<a name="l01097"></a>01097 <span class="comment">                                                         the following occurs:</span>
<a name="l01098"></a>01098 <span class="comment">                                                         1) The  MIX_IRING2[IDBELL] write is IGNORED</span>
<a name="l01099"></a>01099 <span class="comment">                                                         2) The ODBLOVF is set and the CIU_INTx_SUM0,4[MII]</span>
<a name="l01100"></a>01100 <span class="comment">                                                            bits are set if ((MIX_ISR &amp; MIX_INTENA) != 0)).</span>
<a name="l01101"></a>01101 <span class="comment">                                                         If both the global interrupt mask bits (CIU_INTx_EN*[MII])</span>
<a name="l01102"></a>01102 <span class="comment">                                                         and the local interrupt mask bit(IVFENA) is set, than an</span>
<a name="l01103"></a>01103 <span class="comment">                                                         interrupt is reported for this event.</span>
<a name="l01104"></a>01104 <span class="comment">                                                         SW should keep track of the \#I-Ring Entries in use</span>
<a name="l01105"></a>01105 <span class="comment">                                                         (ie: cumulative \# of IDBELL writes),  and ensure that</span>
<a name="l01106"></a>01106 <span class="comment">                                                         future IDBELL writes don&apos;t exceed the size of the</span>
<a name="l01107"></a>01107 <span class="comment">                                                         I-Ring Buffer (MIX_IRING2[ISIZE]).</span>
<a name="l01108"></a>01108 <span class="comment">                                                         SW must reclaim I-Ring Entries by keeping track of the</span>
<a name="l01109"></a>01109 <span class="comment">                                                         \#IRing-Entries, and writing to the MIX_IRCNT[IRCNT].</span>
<a name="l01110"></a>01110 <span class="comment">                                                         NOTE: The MIX_IRCNT[IRCNT] register represents the</span>
<a name="l01111"></a>01111 <span class="comment">                                                         total \#packets(not IRing Entries) and SW must further</span>
<a name="l01112"></a>01112 <span class="comment">                                                         keep track of the \# of I-Ring Entries associated with</span>
<a name="l01113"></a>01113 <span class="comment">                                                         each packet as they are processed.</span>
<a name="l01114"></a>01114 <span class="comment">                                                         NOTE: There is no recovery from an IDBLOVF Interrupt.</span>
<a name="l01115"></a>01115 <span class="comment">                                                         If it occurs, it&apos;s an indication that SW has</span>
<a name="l01116"></a>01116 <span class="comment">                                                         overwritten the I-Ring buffer, and the only recourse</span>
<a name="l01117"></a>01117 <span class="comment">                                                         is a HW reset. */</span>
<a name="l01118"></a>01118     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a4cdf2c68ffc5cd57b75b0dda04070692">odblovf</a>                      : 1;  <span class="comment">/**&lt; Outbound DoorBell(ODBELL) Overflow Detected</span>
<a name="l01119"></a>01119 <span class="comment">                                                         If SW attempts to write to the MIX_ORING2[ODBELL]</span>
<a name="l01120"></a>01120 <span class="comment">                                                         with a value greater than the remaining \#of</span>
<a name="l01121"></a>01121 <span class="comment">                                                         O-Ring Buffer Entries (MIX_REMCNT[OREMCNT]), then</span>
<a name="l01122"></a>01122 <span class="comment">                                                         the following occurs:</span>
<a name="l01123"></a>01123 <span class="comment">                                                         1) The  MIX_ORING2[ODBELL] write is IGNORED</span>
<a name="l01124"></a>01124 <span class="comment">                                                         2) The ODBLOVF is set and the CIU_INTx_SUM0,4[MII]</span>
<a name="l01125"></a>01125 <span class="comment">                                                            bits are set if ((MIX_ISR &amp; MIX_INTENA) != 0)).</span>
<a name="l01126"></a>01126 <span class="comment">                                                         If both the global interrupt mask bits (CIU_INTx_EN*[MII])</span>
<a name="l01127"></a>01127 <span class="comment">                                                         and the local interrupt mask bit(OVFENA) is set, than an</span>
<a name="l01128"></a>01128 <span class="comment">                                                         interrupt is reported for this event.</span>
<a name="l01129"></a>01129 <span class="comment">                                                         SW should keep track of the \#I-Ring Entries in use</span>
<a name="l01130"></a>01130 <span class="comment">                                                         (ie: cumulative \# of ODBELL writes),  and ensure that</span>
<a name="l01131"></a>01131 <span class="comment">                                                         future ODBELL writes don&apos;t exceed the size of the</span>
<a name="l01132"></a>01132 <span class="comment">                                                         O-Ring Buffer (MIX_ORING2[OSIZE]).</span>
<a name="l01133"></a>01133 <span class="comment">                                                         SW must reclaim O-Ring Entries by writing to the</span>
<a name="l01134"></a>01134 <span class="comment">                                                         MIX_ORCNT[ORCNT]. .</span>
<a name="l01135"></a>01135 <span class="comment">                                                         NOTE: There is no recovery from an ODBLOVF Interrupt.</span>
<a name="l01136"></a>01136 <span class="comment">                                                         If it occurs, it&apos;s an indication that SW has</span>
<a name="l01137"></a>01137 <span class="comment">                                                         overwritten the O-Ring buffer, and the only recourse</span>
<a name="l01138"></a>01138 <span class="comment">                                                         is a HW reset. */</span>
<a name="l01139"></a>01139 <span class="preprocessor">#else</span>
<a name="l01140"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a4cdf2c68ffc5cd57b75b0dda04070692">01140</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a4cdf2c68ffc5cd57b75b0dda04070692">odblovf</a>                      : 1;
<a name="l01141"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#af0eaf9a0900e3cd62b01c11ffbd97b94">01141</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#af0eaf9a0900e3cd62b01c11ffbd97b94">idblovf</a>                      : 1;
<a name="l01142"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a7a02604e2b4f9a7956a97a79e3d448b6">01142</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a7a02604e2b4f9a7956a97a79e3d448b6">orthresh</a>                     : 1;
<a name="l01143"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#ab4d803b8b654823156a71e62ca8c0e78">01143</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#ab4d803b8b654823156a71e62ca8c0e78">irthresh</a>                     : 1;
<a name="l01144"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a66db55ef2ff21c7e31a8c8b6b353f0e1">01144</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a66db55ef2ff21c7e31a8c8b6b353f0e1">data_drp</a>                     : 1;
<a name="l01145"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a7215cf8e71e2fc29460b42c82bca3e21">01145</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a7215cf8e71e2fc29460b42c82bca3e21">irun</a>                         : 1;
<a name="l01146"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#ab91482003ac22d4c09a4c960a83b7bbb">01146</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#ab91482003ac22d4c09a4c960a83b7bbb">orun</a>                         : 1;
<a name="l01147"></a><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a03324a2c049e559e8409ad8034c16f18">01147</a>     uint64_t <a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html#a03324a2c049e559e8409ad8034c16f18">reserved_7_63</a>                : 57;
<a name="l01148"></a>01148 <span class="preprocessor">#endif</span>
<a name="l01149"></a>01149 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__isr.html#a8e7506804ec9dee5cb51f3704478bbf1">cn52xx</a>;
<a name="l01150"></a><a class="code" href="unioncvmx__mixx__isr.html#a09e004cf73c60cc836f301f156a8eb12">01150</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html">cvmx_mixx_isr_cn52xx</a>           <a class="code" href="unioncvmx__mixx__isr.html#a09e004cf73c60cc836f301f156a8eb12">cn52xxp1</a>;
<a name="l01151"></a><a class="code" href="unioncvmx__mixx__isr.html#ab23a361969ee06ac4bf9a5c4e495ecd8">01151</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html">cvmx_mixx_isr_cn52xx</a>           <a class="code" href="unioncvmx__mixx__isr.html#ab23a361969ee06ac4bf9a5c4e495ecd8">cn56xx</a>;
<a name="l01152"></a><a class="code" href="unioncvmx__mixx__isr.html#a36caac79780b47ac5e104790421f47b0">01152</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__cn52xx.html">cvmx_mixx_isr_cn52xx</a>           <a class="code" href="unioncvmx__mixx__isr.html#a36caac79780b47ac5e104790421f47b0">cn56xxp1</a>;
<a name="l01153"></a><a class="code" href="unioncvmx__mixx__isr.html#a289e1042d4975aef928495f8c453caf9">01153</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html">cvmx_mixx_isr_s</a>                <a class="code" href="unioncvmx__mixx__isr.html#a289e1042d4975aef928495f8c453caf9">cn61xx</a>;
<a name="l01154"></a><a class="code" href="unioncvmx__mixx__isr.html#ad327779bf487573783e1dc72aae84654">01154</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html">cvmx_mixx_isr_s</a>                <a class="code" href="unioncvmx__mixx__isr.html#ad327779bf487573783e1dc72aae84654">cn63xx</a>;
<a name="l01155"></a><a class="code" href="unioncvmx__mixx__isr.html#abc6ec885acec9e58b7fd53409cc0e047">01155</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html">cvmx_mixx_isr_s</a>                <a class="code" href="unioncvmx__mixx__isr.html#abc6ec885acec9e58b7fd53409cc0e047">cn63xxp1</a>;
<a name="l01156"></a><a class="code" href="unioncvmx__mixx__isr.html#ac90d4d23a55e92a4149f0041b3bd6e6e">01156</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html">cvmx_mixx_isr_s</a>                <a class="code" href="unioncvmx__mixx__isr.html#ac90d4d23a55e92a4149f0041b3bd6e6e">cn66xx</a>;
<a name="l01157"></a><a class="code" href="unioncvmx__mixx__isr.html#acc3342c462af2570319db8b9792b99bf">01157</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html">cvmx_mixx_isr_s</a>                <a class="code" href="unioncvmx__mixx__isr.html#acc3342c462af2570319db8b9792b99bf">cn68xx</a>;
<a name="l01158"></a><a class="code" href="unioncvmx__mixx__isr.html#a3b0d7c004609703a3f7df00a6f832285">01158</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html">cvmx_mixx_isr_s</a>                <a class="code" href="unioncvmx__mixx__isr.html#a3b0d7c004609703a3f7df00a6f832285">cn68xxp1</a>;
<a name="l01159"></a><a class="code" href="unioncvmx__mixx__isr.html#a994071e8a06cd05a4fb38691f4ba3734">01159</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html">cvmx_mixx_isr_s</a>                <a class="code" href="unioncvmx__mixx__isr.html#a994071e8a06cd05a4fb38691f4ba3734">cn73xx</a>;
<a name="l01160"></a><a class="code" href="unioncvmx__mixx__isr.html#ad51469f55ca80e03a39b4a499b0254d1">01160</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html">cvmx_mixx_isr_s</a>                <a class="code" href="unioncvmx__mixx__isr.html#ad51469f55ca80e03a39b4a499b0254d1">cn78xx</a>;
<a name="l01161"></a><a class="code" href="unioncvmx__mixx__isr.html#a2e16d15fdcff3ccd8b8ef4b5535c38a6">01161</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html">cvmx_mixx_isr_s</a>                <a class="code" href="unioncvmx__mixx__isr.html#a2e16d15fdcff3ccd8b8ef4b5535c38a6">cn78xxp1</a>;
<a name="l01162"></a><a class="code" href="unioncvmx__mixx__isr.html#a54409928b23932471bf9036f74462083">01162</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr_1_1cvmx__mixx__isr__s.html">cvmx_mixx_isr_s</a>                <a class="code" href="unioncvmx__mixx__isr.html#a54409928b23932471bf9036f74462083">cnf75xx</a>;
<a name="l01163"></a>01163 };
<a name="l01164"></a><a class="code" href="cvmx-mixx-defs_8h.html#a3c214d2ceda77c8583b65a982fb3ef0c">01164</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__isr.html" title="cvmx_mix::_isr">cvmx_mixx_isr</a> <a class="code" href="unioncvmx__mixx__isr.html" title="cvmx_mix::_isr">cvmx_mixx_isr_t</a>;
<a name="l01165"></a>01165 <span class="comment"></span>
<a name="l01166"></a>01166 <span class="comment">/**</span>
<a name="l01167"></a>01167 <span class="comment"> * cvmx_mix#_isr_w1s</span>
<a name="l01168"></a>01168 <span class="comment"> */</span>
<a name="l01169"></a><a class="code" href="unioncvmx__mixx__isr__w1s.html">01169</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__isr__w1s.html" title="cvmx_mix::_isr_w1s">cvmx_mixx_isr_w1s</a> {
<a name="l01170"></a><a class="code" href="unioncvmx__mixx__isr__w1s.html#ac26258ca08b7a5b3f9e4dbdeb020d002">01170</a>     uint64_t <a class="code" href="unioncvmx__mixx__isr__w1s.html#ac26258ca08b7a5b3f9e4dbdeb020d002">u64</a>;
<a name="l01171"></a><a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html">01171</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html">cvmx_mixx_isr_w1s_s</a> {
<a name="l01172"></a>01172 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a554288c2213e2628d0a196db5f7085ad">reserved_8_63</a>                : 56;
<a name="l01174"></a>01174     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a7f5a719fc7992717b1cafee55fccfac9">ts</a>                           : 1;  <span class="comment">/**&lt; Timestamp interrupt. Throws MIX_INTSN_E:MIX(0..1)_INT_TS. This bit is set and the</span>
<a name="l01175"></a>01175 <span class="comment">                                                         interrupt generated when the number of pending timestamp interrupts</span>
<a name="l01176"></a>01176 <span class="comment">                                                         (MIX(0..1)_TSCTL[TSCNT]) is greater than the timestamp interrupt threshold</span>
<a name="l01177"></a>01177 <span class="comment">                                                         (MIX(0..1)_CTL[TS_THRESH]) value. */</span>
<a name="l01178"></a>01178     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a9a4a4d929a546c00905e64ec2183dfb7">orun</a>                         : 1;  <span class="comment">/**&lt; O-ring packet count underflow detected. Throws MIX_INTSN_E::MIX(0..1)_INT_ORUN. If</span>
<a name="l01179"></a>01179 <span class="comment">                                                         software writes a larger value than what is currently in the MIX(0..1)_ORCNT[ORCNT], then</span>
<a name="l01180"></a>01180 <span class="comment">                                                         hardware reports the underflow condition.</span>
<a name="l01181"></a>01181 <span class="comment">                                                         The MIX(0..1)_ORCNT[IOCNT] will clamp to zero.</span>
<a name="l01182"></a>01182 <span class="comment">                                                         If an ORUN underflow condition is detected, the integrity of the MIX hardware state has</span>
<a name="l01183"></a>01183 <span class="comment">                                                         been compromised. To recover, software must issue a software reset sequence. (See</span>
<a name="l01184"></a>01184 <span class="comment">                                                         MIX(0..1)_CTL[RESET.] */</span>
<a name="l01185"></a>01185     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#af4cb556abf793c0cb256c9e3dde09782">irun</a>                         : 1;  <span class="comment">/**&lt; I-ring packet count underflow detected. Throws MIX_INTSN_E::MIX(0..1)_INT_IRUN. If</span>
<a name="l01186"></a>01186 <span class="comment">                                                         software writes a larger value than what is currently in the MIX(0..1)_IRCNT[IRCNT], then</span>
<a name="l01187"></a>01187 <span class="comment">                                                         hardware reports the underflow condition.</span>
<a name="l01188"></a>01188 <span class="comment">                                                         The MIX(0..1)_IRCNT[IRCNT] will clamp to zero.</span>
<a name="l01189"></a>01189 <span class="comment">                                                         If an IRUN underflow condition is detected, the integrity of the MIX hardware state has</span>
<a name="l01190"></a>01190 <span class="comment">                                                         been compromised. To recover, software must issue a software reset sequence. (See</span>
<a name="l01191"></a>01191 <span class="comment">                                                         MIX(0..1)_CTL[RESET]). */</span>
<a name="l01192"></a>01192     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#af504c96a3a1c466ce41e4d620783ed69">data_drp</a>                     : 1;  <span class="comment">/**&lt; Data was dropped due to RX FIFO full. Throws MIX_INTSN_E::MIX(0..1)_INT_DATA_DRP. If this</span>
<a name="l01193"></a>01193 <span class="comment">                                                         event does occur, DATA_DRP is set and the interrupt is generated. */</span>
<a name="l01194"></a>01194     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a175e89b47bb72fa4202f69ac348a1e2a">irthresh</a>                     : 1;  <span class="comment">/**&lt; Inbound ring packet threshold exceeded. Throws MIX_INTSN_E::MIX(0..1)_INT_IRTHRESH. When</span>
<a name="l01195"></a>01195 <span class="comment">                                                         the pending number of inbound packets in system memory (IRCNT) has exceeded a programmable</span>
<a name="l01196"></a>01196 <span class="comment">                                                         threshold (IRHWM), this bit is set and the interrupt is generated. To service this</span>
<a name="l01197"></a>01197 <span class="comment">                                                         interrupt, the IRCNT must first be lowered below the IRHWM before the W1C to this field. */</span>
<a name="l01198"></a>01198     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a0c8eec80d10d13858e8504c303b14870">orthresh</a>                     : 1;  <span class="comment">/**&lt; Outbound ring packet threshold exceeded. Throws MIX_INTSN_E::MIX(0..1)_INT_ORTHRESH. When</span>
<a name="l01199"></a>01199 <span class="comment">                                                         the pending number of outbound packets in system memory (ORCNT) has exceeded a</span>
<a name="l01200"></a>01200 <span class="comment">                                                         programmable threshold (ORHWM), this bit is set and the interrupt is generated. To service</span>
<a name="l01201"></a>01201 <span class="comment">                                                         this interrupt, the ORCNT must first be lowered below the ORHWM before the W1C to this</span>
<a name="l01202"></a>01202 <span class="comment">                                                         field. */</span>
<a name="l01203"></a>01203     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#afbad4c1ce721c95d8c999895724a5ba2">idblovf</a>                      : 1;  <span class="comment">/**&lt; Inbound doorbell (IDBELL) overflow detected. Throws MIX_INTSN_E::MIX(0..1)_INT_IDBLOVF.</span>
<a name="l01204"></a>01204 <span class="comment">                                                         If software attempts to write to the MIX(0..1)_IRING2[IDBELL] with a value greater than</span>
<a name="l01205"></a>01205 <span class="comment">                                                         the remaining number of I-Ring buffer entries (MIX(0..1)_REMCNT[IREMCNT]), then the</span>
<a name="l01206"></a>01206 <span class="comment">                                                         following occurs:</span>
<a name="l01207"></a>01207 <span class="comment">                                                         * The MIX(0..1)_IRING2[IDBELL] write is IGNORED.</span>
<a name="l01208"></a>01208 <span class="comment">                                                         * [IDBLOVF] is set and the interrupt is generated.</span>
<a name="l01209"></a>01209 <span class="comment">                                                         Software should keep track of the number of I-Ring entries in use (i.e. the cumulative</span>
<a name="l01210"></a>01210 <span class="comment">                                                         number</span>
<a name="l01211"></a>01211 <span class="comment">                                                         of IDBELL write operations), and ensure that future IDBELL write operations don&apos;t exceed</span>
<a name="l01212"></a>01212 <span class="comment">                                                         the size of the I-Ring Buffer (MIX(0..1)_IRING2[ISIZE]). Software must reclaim I-Ring</span>
<a name="l01213"></a>01213 <span class="comment">                                                         entries by keeping track of the number of I-Ring entries, and writing to the</span>
<a name="l01214"></a>01214 <span class="comment">                                                         MIX(0..1)_IRCNT[IRCNT].</span>
<a name="l01215"></a>01215 <span class="comment">                                                         The MIX(0..1)_IRCNT[IRCNT] register represents the total number of packets (not I-Ring</span>
<a name="l01216"></a>01216 <span class="comment">                                                         entries) and software must further keep track of the number of I-Ring entries associated</span>
<a name="l01217"></a>01217 <span class="comment">                                                         with each packet as they are processed.</span>
<a name="l01218"></a>01218 <span class="comment">                                                         If an [IDBLOVF] occurs, it is an indication that software has overwritten the</span>
<a name="l01219"></a>01219 <span class="comment">                                                         I-Ring buffer, and the only recourse for recovery is a hardware reset. */</span>
<a name="l01220"></a>01220     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a8d9b2eb015cfce7f1041635824d2a3fc">odblovf</a>                      : 1;  <span class="comment">/**&lt; Outbound doorbell (ODBELL) overflow detected. Throws MIX_INTSN_E::MIX(0..1)_INT_ODBLOVF.</span>
<a name="l01221"></a>01221 <span class="comment">                                                         If software attempts to write to MIX(0..1)_ORING2[ODBELL] with a value greater than the</span>
<a name="l01222"></a>01222 <span class="comment">                                                         remaining number of O-Ring buffer entries (MIX(0..1)_REMCNT[OREMCNT]), then the following</span>
<a name="l01223"></a>01223 <span class="comment">                                                         occurs:</span>
<a name="l01224"></a>01224 <span class="comment">                                                         * The MIX(0..1)_IRING2[ODBELL] write operation is IGNORED.</span>
<a name="l01225"></a>01225 <span class="comment">                                                         * [ODBLOVF] is set and the interrupt is generated.</span>
<a name="l01226"></a>01226 <span class="comment">                                                         Software should keep track of the number of I-Ring entries in use (i.e. the cumulative</span>
<a name="l01227"></a>01227 <span class="comment">                                                         number of ODBELL write operations), and ensure that future ODBELL write operations don&apos;t</span>
<a name="l01228"></a>01228 <span class="comment">                                                         exceed the size of the O-Ring buffer (MIX(0..1)_ORING2[OSIZE]). Software must reclaim</span>
<a name="l01229"></a>01229 <span class="comment">                                                         O-Ring entries by writing to MIX(0..1)_ORCNT[ORCNT].</span>
<a name="l01230"></a>01230 <span class="comment">                                                         If an [ODBLOVF] occurs, it is an indication that software has overwritten the</span>
<a name="l01231"></a>01231 <span class="comment">                                                         O-Ring buffer, and the only recourse for recovery is a hardware reset. */</span>
<a name="l01232"></a>01232 <span class="preprocessor">#else</span>
<a name="l01233"></a><a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a8d9b2eb015cfce7f1041635824d2a3fc">01233</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a8d9b2eb015cfce7f1041635824d2a3fc">odblovf</a>                      : 1;
<a name="l01234"></a><a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#afbad4c1ce721c95d8c999895724a5ba2">01234</a>     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#afbad4c1ce721c95d8c999895724a5ba2">idblovf</a>                      : 1;
<a name="l01235"></a><a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a0c8eec80d10d13858e8504c303b14870">01235</a>     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a0c8eec80d10d13858e8504c303b14870">orthresh</a>                     : 1;
<a name="l01236"></a><a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a175e89b47bb72fa4202f69ac348a1e2a">01236</a>     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a175e89b47bb72fa4202f69ac348a1e2a">irthresh</a>                     : 1;
<a name="l01237"></a><a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#af504c96a3a1c466ce41e4d620783ed69">01237</a>     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#af504c96a3a1c466ce41e4d620783ed69">data_drp</a>                     : 1;
<a name="l01238"></a><a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#af4cb556abf793c0cb256c9e3dde09782">01238</a>     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#af4cb556abf793c0cb256c9e3dde09782">irun</a>                         : 1;
<a name="l01239"></a><a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a9a4a4d929a546c00905e64ec2183dfb7">01239</a>     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a9a4a4d929a546c00905e64ec2183dfb7">orun</a>                         : 1;
<a name="l01240"></a><a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a7f5a719fc7992717b1cafee55fccfac9">01240</a>     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a7f5a719fc7992717b1cafee55fccfac9">ts</a>                           : 1;
<a name="l01241"></a><a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a554288c2213e2628d0a196db5f7085ad">01241</a>     uint64_t <a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html#a554288c2213e2628d0a196db5f7085ad">reserved_8_63</a>                : 56;
<a name="l01242"></a>01242 <span class="preprocessor">#endif</span>
<a name="l01243"></a>01243 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__isr__w1s.html#a9f6f3b9c10a9210150373b7ba50b5d8d">s</a>;
<a name="l01244"></a><a class="code" href="unioncvmx__mixx__isr__w1s.html#a71df271a545eae3a7f72de27d4cceff6">01244</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html">cvmx_mixx_isr_w1s_s</a>            <a class="code" href="unioncvmx__mixx__isr__w1s.html#a71df271a545eae3a7f72de27d4cceff6">cn73xx</a>;
<a name="l01245"></a><a class="code" href="unioncvmx__mixx__isr__w1s.html#a6a70a606e624164cf7ea8914e96bfb00">01245</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html">cvmx_mixx_isr_w1s_s</a>            <a class="code" href="unioncvmx__mixx__isr__w1s.html#a6a70a606e624164cf7ea8914e96bfb00">cn78xx</a>;
<a name="l01246"></a><a class="code" href="unioncvmx__mixx__isr__w1s.html#a23b3aa3d10e035a777b4e33186201c0c">01246</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__isr__w1s_1_1cvmx__mixx__isr__w1s__s.html">cvmx_mixx_isr_w1s_s</a>            <a class="code" href="unioncvmx__mixx__isr__w1s.html#a23b3aa3d10e035a777b4e33186201c0c">cnf75xx</a>;
<a name="l01247"></a>01247 };
<a name="l01248"></a><a class="code" href="cvmx-mixx-defs_8h.html#a2779d1c1309ee0bb438afae66aa6dd8b">01248</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__isr__w1s.html" title="cvmx_mix::_isr_w1s">cvmx_mixx_isr_w1s</a> <a class="code" href="unioncvmx__mixx__isr__w1s.html" title="cvmx_mix::_isr_w1s">cvmx_mixx_isr_w1s_t</a>;
<a name="l01249"></a>01249 <span class="comment"></span>
<a name="l01250"></a>01250 <span class="comment">/**</span>
<a name="l01251"></a>01251 <span class="comment"> * cvmx_mix#_orcnt</span>
<a name="l01252"></a>01252 <span class="comment"> *</span>
<a name="l01253"></a>01253 <span class="comment"> * MIX_ORCNT = MIX O-Ring Packets Sent Counter</span>
<a name="l01254"></a>01254 <span class="comment"> *</span>
<a name="l01255"></a>01255 <span class="comment"> * Description:</span>
<a name="l01256"></a>01256 <span class="comment"> *  NOTE: To write to the MIX_ORCNT register, a device would issue an IOBST directed at the MIO.</span>
<a name="l01257"></a>01257 <span class="comment"> *        To read the MIX_ORCNT register, a device would issue an IOBLD64 directed at the MIO.</span>
<a name="l01258"></a>01258 <span class="comment"> */</span>
<a name="l01259"></a><a class="code" href="unioncvmx__mixx__orcnt.html">01259</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__orcnt.html" title="cvmx_mix::_orcnt">cvmx_mixx_orcnt</a> {
<a name="l01260"></a><a class="code" href="unioncvmx__mixx__orcnt.html#a0499acf33a4df7b7f15cdc5cedd6c437">01260</a>     uint64_t <a class="code" href="unioncvmx__mixx__orcnt.html#a0499acf33a4df7b7f15cdc5cedd6c437">u64</a>;
<a name="l01261"></a><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">01261</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a> {
<a name="l01262"></a>01262 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01263"></a>01263 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html#a63b1c53496574357100aab18ca548abe">reserved_20_63</a>               : 44;
<a name="l01264"></a>01264     uint64_t <a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html#a54519a33d5f43f1ac9e44e50448de0f1">orcnt</a>                        : 20; <span class="comment">/**&lt; Pending number of O-Ring packets.</span>
<a name="l01265"></a>01265 <span class="comment">                                                         Whenever hardware removes a packet from the O-Ring, it increments the ORCNT (to indicate</span>
<a name="l01266"></a>01266 <span class="comment">                                                         to software the number of Output packets in system memory that can be reclaimed).</span>
<a name="l01267"></a>01267 <span class="comment">                                                         Reading ORCNT returns the current count.</span>
<a name="l01268"></a>01268 <span class="comment">                                                         Writing ORCNT decrements the count by the value written.</span>
<a name="l01269"></a>01269 <span class="comment">                                                         This register is used to generate interrupts to alert software of pending outbound MIX</span>
<a name="l01270"></a>01270 <span class="comment">                                                         packets that have been removed from system memory. (See MIX(0..1)_ISR[ORTHRESH]</span>
<a name="l01271"></a>01271 <span class="comment">                                                         description for more details.)</span>
<a name="l01272"></a>01272 <span class="comment">                                                         For outbound packets, the number of O-Ring packets is equal to the number of O-Ring</span>
<a name="l01273"></a>01273 <span class="comment">                                                         Entries. */</span>
<a name="l01274"></a>01274 <span class="preprocessor">#else</span>
<a name="l01275"></a><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html#a54519a33d5f43f1ac9e44e50448de0f1">01275</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html#a54519a33d5f43f1ac9e44e50448de0f1">orcnt</a>                        : 20;
<a name="l01276"></a><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html#a63b1c53496574357100aab18ca548abe">01276</a>     uint64_t <a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html#a63b1c53496574357100aab18ca548abe">reserved_20_63</a>               : 44;
<a name="l01277"></a>01277 <span class="preprocessor">#endif</span>
<a name="l01278"></a>01278 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__orcnt.html#af9baee1b2b18f782b595af08259788d9">s</a>;
<a name="l01279"></a><a class="code" href="unioncvmx__mixx__orcnt.html#a4aaf124c1cabfa42ed6e2907cd9563be">01279</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a>              <a class="code" href="unioncvmx__mixx__orcnt.html#a4aaf124c1cabfa42ed6e2907cd9563be">cn52xx</a>;
<a name="l01280"></a><a class="code" href="unioncvmx__mixx__orcnt.html#adb7565e77ff1a68b9738cea37a618152">01280</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a>              <a class="code" href="unioncvmx__mixx__orcnt.html#adb7565e77ff1a68b9738cea37a618152">cn52xxp1</a>;
<a name="l01281"></a><a class="code" href="unioncvmx__mixx__orcnt.html#a1c65b069775ab178c576e57bd5cf941d">01281</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a>              <a class="code" href="unioncvmx__mixx__orcnt.html#a1c65b069775ab178c576e57bd5cf941d">cn56xx</a>;
<a name="l01282"></a><a class="code" href="unioncvmx__mixx__orcnt.html#a55e525169aa86a9cb0c2125138858491">01282</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a>              <a class="code" href="unioncvmx__mixx__orcnt.html#a55e525169aa86a9cb0c2125138858491">cn56xxp1</a>;
<a name="l01283"></a><a class="code" href="unioncvmx__mixx__orcnt.html#a60aa0e252eaad8f496c798d80cf94dcb">01283</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a>              <a class="code" href="unioncvmx__mixx__orcnt.html#a60aa0e252eaad8f496c798d80cf94dcb">cn61xx</a>;
<a name="l01284"></a><a class="code" href="unioncvmx__mixx__orcnt.html#a144ff5bbaa35f2d68e98f8d0900d8d7e">01284</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a>              <a class="code" href="unioncvmx__mixx__orcnt.html#a144ff5bbaa35f2d68e98f8d0900d8d7e">cn63xx</a>;
<a name="l01285"></a><a class="code" href="unioncvmx__mixx__orcnt.html#a420a6a7f529743bbc4bf0ed8943147ff">01285</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a>              <a class="code" href="unioncvmx__mixx__orcnt.html#a420a6a7f529743bbc4bf0ed8943147ff">cn63xxp1</a>;
<a name="l01286"></a><a class="code" href="unioncvmx__mixx__orcnt.html#aeac8d02ffec5dfe2a55446c2f025b772">01286</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a>              <a class="code" href="unioncvmx__mixx__orcnt.html#aeac8d02ffec5dfe2a55446c2f025b772">cn66xx</a>;
<a name="l01287"></a><a class="code" href="unioncvmx__mixx__orcnt.html#a6dd969bc3cb4ff448c9413fe23829895">01287</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a>              <a class="code" href="unioncvmx__mixx__orcnt.html#a6dd969bc3cb4ff448c9413fe23829895">cn68xx</a>;
<a name="l01288"></a><a class="code" href="unioncvmx__mixx__orcnt.html#a0537cc3966329734d4ad96e6689d44f0">01288</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a>              <a class="code" href="unioncvmx__mixx__orcnt.html#a0537cc3966329734d4ad96e6689d44f0">cn68xxp1</a>;
<a name="l01289"></a><a class="code" href="unioncvmx__mixx__orcnt.html#aaf5c6697f1b152cce69bf639c79028fb">01289</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a>              <a class="code" href="unioncvmx__mixx__orcnt.html#aaf5c6697f1b152cce69bf639c79028fb">cn73xx</a>;
<a name="l01290"></a><a class="code" href="unioncvmx__mixx__orcnt.html#a2f502abaf79a901e478909cdac1559ce">01290</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a>              <a class="code" href="unioncvmx__mixx__orcnt.html#a2f502abaf79a901e478909cdac1559ce">cn78xx</a>;
<a name="l01291"></a><a class="code" href="unioncvmx__mixx__orcnt.html#a6b28ae2cc4a96cef06bc266f7ee68504">01291</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a>              <a class="code" href="unioncvmx__mixx__orcnt.html#a6b28ae2cc4a96cef06bc266f7ee68504">cn78xxp1</a>;
<a name="l01292"></a><a class="code" href="unioncvmx__mixx__orcnt.html#a4e70b6a77bbf580f7397facc07a5dbdb">01292</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orcnt_1_1cvmx__mixx__orcnt__s.html">cvmx_mixx_orcnt_s</a>              <a class="code" href="unioncvmx__mixx__orcnt.html#a4e70b6a77bbf580f7397facc07a5dbdb">cnf75xx</a>;
<a name="l01293"></a>01293 };
<a name="l01294"></a><a class="code" href="cvmx-mixx-defs_8h.html#ad1c7b80de4e7ef4eefe05d32bc918348">01294</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__orcnt.html" title="cvmx_mix::_orcnt">cvmx_mixx_orcnt</a> <a class="code" href="unioncvmx__mixx__orcnt.html" title="cvmx_mix::_orcnt">cvmx_mixx_orcnt_t</a>;
<a name="l01295"></a>01295 <span class="comment"></span>
<a name="l01296"></a>01296 <span class="comment">/**</span>
<a name="l01297"></a>01297 <span class="comment"> * cvmx_mix#_orhwm</span>
<a name="l01298"></a>01298 <span class="comment"> *</span>
<a name="l01299"></a>01299 <span class="comment"> * MIX_ORHWM = MIX O-Ring High-Water Mark Threshold Register</span>
<a name="l01300"></a>01300 <span class="comment"> *</span>
<a name="l01301"></a>01301 <span class="comment"> * Description:</span>
<a name="l01302"></a>01302 <span class="comment"> *  NOTE: To write to the MIX_ORHWM register, a device would issue an IOBST directed at the MIO.</span>
<a name="l01303"></a>01303 <span class="comment"> *        To read the MIX_ORHWM register, a device would issue an IOBLD64 directed at the MIO.</span>
<a name="l01304"></a>01304 <span class="comment"> */</span>
<a name="l01305"></a><a class="code" href="unioncvmx__mixx__orhwm.html">01305</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__orhwm.html" title="cvmx_mix::_orhwm">cvmx_mixx_orhwm</a> {
<a name="l01306"></a><a class="code" href="unioncvmx__mixx__orhwm.html#a3b800d7c1313d46e4177e78cdaaf93db">01306</a>     uint64_t <a class="code" href="unioncvmx__mixx__orhwm.html#a3b800d7c1313d46e4177e78cdaaf93db">u64</a>;
<a name="l01307"></a><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">01307</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a> {
<a name="l01308"></a>01308 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01309"></a>01309 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html#a0a0ae340ff66b188774fbde92b2c2db2">reserved_20_63</a>               : 44;
<a name="l01310"></a>01310     uint64_t <a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html#a7b5fee2ba78135cee9435272b2ad9f77">orhwm</a>                        : 20; <span class="comment">/**&lt; O-Ring entry high-watermark threshold. Used to determine when the number of outbound</span>
<a name="l01311"></a>01311 <span class="comment">                                                         packets in system memory that can be reclaimed (MIX(0..1)_ORCNT[ORCNT]) exceeds this ORHWM</span>
<a name="l01312"></a>01312 <span class="comment">                                                         threshold. */</span>
<a name="l01313"></a>01313 <span class="preprocessor">#else</span>
<a name="l01314"></a><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html#a7b5fee2ba78135cee9435272b2ad9f77">01314</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html#a7b5fee2ba78135cee9435272b2ad9f77">orhwm</a>                        : 20;
<a name="l01315"></a><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html#a0a0ae340ff66b188774fbde92b2c2db2">01315</a>     uint64_t <a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html#a0a0ae340ff66b188774fbde92b2c2db2">reserved_20_63</a>               : 44;
<a name="l01316"></a>01316 <span class="preprocessor">#endif</span>
<a name="l01317"></a>01317 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__orhwm.html#a731e1188e315a2b39992016542ed333a">s</a>;
<a name="l01318"></a><a class="code" href="unioncvmx__mixx__orhwm.html#a50bcaa5a006277b0e4856af966297632">01318</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a>              <a class="code" href="unioncvmx__mixx__orhwm.html#a50bcaa5a006277b0e4856af966297632">cn52xx</a>;
<a name="l01319"></a><a class="code" href="unioncvmx__mixx__orhwm.html#a1e5602c8239e29c82a2481692daf4f34">01319</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a>              <a class="code" href="unioncvmx__mixx__orhwm.html#a1e5602c8239e29c82a2481692daf4f34">cn52xxp1</a>;
<a name="l01320"></a><a class="code" href="unioncvmx__mixx__orhwm.html#a03834cca3aee6423ac2af53c15d37f18">01320</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a>              <a class="code" href="unioncvmx__mixx__orhwm.html#a03834cca3aee6423ac2af53c15d37f18">cn56xx</a>;
<a name="l01321"></a><a class="code" href="unioncvmx__mixx__orhwm.html#a0f4821e40b3ae490b0932117e60fd8eb">01321</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a>              <a class="code" href="unioncvmx__mixx__orhwm.html#a0f4821e40b3ae490b0932117e60fd8eb">cn56xxp1</a>;
<a name="l01322"></a><a class="code" href="unioncvmx__mixx__orhwm.html#a4c92101836901c824c2f799c9389710a">01322</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a>              <a class="code" href="unioncvmx__mixx__orhwm.html#a4c92101836901c824c2f799c9389710a">cn61xx</a>;
<a name="l01323"></a><a class="code" href="unioncvmx__mixx__orhwm.html#ac7565a6384a0f8f9399adda8e8a8daf1">01323</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a>              <a class="code" href="unioncvmx__mixx__orhwm.html#ac7565a6384a0f8f9399adda8e8a8daf1">cn63xx</a>;
<a name="l01324"></a><a class="code" href="unioncvmx__mixx__orhwm.html#addebeb5e291b6532f749a853bdd2d0f8">01324</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a>              <a class="code" href="unioncvmx__mixx__orhwm.html#addebeb5e291b6532f749a853bdd2d0f8">cn63xxp1</a>;
<a name="l01325"></a><a class="code" href="unioncvmx__mixx__orhwm.html#a78240ab25720f6effd8d27e47de4d0a0">01325</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a>              <a class="code" href="unioncvmx__mixx__orhwm.html#a78240ab25720f6effd8d27e47de4d0a0">cn66xx</a>;
<a name="l01326"></a><a class="code" href="unioncvmx__mixx__orhwm.html#a2d5d1d430f5bbf267681ed286d1ea909">01326</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a>              <a class="code" href="unioncvmx__mixx__orhwm.html#a2d5d1d430f5bbf267681ed286d1ea909">cn68xx</a>;
<a name="l01327"></a><a class="code" href="unioncvmx__mixx__orhwm.html#a672c7a394ded0536390cfebcac30bf28">01327</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a>              <a class="code" href="unioncvmx__mixx__orhwm.html#a672c7a394ded0536390cfebcac30bf28">cn68xxp1</a>;
<a name="l01328"></a><a class="code" href="unioncvmx__mixx__orhwm.html#a72996aad860c71c5f9408d34ce71aeb5">01328</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a>              <a class="code" href="unioncvmx__mixx__orhwm.html#a72996aad860c71c5f9408d34ce71aeb5">cn73xx</a>;
<a name="l01329"></a><a class="code" href="unioncvmx__mixx__orhwm.html#a38b398c6d973626395875851dc3b0bfb">01329</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a>              <a class="code" href="unioncvmx__mixx__orhwm.html#a38b398c6d973626395875851dc3b0bfb">cn78xx</a>;
<a name="l01330"></a><a class="code" href="unioncvmx__mixx__orhwm.html#a75ccb722b3db6a67a069a429b348f66b">01330</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a>              <a class="code" href="unioncvmx__mixx__orhwm.html#a75ccb722b3db6a67a069a429b348f66b">cn78xxp1</a>;
<a name="l01331"></a><a class="code" href="unioncvmx__mixx__orhwm.html#ad1b65962b4ae17a9c3a658a5bd6c1632">01331</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__orhwm_1_1cvmx__mixx__orhwm__s.html">cvmx_mixx_orhwm_s</a>              <a class="code" href="unioncvmx__mixx__orhwm.html#ad1b65962b4ae17a9c3a658a5bd6c1632">cnf75xx</a>;
<a name="l01332"></a>01332 };
<a name="l01333"></a><a class="code" href="cvmx-mixx-defs_8h.html#afd0126edd1671ca30aa664d1fea434d9">01333</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__orhwm.html" title="cvmx_mix::_orhwm">cvmx_mixx_orhwm</a> <a class="code" href="unioncvmx__mixx__orhwm.html" title="cvmx_mix::_orhwm">cvmx_mixx_orhwm_t</a>;
<a name="l01334"></a>01334 <span class="comment"></span>
<a name="l01335"></a>01335 <span class="comment">/**</span>
<a name="l01336"></a>01336 <span class="comment"> * cvmx_mix#_oring1</span>
<a name="l01337"></a>01337 <span class="comment"> *</span>
<a name="l01338"></a>01338 <span class="comment"> * MIX_ORING1 = MIX Outbound Ring Register \#1</span>
<a name="l01339"></a>01339 <span class="comment"> *</span>
<a name="l01340"></a>01340 <span class="comment"> * Description:</span>
<a name="l01341"></a>01341 <span class="comment"> *  NOTE: To write to the MIX_ORING1 register, a device would issue an IOBST directed at the MIO.</span>
<a name="l01342"></a>01342 <span class="comment"> *        To read the MIX_ORING1 register, a device would issue an IOBLD64 directed at the MIO.</span>
<a name="l01343"></a>01343 <span class="comment"> */</span>
<a name="l01344"></a><a class="code" href="unioncvmx__mixx__oring1.html">01344</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__oring1.html" title="cvmx_mix::_oring1">cvmx_mixx_oring1</a> {
<a name="l01345"></a><a class="code" href="unioncvmx__mixx__oring1.html#af8b7f2e1f2d858e37c73c79569997250">01345</a>     uint64_t <a class="code" href="unioncvmx__mixx__oring1.html#af8b7f2e1f2d858e37c73c79569997250">u64</a>;
<a name="l01346"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__s.html">01346</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__s.html">cvmx_mixx_oring1_s</a> {
<a name="l01347"></a>01347 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01348"></a>01348 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__s.html#a7dbb8f54bc8b53ee3a2194b825ea9bb8">reserved_0_63</a>                : 64;
<a name="l01349"></a>01349 <span class="preprocessor">#else</span>
<a name="l01350"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__s.html#a7dbb8f54bc8b53ee3a2194b825ea9bb8">01350</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__s.html#a7dbb8f54bc8b53ee3a2194b825ea9bb8">reserved_0_63</a>                : 64;
<a name="l01351"></a>01351 <span class="preprocessor">#endif</span>
<a name="l01352"></a>01352 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__oring1.html#a8439d559fe95070dda521f861e9d789a">s</a>;
<a name="l01353"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html">01353</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html">cvmx_mixx_oring1_cn52xx</a> {
<a name="l01354"></a>01354 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01355"></a>01355 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#ae906a854ec3c8f36b6d6f358df550004">reserved_60_63</a>               : 4;
<a name="l01356"></a>01356     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#a038fbb7b220b2bdbac658a4553178e2e">osize</a>                        : 20; <span class="comment">/**&lt; Represents the Outbound Ring Buffer&apos;s Size(in 8B</span>
<a name="l01357"></a>01357 <span class="comment">                                                         words). The ring can be as large as 1M entries.</span>
<a name="l01358"></a>01358 <span class="comment">                                                         NOTE: This CSR MUST BE setup written by SW poweron</span>
<a name="l01359"></a>01359 <span class="comment">                                                         (when ODBELL/ORCNT=0). */</span>
<a name="l01360"></a>01360     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#a134d2d503b8df05cacd572a2e342f27e">reserved_36_39</a>               : 4;
<a name="l01361"></a>01361     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#ac10c1fc9f4746091638d100463432b80">obase</a>                        : 33; <span class="comment">/**&lt; Represents the 8B-aligned base address of the first</span>
<a name="l01362"></a>01362 <span class="comment">                                                         Outbound Ring(O-Ring) Entry in system memory.</span>
<a name="l01363"></a>01363 <span class="comment">                                                         NOTE: SW MUST ONLY write to this register during</span>
<a name="l01364"></a>01364 <span class="comment">                                                         power-on/boot code. */</span>
<a name="l01365"></a>01365     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#ae992a33aad88976992c7441c0fde05b8">reserved_0_2</a>                 : 3;
<a name="l01366"></a>01366 <span class="preprocessor">#else</span>
<a name="l01367"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#ae992a33aad88976992c7441c0fde05b8">01367</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#ae992a33aad88976992c7441c0fde05b8">reserved_0_2</a>                 : 3;
<a name="l01368"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#ac10c1fc9f4746091638d100463432b80">01368</a>     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#ac10c1fc9f4746091638d100463432b80">obase</a>                        : 33;
<a name="l01369"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#a134d2d503b8df05cacd572a2e342f27e">01369</a>     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#a134d2d503b8df05cacd572a2e342f27e">reserved_36_39</a>               : 4;
<a name="l01370"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#a038fbb7b220b2bdbac658a4553178e2e">01370</a>     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#a038fbb7b220b2bdbac658a4553178e2e">osize</a>                        : 20;
<a name="l01371"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#ae906a854ec3c8f36b6d6f358df550004">01371</a>     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html#ae906a854ec3c8f36b6d6f358df550004">reserved_60_63</a>               : 4;
<a name="l01372"></a>01372 <span class="preprocessor">#endif</span>
<a name="l01373"></a>01373 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__oring1.html#aebfc893ac566ec6ecc432a3f99f5df7e">cn52xx</a>;
<a name="l01374"></a><a class="code" href="unioncvmx__mixx__oring1.html#a7a885ab232ab2a00b960fbb2016b4945">01374</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html">cvmx_mixx_oring1_cn52xx</a>        <a class="code" href="unioncvmx__mixx__oring1.html#a7a885ab232ab2a00b960fbb2016b4945">cn52xxp1</a>;
<a name="l01375"></a><a class="code" href="unioncvmx__mixx__oring1.html#a92a274d2f326c140fafbea61ef663e3d">01375</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html">cvmx_mixx_oring1_cn52xx</a>        <a class="code" href="unioncvmx__mixx__oring1.html#a92a274d2f326c140fafbea61ef663e3d">cn56xx</a>;
<a name="l01376"></a><a class="code" href="unioncvmx__mixx__oring1.html#aa3e2a0772e645495e828074fa57580f8">01376</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn52xx.html">cvmx_mixx_oring1_cn52xx</a>        <a class="code" href="unioncvmx__mixx__oring1.html#aa3e2a0772e645495e828074fa57580f8">cn56xxp1</a>;
<a name="l01377"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html">01377</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html">cvmx_mixx_oring1_cn61xx</a> {
<a name="l01378"></a>01378 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01379"></a>01379 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html#ad36439f68c57d118c956b98955bc5cce">reserved_60_63</a>               : 4;
<a name="l01380"></a>01380     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html#a1f3dda47e2fdb71123120c9c752360de">osize</a>                        : 20; <span class="comment">/**&lt; Represents the Outbound Ring Buffer&apos;s Size(in 8B</span>
<a name="l01381"></a>01381 <span class="comment">                                                         words). The ring can be as large as 1M entries.</span>
<a name="l01382"></a>01382 <span class="comment">                                                         NOTE: This CSR MUST BE setup written by SW poweron</span>
<a name="l01383"></a>01383 <span class="comment">                                                         (when ODBELL/ORCNT=0). */</span>
<a name="l01384"></a>01384     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html#a7d2bf7c51932f62f5644179ff07191ce">obase</a>                        : 37; <span class="comment">/**&lt; Represents the 8B-aligned base address of the first</span>
<a name="l01385"></a>01385 <span class="comment">                                                         Outbound Ring(O-Ring) Entry in system memory.</span>
<a name="l01386"></a>01386 <span class="comment">                                                         NOTE: SW MUST ONLY write to this register during</span>
<a name="l01387"></a>01387 <span class="comment">                                                         power-on/boot code. */</span>
<a name="l01388"></a>01388     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html#a0e83e87e6636aa7b5be373f1f4cb83d5">reserved_0_2</a>                 : 3;
<a name="l01389"></a>01389 <span class="preprocessor">#else</span>
<a name="l01390"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html#a0e83e87e6636aa7b5be373f1f4cb83d5">01390</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html#a0e83e87e6636aa7b5be373f1f4cb83d5">reserved_0_2</a>                 : 3;
<a name="l01391"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html#a7d2bf7c51932f62f5644179ff07191ce">01391</a>     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html#a7d2bf7c51932f62f5644179ff07191ce">obase</a>                        : 37;
<a name="l01392"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html#a1f3dda47e2fdb71123120c9c752360de">01392</a>     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html#a1f3dda47e2fdb71123120c9c752360de">osize</a>                        : 20;
<a name="l01393"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html#ad36439f68c57d118c956b98955bc5cce">01393</a>     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html#ad36439f68c57d118c956b98955bc5cce">reserved_60_63</a>               : 4;
<a name="l01394"></a>01394 <span class="preprocessor">#endif</span>
<a name="l01395"></a>01395 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__oring1.html#a9477673055322da849d611281ac4b291">cn61xx</a>;
<a name="l01396"></a><a class="code" href="unioncvmx__mixx__oring1.html#aaae1b0c94c8a5d1977d1d9cf0f95ee04">01396</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html">cvmx_mixx_oring1_cn61xx</a>        <a class="code" href="unioncvmx__mixx__oring1.html#aaae1b0c94c8a5d1977d1d9cf0f95ee04">cn63xx</a>;
<a name="l01397"></a><a class="code" href="unioncvmx__mixx__oring1.html#a4c08076efc19270d27ffac51bd8c7450">01397</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html">cvmx_mixx_oring1_cn61xx</a>        <a class="code" href="unioncvmx__mixx__oring1.html#a4c08076efc19270d27ffac51bd8c7450">cn63xxp1</a>;
<a name="l01398"></a><a class="code" href="unioncvmx__mixx__oring1.html#a2e1156e814610fa743b6c639c46a462d">01398</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html">cvmx_mixx_oring1_cn61xx</a>        <a class="code" href="unioncvmx__mixx__oring1.html#a2e1156e814610fa743b6c639c46a462d">cn66xx</a>;
<a name="l01399"></a><a class="code" href="unioncvmx__mixx__oring1.html#ad8cce1e9ac55633f551300c5eebf4a67">01399</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html">cvmx_mixx_oring1_cn61xx</a>        <a class="code" href="unioncvmx__mixx__oring1.html#ad8cce1e9ac55633f551300c5eebf4a67">cn68xx</a>;
<a name="l01400"></a><a class="code" href="unioncvmx__mixx__oring1.html#aac75fb2629f754cc16233a59ed289365">01400</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn61xx.html">cvmx_mixx_oring1_cn61xx</a>        <a class="code" href="unioncvmx__mixx__oring1.html#aac75fb2629f754cc16233a59ed289365">cn68xxp1</a>;
<a name="l01401"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html">01401</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html">cvmx_mixx_oring1_cn73xx</a> {
<a name="l01402"></a>01402 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01403"></a>01403 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html#aaa3b89ed35fd2fbd150f68e16188a4aa">osize</a>                        : 20; <span class="comment">/**&lt; Represents the outbound ring (O-Ring) buffer&apos;s size (in 8-byte words). The ring can be as</span>
<a name="l01404"></a>01404 <span class="comment">                                                         large as 1MB entries.</span>
<a name="l01405"></a>01405 <span class="comment">                                                         This CSR must be setup written by software poweron (when ODBELL/ORCNT=0). */</span>
<a name="l01406"></a>01406     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html#a997bce81ef3dc224e4302d056501cf73">reserved_42_43</a>               : 2;
<a name="l01407"></a>01407     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html#a818306eea888c98ba51b5c1c4739cbba">obase</a>                        : 39; <span class="comment">/**&lt; Represents the 8-byte aligned base address of the first outbound ring (O-Ring) entry in</span>
<a name="l01408"></a>01408 <span class="comment">                                                         system memory.</span>
<a name="l01409"></a>01409 <span class="comment">                                                         Software must only write to this register during power-on/boot code. */</span>
<a name="l01410"></a>01410     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html#a8e0df0ca521cffdda397f64a93b02fc1">reserved_0_2</a>                 : 3;
<a name="l01411"></a>01411 <span class="preprocessor">#else</span>
<a name="l01412"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html#a8e0df0ca521cffdda397f64a93b02fc1">01412</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html#a8e0df0ca521cffdda397f64a93b02fc1">reserved_0_2</a>                 : 3;
<a name="l01413"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html#a818306eea888c98ba51b5c1c4739cbba">01413</a>     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html#a818306eea888c98ba51b5c1c4739cbba">obase</a>                        : 39;
<a name="l01414"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html#a997bce81ef3dc224e4302d056501cf73">01414</a>     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html#a997bce81ef3dc224e4302d056501cf73">reserved_42_43</a>               : 2;
<a name="l01415"></a><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html#aaa3b89ed35fd2fbd150f68e16188a4aa">01415</a>     uint64_t <a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html#aaa3b89ed35fd2fbd150f68e16188a4aa">osize</a>                        : 20;
<a name="l01416"></a>01416 <span class="preprocessor">#endif</span>
<a name="l01417"></a>01417 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__oring1.html#a674f62d7a92743d708a203cc39f0eb09">cn73xx</a>;
<a name="l01418"></a><a class="code" href="unioncvmx__mixx__oring1.html#a87be7041462b888f1e94d22c0f535850">01418</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html">cvmx_mixx_oring1_cn73xx</a>        <a class="code" href="unioncvmx__mixx__oring1.html#a87be7041462b888f1e94d22c0f535850">cn78xx</a>;
<a name="l01419"></a><a class="code" href="unioncvmx__mixx__oring1.html#aa571b2e90d7a006c22a6e93288e7f16d">01419</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html">cvmx_mixx_oring1_cn73xx</a>        <a class="code" href="unioncvmx__mixx__oring1.html#aa571b2e90d7a006c22a6e93288e7f16d">cn78xxp1</a>;
<a name="l01420"></a><a class="code" href="unioncvmx__mixx__oring1.html#a592265983e10dd7a0603db30a62a4cfd">01420</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring1_1_1cvmx__mixx__oring1__cn73xx.html">cvmx_mixx_oring1_cn73xx</a>        <a class="code" href="unioncvmx__mixx__oring1.html#a592265983e10dd7a0603db30a62a4cfd">cnf75xx</a>;
<a name="l01421"></a>01421 };
<a name="l01422"></a><a class="code" href="cvmx-mixx-defs_8h.html#a6df321641f100ce56922e3b957332fb0">01422</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__oring1.html" title="cvmx_mix::_oring1">cvmx_mixx_oring1</a> <a class="code" href="unioncvmx__mixx__oring1.html" title="cvmx_mix::_oring1">cvmx_mixx_oring1_t</a>;
<a name="l01423"></a>01423 <span class="comment"></span>
<a name="l01424"></a>01424 <span class="comment">/**</span>
<a name="l01425"></a>01425 <span class="comment"> * cvmx_mix#_oring2</span>
<a name="l01426"></a>01426 <span class="comment"> *</span>
<a name="l01427"></a>01427 <span class="comment"> * MIX_ORING2 = MIX Outbound Ring Register \#2</span>
<a name="l01428"></a>01428 <span class="comment"> *</span>
<a name="l01429"></a>01429 <span class="comment"> * Description:</span>
<a name="l01430"></a>01430 <span class="comment"> *  NOTE: To write to the MIX_ORING2 register, a device would issue an IOBST directed at the MIO.</span>
<a name="l01431"></a>01431 <span class="comment"> *        To read the MIX_ORING2 register, a device would issue an IOBLD64 directed at the MIO.</span>
<a name="l01432"></a>01432 <span class="comment"> */</span>
<a name="l01433"></a><a class="code" href="unioncvmx__mixx__oring2.html">01433</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__oring2.html" title="cvmx_mix::_oring2">cvmx_mixx_oring2</a> {
<a name="l01434"></a><a class="code" href="unioncvmx__mixx__oring2.html#a285c4a79e963982dd3046f9f37f070a0">01434</a>     uint64_t <a class="code" href="unioncvmx__mixx__oring2.html#a285c4a79e963982dd3046f9f37f070a0">u64</a>;
<a name="l01435"></a><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">01435</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a> {
<a name="l01436"></a>01436 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01437"></a>01437 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html#abe53f20da6495ee6ac7c41fd99e3907b">reserved_52_63</a>               : 12;
<a name="l01438"></a>01438     uint64_t <a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html#afd50a1f0dbfca87b7d3b5d20a6f0f89f">otlptr</a>                       : 20; <span class="comment">/**&lt; The outbound ring tail pointer selects the O-Ring entry that the hardware will process</span>
<a name="l01439"></a>01439 <span class="comment">                                                         next. After the hardware completes sending an outbound packet, it increments the O-Ring</span>
<a name="l01440"></a>01440 <span class="comment">                                                         tail pointer.</span>
<a name="l01441"></a>01441 <span class="comment">                                                         The O-Ring tail pointer hardware increment is always modulo MIX(0..1)_ORING2[OSIZE].</span>
<a name="l01442"></a>01442 <span class="comment">                                                         This field is read-only to software. */</span>
<a name="l01443"></a>01443     uint64_t <a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html#ab0bd0d8755e89c2ead752debdacb73dc">reserved_20_31</a>               : 12;
<a name="l01444"></a>01444     uint64_t <a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html#a84fe7e61f1dee22294ad6985ebb71708">odbell</a>                       : 20; <span class="comment">/**&lt; Represents the cumulative total of pending outbound ring (O-Ring) buffer entries. Each</span>
<a name="l01445"></a>01445 <span class="comment">                                                         O-Ring buffer entry contains an L2/DRAM byte pointer and a byte length.</span>
<a name="l01446"></a>01446 <span class="comment">                                                         After software inserts new entries into the O-Ring buffer, it &apos;rings the doorbell with the</span>
<a name="l01447"></a>01447 <span class="comment">                                                         count of the newly inserted entries.&apos; When the MIX hardware receives the doorbell ring, it</span>
<a name="l01448"></a>01448 <span class="comment">                                                         increments the current doorbell count by the CSR write value.</span>
<a name="l01449"></a>01449 <span class="comment">                                                         Software must never cause the doorbell count for the O-Ring to exceed the size of</span>
<a name="l01450"></a>01450 <span class="comment">                                                         MIX(0..1)_ORING1[OSIZE]. A read of the CSR indicates the current doorbell count. */</span>
<a name="l01451"></a>01451 <span class="preprocessor">#else</span>
<a name="l01452"></a><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html#a84fe7e61f1dee22294ad6985ebb71708">01452</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html#a84fe7e61f1dee22294ad6985ebb71708">odbell</a>                       : 20;
<a name="l01453"></a><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html#ab0bd0d8755e89c2ead752debdacb73dc">01453</a>     uint64_t <a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html#ab0bd0d8755e89c2ead752debdacb73dc">reserved_20_31</a>               : 12;
<a name="l01454"></a><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html#afd50a1f0dbfca87b7d3b5d20a6f0f89f">01454</a>     uint64_t <a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html#afd50a1f0dbfca87b7d3b5d20a6f0f89f">otlptr</a>                       : 20;
<a name="l01455"></a><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html#abe53f20da6495ee6ac7c41fd99e3907b">01455</a>     uint64_t <a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html#abe53f20da6495ee6ac7c41fd99e3907b">reserved_52_63</a>               : 12;
<a name="l01456"></a>01456 <span class="preprocessor">#endif</span>
<a name="l01457"></a>01457 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__oring2.html#a5eea5b283c81886a73258abe2f79a351">s</a>;
<a name="l01458"></a><a class="code" href="unioncvmx__mixx__oring2.html#a17b52b40eb255b2aa2ed1c0d8c2f6a09">01458</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a>             <a class="code" href="unioncvmx__mixx__oring2.html#a17b52b40eb255b2aa2ed1c0d8c2f6a09">cn52xx</a>;
<a name="l01459"></a><a class="code" href="unioncvmx__mixx__oring2.html#a9206098be8d32fb6d4bf4a100188f32c">01459</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a>             <a class="code" href="unioncvmx__mixx__oring2.html#a9206098be8d32fb6d4bf4a100188f32c">cn52xxp1</a>;
<a name="l01460"></a><a class="code" href="unioncvmx__mixx__oring2.html#a3f1b1555a51211a7d7d83a547828fbc6">01460</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a>             <a class="code" href="unioncvmx__mixx__oring2.html#a3f1b1555a51211a7d7d83a547828fbc6">cn56xx</a>;
<a name="l01461"></a><a class="code" href="unioncvmx__mixx__oring2.html#a7e0e735ed8822b27c2d59889be7438f2">01461</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a>             <a class="code" href="unioncvmx__mixx__oring2.html#a7e0e735ed8822b27c2d59889be7438f2">cn56xxp1</a>;
<a name="l01462"></a><a class="code" href="unioncvmx__mixx__oring2.html#a02b5c9fd72ca338fefe2383f144dbcde">01462</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a>             <a class="code" href="unioncvmx__mixx__oring2.html#a02b5c9fd72ca338fefe2383f144dbcde">cn61xx</a>;
<a name="l01463"></a><a class="code" href="unioncvmx__mixx__oring2.html#aac62f71a14ca9275195cd6a9369de7ea">01463</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a>             <a class="code" href="unioncvmx__mixx__oring2.html#aac62f71a14ca9275195cd6a9369de7ea">cn63xx</a>;
<a name="l01464"></a><a class="code" href="unioncvmx__mixx__oring2.html#ac828c9696642a170c73789ad2cd0e93b">01464</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a>             <a class="code" href="unioncvmx__mixx__oring2.html#ac828c9696642a170c73789ad2cd0e93b">cn63xxp1</a>;
<a name="l01465"></a><a class="code" href="unioncvmx__mixx__oring2.html#a76438d0dff15fe21d4805ce5933d3ff5">01465</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a>             <a class="code" href="unioncvmx__mixx__oring2.html#a76438d0dff15fe21d4805ce5933d3ff5">cn66xx</a>;
<a name="l01466"></a><a class="code" href="unioncvmx__mixx__oring2.html#aae35e9821c131f3402e12c11a9273ed1">01466</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a>             <a class="code" href="unioncvmx__mixx__oring2.html#aae35e9821c131f3402e12c11a9273ed1">cn68xx</a>;
<a name="l01467"></a><a class="code" href="unioncvmx__mixx__oring2.html#a19a492778a14fdc3b324d51f896425e7">01467</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a>             <a class="code" href="unioncvmx__mixx__oring2.html#a19a492778a14fdc3b324d51f896425e7">cn68xxp1</a>;
<a name="l01468"></a><a class="code" href="unioncvmx__mixx__oring2.html#a862e1e1cd0f3fbe468edd5bbf7742735">01468</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a>             <a class="code" href="unioncvmx__mixx__oring2.html#a862e1e1cd0f3fbe468edd5bbf7742735">cn73xx</a>;
<a name="l01469"></a><a class="code" href="unioncvmx__mixx__oring2.html#accb895176e957d28c3c5d4ba902c36b5">01469</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a>             <a class="code" href="unioncvmx__mixx__oring2.html#accb895176e957d28c3c5d4ba902c36b5">cn78xx</a>;
<a name="l01470"></a><a class="code" href="unioncvmx__mixx__oring2.html#ac1d9f19f1e2f1b41dd93be83975bc90c">01470</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a>             <a class="code" href="unioncvmx__mixx__oring2.html#ac1d9f19f1e2f1b41dd93be83975bc90c">cn78xxp1</a>;
<a name="l01471"></a><a class="code" href="unioncvmx__mixx__oring2.html#a11c83187d651ae68d1ca2958079d524c">01471</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__oring2_1_1cvmx__mixx__oring2__s.html">cvmx_mixx_oring2_s</a>             <a class="code" href="unioncvmx__mixx__oring2.html#a11c83187d651ae68d1ca2958079d524c">cnf75xx</a>;
<a name="l01472"></a>01472 };
<a name="l01473"></a><a class="code" href="cvmx-mixx-defs_8h.html#a897ba94b5a49f1ba383a29caca3ef0e0">01473</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__oring2.html" title="cvmx_mix::_oring2">cvmx_mixx_oring2</a> <a class="code" href="unioncvmx__mixx__oring2.html" title="cvmx_mix::_oring2">cvmx_mixx_oring2_t</a>;
<a name="l01474"></a>01474 <span class="comment"></span>
<a name="l01475"></a>01475 <span class="comment">/**</span>
<a name="l01476"></a>01476 <span class="comment"> * cvmx_mix#_remcnt</span>
<a name="l01477"></a>01477 <span class="comment"> *</span>
<a name="l01478"></a>01478 <span class="comment"> * This register contains the MIX ring buffer remainder counts (useful for hardware debug only).</span>
<a name="l01479"></a>01479 <span class="comment"> *</span>
<a name="l01480"></a>01480 <span class="comment"> */</span>
<a name="l01481"></a><a class="code" href="unioncvmx__mixx__remcnt.html">01481</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__remcnt.html" title="cvmx_mix::_remcnt">cvmx_mixx_remcnt</a> {
<a name="l01482"></a><a class="code" href="unioncvmx__mixx__remcnt.html#a0867c7b3df2c5898213c44add0b1217c">01482</a>     uint64_t <a class="code" href="unioncvmx__mixx__remcnt.html#a0867c7b3df2c5898213c44add0b1217c">u64</a>;
<a name="l01483"></a><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">01483</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a> {
<a name="l01484"></a>01484 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01485"></a>01485 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html#ab6df2da0e067b5ec564651e042c2d213">reserved_52_63</a>               : 12;
<a name="l01486"></a>01486     uint64_t <a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html#ad9dfe710e23a6f9f6431a02222dacaaf">iremcnt</a>                      : 20; <span class="comment">/**&lt; Remaining I-Ring buffer count. Reflects the number of unused/remaining I-Ring entries that</span>
<a name="l01487"></a>01487 <span class="comment">                                                         hardware currently detects in the I-Ring buffer. Hardware uses this value to detect I-Ring</span>
<a name="l01488"></a>01488 <span class="comment">                                                         doorbell overflows. (See MIX(0..1)_ISR[IDBLOVF].)</span>
<a name="l01489"></a>01489 <span class="comment">                                                         When software writes the MIX(0..1)_IRING1[ISIZE], [IREMCNT] is loaded with the</span>
<a name="l01490"></a>01490 <span class="comment">                                                         MIX(0..1)_IRING2[ISIZE] value. (Note: ISIZE should only be written at power-on, when it is</span>
<a name="l01491"></a>01491 <span class="comment">                                                         known that there are no I-Ring entries currently in use by hardware.) When software writes</span>
<a name="l01492"></a>01492 <span class="comment">                                                         to the IDBELL register, the [IREMCNT] is decremented by the CSR write value. When hardware</span>
<a name="l01493"></a>01493 <span class="comment">                                                         issues an I-Ring write request (onto the IOI), REMCNT is incremented by 1. */</span>
<a name="l01494"></a>01494     uint64_t <a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html#ae38d51af72600d5ec7efaae02d72968d">reserved_20_31</a>               : 12;
<a name="l01495"></a>01495     uint64_t <a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html#aa5ee0fa5d8fb307e67ddb03ac6b21689">oremcnt</a>                      : 20; <span class="comment">/**&lt; Remaining O-Ring buffer count. Reflects the number of unused/remaining O-Ring entries that</span>
<a name="l01496"></a>01496 <span class="comment">                                                         hardware currently detects in the O-Ring buffer. Hardware uses this value to detect O-Ring</span>
<a name="l01497"></a>01497 <span class="comment">                                                         doorbell overflows. (See MIX(0..1)_ISR[ODBLOVF].)</span>
<a name="l01498"></a>01498 <span class="comment">                                                         When software writes the MIX(0..1)_ORING1[OSIZE], [OREMCNT] is loaded with the</span>
<a name="l01499"></a>01499 <span class="comment">                                                         MIX(0..1)_ORING2[OSIZE] value. (Note: [OSIZE] should only be written at power-on, when it</span>
<a name="l01500"></a>01500 <span class="comment">                                                         is known that no O-Ring entries are currently in use by hardware.) When software writes to</span>
<a name="l01501"></a>01501 <span class="comment">                                                         the ODBELL register, OREMCNT is decremented by the CSR write value. When software writes</span>
<a name="l01502"></a>01502 <span class="comment">                                                         to [OREMCNT], it is decremented by the CSR write value. */</span>
<a name="l01503"></a>01503 <span class="preprocessor">#else</span>
<a name="l01504"></a><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html#aa5ee0fa5d8fb307e67ddb03ac6b21689">01504</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html#aa5ee0fa5d8fb307e67ddb03ac6b21689">oremcnt</a>                      : 20;
<a name="l01505"></a><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html#ae38d51af72600d5ec7efaae02d72968d">01505</a>     uint64_t <a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html#ae38d51af72600d5ec7efaae02d72968d">reserved_20_31</a>               : 12;
<a name="l01506"></a><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html#ad9dfe710e23a6f9f6431a02222dacaaf">01506</a>     uint64_t <a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html#ad9dfe710e23a6f9f6431a02222dacaaf">iremcnt</a>                      : 20;
<a name="l01507"></a><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html#ab6df2da0e067b5ec564651e042c2d213">01507</a>     uint64_t <a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html#ab6df2da0e067b5ec564651e042c2d213">reserved_52_63</a>               : 12;
<a name="l01508"></a>01508 <span class="preprocessor">#endif</span>
<a name="l01509"></a>01509 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__remcnt.html#a5a9c150be90d997fdaaf97128bc00007">s</a>;
<a name="l01510"></a><a class="code" href="unioncvmx__mixx__remcnt.html#ada858c373d82d42a8769deea208e854a">01510</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a>             <a class="code" href="unioncvmx__mixx__remcnt.html#ada858c373d82d42a8769deea208e854a">cn52xx</a>;
<a name="l01511"></a><a class="code" href="unioncvmx__mixx__remcnt.html#a0ec88e5d5d7748a3da46811affab6604">01511</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a>             <a class="code" href="unioncvmx__mixx__remcnt.html#a0ec88e5d5d7748a3da46811affab6604">cn52xxp1</a>;
<a name="l01512"></a><a class="code" href="unioncvmx__mixx__remcnt.html#a42f09f0d2eaf394c1269d93ddb2f841b">01512</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a>             <a class="code" href="unioncvmx__mixx__remcnt.html#a42f09f0d2eaf394c1269d93ddb2f841b">cn56xx</a>;
<a name="l01513"></a><a class="code" href="unioncvmx__mixx__remcnt.html#ad96967fe0855f56814d8275a9e4ffc2e">01513</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a>             <a class="code" href="unioncvmx__mixx__remcnt.html#ad96967fe0855f56814d8275a9e4ffc2e">cn56xxp1</a>;
<a name="l01514"></a><a class="code" href="unioncvmx__mixx__remcnt.html#a8cf3f31477217ccbba7f785e71d916d4">01514</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a>             <a class="code" href="unioncvmx__mixx__remcnt.html#a8cf3f31477217ccbba7f785e71d916d4">cn61xx</a>;
<a name="l01515"></a><a class="code" href="unioncvmx__mixx__remcnt.html#a2fbf84a9512f56062e8c092c8c2e7077">01515</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a>             <a class="code" href="unioncvmx__mixx__remcnt.html#a2fbf84a9512f56062e8c092c8c2e7077">cn63xx</a>;
<a name="l01516"></a><a class="code" href="unioncvmx__mixx__remcnt.html#af352a39618217bdcf9296200e946149c">01516</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a>             <a class="code" href="unioncvmx__mixx__remcnt.html#af352a39618217bdcf9296200e946149c">cn63xxp1</a>;
<a name="l01517"></a><a class="code" href="unioncvmx__mixx__remcnt.html#a5cc6ab8924291ac0a84c0efb832ab323">01517</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a>             <a class="code" href="unioncvmx__mixx__remcnt.html#a5cc6ab8924291ac0a84c0efb832ab323">cn66xx</a>;
<a name="l01518"></a><a class="code" href="unioncvmx__mixx__remcnt.html#a46ca0c9ffad2135cfb3631024adcd4ec">01518</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a>             <a class="code" href="unioncvmx__mixx__remcnt.html#a46ca0c9ffad2135cfb3631024adcd4ec">cn68xx</a>;
<a name="l01519"></a><a class="code" href="unioncvmx__mixx__remcnt.html#a6ccaa35a769b3e3e184999b05f83e5c3">01519</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a>             <a class="code" href="unioncvmx__mixx__remcnt.html#a6ccaa35a769b3e3e184999b05f83e5c3">cn68xxp1</a>;
<a name="l01520"></a><a class="code" href="unioncvmx__mixx__remcnt.html#a2691e5fc97e4076d3b142d8a3c4768ad">01520</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a>             <a class="code" href="unioncvmx__mixx__remcnt.html#a2691e5fc97e4076d3b142d8a3c4768ad">cn73xx</a>;
<a name="l01521"></a><a class="code" href="unioncvmx__mixx__remcnt.html#acce77516d3405427b8f0d6d98dd66142">01521</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a>             <a class="code" href="unioncvmx__mixx__remcnt.html#acce77516d3405427b8f0d6d98dd66142">cn78xx</a>;
<a name="l01522"></a><a class="code" href="unioncvmx__mixx__remcnt.html#a1593140ae5bb85efbe0f943a3426a298">01522</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a>             <a class="code" href="unioncvmx__mixx__remcnt.html#a1593140ae5bb85efbe0f943a3426a298">cn78xxp1</a>;
<a name="l01523"></a><a class="code" href="unioncvmx__mixx__remcnt.html#a23dd6d88b7d457fd17d017544b1bd92a">01523</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__remcnt_1_1cvmx__mixx__remcnt__s.html">cvmx_mixx_remcnt_s</a>             <a class="code" href="unioncvmx__mixx__remcnt.html#a23dd6d88b7d457fd17d017544b1bd92a">cnf75xx</a>;
<a name="l01524"></a>01524 };
<a name="l01525"></a><a class="code" href="cvmx-mixx-defs_8h.html#a8439136785ef9b10e69777ed525917b9">01525</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__remcnt.html" title="cvmx_mix::_remcnt">cvmx_mixx_remcnt</a> <a class="code" href="unioncvmx__mixx__remcnt.html" title="cvmx_mix::_remcnt">cvmx_mixx_remcnt_t</a>;
<a name="l01526"></a>01526 <span class="comment"></span>
<a name="l01527"></a>01527 <span class="comment">/**</span>
<a name="l01528"></a>01528 <span class="comment"> * cvmx_mix#_tsctl</span>
<a name="l01529"></a>01529 <span class="comment"> *</span>
<a name="l01530"></a>01530 <span class="comment"> * This register contains the control fields for MIX timestamps. Software can read this register</span>
<a name="l01531"></a>01531 <span class="comment"> * to determine the number pending timestamp interrupts ([TSCNT]), the number outstanding</span>
<a name="l01532"></a>01532 <span class="comment"> * timestamp requests in flight ([TSTOT]), and the number of available timestamp entries (TSAVL)</span>
<a name="l01533"></a>01533 <span class="comment"> * in the timestamp FIFO.</span>
<a name="l01534"></a>01534 <span class="comment"> *</span>
<a name="l01535"></a>01535 <span class="comment"> * Writing to this register advances the MIX(0..1)_TSTAMP FIFO head pointer by 1 and decrements</span>
<a name="l01536"></a>01536 <span class="comment"> * the [TSCNT, TSTOT] pending counts by 1. For example, if software reads [TSCNT] = 2 (two</span>
<a name="l01537"></a>01537 <span class="comment"> * pending timestamp interrupts), it would immediately issue this sequence:</span>
<a name="l01538"></a>01538 <span class="comment"> *</span>
<a name="l01539"></a>01539 <span class="comment"> * 1. a MIX(0..1)_TSTAMP[TSTAMP] read operation followed by MIX(0..1)_TSCTL write operation (i.e.</span>
<a name="l01540"></a>01540 <span class="comment"> * it</span>
<a name="l01541"></a>01541 <span class="comment"> * gets the timestamp value, pops the timestamp FIFO, and decrements pending counts by 1).</span>
<a name="l01542"></a>01542 <span class="comment"> *</span>
<a name="l01543"></a>01543 <span class="comment"> * 2. a MIX(0..1)_TSTAMP[TSTAMP] read operation followed by MIX(0..1)_TSCTL write operation.</span>
<a name="l01544"></a>01544 <span class="comment"> *</span>
<a name="l01545"></a>01545 <span class="comment"> * Note for software: A MIX(0..1)_TSCTL write operation is ignored when</span>
<a name="l01546"></a>01546 <span class="comment"> * MIX(0..1)_TSCTL[TSCNT] = 0 (i.e., TimeStamp FIFO empty).</span>
<a name="l01547"></a>01547 <span class="comment"> */</span>
<a name="l01548"></a><a class="code" href="unioncvmx__mixx__tsctl.html">01548</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__tsctl.html" title="cvmx_mix::_tsctl">cvmx_mixx_tsctl</a> {
<a name="l01549"></a><a class="code" href="unioncvmx__mixx__tsctl.html#a6bb6acd6eb1611bc6a4c42ddec5218b6">01549</a>     uint64_t <a class="code" href="unioncvmx__mixx__tsctl.html#a6bb6acd6eb1611bc6a4c42ddec5218b6">u64</a>;
<a name="l01550"></a><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html">01550</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html">cvmx_mixx_tsctl_s</a> {
<a name="l01551"></a>01551 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01552"></a>01552 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#a0d0ae0e2380b6a2f10a5aa1d39dc0153">reserved_21_63</a>               : 43;
<a name="l01553"></a>01553     uint64_t <a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#acadbee800afa65ba1cfad4652bb00311">tsavl</a>                        : 5;  <span class="comment">/**&lt; Number of MIX timestamp entries available for use. [TSAVL] MAX = 4</span>
<a name="l01554"></a>01554 <span class="comment">                                                         (implementation depth of timestamp FIFO).</span>
<a name="l01555"></a>01555 <span class="comment">                                                         [TSAVL] = (IMPLEMENTATION_DEPTH = 4(MAX) - TSCNT). */</span>
<a name="l01556"></a>01556     uint64_t <a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#ae3c866601a1b034ff0ffaf575ea6504e">reserved_13_15</a>               : 3;
<a name="l01557"></a>01557     uint64_t <a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#a1bfb95d616adca436c6cf83349d34271">tstot</a>                        : 5;  <span class="comment">/**&lt; Number of pending MIX timestamp requests in flight. [TSTOT] must never exceed MAX = 4</span>
<a name="l01558"></a>01558 <span class="comment">                                                         (implementation depth of timestamp FIFO). */</span>
<a name="l01559"></a>01559     uint64_t <a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#a160ebb1d1710fbcd4b19912402bb83ea">reserved_5_7</a>                 : 3;
<a name="l01560"></a>01560     uint64_t <a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#aa8b18ba5551494a9dc50f2f086494c66">tscnt</a>                        : 5;  <span class="comment">/**&lt; Number of pending MIX timestamp interrupts. [TSCNT] must never exceed MAX=4</span>
<a name="l01561"></a>01561 <span class="comment">                                                         (implementation depth of timestamp FIFO). */</span>
<a name="l01562"></a>01562 <span class="preprocessor">#else</span>
<a name="l01563"></a><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#aa8b18ba5551494a9dc50f2f086494c66">01563</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#aa8b18ba5551494a9dc50f2f086494c66">tscnt</a>                        : 5;
<a name="l01564"></a><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#a160ebb1d1710fbcd4b19912402bb83ea">01564</a>     uint64_t <a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#a160ebb1d1710fbcd4b19912402bb83ea">reserved_5_7</a>                 : 3;
<a name="l01565"></a><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#a1bfb95d616adca436c6cf83349d34271">01565</a>     uint64_t <a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#a1bfb95d616adca436c6cf83349d34271">tstot</a>                        : 5;
<a name="l01566"></a><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#ae3c866601a1b034ff0ffaf575ea6504e">01566</a>     uint64_t <a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#ae3c866601a1b034ff0ffaf575ea6504e">reserved_13_15</a>               : 3;
<a name="l01567"></a><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#acadbee800afa65ba1cfad4652bb00311">01567</a>     uint64_t <a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#acadbee800afa65ba1cfad4652bb00311">tsavl</a>                        : 5;
<a name="l01568"></a><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#a0d0ae0e2380b6a2f10a5aa1d39dc0153">01568</a>     uint64_t <a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html#a0d0ae0e2380b6a2f10a5aa1d39dc0153">reserved_21_63</a>               : 43;
<a name="l01569"></a>01569 <span class="preprocessor">#endif</span>
<a name="l01570"></a>01570 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__tsctl.html#a7cf03ad5fc0778a480c39daf8444f8be">s</a>;
<a name="l01571"></a><a class="code" href="unioncvmx__mixx__tsctl.html#a5546d70eb57bf9b57e5c1942732bf643">01571</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html">cvmx_mixx_tsctl_s</a>              <a class="code" href="unioncvmx__mixx__tsctl.html#a5546d70eb57bf9b57e5c1942732bf643">cn61xx</a>;
<a name="l01572"></a><a class="code" href="unioncvmx__mixx__tsctl.html#a0136089e51436c67279bb8e9f3a7290d">01572</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html">cvmx_mixx_tsctl_s</a>              <a class="code" href="unioncvmx__mixx__tsctl.html#a0136089e51436c67279bb8e9f3a7290d">cn63xx</a>;
<a name="l01573"></a><a class="code" href="unioncvmx__mixx__tsctl.html#ae9ab4d3da81b5fe02492a059fe257379">01573</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html">cvmx_mixx_tsctl_s</a>              <a class="code" href="unioncvmx__mixx__tsctl.html#ae9ab4d3da81b5fe02492a059fe257379">cn63xxp1</a>;
<a name="l01574"></a><a class="code" href="unioncvmx__mixx__tsctl.html#ad055027edfa528a523fcfb8b8405143e">01574</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html">cvmx_mixx_tsctl_s</a>              <a class="code" href="unioncvmx__mixx__tsctl.html#ad055027edfa528a523fcfb8b8405143e">cn66xx</a>;
<a name="l01575"></a><a class="code" href="unioncvmx__mixx__tsctl.html#a8d2a660fbf8e561b77414247d35d6ad1">01575</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html">cvmx_mixx_tsctl_s</a>              <a class="code" href="unioncvmx__mixx__tsctl.html#a8d2a660fbf8e561b77414247d35d6ad1">cn68xx</a>;
<a name="l01576"></a><a class="code" href="unioncvmx__mixx__tsctl.html#a8bd43cbe4c5822bc5e5b2140b67da07e">01576</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html">cvmx_mixx_tsctl_s</a>              <a class="code" href="unioncvmx__mixx__tsctl.html#a8bd43cbe4c5822bc5e5b2140b67da07e">cn68xxp1</a>;
<a name="l01577"></a><a class="code" href="unioncvmx__mixx__tsctl.html#a5b0b71f407fdfa21a3e68096d42fa1c5">01577</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html">cvmx_mixx_tsctl_s</a>              <a class="code" href="unioncvmx__mixx__tsctl.html#a5b0b71f407fdfa21a3e68096d42fa1c5">cn73xx</a>;
<a name="l01578"></a><a class="code" href="unioncvmx__mixx__tsctl.html#a2f64a8ab5719d075b00db508d9388d87">01578</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html">cvmx_mixx_tsctl_s</a>              <a class="code" href="unioncvmx__mixx__tsctl.html#a2f64a8ab5719d075b00db508d9388d87">cn78xx</a>;
<a name="l01579"></a><a class="code" href="unioncvmx__mixx__tsctl.html#a45b13c2833a459578e890ef65a35129f">01579</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html">cvmx_mixx_tsctl_s</a>              <a class="code" href="unioncvmx__mixx__tsctl.html#a45b13c2833a459578e890ef65a35129f">cn78xxp1</a>;
<a name="l01580"></a><a class="code" href="unioncvmx__mixx__tsctl.html#a3583535206d7801be50087cdc14c3832">01580</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tsctl_1_1cvmx__mixx__tsctl__s.html">cvmx_mixx_tsctl_s</a>              <a class="code" href="unioncvmx__mixx__tsctl.html#a3583535206d7801be50087cdc14c3832">cnf75xx</a>;
<a name="l01581"></a>01581 };
<a name="l01582"></a><a class="code" href="cvmx-mixx-defs_8h.html#a677af873f0073c810dccd42141b91025">01582</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__tsctl.html" title="cvmx_mix::_tsctl">cvmx_mixx_tsctl</a> <a class="code" href="unioncvmx__mixx__tsctl.html" title="cvmx_mix::_tsctl">cvmx_mixx_tsctl_t</a>;
<a name="l01583"></a>01583 <span class="comment"></span>
<a name="l01584"></a>01584 <span class="comment">/**</span>
<a name="l01585"></a>01585 <span class="comment"> * cvmx_mix#_tstamp</span>
<a name="l01586"></a>01586 <span class="comment"> *</span>
<a name="l01587"></a>01587 <span class="comment"> * This register contains the MIX timestamp value.</span>
<a name="l01588"></a>01588 <span class="comment"> *</span>
<a name="l01589"></a>01589 <span class="comment"> */</span>
<a name="l01590"></a><a class="code" href="unioncvmx__mixx__tstamp.html">01590</a> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__tstamp.html" title="cvmx_mix::_tstamp">cvmx_mixx_tstamp</a> {
<a name="l01591"></a><a class="code" href="unioncvmx__mixx__tstamp.html#a684006b371aecc76ec89436b2f3025a4">01591</a>     uint64_t <a class="code" href="unioncvmx__mixx__tstamp.html#a684006b371aecc76ec89436b2f3025a4">u64</a>;
<a name="l01592"></a><a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html">01592</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html">cvmx_mixx_tstamp_s</a> {
<a name="l01593"></a>01593 <span class="preprocessor">#ifdef __BIG_ENDIAN_BITFIELD</span>
<a name="l01594"></a>01594 <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html#a3ff2cc35dc4fa29f1f8f7fc6f094f893">tstamp</a>                       : 64; <span class="comment">/**&lt; MIX timestamp value. When software sets up an O-Ring entry with</span>
<a name="l01595"></a>01595 <span class="comment">                                                         [49] = 1 (TSTAMP), the packet is tagged with a special &apos;SOP with TSTAMP&apos; flag as it is</span>
<a name="l01596"></a>01596 <span class="comment">                                                         sent to the BGX. Later the BGX sends sample strobe(s) to capture a global 64-bit timestamp</span>
<a name="l01597"></a>01597 <span class="comment">                                                         value, followed by a &apos;commit&apos; strobe which writes the last sampled value into the outbound</span>
<a name="l01598"></a>01598 <span class="comment">                                                         timestamp FIFO (max depth = 4) and increments</span>
<a name="l01599"></a>01599 <span class="comment">                                                         MIX(0..1)_TSCTL[TSCNT] to indicate the total number of pending timestamp interrupts.</span>
<a name="l01600"></a>01600 <span class="comment">                                                         If the number of pending timestamp interrupts (MIX(0..1)_TSCTL[TSCNT]) is greater than the</span>
<a name="l01601"></a>01601 <span class="comment">                                                         MIX(0..1)_CTL[TS_THRESH] value, then a programmable interrupt is also triggered (see</span>
<a name="l01602"></a>01602 <span class="comment">                                                         MIX(0..1)_ISR[TS].</span>
<a name="l01603"></a>01603 <span class="comment">                                                         Software then reads MIX(0..1)_TSTAMP[TSTAMP], and must then write MIX(0..1)_TSCTL, which</span>
<a name="l01604"></a>01604 <span class="comment">                                                         will decrement MIX(0..1)_TSCTL[TSCNT] to indicate that a single timestamp interrupt has</span>
<a name="l01605"></a>01605 <span class="comment">                                                         been serviced.</span>
<a name="l01606"></a>01606 <span class="comment">                                                         The MIO-MIX hardware tracks up to MAX = 4 outstanding timestamped outbound packets at a</span>
<a name="l01607"></a>01607 <span class="comment">                                                         time. All subsequent O-RING entries with SOP-TSTAMP will be stalled until software can</span>
<a name="l01608"></a>01608 <span class="comment">                                                         service the 4 outstanding interrupts. Software can read</span>
<a name="l01609"></a>01609 <span class="comment">                                                         MIX(0..1)_TSCTL to determine the number of pending timestamp interrupts (TSCNT), plus the</span>
<a name="l01610"></a>01610 <span class="comment">                                                         number of outstanding timestamp requests in flight (TSTOT), as well as the number of</span>
<a name="l01611"></a>01611 <span class="comment">                                                         available timestamp entries (TSAVL).</span>
<a name="l01612"></a>01612 <span class="comment">                                                         A MIX_TSTAMP read when</span>
<a name="l01613"></a>01613 <span class="comment">                                                         MIX(0..1)_TSCTL[TSCNT] = 0 will result in a return value of all zeroes. Software should</span>
<a name="l01614"></a>01614 <span class="comment">                                                         only read this register when</span>
<a name="l01615"></a>01615 <span class="comment">                                                         MIX(0..1)_ISR[TS] = 1 (or when MIX(0..1)_TSCTL[TSCNT] != 0) to retrieve the timestamp</span>
<a name="l01616"></a>01616 <span class="comment">                                                         value recorded by hardware. If software reads the [TSTAMP] when hardware has not</span>
<a name="l01617"></a>01617 <span class="comment">                                                         recorded a valid timestamp, then an all zeroes value is returned. */</span>
<a name="l01618"></a>01618 <span class="preprocessor">#else</span>
<a name="l01619"></a><a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html#a3ff2cc35dc4fa29f1f8f7fc6f094f893">01619</a> <span class="preprocessor"></span>    uint64_t <a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html#a3ff2cc35dc4fa29f1f8f7fc6f094f893">tstamp</a>                       : 64;
<a name="l01620"></a>01620 <span class="preprocessor">#endif</span>
<a name="l01621"></a>01621 <span class="preprocessor"></span>    } <a class="code" href="unioncvmx__mixx__tstamp.html#abd0404482cb4af1d79ea2aeea12fbe0e">s</a>;
<a name="l01622"></a><a class="code" href="unioncvmx__mixx__tstamp.html#ab08cf9a29429de45824c67b44fb0c518">01622</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html">cvmx_mixx_tstamp_s</a>             <a class="code" href="unioncvmx__mixx__tstamp.html#ab08cf9a29429de45824c67b44fb0c518">cn61xx</a>;
<a name="l01623"></a><a class="code" href="unioncvmx__mixx__tstamp.html#aac96f6ab17c32cc758041682d3d5e045">01623</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html">cvmx_mixx_tstamp_s</a>             <a class="code" href="unioncvmx__mixx__tstamp.html#aac96f6ab17c32cc758041682d3d5e045">cn63xx</a>;
<a name="l01624"></a><a class="code" href="unioncvmx__mixx__tstamp.html#a4cb46807d93ebfdb5b77f5a5681705af">01624</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html">cvmx_mixx_tstamp_s</a>             <a class="code" href="unioncvmx__mixx__tstamp.html#a4cb46807d93ebfdb5b77f5a5681705af">cn63xxp1</a>;
<a name="l01625"></a><a class="code" href="unioncvmx__mixx__tstamp.html#a6ce5b782d51e57a449068d3aaeb91678">01625</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html">cvmx_mixx_tstamp_s</a>             <a class="code" href="unioncvmx__mixx__tstamp.html#a6ce5b782d51e57a449068d3aaeb91678">cn66xx</a>;
<a name="l01626"></a><a class="code" href="unioncvmx__mixx__tstamp.html#a2085dead79b1c4178ecbdf365f4c6fc8">01626</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html">cvmx_mixx_tstamp_s</a>             <a class="code" href="unioncvmx__mixx__tstamp.html#a2085dead79b1c4178ecbdf365f4c6fc8">cn68xx</a>;
<a name="l01627"></a><a class="code" href="unioncvmx__mixx__tstamp.html#aef5b0e5a69cf149776827338b82a56b2">01627</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html">cvmx_mixx_tstamp_s</a>             <a class="code" href="unioncvmx__mixx__tstamp.html#aef5b0e5a69cf149776827338b82a56b2">cn68xxp1</a>;
<a name="l01628"></a><a class="code" href="unioncvmx__mixx__tstamp.html#ab47df8de8fb095934f85b1f251b366ad">01628</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html">cvmx_mixx_tstamp_s</a>             <a class="code" href="unioncvmx__mixx__tstamp.html#ab47df8de8fb095934f85b1f251b366ad">cn73xx</a>;
<a name="l01629"></a><a class="code" href="unioncvmx__mixx__tstamp.html#a79e4b40b25a1e803e7cba87e36e5172f">01629</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html">cvmx_mixx_tstamp_s</a>             <a class="code" href="unioncvmx__mixx__tstamp.html#a79e4b40b25a1e803e7cba87e36e5172f">cn78xx</a>;
<a name="l01630"></a><a class="code" href="unioncvmx__mixx__tstamp.html#ac1e02544f829da43745a235d2f72f138">01630</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html">cvmx_mixx_tstamp_s</a>             <a class="code" href="unioncvmx__mixx__tstamp.html#ac1e02544f829da43745a235d2f72f138">cn78xxp1</a>;
<a name="l01631"></a><a class="code" href="unioncvmx__mixx__tstamp.html#a9ece9e9cfa00a84dc8947b7470bdf095">01631</a>     <span class="keyword">struct </span><a class="code" href="structcvmx__mixx__tstamp_1_1cvmx__mixx__tstamp__s.html">cvmx_mixx_tstamp_s</a>             <a class="code" href="unioncvmx__mixx__tstamp.html#a9ece9e9cfa00a84dc8947b7470bdf095">cnf75xx</a>;
<a name="l01632"></a>01632 };
<a name="l01633"></a><a class="code" href="cvmx-mixx-defs_8h.html#ab683919c4d5cf2b04c3ea916c008117a">01633</a> <span class="keyword">typedef</span> <span class="keyword">union </span><a class="code" href="unioncvmx__mixx__tstamp.html" title="cvmx_mix::_tstamp">cvmx_mixx_tstamp</a> <a class="code" href="unioncvmx__mixx__tstamp.html" title="cvmx_mix::_tstamp">cvmx_mixx_tstamp_t</a>;
<a name="l01634"></a>01634 
<a name="l01635"></a>01635 <span class="preprocessor">#endif</span>
</pre></div></div>
<hr size="1"/><address style="text-align: right;"><small>Generated on 27 Oct 2017 for Octeon Software Development Kit by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
