# vsim -modelsimini /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/modelsim/modelsim.ini -wlf /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/test_output/LIB_CORE_BENCH.tb_pipeline.all_e29987dea55a1c7bafcdd49a424dc7daf59a3658/modelsim/vsim.wlf -quiet -t ps -onfinish stop LIB_CORE_BENCH.tb_pipeline(bench_arch) -L vunit_lib -L osvvm -L LIB_CORE -L LIB_CORE_BENCH -g/tb_pipeline/runner_cfg="active python runner : true,enabled_test_cases : ,output path : /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vunit_out/test_output/LIB_CORE_BENCH.tb_pipeline.all_e29987dea55a1c7bafcdd49a424dc7daf59a3658/,tb path : /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/bench/" 
# Start time: 16:59:05 on Jan 13,2018
# ** Fatal: (vsim-3817) Port "i_validity_dcde" of entity "execute" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /tb_pipeline/pipeline1/execute1 File: /home/gachetp/Projects/RISC-V-Core-32-bits/rv32i_pipeline/design/vhd/execute.vhd Line: 13
# FATAL ERROR while loading design
# Error loading design
Error loading design
# End time: 16:59:05 on Jan 13,2018, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
