{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1761831743127 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1761831743127 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 30 09:42:23 2025 " "Processing started: Thu Oct 30 09:42:23 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1761831743127 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761831743127 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_fpga -c top_fpga " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_fpga -c top_fpga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1761831743127 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1761831743382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1761831743382 ""}
{ "Warning" "WVRFX_L2_VERI_INGORE_DANGLING_COMMA" "top_fpga.sv(53) " "Verilog HDL Module Instantiation warning at top_fpga.sv(53): ignored dangling comma in List of Port Connections" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 53 0 0 } }  } 0 10275 "Verilog HDL Module Instantiation warning at %1!s!: ignored dangling comma in List of Port Connections" 0 0 "Analysis & Synthesis" 0 -1 1761831748688 ""}
{ "Warning" "WSGN_SEARCH_FILE" "top_fpga.sv 11 11 " "Using design file top_fpga.sv, which is not specified as a design file for the current project, but contains definitions for 11 design units and 11 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 top_fpga " "Found entity 1: top_fpga" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761831748690 ""} { "Info" "ISGN_ENTITY_NAME" "2 simproc_system " "Found entity 2: simproc_system" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761831748690 ""} { "Info" "ISGN_ENTITY_NAME" "3 simproc " "Found entity 3: simproc" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 384 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761831748690 ""} { "Info" "ISGN_ENTITY_NAME" "4 register_file " "Found entity 4: register_file" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761831748690 ""} { "Info" "ISGN_ENTITY_NAME" "5 program_counter " "Found entity 5: program_counter" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 827 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761831748690 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 844 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761831748690 ""} { "Info" "ISGN_ENTITY_NAME" "7 dp_ram " "Found entity 7: dp_ram" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 881 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761831748690 ""} { "Info" "ISGN_ENTITY_NAME" "8 UART_wrapper " "Found entity 8: UART_wrapper" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 917 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761831748690 ""} { "Info" "ISGN_ENTITY_NAME" "9 UART_RX " "Found entity 9: UART_RX" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 981 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761831748690 ""} { "Info" "ISGN_ENTITY_NAME" "10 UART_TX " "Found entity 10: UART_TX" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 1123 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761831748690 ""} { "Info" "ISGN_ENTITY_NAME" "11 hex7seg " "Found entity 11: hex7seg" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 1234 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1761831748690 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1761831748690 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_fpga " "Elaborating entity \"top_fpga\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1761831748692 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex7seg hex7seg:H0 " "Elaborating entity \"hex7seg\" for hierarchy \"hex7seg:H0\"" {  } { { "top_fpga.sv" "H0" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761831748698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simproc_system simproc_system:SIMPROC_SYS1 " "Elaborating entity \"simproc_system\" for hierarchy \"simproc_system:SIMPROC_SYS1\"" {  } { { "top_fpga.sv" "SIMPROC_SYS1" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761831748703 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "top_fpga.sv(350) " "Verilog HDL Case Statement information at top_fpga.sv(350): all case item expressions in this case statement are onehot" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 350 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1761831748706 "|top_fpga|simproc_system:SIMPROC_SYS1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dp_ram simproc_system:SIMPROC_SYS1\|dp_ram:RAM1 " "Elaborating entity \"dp_ram\" for hierarchy \"simproc_system:SIMPROC_SYS1\|dp_ram:RAM1\"" {  } { { "top_fpga.sv" "RAM1" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761831748717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simproc simproc_system:SIMPROC_SYS1\|simproc:CPU1 " "Elaborating entity \"simproc\" for hierarchy \"simproc_system:SIMPROC_SYS1\|simproc:CPU1\"" {  } { { "top_fpga.sv" "CPU1" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761831748869 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "top_fpga.sv(667) " "Verilog HDL Case Statement warning at top_fpga.sv(667): incomplete case statement has no default case item" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 667 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1761831748871 "|top_fpga|simproc_system:SIMPROC_SYS1|simproc:CPU1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU simproc_system:SIMPROC_SYS1\|simproc:CPU1\|ALU:ALU1 " "Elaborating entity \"ALU\" for hierarchy \"simproc_system:SIMPROC_SYS1\|simproc:CPU1\|ALU:ALU1\"" {  } { { "top_fpga.sv" "ALU1" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761831748883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file simproc_system:SIMPROC_SYS1\|simproc:CPU1\|register_file:RF1 " "Elaborating entity \"register_file\" for hierarchy \"simproc_system:SIMPROC_SYS1\|simproc:CPU1\|register_file:RF1\"" {  } { { "top_fpga.sv" "RF1" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761831748888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter simproc_system:SIMPROC_SYS1\|simproc:CPU1\|program_counter:PC1 " "Elaborating entity \"program_counter\" for hierarchy \"simproc_system:SIMPROC_SYS1\|simproc:CPU1\|program_counter:PC1\"" {  } { { "top_fpga.sv" "PC1" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 458 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761831748894 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_wrapper simproc_system:SIMPROC_SYS1\|UART_wrapper:UART1 " "Elaborating entity \"UART_wrapper\" for hierarchy \"simproc_system:SIMPROC_SYS1\|UART_wrapper:UART1\"" {  } { { "top_fpga.sv" "UART1" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761831748899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_TX simproc_system:SIMPROC_SYS1\|UART_wrapper:UART1\|UART_TX:UART_TX1 " "Elaborating entity \"UART_TX\" for hierarchy \"simproc_system:SIMPROC_SYS1\|UART_wrapper:UART1\|UART_TX:UART_TX1\"" {  } { { "top_fpga.sv" "UART_TX1" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 959 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761831748903 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_fpga.sv(1202) " "Verilog HDL assignment warning at top_fpga.sv(1202): truncated value with size 32 to match size of target (10)" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 1202 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761831748904 "|top_fpga|simproc_system:SIMPROC_SYS1|UART_wrapper:UART1|UART_TX:UART_TX1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_fpga.sv(1212) " "Verilog HDL assignment warning at top_fpga.sv(1212): truncated value with size 32 to match size of target (4)" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 1212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761831748904 "|top_fpga|simproc_system:SIMPROC_SYS1|UART_wrapper:UART1|UART_TX:UART_TX1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_RX simproc_system:SIMPROC_SYS1\|UART_wrapper:UART1\|UART_RX:UART_RX1 " "Elaborating entity \"UART_RX\" for hierarchy \"simproc_system:SIMPROC_SYS1\|UART_wrapper:UART1\|UART_RX:UART_RX1\"" {  } { { "top_fpga.sv" "UART_RX1" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 978 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1761831748913 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_fpga.sv(1060) " "Verilog HDL assignment warning at top_fpga.sv(1060): truncated value with size 32 to match size of target (10)" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 1060 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761831748914 "|top_fpga|simproc_system:SIMPROC_SYS1|UART_wrapper:UART1|UART_RX:UART_RX1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_fpga.sv(1069) " "Verilog HDL assignment warning at top_fpga.sv(1069): truncated value with size 32 to match size of target (10)" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 1069 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761831748914 "|top_fpga|simproc_system:SIMPROC_SYS1|UART_wrapper:UART1|UART_RX:UART_RX1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 top_fpga.sv(1077) " "Verilog HDL assignment warning at top_fpga.sv(1077): truncated value with size 32 to match size of target (4)" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 1077 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761831748914 "|top_fpga|simproc_system:SIMPROC_SYS1|UART_wrapper:UART1|UART_RX:UART_RX1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 top_fpga.sv(1092) " "Verilog HDL assignment warning at top_fpga.sv(1092): truncated value with size 32 to match size of target (10)" {  } { { "top_fpga.sv" "" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 1092 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1761831748915 "|top_fpga|simproc_system:SIMPROC_SYS1|UART_wrapper:UART1|UART_RX:UART_RX1"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[9\] LEDR\[9\] " "Net \"LEDR\[9\]\", which fans out to \"LEDR\[9\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "simproc_system:SIMPROC_SYS1\|halt " "Net is fed by \"simproc_system:SIMPROC_SYS1\|halt\"" {  } { { "top_fpga.sv" "halt" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 68 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749042 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[9\] " "Net is fed by \"SW\[9\]\"" {  } { { "top_fpga.sv" "SW\[9\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749042 ""}  } { { "top_fpga.sv" "LEDR\[9\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761831749042 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[8\] LEDR\[8\] " "Net \"LEDR\[8\]\", which fans out to \"LEDR\[8\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "simproc_system:SIMPROC_SYS1\|done " "Net is fed by \"simproc_system:SIMPROC_SYS1\|done\"" {  } { { "top_fpga.sv" "done" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 69 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749043 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[8\] " "Net is fed by \"SW\[8\]\"" {  } { { "top_fpga.sv" "SW\[8\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749043 ""}  } { { "top_fpga.sv" "LEDR\[8\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761831749043 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[7\] LEDR\[7\] " "Net \"LEDR\[7\]\", which fans out to \"LEDR\[7\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "simproc_system:SIMPROC_SYS1\|tx_reg\[7\] " "Net is fed by \"simproc_system:SIMPROC_SYS1\|tx_reg\[7\]\"" {  } { { "top_fpga.sv" "tx_reg\[7\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 333 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749043 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[7\] " "Net is fed by \"SW\[7\]\"" {  } { { "top_fpga.sv" "SW\[7\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749043 ""}  } { { "top_fpga.sv" "LEDR\[7\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761831749043 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[6\] LEDR\[6\] " "Net \"LEDR\[6\]\", which fans out to \"LEDR\[6\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "simproc_system:SIMPROC_SYS1\|tx_reg\[6\] " "Net is fed by \"simproc_system:SIMPROC_SYS1\|tx_reg\[6\]\"" {  } { { "top_fpga.sv" "tx_reg\[6\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 333 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749043 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[6\] " "Net is fed by \"SW\[6\]\"" {  } { { "top_fpga.sv" "SW\[6\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749043 ""}  } { { "top_fpga.sv" "LEDR\[6\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761831749043 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[5\] LEDR\[5\] " "Net \"LEDR\[5\]\", which fans out to \"LEDR\[5\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "simproc_system:SIMPROC_SYS1\|tx_reg\[5\] " "Net is fed by \"simproc_system:SIMPROC_SYS1\|tx_reg\[5\]\"" {  } { { "top_fpga.sv" "tx_reg\[5\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 333 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749043 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[5\] " "Net is fed by \"SW\[5\]\"" {  } { { "top_fpga.sv" "SW\[5\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749043 ""}  } { { "top_fpga.sv" "LEDR\[5\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761831749043 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[4\] LEDR\[4\] " "Net \"LEDR\[4\]\", which fans out to \"LEDR\[4\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "simproc_system:SIMPROC_SYS1\|tx_reg\[4\] " "Net is fed by \"simproc_system:SIMPROC_SYS1\|tx_reg\[4\]\"" {  } { { "top_fpga.sv" "tx_reg\[4\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 333 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749043 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[4\] " "Net is fed by \"SW\[4\]\"" {  } { { "top_fpga.sv" "SW\[4\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749043 ""}  } { { "top_fpga.sv" "LEDR\[4\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761831749043 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[3\] LEDR\[3\] " "Net \"LEDR\[3\]\", which fans out to \"LEDR\[3\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "simproc_system:SIMPROC_SYS1\|tx_reg\[3\] " "Net is fed by \"simproc_system:SIMPROC_SYS1\|tx_reg\[3\]\"" {  } { { "top_fpga.sv" "tx_reg\[3\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 333 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749043 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[3\] " "Net is fed by \"SW\[3\]\"" {  } { { "top_fpga.sv" "SW\[3\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749043 ""}  } { { "top_fpga.sv" "LEDR\[3\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761831749043 ""}
{ "Error" "ESGN_MULTIPLE_SOURCE" "LEDR\[2\] LEDR\[2\] " "Net \"LEDR\[2\]\", which fans out to \"LEDR\[2\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "simproc_system:SIMPROC_SYS1\|tx_reg\[2\] " "Net is fed by \"simproc_system:SIMPROC_SYS1\|tx_reg\[2\]\"" {  } { { "top_fpga.sv" "tx_reg\[2\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 333 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749043 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "SW\[2\] " "Net is fed by \"SW\[2\]\"" {  } { { "top_fpga.sv" "SW\[2\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 2 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1761831749043 ""}  } { { "top_fpga.sv" "LEDR\[2\]" { Text "C:/Projects/simproc_asic/fpga_quartus/top_fpga.sv" 14 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1761831749043 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 24 s 10 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 24 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4762 " "Peak virtual memory: 4762 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1761831749130 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Oct 30 09:42:29 2025 " "Processing ended: Thu Oct 30 09:42:29 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1761831749130 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1761831749130 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1761831749130 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761831749130 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 26 s 10 s " "Quartus Prime Full Compilation was unsuccessful. 26 errors, 10 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1761831749778 ""}
