m255
K4
z2
Z0 !s12c _opt
Z1 !s99 nomlopt
R0
R1
R0
R1
R0
R1
!s11f vlog 2024.2 2024.05, May 20 2024
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/eoconnell/E155-Project/rad
T_opt
!s110 1764786430
VWiS[GQoJ<lo35diNUL_V72
04 5 4 work test1 fast 0
=3-00be43eaec35-693080fe-2be-54d4
R1
!s12f OEM25U8 
!s12b OEM100
!s124 OEM100
!s135 nogc
o-quiet -auto_acc_if_foreign -work work -L iCE40UP +acc
Z2 tCvgOpt 0
n@_opt
OL;O;2024.2;79
viir_time_mux_accum
2C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/iir_time_mux_accum.sv
Z3 DXx6 sv_std 3 std 0 22 9oUSJO;AeEaW`l:M@^WG92
Z4 !s110 1764786425
!i10b 1
!s100 4[C`VE8^Qeh8]VY126^5M1
IIVf65MHRm7oj8T6IN3DI00
S1
Z5 dC:/Users/eoconnell/E155-Project/fpga/src/cascade_working
w1764778238
8C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/iir_time_mux_accum.sv
FC:/Users/eoconnell/E155-Project/fpga/src/cascade_working/iir_time_mux_accum.sv
!i122 26
L0 9 208
Z6 VDg1SIo80bB@j0V0VzS_@n1
Z7 OL;L;2024.2;79
r1
!s85 0
31
Z8 !s108 1764786425.000000
!s107 C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/iir_time_mux_accum.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/iir_time_mux_accum.sv|
!i113 0
Z9 o-work work -sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R2
vMAC16_wrapper_accum
2C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/MAC16_wrapper_accum.sv
R3
R4
!i10b 1
!s100 4_eQ?RieFU8;JIh9VEY8z3
IAFP61`^``B5lnSL_=N84V3
S1
R5
w1764744800
8C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/MAC16_wrapper_accum.sv
FC:/Users/eoconnell/E155-Project/fpga/src/cascade_working/MAC16_wrapper_accum.sv
!i122 27
L0 1 109
R6
R7
r1
!s85 0
31
R8
!s107 C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/MAC16_wrapper_accum.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/MAC16_wrapper_accum.sv|
!i113 0
R9
R2
n@m@a@c16_wrapper_accum
vtb_three_band_eq_coeff_test
2C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/tb_three_band_eq_coeff_test.sv
R3
!s110 1764785074
!i10b 1
!s100 OOSmm[[0=1g]cU6bT89VU0
Ibn9zLJ^S2fHmLjWUNVZFI3
S1
R5
w1764784728
8C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/tb_three_band_eq_coeff_test.sv
FC:/Users/eoconnell/E155-Project/fpga/src/cascade_working/tb_three_band_eq_coeff_test.sv
!i122 2
L0 3 362
R6
R7
r1
!s85 0
31
!s108 1764785074.000000
!s107 C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/tb_three_band_eq_coeff_test.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/tb_three_band_eq_coeff_test.sv|
!i113 0
R9
R2
vtest1
2C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/newtest.sv
R3
R4
!i10b 1
!s100 LZm>=Uj<MQ3Xd40zSAF_Y0
IUJi2mTClh8fcimSla`]S`3
S1
R5
w1764786419
8C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/newtest.sv
FC:/Users/eoconnell/E155-Project/fpga/src/cascade_working/newtest.sv
!i122 28
L0 7 55
R6
R7
r1
!s85 0
31
R8
!s107 C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/newtest.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/newtest.sv|
!i113 0
R9
R2
vthree_band_eq
2C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/three_band_eq.sv
R3
R4
!i10b 1
!s100 j;H]O2[<Q?3;;dJXkEocR1
IYZEfbG7SY=95XLT99MZJ30
S1
R5
w1764784538
8C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/three_band_eq.sv
FC:/Users/eoconnell/E155-Project/fpga/src/cascade_working/three_band_eq.sv
!i122 29
L0 12 121
R6
R7
r1
!s85 0
31
R8
!s107 C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/three_band_eq.sv|
!s90 -reportprogress|300|-work|work|-vopt|-sv|-stats=none|C:/Users/eoconnell/E155-Project/fpga/src/cascade_working/three_band_eq.sv|
!i113 0
R9
R2
