{"design__instance__count": 7446, "design__instance__area": 395673, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 124, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 5, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 13, "power__internal__total": 0.0017804050585255027, "power__switching__total": 0.00022406452626455575, "power__leakage__total": 3.810422640526667e-05, "power__total": 0.0020425736438483, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.256391, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": -0.256391, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.399172, "timing__setup__ws__corner:nom_tt_025C_1v80": 4.029143, "timing__hold__tns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0.0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0.0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.399172, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 10.590434, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 197, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 5, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 14, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.418079, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": -0.418079, "timing__hold__ws__corner:nom_ss_100C_1v60": 1.063431, "timing__setup__ws__corner:nom_ss_100C_1v60": 1.889228, "timing__hold__tns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0.0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0.0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 1.063431, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 9.455549, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 27, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 5, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 13, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.146633, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": -0.146633, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.144651, "timing__setup__ws__corner:nom_ff_n40C_1v95": 4.615647, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.144651, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 10.734612, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 214, "design__max_fanout_violation__count": 5, "design__max_cap_violation__count": 18, "clock__skew__worst_hold": -0.138851, "clock__skew__worst_setup": -0.438897, "timing__hold__ws": 0.136445, "timing__setup__ws": 1.661677, "timing__hold__tns": 0.0, "timing__setup__tns": 0.0, "timing__hold__wns": 0.0, "timing__setup__wns": 0.0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.136445, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 9.392814, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 750.0 1250.0", "design__core__bbox": "5.52 10.88 744.28 1237.6", "flow__warnings__count": 1, "flow__errors__count": 0, "design__io": 150, "design__die__area": 937500, "design__core__area": 906252, "design__instance__count__stdcell": 7444, "design__instance__area__stdcell": 14247.4, "design__instance__count__macros": 2, "design__instance__area__macros": 381425, "design__instance__utilization": 0.436603, "design__instance__utilization__stdcell": 0.0271469, "design__power_grid_violation__count__net:vssd1": 0, "design__power_grid_violation__count__net:vccd1": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 148, "design__io__hpwl": 41789932, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 77511.7, "design__violations": 0, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 39, "antenna__violating__nets": 11, "antenna__violating__pins": 11, "route__antenna_violation__count": 11, "route__net": 813, "route__net__special": 2, "route__drc_errors__iter:1": 255, "route__wirelength__iter:1": 95837, "route__drc_errors__iter:2": 85, "route__wirelength__iter:2": 95705, "route__drc_errors__iter:3": 34, "route__wirelength__iter:3": 95702, "route__drc_errors__iter:4": 1, "route__wirelength__iter:4": 95696, "route__drc_errors__iter:5": 1, "route__wirelength__iter:5": 95696, "route__drc_errors__iter:6": 0, "route__wirelength__iter:6": 95696, "route__drc_errors": 0, "route__wirelength": 95696, "route__vias": 4212, "route__vias__singlecut": 4212, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1797.15, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 84, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 84, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 84, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 82, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 5, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 11, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.243588, "clock__skew__worst_setup__corner:min_tt_025C_1v80": -0.243588, "timing__hold__ws__corner:min_tt_025C_1v80": 0.386679, "timing__setup__ws__corner:min_tt_025C_1v80": 4.235462, "timing__hold__tns__corner:min_tt_025C_1v80": 0.0, "timing__setup__tns__corner:min_tt_025C_1v80": 0.0, "timing__hold__wns__corner:min_tt_025C_1v80": 0.0, "timing__setup__wns__corner:min_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.386679, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 10.676319, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 84, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 170, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 5, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 11, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.389025, "clock__skew__worst_setup__corner:min_ss_100C_1v60": -0.389025, "timing__hold__ws__corner:min_ss_100C_1v60": 1.040936, "timing__setup__ws__corner:min_ss_100C_1v60": 2.178444, "timing__hold__tns__corner:min_ss_100C_1v60": 0.0, "timing__setup__tns__corner:min_ss_100C_1v60": 0.0, "timing__hold__wns__corner:min_ss_100C_1v60": 0.0, "timing__setup__wns__corner:min_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 1.040936, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 9.58514, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 84, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 24, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 5, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 11, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.148747, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": -0.148747, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.136445, "timing__setup__ws__corner:min_ff_n40C_1v95": 4.797624, "timing__hold__tns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.136445, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 10.83924, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 84, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 137, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 5, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 15, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.258822, "clock__skew__worst_setup__corner:max_tt_025C_1v80": -0.258822, "timing__hold__ws__corner:max_tt_025C_1v80": 0.405287, "timing__setup__ws__corner:max_tt_025C_1v80": 3.854652, "timing__hold__tns__corner:max_tt_025C_1v80": 0.0, "timing__setup__tns__corner:max_tt_025C_1v80": 0.0, "timing__hold__wns__corner:max_tt_025C_1v80": 0.0, "timing__setup__wns__corner:max_tt_025C_1v80": 0.0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.405287, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 10.544389, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 84, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 214, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 5, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 18, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.438897, "clock__skew__worst_setup__corner:max_ss_100C_1v60": -0.438897, "timing__hold__ws__corner:max_ss_100C_1v60": 1.074097, "timing__setup__ws__corner:max_ss_100C_1v60": 1.661677, "timing__hold__tns__corner:max_ss_100C_1v60": 0.0, "timing__setup__tns__corner:max_ss_100C_1v60": 0.0, "timing__hold__wns__corner:max_ss_100C_1v60": 0.0, "timing__setup__wns__corner:max_ss_100C_1v60": 0.0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 1.074097, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 9.392814, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 84, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 38, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 5, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 15, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.138851, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": -0.138851, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.148894, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.44674, "timing__hold__tns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0.0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0.0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0.0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.148894, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 10.634355, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 84, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 84, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80": 1.79975, "design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80": 1.8, "design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80": 0.000249291, "design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000254032, "design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80": 1.73645e-06, "design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80": 0.000254032, "ir__voltage__worst": 1.8, "ir__drop__avg": 1.86e-06, "ir__drop__worst": 0.000249, "magic__drc_error__count": 5666674, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}