module Lab_01_0811127 (	input  [8:0] SW,
								output [9:9] LEDR,
								output [6:0] HEX0,HEX1,HEX2,HEX3,HEX4,HEX5);

endmodule

module BCD (input [3:0] v,
				output [6:0] d1 ,d0
);

endmodule

module comparator (	input [3:0] v,
							output z );
assign z = (v[3]&v[2])|(v[1]&v[3]); //由真值表化減得出
endmodule

