
Senior-Project-flex-sensor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000076ec  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003a8  080078f0  080078f0  000088f0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08007c98  08007c98  000091d4  2**0
                  CONTENTS
  4 .ARM          00000008  08007c98  08007c98  00008c98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007ca0  08007ca0  000091d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007ca0  08007ca0  00008ca0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007ca4  08007ca4  00008ca4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d4  20000000  08007ca8  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000028c  200001d4  08007e7c  000091d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000460  08007e7c  00009460  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  000091d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000f703  00000000  00000000  00009202  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f48  00000000  00000000  00018905  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e08  00000000  00000000  0001a850  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000afb  00000000  00000000  0001b658  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002918e  00000000  00000000  0001c153  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001259a  00000000  00000000  000452e1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00102a9b  00000000  00000000  0005787b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0015a316  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004ac0  00000000  00000000  0015a35c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000066  00000000  00000000  0015ee1c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	200001d4 	.word	0x200001d4
 800021c:	00000000 	.word	0x00000000
 8000220:	080078d4 	.word	0x080078d4

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	200001d8 	.word	0x200001d8
 800023c:	080078d4 	.word	0x080078d4

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_uldivmod>:
 80002f0:	b953      	cbnz	r3, 8000308 <__aeabi_uldivmod+0x18>
 80002f2:	b94a      	cbnz	r2, 8000308 <__aeabi_uldivmod+0x18>
 80002f4:	2900      	cmp	r1, #0
 80002f6:	bf08      	it	eq
 80002f8:	2800      	cmpeq	r0, #0
 80002fa:	bf1c      	itt	ne
 80002fc:	f04f 31ff 	movne.w	r1, #4294967295
 8000300:	f04f 30ff 	movne.w	r0, #4294967295
 8000304:	f000 b96a 	b.w	80005dc <__aeabi_idiv0>
 8000308:	f1ad 0c08 	sub.w	ip, sp, #8
 800030c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000310:	f000 f806 	bl	8000320 <__udivmoddi4>
 8000314:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000318:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800031c:	b004      	add	sp, #16
 800031e:	4770      	bx	lr

08000320 <__udivmoddi4>:
 8000320:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000324:	9d08      	ldr	r5, [sp, #32]
 8000326:	460c      	mov	r4, r1
 8000328:	2b00      	cmp	r3, #0
 800032a:	d14e      	bne.n	80003ca <__udivmoddi4+0xaa>
 800032c:	4694      	mov	ip, r2
 800032e:	458c      	cmp	ip, r1
 8000330:	4686      	mov	lr, r0
 8000332:	fab2 f282 	clz	r2, r2
 8000336:	d962      	bls.n	80003fe <__udivmoddi4+0xde>
 8000338:	b14a      	cbz	r2, 800034e <__udivmoddi4+0x2e>
 800033a:	f1c2 0320 	rsb	r3, r2, #32
 800033e:	4091      	lsls	r1, r2
 8000340:	fa20 f303 	lsr.w	r3, r0, r3
 8000344:	fa0c fc02 	lsl.w	ip, ip, r2
 8000348:	4319      	orrs	r1, r3
 800034a:	fa00 fe02 	lsl.w	lr, r0, r2
 800034e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000352:	fa1f f68c 	uxth.w	r6, ip
 8000356:	fbb1 f4f7 	udiv	r4, r1, r7
 800035a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800035e:	fb07 1114 	mls	r1, r7, r4, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb04 f106 	mul.w	r1, r4, r6
 800036a:	4299      	cmp	r1, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x64>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f104 30ff 	add.w	r0, r4, #4294967295
 8000376:	f080 8112 	bcs.w	800059e <__udivmoddi4+0x27e>
 800037a:	4299      	cmp	r1, r3
 800037c:	f240 810f 	bls.w	800059e <__udivmoddi4+0x27e>
 8000380:	3c02      	subs	r4, #2
 8000382:	4463      	add	r3, ip
 8000384:	1a59      	subs	r1, r3, r1
 8000386:	fa1f f38e 	uxth.w	r3, lr
 800038a:	fbb1 f0f7 	udiv	r0, r1, r7
 800038e:	fb07 1110 	mls	r1, r7, r0, r1
 8000392:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000396:	fb00 f606 	mul.w	r6, r0, r6
 800039a:	429e      	cmp	r6, r3
 800039c:	d90a      	bls.n	80003b4 <__udivmoddi4+0x94>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f100 31ff 	add.w	r1, r0, #4294967295
 80003a6:	f080 80fc 	bcs.w	80005a2 <__udivmoddi4+0x282>
 80003aa:	429e      	cmp	r6, r3
 80003ac:	f240 80f9 	bls.w	80005a2 <__udivmoddi4+0x282>
 80003b0:	4463      	add	r3, ip
 80003b2:	3802      	subs	r0, #2
 80003b4:	1b9b      	subs	r3, r3, r6
 80003b6:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 80003ba:	2100      	movs	r1, #0
 80003bc:	b11d      	cbz	r5, 80003c6 <__udivmoddi4+0xa6>
 80003be:	40d3      	lsrs	r3, r2
 80003c0:	2200      	movs	r2, #0
 80003c2:	e9c5 3200 	strd	r3, r2, [r5]
 80003c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d905      	bls.n	80003da <__udivmoddi4+0xba>
 80003ce:	b10d      	cbz	r5, 80003d4 <__udivmoddi4+0xb4>
 80003d0:	e9c5 0100 	strd	r0, r1, [r5]
 80003d4:	2100      	movs	r1, #0
 80003d6:	4608      	mov	r0, r1
 80003d8:	e7f5      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003da:	fab3 f183 	clz	r1, r3
 80003de:	2900      	cmp	r1, #0
 80003e0:	d146      	bne.n	8000470 <__udivmoddi4+0x150>
 80003e2:	42a3      	cmp	r3, r4
 80003e4:	d302      	bcc.n	80003ec <__udivmoddi4+0xcc>
 80003e6:	4290      	cmp	r0, r2
 80003e8:	f0c0 80f0 	bcc.w	80005cc <__udivmoddi4+0x2ac>
 80003ec:	1a86      	subs	r6, r0, r2
 80003ee:	eb64 0303 	sbc.w	r3, r4, r3
 80003f2:	2001      	movs	r0, #1
 80003f4:	2d00      	cmp	r5, #0
 80003f6:	d0e6      	beq.n	80003c6 <__udivmoddi4+0xa6>
 80003f8:	e9c5 6300 	strd	r6, r3, [r5]
 80003fc:	e7e3      	b.n	80003c6 <__udivmoddi4+0xa6>
 80003fe:	2a00      	cmp	r2, #0
 8000400:	f040 8090 	bne.w	8000524 <__udivmoddi4+0x204>
 8000404:	eba1 040c 	sub.w	r4, r1, ip
 8000408:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800040c:	fa1f f78c 	uxth.w	r7, ip
 8000410:	2101      	movs	r1, #1
 8000412:	fbb4 f6f8 	udiv	r6, r4, r8
 8000416:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800041a:	fb08 4416 	mls	r4, r8, r6, r4
 800041e:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000422:	fb07 f006 	mul.w	r0, r7, r6
 8000426:	4298      	cmp	r0, r3
 8000428:	d908      	bls.n	800043c <__udivmoddi4+0x11c>
 800042a:	eb1c 0303 	adds.w	r3, ip, r3
 800042e:	f106 34ff 	add.w	r4, r6, #4294967295
 8000432:	d202      	bcs.n	800043a <__udivmoddi4+0x11a>
 8000434:	4298      	cmp	r0, r3
 8000436:	f200 80cd 	bhi.w	80005d4 <__udivmoddi4+0x2b4>
 800043a:	4626      	mov	r6, r4
 800043c:	1a1c      	subs	r4, r3, r0
 800043e:	fa1f f38e 	uxth.w	r3, lr
 8000442:	fbb4 f0f8 	udiv	r0, r4, r8
 8000446:	fb08 4410 	mls	r4, r8, r0, r4
 800044a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800044e:	fb00 f707 	mul.w	r7, r0, r7
 8000452:	429f      	cmp	r7, r3
 8000454:	d908      	bls.n	8000468 <__udivmoddi4+0x148>
 8000456:	eb1c 0303 	adds.w	r3, ip, r3
 800045a:	f100 34ff 	add.w	r4, r0, #4294967295
 800045e:	d202      	bcs.n	8000466 <__udivmoddi4+0x146>
 8000460:	429f      	cmp	r7, r3
 8000462:	f200 80b0 	bhi.w	80005c6 <__udivmoddi4+0x2a6>
 8000466:	4620      	mov	r0, r4
 8000468:	1bdb      	subs	r3, r3, r7
 800046a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800046e:	e7a5      	b.n	80003bc <__udivmoddi4+0x9c>
 8000470:	f1c1 0620 	rsb	r6, r1, #32
 8000474:	408b      	lsls	r3, r1
 8000476:	fa22 f706 	lsr.w	r7, r2, r6
 800047a:	431f      	orrs	r7, r3
 800047c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000480:	fa04 f301 	lsl.w	r3, r4, r1
 8000484:	ea43 030c 	orr.w	r3, r3, ip
 8000488:	40f4      	lsrs	r4, r6
 800048a:	fa00 f801 	lsl.w	r8, r0, r1
 800048e:	0c38      	lsrs	r0, r7, #16
 8000490:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000494:	fbb4 fef0 	udiv	lr, r4, r0
 8000498:	fa1f fc87 	uxth.w	ip, r7
 800049c:	fb00 441e 	mls	r4, r0, lr, r4
 80004a0:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004a4:	fb0e f90c 	mul.w	r9, lr, ip
 80004a8:	45a1      	cmp	r9, r4
 80004aa:	fa02 f201 	lsl.w	r2, r2, r1
 80004ae:	d90a      	bls.n	80004c6 <__udivmoddi4+0x1a6>
 80004b0:	193c      	adds	r4, r7, r4
 80004b2:	f10e 3aff 	add.w	sl, lr, #4294967295
 80004b6:	f080 8084 	bcs.w	80005c2 <__udivmoddi4+0x2a2>
 80004ba:	45a1      	cmp	r9, r4
 80004bc:	f240 8081 	bls.w	80005c2 <__udivmoddi4+0x2a2>
 80004c0:	f1ae 0e02 	sub.w	lr, lr, #2
 80004c4:	443c      	add	r4, r7
 80004c6:	eba4 0409 	sub.w	r4, r4, r9
 80004ca:	fa1f f983 	uxth.w	r9, r3
 80004ce:	fbb4 f3f0 	udiv	r3, r4, r0
 80004d2:	fb00 4413 	mls	r4, r0, r3, r4
 80004d6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004da:	fb03 fc0c 	mul.w	ip, r3, ip
 80004de:	45a4      	cmp	ip, r4
 80004e0:	d907      	bls.n	80004f2 <__udivmoddi4+0x1d2>
 80004e2:	193c      	adds	r4, r7, r4
 80004e4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004e8:	d267      	bcs.n	80005ba <__udivmoddi4+0x29a>
 80004ea:	45a4      	cmp	ip, r4
 80004ec:	d965      	bls.n	80005ba <__udivmoddi4+0x29a>
 80004ee:	3b02      	subs	r3, #2
 80004f0:	443c      	add	r4, r7
 80004f2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004f6:	fba0 9302 	umull	r9, r3, r0, r2
 80004fa:	eba4 040c 	sub.w	r4, r4, ip
 80004fe:	429c      	cmp	r4, r3
 8000500:	46ce      	mov	lr, r9
 8000502:	469c      	mov	ip, r3
 8000504:	d351      	bcc.n	80005aa <__udivmoddi4+0x28a>
 8000506:	d04e      	beq.n	80005a6 <__udivmoddi4+0x286>
 8000508:	b155      	cbz	r5, 8000520 <__udivmoddi4+0x200>
 800050a:	ebb8 030e 	subs.w	r3, r8, lr
 800050e:	eb64 040c 	sbc.w	r4, r4, ip
 8000512:	fa04 f606 	lsl.w	r6, r4, r6
 8000516:	40cb      	lsrs	r3, r1
 8000518:	431e      	orrs	r6, r3
 800051a:	40cc      	lsrs	r4, r1
 800051c:	e9c5 6400 	strd	r6, r4, [r5]
 8000520:	2100      	movs	r1, #0
 8000522:	e750      	b.n	80003c6 <__udivmoddi4+0xa6>
 8000524:	f1c2 0320 	rsb	r3, r2, #32
 8000528:	fa20 f103 	lsr.w	r1, r0, r3
 800052c:	fa0c fc02 	lsl.w	ip, ip, r2
 8000530:	fa24 f303 	lsr.w	r3, r4, r3
 8000534:	4094      	lsls	r4, r2
 8000536:	430c      	orrs	r4, r1
 8000538:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800053c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000540:	fa1f f78c 	uxth.w	r7, ip
 8000544:	fbb3 f0f8 	udiv	r0, r3, r8
 8000548:	fb08 3110 	mls	r1, r8, r0, r3
 800054c:	0c23      	lsrs	r3, r4, #16
 800054e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000552:	fb00 f107 	mul.w	r1, r0, r7
 8000556:	4299      	cmp	r1, r3
 8000558:	d908      	bls.n	800056c <__udivmoddi4+0x24c>
 800055a:	eb1c 0303 	adds.w	r3, ip, r3
 800055e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000562:	d22c      	bcs.n	80005be <__udivmoddi4+0x29e>
 8000564:	4299      	cmp	r1, r3
 8000566:	d92a      	bls.n	80005be <__udivmoddi4+0x29e>
 8000568:	3802      	subs	r0, #2
 800056a:	4463      	add	r3, ip
 800056c:	1a5b      	subs	r3, r3, r1
 800056e:	b2a4      	uxth	r4, r4
 8000570:	fbb3 f1f8 	udiv	r1, r3, r8
 8000574:	fb08 3311 	mls	r3, r8, r1, r3
 8000578:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800057c:	fb01 f307 	mul.w	r3, r1, r7
 8000580:	42a3      	cmp	r3, r4
 8000582:	d908      	bls.n	8000596 <__udivmoddi4+0x276>
 8000584:	eb1c 0404 	adds.w	r4, ip, r4
 8000588:	f101 36ff 	add.w	r6, r1, #4294967295
 800058c:	d213      	bcs.n	80005b6 <__udivmoddi4+0x296>
 800058e:	42a3      	cmp	r3, r4
 8000590:	d911      	bls.n	80005b6 <__udivmoddi4+0x296>
 8000592:	3902      	subs	r1, #2
 8000594:	4464      	add	r4, ip
 8000596:	1ae4      	subs	r4, r4, r3
 8000598:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800059c:	e739      	b.n	8000412 <__udivmoddi4+0xf2>
 800059e:	4604      	mov	r4, r0
 80005a0:	e6f0      	b.n	8000384 <__udivmoddi4+0x64>
 80005a2:	4608      	mov	r0, r1
 80005a4:	e706      	b.n	80003b4 <__udivmoddi4+0x94>
 80005a6:	45c8      	cmp	r8, r9
 80005a8:	d2ae      	bcs.n	8000508 <__udivmoddi4+0x1e8>
 80005aa:	ebb9 0e02 	subs.w	lr, r9, r2
 80005ae:	eb63 0c07 	sbc.w	ip, r3, r7
 80005b2:	3801      	subs	r0, #1
 80005b4:	e7a8      	b.n	8000508 <__udivmoddi4+0x1e8>
 80005b6:	4631      	mov	r1, r6
 80005b8:	e7ed      	b.n	8000596 <__udivmoddi4+0x276>
 80005ba:	4603      	mov	r3, r0
 80005bc:	e799      	b.n	80004f2 <__udivmoddi4+0x1d2>
 80005be:	4630      	mov	r0, r6
 80005c0:	e7d4      	b.n	800056c <__udivmoddi4+0x24c>
 80005c2:	46d6      	mov	lr, sl
 80005c4:	e77f      	b.n	80004c6 <__udivmoddi4+0x1a6>
 80005c6:	4463      	add	r3, ip
 80005c8:	3802      	subs	r0, #2
 80005ca:	e74d      	b.n	8000468 <__udivmoddi4+0x148>
 80005cc:	4606      	mov	r6, r0
 80005ce:	4623      	mov	r3, r4
 80005d0:	4608      	mov	r0, r1
 80005d2:	e70f      	b.n	80003f4 <__udivmoddi4+0xd4>
 80005d4:	3e02      	subs	r6, #2
 80005d6:	4463      	add	r3, ip
 80005d8:	e730      	b.n	800043c <__udivmoddi4+0x11c>
 80005da:	bf00      	nop

080005dc <__aeabi_idiv0>:
 80005dc:	4770      	bx	lr
 80005de:	bf00      	nop

080005e0 <rgb_color>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void rgb_color(uint8_t red, uint8_t green, uint8_t blue) // 8 bit = 256 values from 0-255 just like color code
  {
 80005e0:	b480      	push	{r7}
 80005e2:	b083      	sub	sp, #12
 80005e4:	af00      	add	r7, sp, #0
 80005e6:	4603      	mov	r3, r0
 80005e8:	71fb      	strb	r3, [r7, #7]
 80005ea:	460b      	mov	r3, r1
 80005ec:	71bb      	strb	r3, [r7, #6]
 80005ee:	4613      	mov	r3, r2
 80005f0:	717b      	strb	r3, [r7, #5]
	  htim1.Instance->CCR1=red; //controls the first channel
 80005f2:	4b09      	ldr	r3, [pc, #36]	@ (8000618 <rgb_color+0x38>)
 80005f4:	681b      	ldr	r3, [r3, #0]
 80005f6:	79fa      	ldrb	r2, [r7, #7]
 80005f8:	635a      	str	r2, [r3, #52]	@ 0x34
	  htim1.Instance->CCR2=green;
 80005fa:	4b07      	ldr	r3, [pc, #28]	@ (8000618 <rgb_color+0x38>)
 80005fc:	681b      	ldr	r3, [r3, #0]
 80005fe:	79ba      	ldrb	r2, [r7, #6]
 8000600:	639a      	str	r2, [r3, #56]	@ 0x38
	  htim1.Instance->CCR3=blue;
 8000602:	4b05      	ldr	r3, [pc, #20]	@ (8000618 <rgb_color+0x38>)
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	797a      	ldrb	r2, [r7, #5]
 8000608:	63da      	str	r2, [r3, #60]	@ 0x3c
  }
 800060a:	bf00      	nop
 800060c:	370c      	adds	r7, #12
 800060e:	46bd      	mov	sp, r7
 8000610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000614:	4770      	bx	lr
 8000616:	bf00      	nop
 8000618:	20000238 	.word	0x20000238
 800061c:	00000000 	.word	0x00000000

08000620 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000620:	b580      	push	{r7, lr}
 8000622:	b088      	sub	sp, #32
 8000624:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000626:	f000 fdc0 	bl	80011aa <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800062a:	f000 f899 	bl	8000760 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800062e:	f000 fa47 	bl	8000ac0 <MX_GPIO_Init>
  MX_ADC1_Init();
 8000632:	f000 f8ff 	bl	8000834 <MX_ADC1_Init>
  MX_USART3_UART_Init();
 8000636:	f000 fa13 	bl	8000a60 <MX_USART3_UART_Init>
  MX_TIM1_Init();
 800063a:	f000 f94d 	bl	80008d8 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1); // starts timer 1 and htim1 is its name on line 44 and needs the channel number as well
 800063e:	2100      	movs	r1, #0
 8000640:	4841      	ldr	r0, [pc, #260]	@ (8000748 <main+0x128>)
 8000642:	f002 fe8f 	bl	8003364 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 8000646:	2104      	movs	r1, #4
 8000648:	483f      	ldr	r0, [pc, #252]	@ (8000748 <main+0x128>)
 800064a:	f002 fe8b 	bl	8003364 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 800064e:	2108      	movs	r1, #8
 8000650:	483d      	ldr	r0, [pc, #244]	@ (8000748 <main+0x128>)
 8000652:	f002 fe87 	bl	8003364 <HAL_TIM_PWM_Start>
  HAL_ADC_Start(&hadc1);
 8000656:	483d      	ldr	r0, [pc, #244]	@ (800074c <main+0x12c>)
 8000658:	f000 fe6c 	bl	8001334 <HAL_ADC_Start>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 800065c:	f04f 31ff 	mov.w	r1, #4294967295
 8000660:	483a      	ldr	r0, [pc, #232]	@ (800074c <main+0x12c>)
 8000662:	f000 ff35 	bl	80014d0 <HAL_ADC_PollForConversion>
	  rawValue=HAL_ADC_GetValue(&hadc1);
 8000666:	4839      	ldr	r0, [pc, #228]	@ (800074c <main+0x12c>)
 8000668:	f000 ffbd 	bl	80015e6 <HAL_ADC_GetValue>
 800066c:	4603      	mov	r3, r0
 800066e:	83fb      	strh	r3, [r7, #30]
	  voltage=((float)rawValue)/4095*3.3;
 8000670:	8bfb      	ldrh	r3, [r7, #30]
 8000672:	ee07 3a90 	vmov	s15, r3
 8000676:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800067a:	eddf 6a35 	vldr	s13, [pc, #212]	@ 8000750 <main+0x130>
 800067e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000682:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000686:	ed9f 6b2e 	vldr	d6, [pc, #184]	@ 8000740 <main+0x120>
 800068a:	ee27 7b06 	vmul.f64	d7, d7, d6
 800068e:	eef7 7bc7 	vcvt.f32.f64	s15, d7
 8000692:	edc7 7a06 	vstr	s15, [r7, #24]

	  if(rawValue<1550)
 8000696:	8bfb      	ldrh	r3, [r7, #30]
 8000698:	f240 620d 	movw	r2, #1549	@ 0x60d
 800069c:	4293      	cmp	r3, r2
 800069e:	d805      	bhi.n	80006ac <main+0x8c>
	  {
		  /*HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,GPIO_PIN_SET);
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_RESET);
		  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);*/
		  rgb_color(255,0,0);
 80006a0:	2200      	movs	r2, #0
 80006a2:	2100      	movs	r1, #0
 80006a4:	20ff      	movs	r0, #255	@ 0xff
 80006a6:	f7ff ff9b 	bl	80005e0 <rgb_color>
 80006aa:	e01d      	b.n	80006e8 <main+0xc8>
	  }
	  else if(rawValue>1700 && rawValue<1900)
 80006ac:	8bfb      	ldrh	r3, [r7, #30]
 80006ae:	f240 62a4 	movw	r2, #1700	@ 0x6a4
 80006b2:	4293      	cmp	r3, r2
 80006b4:	d90a      	bls.n	80006cc <main+0xac>
 80006b6:	8bfb      	ldrh	r3, [r7, #30]
 80006b8:	f240 726b 	movw	r2, #1899	@ 0x76b
 80006bc:	4293      	cmp	r3, r2
 80006be:	d805      	bhi.n	80006cc <main+0xac>
	  {
		  /*HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,GPIO_PIN_RESET);
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_SET);
		  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_RESET);*/
		  rgb_color(255,255,255);
 80006c0:	22ff      	movs	r2, #255	@ 0xff
 80006c2:	21ff      	movs	r1, #255	@ 0xff
 80006c4:	20ff      	movs	r0, #255	@ 0xff
 80006c6:	f7ff ff8b 	bl	80005e0 <rgb_color>
 80006ca:	e00d      	b.n	80006e8 <main+0xc8>
	  }
	  else if(rawValue>2120){
 80006cc:	8bfb      	ldrh	r3, [r7, #30]
 80006ce:	f640 0248 	movw	r2, #2120	@ 0x848
 80006d2:	4293      	cmp	r3, r2
 80006d4:	d908      	bls.n	80006e8 <main+0xc8>
		 /* HAL_GPIO_WritePin(GPIOB,GPIO_PIN_8,GPIO_PIN_RESET);
		  HAL_GPIO_WritePin(GPIOB,GPIO_PIN_9,GPIO_PIN_RESET);
		  HAL_GPIO_WritePin(GPIOA,GPIO_PIN_5,GPIO_PIN_SET);*/
		  rgb_color(0,255,0);
 80006d6:	2200      	movs	r2, #0
 80006d8:	21ff      	movs	r1, #255	@ 0xff
 80006da:	2000      	movs	r0, #0
 80006dc:	f7ff ff80 	bl	80005e0 <rgb_color>
		  HAL_Delay(2*1000);
 80006e0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80006e4:	f000 fdbe 	bl	8001264 <HAL_Delay>

	  }

	  sprintf(msg,"rawValue: %hu\r\n",rawValue);
 80006e8:	8bfa      	ldrh	r2, [r7, #30]
 80006ea:	1d3b      	adds	r3, r7, #4
 80006ec:	4919      	ldr	r1, [pc, #100]	@ (8000754 <main+0x134>)
 80006ee:	4618      	mov	r0, r3
 80006f0:	f005 f830 	bl	8005754 <siprintf>
	  HAL_UART_Transmit(&huart3,(uint8_t*)msg, strlen(msg),HAL_MAX_DELAY);
 80006f4:	1d3b      	adds	r3, r7, #4
 80006f6:	4618      	mov	r0, r3
 80006f8:	f7ff fdf2 	bl	80002e0 <strlen>
 80006fc:	4603      	mov	r3, r0
 80006fe:	b29a      	uxth	r2, r3
 8000700:	1d39      	adds	r1, r7, #4
 8000702:	f04f 33ff 	mov.w	r3, #4294967295
 8000706:	4814      	ldr	r0, [pc, #80]	@ (8000758 <main+0x138>)
 8000708:	f003 fe22 	bl	8004350 <HAL_UART_Transmit>

	  sprintf(msg,"voltage: %f\r\n",voltage);
 800070c:	edd7 7a06 	vldr	s15, [r7, #24]
 8000710:	eeb7 7ae7 	vcvt.f64.f32	d7, s15
 8000714:	1d38      	adds	r0, r7, #4
 8000716:	ec53 2b17 	vmov	r2, r3, d7
 800071a:	4910      	ldr	r1, [pc, #64]	@ (800075c <main+0x13c>)
 800071c:	f005 f81a 	bl	8005754 <siprintf>
	  HAL_UART_Transmit(&huart3,(uint8_t*)msg, strlen(msg),HAL_MAX_DELAY);
 8000720:	1d3b      	adds	r3, r7, #4
 8000722:	4618      	mov	r0, r3
 8000724:	f7ff fddc 	bl	80002e0 <strlen>
 8000728:	4603      	mov	r3, r0
 800072a:	b29a      	uxth	r2, r3
 800072c:	1d39      	adds	r1, r7, #4
 800072e:	f04f 33ff 	mov.w	r3, #4294967295
 8000732:	4809      	ldr	r0, [pc, #36]	@ (8000758 <main+0x138>)
 8000734:	f003 fe0c 	bl	8004350 <HAL_UART_Transmit>
	  HAL_ADC_PollForConversion(&hadc1, HAL_MAX_DELAY);
 8000738:	e790      	b.n	800065c <main+0x3c>
 800073a:	bf00      	nop
 800073c:	f3af 8000 	nop.w
 8000740:	66666666 	.word	0x66666666
 8000744:	400a6666 	.word	0x400a6666
 8000748:	20000238 	.word	0x20000238
 800074c:	200001f0 	.word	0x200001f0
 8000750:	457ff000 	.word	0x457ff000
 8000754:	080078f0 	.word	0x080078f0
 8000758:	20000284 	.word	0x20000284
 800075c:	08007900 	.word	0x08007900

08000760 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000760:	b580      	push	{r7, lr}
 8000762:	b094      	sub	sp, #80	@ 0x50
 8000764:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000766:	f107 031c 	add.w	r3, r7, #28
 800076a:	2234      	movs	r2, #52	@ 0x34
 800076c:	2100      	movs	r1, #0
 800076e:	4618      	mov	r0, r3
 8000770:	f005 f853 	bl	800581a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000774:	f107 0308 	add.w	r3, r7, #8
 8000778:	2200      	movs	r2, #0
 800077a:	601a      	str	r2, [r3, #0]
 800077c:	605a      	str	r2, [r3, #4]
 800077e:	609a      	str	r2, [r3, #8]
 8000780:	60da      	str	r2, [r3, #12]
 8000782:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000784:	4b29      	ldr	r3, [pc, #164]	@ (800082c <SystemClock_Config+0xcc>)
 8000786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000788:	4a28      	ldr	r2, [pc, #160]	@ (800082c <SystemClock_Config+0xcc>)
 800078a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800078e:	6413      	str	r3, [r2, #64]	@ 0x40
 8000790:	4b26      	ldr	r3, [pc, #152]	@ (800082c <SystemClock_Config+0xcc>)
 8000792:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000794:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000798:	607b      	str	r3, [r7, #4]
 800079a:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 800079c:	4b24      	ldr	r3, [pc, #144]	@ (8000830 <SystemClock_Config+0xd0>)
 800079e:	681b      	ldr	r3, [r3, #0]
 80007a0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80007a4:	4a22      	ldr	r2, [pc, #136]	@ (8000830 <SystemClock_Config+0xd0>)
 80007a6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80007aa:	6013      	str	r3, [r2, #0]
 80007ac:	4b20      	ldr	r3, [pc, #128]	@ (8000830 <SystemClock_Config+0xd0>)
 80007ae:	681b      	ldr	r3, [r3, #0]
 80007b0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80007b4:	603b      	str	r3, [r7, #0]
 80007b6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80007b8:	2302      	movs	r3, #2
 80007ba:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80007bc:	2301      	movs	r3, #1
 80007be:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80007c0:	2310      	movs	r3, #16
 80007c2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80007c4:	2302      	movs	r3, #2
 80007c6:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80007c8:	2300      	movs	r3, #0
 80007ca:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80007cc:	2310      	movs	r3, #16
 80007ce:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80007d0:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80007d4:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80007d6:	2304      	movs	r3, #4
 80007d8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80007da:	2302      	movs	r3, #2
 80007dc:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80007de:	2302      	movs	r3, #2
 80007e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80007e2:	f107 031c 	add.w	r3, r7, #28
 80007e6:	4618      	mov	r0, r3
 80007e8:	f001 fc0a 	bl	8002000 <HAL_RCC_OscConfig>
 80007ec:	4603      	mov	r3, r0
 80007ee:	2b00      	cmp	r3, #0
 80007f0:	d001      	beq.n	80007f6 <SystemClock_Config+0x96>
  {
    Error_Handler();
 80007f2:	f000 fa87 	bl	8000d04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80007f6:	230f      	movs	r3, #15
 80007f8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80007fa:	2302      	movs	r3, #2
 80007fc:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80007fe:	2300      	movs	r3, #0
 8000800:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8000802:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000806:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000808:	2300      	movs	r3, #0
 800080a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 800080c:	f107 0308 	add.w	r3, r7, #8
 8000810:	2102      	movs	r1, #2
 8000812:	4618      	mov	r0, r3
 8000814:	f001 fea2 	bl	800255c <HAL_RCC_ClockConfig>
 8000818:	4603      	mov	r3, r0
 800081a:	2b00      	cmp	r3, #0
 800081c:	d001      	beq.n	8000822 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800081e:	f000 fa71 	bl	8000d04 <Error_Handler>
  }
}
 8000822:	bf00      	nop
 8000824:	3750      	adds	r7, #80	@ 0x50
 8000826:	46bd      	mov	sp, r7
 8000828:	bd80      	pop	{r7, pc}
 800082a:	bf00      	nop
 800082c:	40023800 	.word	0x40023800
 8000830:	40007000 	.word	0x40007000

08000834 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800083a:	463b      	mov	r3, r7
 800083c:	2200      	movs	r2, #0
 800083e:	601a      	str	r2, [r3, #0]
 8000840:	605a      	str	r2, [r3, #4]
 8000842:	609a      	str	r2, [r3, #8]
 8000844:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000846:	4b21      	ldr	r3, [pc, #132]	@ (80008cc <MX_ADC1_Init+0x98>)
 8000848:	4a21      	ldr	r2, [pc, #132]	@ (80008d0 <MX_ADC1_Init+0x9c>)
 800084a:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800084c:	4b1f      	ldr	r3, [pc, #124]	@ (80008cc <MX_ADC1_Init+0x98>)
 800084e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8000852:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000854:	4b1d      	ldr	r3, [pc, #116]	@ (80008cc <MX_ADC1_Init+0x98>)
 8000856:	2200      	movs	r2, #0
 8000858:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800085a:	4b1c      	ldr	r3, [pc, #112]	@ (80008cc <MX_ADC1_Init+0x98>)
 800085c:	2200      	movs	r2, #0
 800085e:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000860:	4b1a      	ldr	r3, [pc, #104]	@ (80008cc <MX_ADC1_Init+0x98>)
 8000862:	2201      	movs	r2, #1
 8000864:	619a      	str	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000866:	4b19      	ldr	r3, [pc, #100]	@ (80008cc <MX_ADC1_Init+0x98>)
 8000868:	2200      	movs	r2, #0
 800086a:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 800086e:	4b17      	ldr	r3, [pc, #92]	@ (80008cc <MX_ADC1_Init+0x98>)
 8000870:	2200      	movs	r2, #0
 8000872:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000874:	4b15      	ldr	r3, [pc, #84]	@ (80008cc <MX_ADC1_Init+0x98>)
 8000876:	4a17      	ldr	r2, [pc, #92]	@ (80008d4 <MX_ADC1_Init+0xa0>)
 8000878:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800087a:	4b14      	ldr	r3, [pc, #80]	@ (80008cc <MX_ADC1_Init+0x98>)
 800087c:	2200      	movs	r2, #0
 800087e:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8000880:	4b12      	ldr	r3, [pc, #72]	@ (80008cc <MX_ADC1_Init+0x98>)
 8000882:	2201      	movs	r2, #1
 8000884:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000886:	4b11      	ldr	r3, [pc, #68]	@ (80008cc <MX_ADC1_Init+0x98>)
 8000888:	2200      	movs	r2, #0
 800088a:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800088e:	4b0f      	ldr	r3, [pc, #60]	@ (80008cc <MX_ADC1_Init+0x98>)
 8000890:	2200      	movs	r2, #0
 8000892:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000894:	480d      	ldr	r0, [pc, #52]	@ (80008cc <MX_ADC1_Init+0x98>)
 8000896:	f000 fd09 	bl	80012ac <HAL_ADC_Init>
 800089a:	4603      	mov	r3, r0
 800089c:	2b00      	cmp	r3, #0
 800089e:	d001      	beq.n	80008a4 <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 80008a0:	f000 fa30 	bl	8000d04 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80008a4:	2300      	movs	r3, #0
 80008a6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80008a8:	2301      	movs	r3, #1
 80008aa:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80008ac:	2300      	movs	r3, #0
 80008ae:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80008b0:	463b      	mov	r3, r7
 80008b2:	4619      	mov	r1, r3
 80008b4:	4805      	ldr	r0, [pc, #20]	@ (80008cc <MX_ADC1_Init+0x98>)
 80008b6:	f000 fea3 	bl	8001600 <HAL_ADC_ConfigChannel>
 80008ba:	4603      	mov	r3, r0
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d001      	beq.n	80008c4 <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 80008c0:	f000 fa20 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80008c4:	bf00      	nop
 80008c6:	3710      	adds	r7, #16
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	200001f0 	.word	0x200001f0
 80008d0:	40012000 	.word	0x40012000
 80008d4:	0f000001 	.word	0x0f000001

080008d8 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b09a      	sub	sp, #104	@ 0x68
 80008dc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80008de:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 80008e2:	2200      	movs	r2, #0
 80008e4:	601a      	str	r2, [r3, #0]
 80008e6:	605a      	str	r2, [r3, #4]
 80008e8:	609a      	str	r2, [r3, #8]
 80008ea:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80008ec:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 80008f0:	2200      	movs	r2, #0
 80008f2:	601a      	str	r2, [r3, #0]
 80008f4:	605a      	str	r2, [r3, #4]
 80008f6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80008f8:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80008fc:	2200      	movs	r2, #0
 80008fe:	601a      	str	r2, [r3, #0]
 8000900:	605a      	str	r2, [r3, #4]
 8000902:	609a      	str	r2, [r3, #8]
 8000904:	60da      	str	r2, [r3, #12]
 8000906:	611a      	str	r2, [r3, #16]
 8000908:	615a      	str	r2, [r3, #20]
 800090a:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800090c:	1d3b      	adds	r3, r7, #4
 800090e:	222c      	movs	r2, #44	@ 0x2c
 8000910:	2100      	movs	r1, #0
 8000912:	4618      	mov	r0, r3
 8000914:	f004 ff81 	bl	800581a <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8000918:	4b4f      	ldr	r3, [pc, #316]	@ (8000a58 <MX_TIM1_Init+0x180>)
 800091a:	4a50      	ldr	r2, [pc, #320]	@ (8000a5c <MX_TIM1_Init+0x184>)
 800091c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84;
 800091e:	4b4e      	ldr	r3, [pc, #312]	@ (8000a58 <MX_TIM1_Init+0x180>)
 8000920:	2254      	movs	r2, #84	@ 0x54
 8000922:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000924:	4b4c      	ldr	r3, [pc, #304]	@ (8000a58 <MX_TIM1_Init+0x180>)
 8000926:	2200      	movs	r2, #0
 8000928:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 255;
 800092a:	4b4b      	ldr	r3, [pc, #300]	@ (8000a58 <MX_TIM1_Init+0x180>)
 800092c:	22ff      	movs	r2, #255	@ 0xff
 800092e:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000930:	4b49      	ldr	r3, [pc, #292]	@ (8000a58 <MX_TIM1_Init+0x180>)
 8000932:	2200      	movs	r2, #0
 8000934:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8000936:	4b48      	ldr	r3, [pc, #288]	@ (8000a58 <MX_TIM1_Init+0x180>)
 8000938:	2200      	movs	r2, #0
 800093a:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800093c:	4b46      	ldr	r3, [pc, #280]	@ (8000a58 <MX_TIM1_Init+0x180>)
 800093e:	2200      	movs	r2, #0
 8000940:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8000942:	4845      	ldr	r0, [pc, #276]	@ (8000a58 <MX_TIM1_Init+0x180>)
 8000944:	f002 fc56 	bl	80031f4 <HAL_TIM_Base_Init>
 8000948:	4603      	mov	r3, r0
 800094a:	2b00      	cmp	r3, #0
 800094c:	d001      	beq.n	8000952 <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 800094e:	f000 f9d9 	bl	8000d04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8000952:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000956:	65bb      	str	r3, [r7, #88]	@ 0x58
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8000958:	f107 0358 	add.w	r3, r7, #88	@ 0x58
 800095c:	4619      	mov	r1, r3
 800095e:	483e      	ldr	r0, [pc, #248]	@ (8000a58 <MX_TIM1_Init+0x180>)
 8000960:	f002 ff0e 	bl	8003780 <HAL_TIM_ConfigClockSource>
 8000964:	4603      	mov	r3, r0
 8000966:	2b00      	cmp	r3, #0
 8000968:	d001      	beq.n	800096e <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 800096a:	f000 f9cb 	bl	8000d04 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 800096e:	483a      	ldr	r0, [pc, #232]	@ (8000a58 <MX_TIM1_Init+0x180>)
 8000970:	f002 fc97 	bl	80032a2 <HAL_TIM_PWM_Init>
 8000974:	4603      	mov	r3, r0
 8000976:	2b00      	cmp	r3, #0
 8000978:	d001      	beq.n	800097e <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 800097a:	f000 f9c3 	bl	8000d04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800097e:	2300      	movs	r3, #0
 8000980:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8000982:	2300      	movs	r3, #0
 8000984:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000986:	2300      	movs	r3, #0
 8000988:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800098a:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 800098e:	4619      	mov	r1, r3
 8000990:	4831      	ldr	r0, [pc, #196]	@ (8000a58 <MX_TIM1_Init+0x180>)
 8000992:	f003 fb83 	bl	800409c <HAL_TIMEx_MasterConfigSynchronization>
 8000996:	4603      	mov	r3, r0
 8000998:	2b00      	cmp	r3, #0
 800099a:	d001      	beq.n	80009a0 <MX_TIM1_Init+0xc8>
  {
    Error_Handler();
 800099c:	f000 f9b2 	bl	8000d04 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80009a0:	2360      	movs	r3, #96	@ 0x60
 80009a2:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 80009a4:	2300      	movs	r3, #0
 80009a6:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80009a8:	2300      	movs	r3, #0
 80009aa:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80009ac:	2300      	movs	r3, #0
 80009ae:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80009b0:	2300      	movs	r3, #0
 80009b2:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80009b4:	2300      	movs	r3, #0
 80009b6:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80009b8:	2300      	movs	r3, #0
 80009ba:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80009bc:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80009c0:	2200      	movs	r2, #0
 80009c2:	4619      	mov	r1, r3
 80009c4:	4824      	ldr	r0, [pc, #144]	@ (8000a58 <MX_TIM1_Init+0x180>)
 80009c6:	f002 fdc7 	bl	8003558 <HAL_TIM_PWM_ConfigChannel>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <MX_TIM1_Init+0xfc>
  {
    Error_Handler();
 80009d0:	f000 f998 	bl	8000d04 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 80009d4:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80009d8:	2204      	movs	r2, #4
 80009da:	4619      	mov	r1, r3
 80009dc:	481e      	ldr	r0, [pc, #120]	@ (8000a58 <MX_TIM1_Init+0x180>)
 80009de:	f002 fdbb 	bl	8003558 <HAL_TIM_PWM_ConfigChannel>
 80009e2:	4603      	mov	r3, r0
 80009e4:	2b00      	cmp	r3, #0
 80009e6:	d001      	beq.n	80009ec <MX_TIM1_Init+0x114>
  {
    Error_Handler();
 80009e8:	f000 f98c 	bl	8000d04 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 80009ec:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80009f0:	2208      	movs	r2, #8
 80009f2:	4619      	mov	r1, r3
 80009f4:	4818      	ldr	r0, [pc, #96]	@ (8000a58 <MX_TIM1_Init+0x180>)
 80009f6:	f002 fdaf 	bl	8003558 <HAL_TIM_PWM_ConfigChannel>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <MX_TIM1_Init+0x12c>
  {
    Error_Handler();
 8000a00:	f000 f980 	bl	8000d04 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8000a04:	2300      	movs	r3, #0
 8000a06:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000a0c:	2300      	movs	r3, #0
 8000a0e:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8000a14:	2300      	movs	r3, #0
 8000a16:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000a18:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000a1c:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000a1e:	2300      	movs	r3, #0
 8000a20:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8000a22:	2300      	movs	r3, #0
 8000a24:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000a26:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000a2a:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000a2c:	2300      	movs	r3, #0
 8000a2e:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8000a30:	2300      	movs	r3, #0
 8000a32:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8000a34:	1d3b      	adds	r3, r7, #4
 8000a36:	4619      	mov	r1, r3
 8000a38:	4807      	ldr	r0, [pc, #28]	@ (8000a58 <MX_TIM1_Init+0x180>)
 8000a3a:	f003 fbbd 	bl	80041b8 <HAL_TIMEx_ConfigBreakDeadTime>
 8000a3e:	4603      	mov	r3, r0
 8000a40:	2b00      	cmp	r3, #0
 8000a42:	d001      	beq.n	8000a48 <MX_TIM1_Init+0x170>
  {
    Error_Handler();
 8000a44:	f000 f95e 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000a48:	4803      	ldr	r0, [pc, #12]	@ (8000a58 <MX_TIM1_Init+0x180>)
 8000a4a:	f000 f9e5 	bl	8000e18 <HAL_TIM_MspPostInit>

}
 8000a4e:	bf00      	nop
 8000a50:	3768      	adds	r7, #104	@ 0x68
 8000a52:	46bd      	mov	sp, r7
 8000a54:	bd80      	pop	{r7, pc}
 8000a56:	bf00      	nop
 8000a58:	20000238 	.word	0x20000238
 8000a5c:	40010000 	.word	0x40010000

08000a60 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8000a60:	b580      	push	{r7, lr}
 8000a62:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000a64:	4b14      	ldr	r3, [pc, #80]	@ (8000ab8 <MX_USART3_UART_Init+0x58>)
 8000a66:	4a15      	ldr	r2, [pc, #84]	@ (8000abc <MX_USART3_UART_Init+0x5c>)
 8000a68:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000a6a:	4b13      	ldr	r3, [pc, #76]	@ (8000ab8 <MX_USART3_UART_Init+0x58>)
 8000a6c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a70:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000a72:	4b11      	ldr	r3, [pc, #68]	@ (8000ab8 <MX_USART3_UART_Init+0x58>)
 8000a74:	2200      	movs	r2, #0
 8000a76:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000a78:	4b0f      	ldr	r3, [pc, #60]	@ (8000ab8 <MX_USART3_UART_Init+0x58>)
 8000a7a:	2200      	movs	r2, #0
 8000a7c:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000a7e:	4b0e      	ldr	r3, [pc, #56]	@ (8000ab8 <MX_USART3_UART_Init+0x58>)
 8000a80:	2200      	movs	r2, #0
 8000a82:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000a84:	4b0c      	ldr	r3, [pc, #48]	@ (8000ab8 <MX_USART3_UART_Init+0x58>)
 8000a86:	220c      	movs	r2, #12
 8000a88:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a8a:	4b0b      	ldr	r3, [pc, #44]	@ (8000ab8 <MX_USART3_UART_Init+0x58>)
 8000a8c:	2200      	movs	r2, #0
 8000a8e:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a90:	4b09      	ldr	r3, [pc, #36]	@ (8000ab8 <MX_USART3_UART_Init+0x58>)
 8000a92:	2200      	movs	r2, #0
 8000a94:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a96:	4b08      	ldr	r3, [pc, #32]	@ (8000ab8 <MX_USART3_UART_Init+0x58>)
 8000a98:	2200      	movs	r2, #0
 8000a9a:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a9c:	4b06      	ldr	r3, [pc, #24]	@ (8000ab8 <MX_USART3_UART_Init+0x58>)
 8000a9e:	2200      	movs	r2, #0
 8000aa0:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000aa2:	4805      	ldr	r0, [pc, #20]	@ (8000ab8 <MX_USART3_UART_Init+0x58>)
 8000aa4:	f003 fc06 	bl	80042b4 <HAL_UART_Init>
 8000aa8:	4603      	mov	r3, r0
 8000aaa:	2b00      	cmp	r3, #0
 8000aac:	d001      	beq.n	8000ab2 <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 8000aae:	f000 f929 	bl	8000d04 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000ab2:	bf00      	nop
 8000ab4:	bd80      	pop	{r7, pc}
 8000ab6:	bf00      	nop
 8000ab8:	20000284 	.word	0x20000284
 8000abc:	40004800 	.word	0x40004800

08000ac0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000ac0:	b580      	push	{r7, lr}
 8000ac2:	b08c      	sub	sp, #48	@ 0x30
 8000ac4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ac6:	f107 031c 	add.w	r3, r7, #28
 8000aca:	2200      	movs	r2, #0
 8000acc:	601a      	str	r2, [r3, #0]
 8000ace:	605a      	str	r2, [r3, #4]
 8000ad0:	609a      	str	r2, [r3, #8]
 8000ad2:	60da      	str	r2, [r3, #12]
 8000ad4:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ad6:	4b86      	ldr	r3, [pc, #536]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000ad8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ada:	4a85      	ldr	r2, [pc, #532]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000adc:	f043 0304 	orr.w	r3, r3, #4
 8000ae0:	6313      	str	r3, [r2, #48]	@ 0x30
 8000ae2:	4b83      	ldr	r3, [pc, #524]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ae6:	f003 0304 	and.w	r3, r3, #4
 8000aea:	61bb      	str	r3, [r7, #24]
 8000aec:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000aee:	4b80      	ldr	r3, [pc, #512]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000af0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000af2:	4a7f      	ldr	r2, [pc, #508]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000af4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000af8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000afa:	4b7d      	ldr	r3, [pc, #500]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000afc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000afe:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000b02:	617b      	str	r3, [r7, #20]
 8000b04:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b06:	4b7a      	ldr	r3, [pc, #488]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b0a:	4a79      	ldr	r2, [pc, #484]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b0c:	f043 0301 	orr.w	r3, r3, #1
 8000b10:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b12:	4b77      	ldr	r3, [pc, #476]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b16:	f003 0301 	and.w	r3, r3, #1
 8000b1a:	613b      	str	r3, [r7, #16]
 8000b1c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b1e:	4b74      	ldr	r3, [pc, #464]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b22:	4a73      	ldr	r2, [pc, #460]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b24:	f043 0302 	orr.w	r3, r3, #2
 8000b28:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b2a:	4b71      	ldr	r3, [pc, #452]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b2c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b2e:	f003 0302 	and.w	r3, r3, #2
 8000b32:	60fb      	str	r3, [r7, #12]
 8000b34:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000b36:	4b6e      	ldr	r3, [pc, #440]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b3a:	4a6d      	ldr	r2, [pc, #436]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b3c:	f043 0310 	orr.w	r3, r3, #16
 8000b40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b42:	4b6b      	ldr	r3, [pc, #428]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b46:	f003 0310 	and.w	r3, r3, #16
 8000b4a:	60bb      	str	r3, [r7, #8]
 8000b4c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b4e:	4b68      	ldr	r3, [pc, #416]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b52:	4a67      	ldr	r2, [pc, #412]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b54:	f043 0308 	orr.w	r3, r3, #8
 8000b58:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b5a:	4b65      	ldr	r3, [pc, #404]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b5e:	f003 0308 	and.w	r3, r3, #8
 8000b62:	607b      	str	r3, [r7, #4]
 8000b64:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000b66:	4b62      	ldr	r3, [pc, #392]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b6a:	4a61      	ldr	r2, [pc, #388]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b6c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000b70:	6313      	str	r3, [r2, #48]	@ 0x30
 8000b72:	4b5f      	ldr	r3, [pc, #380]	@ (8000cf0 <MX_GPIO_Init+0x230>)
 8000b74:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000b76:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000b7a:	603b      	str	r3, [r7, #0]
 8000b7c:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8000b7e:	2200      	movs	r2, #0
 8000b80:	2120      	movs	r1, #32
 8000b82:	485c      	ldr	r0, [pc, #368]	@ (8000cf4 <MX_GPIO_Init+0x234>)
 8000b84:	f001 fa22 	bl	8001fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8000b88:	2200      	movs	r2, #0
 8000b8a:	f244 3101 	movw	r1, #17153	@ 0x4301
 8000b8e:	485a      	ldr	r0, [pc, #360]	@ (8000cf8 <MX_GPIO_Init+0x238>)
 8000b90:	f001 fa1c 	bl	8001fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(USB_PowerSwitchOn_GPIO_Port, USB_PowerSwitchOn_Pin, GPIO_PIN_RESET);
 8000b94:	2200      	movs	r2, #0
 8000b96:	2140      	movs	r1, #64	@ 0x40
 8000b98:	4858      	ldr	r0, [pc, #352]	@ (8000cfc <MX_GPIO_Init+0x23c>)
 8000b9a:	f001 fa17 	bl	8001fcc <HAL_GPIO_WritePin>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 8000b9e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000ba2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000ba4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000ba8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000baa:	2300      	movs	r3, #0
 8000bac:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 8000bae:	f107 031c 	add.w	r3, r7, #28
 8000bb2:	4619      	mov	r1, r3
 8000bb4:	4852      	ldr	r0, [pc, #328]	@ (8000d00 <MX_GPIO_Init+0x240>)
 8000bb6:	f001 f85d 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 8000bba:	2332      	movs	r3, #50	@ 0x32
 8000bbc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bbe:	2302      	movs	r3, #2
 8000bc0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bc2:	2300      	movs	r3, #0
 8000bc4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bc6:	2303      	movs	r3, #3
 8000bc8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bca:	230b      	movs	r3, #11
 8000bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000bce:	f107 031c 	add.w	r3, r7, #28
 8000bd2:	4619      	mov	r1, r3
 8000bd4:	484a      	ldr	r0, [pc, #296]	@ (8000d00 <MX_GPIO_Init+0x240>)
 8000bd6:	f001 f84d 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_REF_CLK_Pin RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = RMII_REF_CLK_Pin|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 8000bda:	2386      	movs	r3, #134	@ 0x86
 8000bdc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bde:	2302      	movs	r3, #2
 8000be0:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000be6:	2303      	movs	r3, #3
 8000be8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000bea:	230b      	movs	r3, #11
 8000bec:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bee:	f107 031c 	add.w	r3, r7, #28
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	483f      	ldr	r0, [pc, #252]	@ (8000cf4 <MX_GPIO_Init+0x234>)
 8000bf6:	f001 f83d 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000bfa:	2320      	movs	r3, #32
 8000bfc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bfe:	2301      	movs	r3, #1
 8000c00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c02:	2300      	movs	r3, #0
 8000c04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c06:	2300      	movs	r3, #0
 8000c08:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000c0a:	f107 031c 	add.w	r3, r7, #28
 8000c0e:	4619      	mov	r1, r3
 8000c10:	4838      	ldr	r0, [pc, #224]	@ (8000cf4 <MX_GPIO_Init+0x234>)
 8000c12:	f001 f82f 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin PB8 PB9 */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|GPIO_PIN_8|GPIO_PIN_9;
 8000c16:	f244 3301 	movw	r3, #17153	@ 0x4301
 8000c1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c1c:	2301      	movs	r3, #1
 8000c1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c20:	2300      	movs	r3, #0
 8000c22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c24:	2300      	movs	r3, #0
 8000c26:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000c28:	f107 031c 	add.w	r3, r7, #28
 8000c2c:	4619      	mov	r1, r3
 8000c2e:	4832      	ldr	r0, [pc, #200]	@ (8000cf8 <MX_GPIO_Init+0x238>)
 8000c30:	f001 f820 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000c34:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c38:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c3a:	2302      	movs	r3, #2
 8000c3c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c3e:	2300      	movs	r3, #0
 8000c40:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c42:	2303      	movs	r3, #3
 8000c44:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000c46:	230b      	movs	r3, #11
 8000c48:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 8000c4a:	f107 031c 	add.w	r3, r7, #28
 8000c4e:	4619      	mov	r1, r3
 8000c50:	4829      	ldr	r0, [pc, #164]	@ (8000cf8 <MX_GPIO_Init+0x238>)
 8000c52:	f001 f80f 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = USB_PowerSwitchOn_Pin;
 8000c56:	2340      	movs	r3, #64	@ 0x40
 8000c58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000c5a:	2301      	movs	r3, #1
 8000c5c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c5e:	2300      	movs	r3, #0
 8000c60:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c62:	2300      	movs	r3, #0
 8000c64:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(USB_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000c66:	f107 031c 	add.w	r3, r7, #28
 8000c6a:	4619      	mov	r1, r3
 8000c6c:	4823      	ldr	r0, [pc, #140]	@ (8000cfc <MX_GPIO_Init+0x23c>)
 8000c6e:	f001 f801 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000c72:	2380      	movs	r3, #128	@ 0x80
 8000c74:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000c76:	2300      	movs	r3, #0
 8000c78:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000c7e:	f107 031c 	add.w	r3, r7, #28
 8000c82:	4619      	mov	r1, r3
 8000c84:	481d      	ldr	r0, [pc, #116]	@ (8000cfc <MX_GPIO_Init+0x23c>)
 8000c86:	f000 fff5 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_SOF_Pin USB_ID_Pin USB_DM_Pin USB_DP_Pin */
  GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8000c8a:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8000c8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c90:	2302      	movs	r3, #2
 8000c92:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c94:	2300      	movs	r3, #0
 8000c96:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000c98:	2303      	movs	r3, #3
 8000c9a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 8000c9c:	230a      	movs	r3, #10
 8000c9e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ca0:	f107 031c 	add.w	r3, r7, #28
 8000ca4:	4619      	mov	r1, r3
 8000ca6:	4813      	ldr	r0, [pc, #76]	@ (8000cf4 <MX_GPIO_Init+0x234>)
 8000ca8:	f000 ffe4 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_Pin;
 8000cac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8000cb0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000cb2:	2300      	movs	r3, #0
 8000cb4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8000cba:	f107 031c 	add.w	r3, r7, #28
 8000cbe:	4619      	mov	r1, r3
 8000cc0:	480c      	ldr	r0, [pc, #48]	@ (8000cf4 <MX_GPIO_Init+0x234>)
 8000cc2:	f000 ffd7 	bl	8001c74 <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 8000cc6:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 8000cca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ccc:	2302      	movs	r3, #2
 8000cce:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000cd8:	230b      	movs	r3, #11
 8000cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 8000cdc:	f107 031c 	add.w	r3, r7, #28
 8000ce0:	4619      	mov	r1, r3
 8000ce2:	4806      	ldr	r0, [pc, #24]	@ (8000cfc <MX_GPIO_Init+0x23c>)
 8000ce4:	f000 ffc6 	bl	8001c74 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000ce8:	bf00      	nop
 8000cea:	3730      	adds	r7, #48	@ 0x30
 8000cec:	46bd      	mov	sp, r7
 8000cee:	bd80      	pop	{r7, pc}
 8000cf0:	40023800 	.word	0x40023800
 8000cf4:	40020000 	.word	0x40020000
 8000cf8:	40020400 	.word	0x40020400
 8000cfc:	40021800 	.word	0x40021800
 8000d00:	40020800 	.word	0x40020800

08000d04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000d04:	b480      	push	{r7}
 8000d06:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000d08:	b672      	cpsid	i
}
 8000d0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000d0c:	bf00      	nop
 8000d0e:	e7fd      	b.n	8000d0c <Error_Handler+0x8>

08000d10 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000d10:	b480      	push	{r7}
 8000d12:	b083      	sub	sp, #12
 8000d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8000d16:	4b0f      	ldr	r3, [pc, #60]	@ (8000d54 <HAL_MspInit+0x44>)
 8000d18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d1a:	4a0e      	ldr	r2, [pc, #56]	@ (8000d54 <HAL_MspInit+0x44>)
 8000d1c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000d20:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d22:	4b0c      	ldr	r3, [pc, #48]	@ (8000d54 <HAL_MspInit+0x44>)
 8000d24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000d26:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000d2a:	607b      	str	r3, [r7, #4]
 8000d2c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000d2e:	4b09      	ldr	r3, [pc, #36]	@ (8000d54 <HAL_MspInit+0x44>)
 8000d30:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d32:	4a08      	ldr	r2, [pc, #32]	@ (8000d54 <HAL_MspInit+0x44>)
 8000d34:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000d38:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d3a:	4b06      	ldr	r3, [pc, #24]	@ (8000d54 <HAL_MspInit+0x44>)
 8000d3c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d3e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000d42:	603b      	str	r3, [r7, #0]
 8000d44:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000d46:	bf00      	nop
 8000d48:	370c      	adds	r7, #12
 8000d4a:	46bd      	mov	sp, r7
 8000d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d50:	4770      	bx	lr
 8000d52:	bf00      	nop
 8000d54:	40023800 	.word	0x40023800

08000d58 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000d58:	b580      	push	{r7, lr}
 8000d5a:	b08a      	sub	sp, #40	@ 0x28
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d60:	f107 0314 	add.w	r3, r7, #20
 8000d64:	2200      	movs	r2, #0
 8000d66:	601a      	str	r2, [r3, #0]
 8000d68:	605a      	str	r2, [r3, #4]
 8000d6a:	609a      	str	r2, [r3, #8]
 8000d6c:	60da      	str	r2, [r3, #12]
 8000d6e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8000d70:	687b      	ldr	r3, [r7, #4]
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	4a15      	ldr	r2, [pc, #84]	@ (8000dcc <HAL_ADC_MspInit+0x74>)
 8000d76:	4293      	cmp	r3, r2
 8000d78:	d123      	bne.n	8000dc2 <HAL_ADC_MspInit+0x6a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000d7a:	4b15      	ldr	r3, [pc, #84]	@ (8000dd0 <HAL_ADC_MspInit+0x78>)
 8000d7c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d7e:	4a14      	ldr	r2, [pc, #80]	@ (8000dd0 <HAL_ADC_MspInit+0x78>)
 8000d80:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000d84:	6453      	str	r3, [r2, #68]	@ 0x44
 8000d86:	4b12      	ldr	r3, [pc, #72]	@ (8000dd0 <HAL_ADC_MspInit+0x78>)
 8000d88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000d8a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000d8e:	613b      	str	r3, [r7, #16]
 8000d90:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d92:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd0 <HAL_ADC_MspInit+0x78>)
 8000d94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000d96:	4a0e      	ldr	r2, [pc, #56]	@ (8000dd0 <HAL_ADC_MspInit+0x78>)
 8000d98:	f043 0301 	orr.w	r3, r3, #1
 8000d9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8000d9e:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd0 <HAL_ADC_MspInit+0x78>)
 8000da0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000da2:	f003 0301 	and.w	r3, r3, #1
 8000da6:	60fb      	str	r3, [r7, #12]
 8000da8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0/WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000daa:	2301      	movs	r3, #1
 8000dac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000dae:	2303      	movs	r3, #3
 8000db0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000db2:	2300      	movs	r3, #0
 8000db4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000db6:	f107 0314 	add.w	r3, r7, #20
 8000dba:	4619      	mov	r1, r3
 8000dbc:	4805      	ldr	r0, [pc, #20]	@ (8000dd4 <HAL_ADC_MspInit+0x7c>)
 8000dbe:	f000 ff59 	bl	8001c74 <HAL_GPIO_Init>

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8000dc2:	bf00      	nop
 8000dc4:	3728      	adds	r7, #40	@ 0x28
 8000dc6:	46bd      	mov	sp, r7
 8000dc8:	bd80      	pop	{r7, pc}
 8000dca:	bf00      	nop
 8000dcc:	40012000 	.word	0x40012000
 8000dd0:	40023800 	.word	0x40023800
 8000dd4:	40020000 	.word	0x40020000

08000dd8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8000dd8:	b480      	push	{r7}
 8000dda:	b085      	sub	sp, #20
 8000ddc:	af00      	add	r7, sp, #0
 8000dde:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a0a      	ldr	r2, [pc, #40]	@ (8000e10 <HAL_TIM_Base_MspInit+0x38>)
 8000de6:	4293      	cmp	r3, r2
 8000de8:	d10b      	bne.n	8000e02 <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000dea:	4b0a      	ldr	r3, [pc, #40]	@ (8000e14 <HAL_TIM_Base_MspInit+0x3c>)
 8000dec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dee:	4a09      	ldr	r2, [pc, #36]	@ (8000e14 <HAL_TIM_Base_MspInit+0x3c>)
 8000df0:	f043 0301 	orr.w	r3, r3, #1
 8000df4:	6453      	str	r3, [r2, #68]	@ 0x44
 8000df6:	4b07      	ldr	r3, [pc, #28]	@ (8000e14 <HAL_TIM_Base_MspInit+0x3c>)
 8000df8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	60fb      	str	r3, [r7, #12]
 8000e00:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM1_MspInit 1 */

  }

}
 8000e02:	bf00      	nop
 8000e04:	3714      	adds	r7, #20
 8000e06:	46bd      	mov	sp, r7
 8000e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e0c:	4770      	bx	lr
 8000e0e:	bf00      	nop
 8000e10:	40010000 	.word	0x40010000
 8000e14:	40023800 	.word	0x40023800

08000e18 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b088      	sub	sp, #32
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e20:	f107 030c 	add.w	r3, r7, #12
 8000e24:	2200      	movs	r2, #0
 8000e26:	601a      	str	r2, [r3, #0]
 8000e28:	605a      	str	r2, [r3, #4]
 8000e2a:	609a      	str	r2, [r3, #8]
 8000e2c:	60da      	str	r2, [r3, #12]
 8000e2e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	681b      	ldr	r3, [r3, #0]
 8000e34:	4a11      	ldr	r2, [pc, #68]	@ (8000e7c <HAL_TIM_MspPostInit+0x64>)
 8000e36:	4293      	cmp	r3, r2
 8000e38:	d11c      	bne.n	8000e74 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8000e3a:	4b11      	ldr	r3, [pc, #68]	@ (8000e80 <HAL_TIM_MspPostInit+0x68>)
 8000e3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3e:	4a10      	ldr	r2, [pc, #64]	@ (8000e80 <HAL_TIM_MspPostInit+0x68>)
 8000e40:	f043 0310 	orr.w	r3, r3, #16
 8000e44:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e46:	4b0e      	ldr	r3, [pc, #56]	@ (8000e80 <HAL_TIM_MspPostInit+0x68>)
 8000e48:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e4a:	f003 0310 	and.w	r3, r3, #16
 8000e4e:	60bb      	str	r3, [r7, #8]
 8000e50:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    PE13     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_11|GPIO_PIN_13;
 8000e52:	f44f 5328 	mov.w	r3, #10752	@ 0x2a00
 8000e56:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e58:	2302      	movs	r3, #2
 8000e5a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e5c:	2300      	movs	r3, #0
 8000e5e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e60:	2300      	movs	r3, #0
 8000e62:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8000e64:	2301      	movs	r3, #1
 8000e66:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000e68:	f107 030c 	add.w	r3, r7, #12
 8000e6c:	4619      	mov	r1, r3
 8000e6e:	4805      	ldr	r0, [pc, #20]	@ (8000e84 <HAL_TIM_MspPostInit+0x6c>)
 8000e70:	f000 ff00 	bl	8001c74 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8000e74:	bf00      	nop
 8000e76:	3720      	adds	r7, #32
 8000e78:	46bd      	mov	sp, r7
 8000e7a:	bd80      	pop	{r7, pc}
 8000e7c:	40010000 	.word	0x40010000
 8000e80:	40023800 	.word	0x40023800
 8000e84:	40021000 	.word	0x40021000

08000e88 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	b0ae      	sub	sp, #184	@ 0xb8
 8000e8c:	af00      	add	r7, sp, #0
 8000e8e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e90:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000e94:	2200      	movs	r2, #0
 8000e96:	601a      	str	r2, [r3, #0]
 8000e98:	605a      	str	r2, [r3, #4]
 8000e9a:	609a      	str	r2, [r3, #8]
 8000e9c:	60da      	str	r2, [r3, #12]
 8000e9e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000ea0:	f107 0314 	add.w	r3, r7, #20
 8000ea4:	2290      	movs	r2, #144	@ 0x90
 8000ea6:	2100      	movs	r1, #0
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f004 fcb6 	bl	800581a <memset>
  if(huart->Instance==USART3)
 8000eae:	687b      	ldr	r3, [r7, #4]
 8000eb0:	681b      	ldr	r3, [r3, #0]
 8000eb2:	4a22      	ldr	r2, [pc, #136]	@ (8000f3c <HAL_UART_MspInit+0xb4>)
 8000eb4:	4293      	cmp	r3, r2
 8000eb6:	d13c      	bne.n	8000f32 <HAL_UART_MspInit+0xaa>

  /* USER CODE END USART3_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8000eb8:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000ebc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ec2:	f107 0314 	add.w	r3, r7, #20
 8000ec6:	4618      	mov	r0, r3
 8000ec8:	f001 fd6c 	bl	80029a4 <HAL_RCCEx_PeriphCLKConfig>
 8000ecc:	4603      	mov	r3, r0
 8000ece:	2b00      	cmp	r3, #0
 8000ed0:	d001      	beq.n	8000ed6 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000ed2:	f7ff ff17 	bl	8000d04 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000ed6:	4b1a      	ldr	r3, [pc, #104]	@ (8000f40 <HAL_UART_MspInit+0xb8>)
 8000ed8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000eda:	4a19      	ldr	r2, [pc, #100]	@ (8000f40 <HAL_UART_MspInit+0xb8>)
 8000edc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000ee0:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ee2:	4b17      	ldr	r3, [pc, #92]	@ (8000f40 <HAL_UART_MspInit+0xb8>)
 8000ee4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ee6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000eea:	613b      	str	r3, [r7, #16]
 8000eec:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8000eee:	4b14      	ldr	r3, [pc, #80]	@ (8000f40 <HAL_UART_MspInit+0xb8>)
 8000ef0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000ef2:	4a13      	ldr	r2, [pc, #76]	@ (8000f40 <HAL_UART_MspInit+0xb8>)
 8000ef4:	f043 0308 	orr.w	r3, r3, #8
 8000ef8:	6313      	str	r3, [r2, #48]	@ 0x30
 8000efa:	4b11      	ldr	r3, [pc, #68]	@ (8000f40 <HAL_UART_MspInit+0xb8>)
 8000efc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000efe:	f003 0308 	and.w	r3, r3, #8
 8000f02:	60fb      	str	r3, [r7, #12]
 8000f04:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PD8     ------> USART3_TX
    PD9     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 8000f06:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8000f0a:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000f0e:	2302      	movs	r3, #2
 8000f10:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000f14:	2300      	movs	r3, #0
 8000f16:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000f1a:	2303      	movs	r3, #3
 8000f1c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000f20:	2307      	movs	r3, #7
 8000f22:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000f26:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8000f2a:	4619      	mov	r1, r3
 8000f2c:	4805      	ldr	r0, [pc, #20]	@ (8000f44 <HAL_UART_MspInit+0xbc>)
 8000f2e:	f000 fea1 	bl	8001c74 <HAL_GPIO_Init>

  /* USER CODE END USART3_MspInit 1 */

  }

}
 8000f32:	bf00      	nop
 8000f34:	37b8      	adds	r7, #184	@ 0xb8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}
 8000f3a:	bf00      	nop
 8000f3c:	40004800 	.word	0x40004800
 8000f40:	40023800 	.word	0x40023800
 8000f44:	40020c00 	.word	0x40020c00

08000f48 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f48:	b480      	push	{r7}
 8000f4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f4c:	bf00      	nop
 8000f4e:	e7fd      	b.n	8000f4c <NMI_Handler+0x4>

08000f50 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f50:	b480      	push	{r7}
 8000f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f54:	bf00      	nop
 8000f56:	e7fd      	b.n	8000f54 <HardFault_Handler+0x4>

08000f58 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000f5c:	bf00      	nop
 8000f5e:	e7fd      	b.n	8000f5c <MemManage_Handler+0x4>

08000f60 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000f60:	b480      	push	{r7}
 8000f62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000f64:	bf00      	nop
 8000f66:	e7fd      	b.n	8000f64 <BusFault_Handler+0x4>

08000f68 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000f68:	b480      	push	{r7}
 8000f6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000f6c:	bf00      	nop
 8000f6e:	e7fd      	b.n	8000f6c <UsageFault_Handler+0x4>

08000f70 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000f70:	b480      	push	{r7}
 8000f72:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000f74:	bf00      	nop
 8000f76:	46bd      	mov	sp, r7
 8000f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f7c:	4770      	bx	lr

08000f7e <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000f7e:	b480      	push	{r7}
 8000f80:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000f82:	bf00      	nop
 8000f84:	46bd      	mov	sp, r7
 8000f86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f8a:	4770      	bx	lr

08000f8c <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000f8c:	b480      	push	{r7}
 8000f8e:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000f90:	bf00      	nop
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr

08000f9a <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000f9a:	b580      	push	{r7, lr}
 8000f9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000f9e:	f000 f941 	bl	8001224 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fa2:	bf00      	nop
 8000fa4:	bd80      	pop	{r7, pc}

08000fa6 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8000fa6:	b480      	push	{r7}
 8000fa8:	af00      	add	r7, sp, #0
  return 1;
 8000faa:	2301      	movs	r3, #1
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr

08000fb6 <_kill>:

int _kill(int pid, int sig)
{
 8000fb6:	b580      	push	{r7, lr}
 8000fb8:	b082      	sub	sp, #8
 8000fba:	af00      	add	r7, sp, #0
 8000fbc:	6078      	str	r0, [r7, #4]
 8000fbe:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8000fc0:	f004 fc7e 	bl	80058c0 <__errno>
 8000fc4:	4603      	mov	r3, r0
 8000fc6:	2216      	movs	r2, #22
 8000fc8:	601a      	str	r2, [r3, #0]
  return -1;
 8000fca:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000fce:	4618      	mov	r0, r3
 8000fd0:	3708      	adds	r7, #8
 8000fd2:	46bd      	mov	sp, r7
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <_exit>:

void _exit (int status)
{
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	b082      	sub	sp, #8
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000fde:	f04f 31ff 	mov.w	r1, #4294967295
 8000fe2:	6878      	ldr	r0, [r7, #4]
 8000fe4:	f7ff ffe7 	bl	8000fb6 <_kill>
  while (1) {}    /* Make sure we hang here */
 8000fe8:	bf00      	nop
 8000fea:	e7fd      	b.n	8000fe8 <_exit+0x12>

08000fec <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b086      	sub	sp, #24
 8000ff0:	af00      	add	r7, sp, #0
 8000ff2:	60f8      	str	r0, [r7, #12]
 8000ff4:	60b9      	str	r1, [r7, #8]
 8000ff6:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	617b      	str	r3, [r7, #20]
 8000ffc:	e00a      	b.n	8001014 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000ffe:	f3af 8000 	nop.w
 8001002:	4601      	mov	r1, r0
 8001004:	68bb      	ldr	r3, [r7, #8]
 8001006:	1c5a      	adds	r2, r3, #1
 8001008:	60ba      	str	r2, [r7, #8]
 800100a:	b2ca      	uxtb	r2, r1
 800100c:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800100e:	697b      	ldr	r3, [r7, #20]
 8001010:	3301      	adds	r3, #1
 8001012:	617b      	str	r3, [r7, #20]
 8001014:	697a      	ldr	r2, [r7, #20]
 8001016:	687b      	ldr	r3, [r7, #4]
 8001018:	429a      	cmp	r2, r3
 800101a:	dbf0      	blt.n	8000ffe <_read+0x12>
  }

  return len;
 800101c:	687b      	ldr	r3, [r7, #4]
}
 800101e:	4618      	mov	r0, r3
 8001020:	3718      	adds	r7, #24
 8001022:	46bd      	mov	sp, r7
 8001024:	bd80      	pop	{r7, pc}

08001026 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001026:	b580      	push	{r7, lr}
 8001028:	b086      	sub	sp, #24
 800102a:	af00      	add	r7, sp, #0
 800102c:	60f8      	str	r0, [r7, #12]
 800102e:	60b9      	str	r1, [r7, #8]
 8001030:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001032:	2300      	movs	r3, #0
 8001034:	617b      	str	r3, [r7, #20]
 8001036:	e009      	b.n	800104c <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001038:	68bb      	ldr	r3, [r7, #8]
 800103a:	1c5a      	adds	r2, r3, #1
 800103c:	60ba      	str	r2, [r7, #8]
 800103e:	781b      	ldrb	r3, [r3, #0]
 8001040:	4618      	mov	r0, r3
 8001042:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001046:	697b      	ldr	r3, [r7, #20]
 8001048:	3301      	adds	r3, #1
 800104a:	617b      	str	r3, [r7, #20]
 800104c:	697a      	ldr	r2, [r7, #20]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	429a      	cmp	r2, r3
 8001052:	dbf1      	blt.n	8001038 <_write+0x12>
  }
  return len;
 8001054:	687b      	ldr	r3, [r7, #4]
}
 8001056:	4618      	mov	r0, r3
 8001058:	3718      	adds	r7, #24
 800105a:	46bd      	mov	sp, r7
 800105c:	bd80      	pop	{r7, pc}

0800105e <_close>:

int _close(int file)
{
 800105e:	b480      	push	{r7}
 8001060:	b083      	sub	sp, #12
 8001062:	af00      	add	r7, sp, #0
 8001064:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001066:	f04f 33ff 	mov.w	r3, #4294967295
}
 800106a:	4618      	mov	r0, r3
 800106c:	370c      	adds	r7, #12
 800106e:	46bd      	mov	sp, r7
 8001070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001074:	4770      	bx	lr

08001076 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001076:	b480      	push	{r7}
 8001078:	b083      	sub	sp, #12
 800107a:	af00      	add	r7, sp, #0
 800107c:	6078      	str	r0, [r7, #4]
 800107e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001080:	683b      	ldr	r3, [r7, #0]
 8001082:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001086:	605a      	str	r2, [r3, #4]
  return 0;
 8001088:	2300      	movs	r3, #0
}
 800108a:	4618      	mov	r0, r3
 800108c:	370c      	adds	r7, #12
 800108e:	46bd      	mov	sp, r7
 8001090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001094:	4770      	bx	lr

08001096 <_isatty>:

int _isatty(int file)
{
 8001096:	b480      	push	{r7}
 8001098:	b083      	sub	sp, #12
 800109a:	af00      	add	r7, sp, #0
 800109c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800109e:	2301      	movs	r3, #1
}
 80010a0:	4618      	mov	r0, r3
 80010a2:	370c      	adds	r7, #12
 80010a4:	46bd      	mov	sp, r7
 80010a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010aa:	4770      	bx	lr

080010ac <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80010ac:	b480      	push	{r7}
 80010ae:	b085      	sub	sp, #20
 80010b0:	af00      	add	r7, sp, #0
 80010b2:	60f8      	str	r0, [r7, #12]
 80010b4:	60b9      	str	r1, [r7, #8]
 80010b6:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80010b8:	2300      	movs	r3, #0
}
 80010ba:	4618      	mov	r0, r3
 80010bc:	3714      	adds	r7, #20
 80010be:	46bd      	mov	sp, r7
 80010c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010c4:	4770      	bx	lr
	...

080010c8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80010c8:	b580      	push	{r7, lr}
 80010ca:	b086      	sub	sp, #24
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80010d0:	4a14      	ldr	r2, [pc, #80]	@ (8001124 <_sbrk+0x5c>)
 80010d2:	4b15      	ldr	r3, [pc, #84]	@ (8001128 <_sbrk+0x60>)
 80010d4:	1ad3      	subs	r3, r2, r3
 80010d6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80010d8:	697b      	ldr	r3, [r7, #20]
 80010da:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80010dc:	4b13      	ldr	r3, [pc, #76]	@ (800112c <_sbrk+0x64>)
 80010de:	681b      	ldr	r3, [r3, #0]
 80010e0:	2b00      	cmp	r3, #0
 80010e2:	d102      	bne.n	80010ea <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80010e4:	4b11      	ldr	r3, [pc, #68]	@ (800112c <_sbrk+0x64>)
 80010e6:	4a12      	ldr	r2, [pc, #72]	@ (8001130 <_sbrk+0x68>)
 80010e8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80010ea:	4b10      	ldr	r3, [pc, #64]	@ (800112c <_sbrk+0x64>)
 80010ec:	681a      	ldr	r2, [r3, #0]
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	4413      	add	r3, r2
 80010f2:	693a      	ldr	r2, [r7, #16]
 80010f4:	429a      	cmp	r2, r3
 80010f6:	d207      	bcs.n	8001108 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80010f8:	f004 fbe2 	bl	80058c0 <__errno>
 80010fc:	4603      	mov	r3, r0
 80010fe:	220c      	movs	r2, #12
 8001100:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001102:	f04f 33ff 	mov.w	r3, #4294967295
 8001106:	e009      	b.n	800111c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001108:	4b08      	ldr	r3, [pc, #32]	@ (800112c <_sbrk+0x64>)
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800110e:	4b07      	ldr	r3, [pc, #28]	@ (800112c <_sbrk+0x64>)
 8001110:	681a      	ldr	r2, [r3, #0]
 8001112:	687b      	ldr	r3, [r7, #4]
 8001114:	4413      	add	r3, r2
 8001116:	4a05      	ldr	r2, [pc, #20]	@ (800112c <_sbrk+0x64>)
 8001118:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800111a:	68fb      	ldr	r3, [r7, #12]
}
 800111c:	4618      	mov	r0, r3
 800111e:	3718      	adds	r7, #24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}
 8001124:	20080000 	.word	0x20080000
 8001128:	00000400 	.word	0x00000400
 800112c:	2000030c 	.word	0x2000030c
 8001130:	20000460 	.word	0x20000460

08001134 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001134:	b480      	push	{r7}
 8001136:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001138:	4b06      	ldr	r3, [pc, #24]	@ (8001154 <SystemInit+0x20>)
 800113a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800113e:	4a05      	ldr	r2, [pc, #20]	@ (8001154 <SystemInit+0x20>)
 8001140:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001144:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001148:	bf00      	nop
 800114a:	46bd      	mov	sp, r7
 800114c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001150:	4770      	bx	lr
 8001152:	bf00      	nop
 8001154:	e000ed00 	.word	0xe000ed00

08001158 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001158:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001190 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 800115c:	f7ff ffea 	bl	8001134 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001160:	480c      	ldr	r0, [pc, #48]	@ (8001194 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8001162:	490d      	ldr	r1, [pc, #52]	@ (8001198 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8001164:	4a0d      	ldr	r2, [pc, #52]	@ (800119c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8001166:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001168:	e002      	b.n	8001170 <LoopCopyDataInit>

0800116a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800116a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800116c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800116e:	3304      	adds	r3, #4

08001170 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001170:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001172:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001174:	d3f9      	bcc.n	800116a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001176:	4a0a      	ldr	r2, [pc, #40]	@ (80011a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8001178:	4c0a      	ldr	r4, [pc, #40]	@ (80011a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800117a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800117c:	e001      	b.n	8001182 <LoopFillZerobss>

0800117e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800117e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001180:	3204      	adds	r2, #4

08001182 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001182:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001184:	d3fb      	bcc.n	800117e <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 8001186:	f004 fba1 	bl	80058cc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800118a:	f7ff fa49 	bl	8000620 <main>
  bx  lr    
 800118e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001190:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 8001194:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001198:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 800119c:	08007ca8 	.word	0x08007ca8
  ldr r2, =_sbss
 80011a0:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80011a4:	20000460 	.word	0x20000460

080011a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011a8:	e7fe      	b.n	80011a8 <ADC_IRQHandler>

080011aa <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011aa:	b580      	push	{r7, lr}
 80011ac:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011ae:	2003      	movs	r0, #3
 80011b0:	f000 fd2c 	bl	8001c0c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011b4:	2000      	movs	r0, #0
 80011b6:	f000 f805 	bl	80011c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80011ba:	f7ff fda9 	bl	8000d10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80011be:	2300      	movs	r3, #0
}
 80011c0:	4618      	mov	r0, r3
 80011c2:	bd80      	pop	{r7, pc}

080011c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80011c4:	b580      	push	{r7, lr}
 80011c6:	b082      	sub	sp, #8
 80011c8:	af00      	add	r7, sp, #0
 80011ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80011cc:	4b12      	ldr	r3, [pc, #72]	@ (8001218 <HAL_InitTick+0x54>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	4b12      	ldr	r3, [pc, #72]	@ (800121c <HAL_InitTick+0x58>)
 80011d2:	781b      	ldrb	r3, [r3, #0]
 80011d4:	4619      	mov	r1, r3
 80011d6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011da:	fbb3 f3f1 	udiv	r3, r3, r1
 80011de:	fbb2 f3f3 	udiv	r3, r2, r3
 80011e2:	4618      	mov	r0, r3
 80011e4:	f000 fd39 	bl	8001c5a <HAL_SYSTICK_Config>
 80011e8:	4603      	mov	r3, r0
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d001      	beq.n	80011f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80011ee:	2301      	movs	r3, #1
 80011f0:	e00e      	b.n	8001210 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80011f2:	687b      	ldr	r3, [r7, #4]
 80011f4:	2b0f      	cmp	r3, #15
 80011f6:	d80a      	bhi.n	800120e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80011f8:	2200      	movs	r2, #0
 80011fa:	6879      	ldr	r1, [r7, #4]
 80011fc:	f04f 30ff 	mov.w	r0, #4294967295
 8001200:	f000 fd0f 	bl	8001c22 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001204:	4a06      	ldr	r2, [pc, #24]	@ (8001220 <HAL_InitTick+0x5c>)
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800120a:	2300      	movs	r3, #0
 800120c:	e000      	b.n	8001210 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800120e:	2301      	movs	r3, #1
}
 8001210:	4618      	mov	r0, r3
 8001212:	3708      	adds	r7, #8
 8001214:	46bd      	mov	sp, r7
 8001216:	bd80      	pop	{r7, pc}
 8001218:	20000000 	.word	0x20000000
 800121c:	20000008 	.word	0x20000008
 8001220:	20000004 	.word	0x20000004

08001224 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001224:	b480      	push	{r7}
 8001226:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001228:	4b06      	ldr	r3, [pc, #24]	@ (8001244 <HAL_IncTick+0x20>)
 800122a:	781b      	ldrb	r3, [r3, #0]
 800122c:	461a      	mov	r2, r3
 800122e:	4b06      	ldr	r3, [pc, #24]	@ (8001248 <HAL_IncTick+0x24>)
 8001230:	681b      	ldr	r3, [r3, #0]
 8001232:	4413      	add	r3, r2
 8001234:	4a04      	ldr	r2, [pc, #16]	@ (8001248 <HAL_IncTick+0x24>)
 8001236:	6013      	str	r3, [r2, #0]
}
 8001238:	bf00      	nop
 800123a:	46bd      	mov	sp, r7
 800123c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001240:	4770      	bx	lr
 8001242:	bf00      	nop
 8001244:	20000008 	.word	0x20000008
 8001248:	20000310 	.word	0x20000310

0800124c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800124c:	b480      	push	{r7}
 800124e:	af00      	add	r7, sp, #0
  return uwTick;
 8001250:	4b03      	ldr	r3, [pc, #12]	@ (8001260 <HAL_GetTick+0x14>)
 8001252:	681b      	ldr	r3, [r3, #0]
}
 8001254:	4618      	mov	r0, r3
 8001256:	46bd      	mov	sp, r7
 8001258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125c:	4770      	bx	lr
 800125e:	bf00      	nop
 8001260:	20000310 	.word	0x20000310

08001264 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001264:	b580      	push	{r7, lr}
 8001266:	b084      	sub	sp, #16
 8001268:	af00      	add	r7, sp, #0
 800126a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800126c:	f7ff ffee 	bl	800124c <HAL_GetTick>
 8001270:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001276:	68fb      	ldr	r3, [r7, #12]
 8001278:	f1b3 3fff 	cmp.w	r3, #4294967295
 800127c:	d005      	beq.n	800128a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800127e:	4b0a      	ldr	r3, [pc, #40]	@ (80012a8 <HAL_Delay+0x44>)
 8001280:	781b      	ldrb	r3, [r3, #0]
 8001282:	461a      	mov	r2, r3
 8001284:	68fb      	ldr	r3, [r7, #12]
 8001286:	4413      	add	r3, r2
 8001288:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 800128a:	bf00      	nop
 800128c:	f7ff ffde 	bl	800124c <HAL_GetTick>
 8001290:	4602      	mov	r2, r0
 8001292:	68bb      	ldr	r3, [r7, #8]
 8001294:	1ad3      	subs	r3, r2, r3
 8001296:	68fa      	ldr	r2, [r7, #12]
 8001298:	429a      	cmp	r2, r3
 800129a:	d8f7      	bhi.n	800128c <HAL_Delay+0x28>
  {
  }
}
 800129c:	bf00      	nop
 800129e:	bf00      	nop
 80012a0:	3710      	adds	r7, #16
 80012a2:	46bd      	mov	sp, r7
 80012a4:	bd80      	pop	{r7, pc}
 80012a6:	bf00      	nop
 80012a8:	20000008 	.word	0x20000008

080012ac <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80012ac:	b580      	push	{r7, lr}
 80012ae:	b084      	sub	sp, #16
 80012b0:	af00      	add	r7, sp, #0
 80012b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80012b4:	2300      	movs	r3, #0
 80012b6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80012b8:	687b      	ldr	r3, [r7, #4]
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d101      	bne.n	80012c2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80012be:	2301      	movs	r3, #1
 80012c0:	e031      	b.n	8001326 <HAL_ADC_Init+0x7a>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if(hadc->State == HAL_ADC_STATE_RESET)
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012c6:	2b00      	cmp	r3, #0
 80012c8:	d109      	bne.n	80012de <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80012ca:	6878      	ldr	r0, [r7, #4]
 80012cc:	f7ff fd44 	bl	8000d58 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 80012d0:	687b      	ldr	r3, [r7, #4]
 80012d2:	2200      	movs	r2, #0
 80012d4:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 80012d6:	687b      	ldr	r3, [r7, #4]
 80012d8:	2200      	movs	r2, #0
 80012da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80012e2:	f003 0310 	and.w	r3, r3, #16
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d116      	bne.n	8001318 <HAL_ADC_Init+0x6c>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80012ee:	4b10      	ldr	r3, [pc, #64]	@ (8001330 <HAL_ADC_Init+0x84>)
 80012f0:	4013      	ands	r3, r2
 80012f2:	f043 0202 	orr.w	r2, r3, #2
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80012fa:	6878      	ldr	r0, [r7, #4]
 80012fc:	f000 fada 	bl	80018b4 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	2200      	movs	r2, #0
 8001304:	645a      	str	r2, [r3, #68]	@ 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800130a:	f023 0303 	bic.w	r3, r3, #3
 800130e:	f043 0201 	orr.w	r2, r3, #1
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	641a      	str	r2, [r3, #64]	@ 0x40
 8001316:	e001      	b.n	800131c <HAL_ADC_Init+0x70>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8001318:	2301      	movs	r3, #1
 800131a:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 800131c:	687b      	ldr	r3, [r7, #4]
 800131e:	2200      	movs	r2, #0
 8001320:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8001324:	7bfb      	ldrb	r3, [r7, #15]
}
 8001326:	4618      	mov	r0, r3
 8001328:	3710      	adds	r7, #16
 800132a:	46bd      	mov	sp, r7
 800132c:	bd80      	pop	{r7, pc}
 800132e:	bf00      	nop
 8001330:	ffffeefd 	.word	0xffffeefd

08001334 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8001334:	b480      	push	{r7}
 8001336:	b085      	sub	sp, #20
 8001338:	af00      	add	r7, sp, #0
 800133a:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0;
 800133c:	2300      	movs	r3, #0
 800133e:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8001340:	687b      	ldr	r3, [r7, #4]
 8001342:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001346:	2b01      	cmp	r3, #1
 8001348:	d101      	bne.n	800134e <HAL_ADC_Start+0x1a>
 800134a:	2302      	movs	r3, #2
 800134c:	e0ad      	b.n	80014aa <HAL_ADC_Start+0x176>
 800134e:	687b      	ldr	r3, [r7, #4]
 8001350:	2201      	movs	r2, #1
 8001352:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	681b      	ldr	r3, [r3, #0]
 800135a:	689b      	ldr	r3, [r3, #8]
 800135c:	f003 0301 	and.w	r3, r3, #1
 8001360:	2b01      	cmp	r3, #1
 8001362:	d018      	beq.n	8001396 <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8001364:	687b      	ldr	r3, [r7, #4]
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	689a      	ldr	r2, [r3, #8]
 800136a:	687b      	ldr	r3, [r7, #4]
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	f042 0201 	orr.w	r2, r2, #1
 8001372:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000));
 8001374:	4b50      	ldr	r3, [pc, #320]	@ (80014b8 <HAL_ADC_Start+0x184>)
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a50      	ldr	r2, [pc, #320]	@ (80014bc <HAL_ADC_Start+0x188>)
 800137a:	fba2 2303 	umull	r2, r3, r2, r3
 800137e:	0c9a      	lsrs	r2, r3, #18
 8001380:	4613      	mov	r3, r2
 8001382:	005b      	lsls	r3, r3, #1
 8001384:	4413      	add	r3, r2
 8001386:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001388:	e002      	b.n	8001390 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800138a:	68fb      	ldr	r3, [r7, #12]
 800138c:	3b01      	subs	r3, #1
 800138e:	60fb      	str	r3, [r7, #12]
    while(counter != 0)
 8001390:	68fb      	ldr	r3, [r7, #12]
 8001392:	2b00      	cmp	r3, #0
 8001394:	d1f9      	bne.n	800138a <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	689b      	ldr	r3, [r3, #8]
 800139c:	f003 0301 	and.w	r3, r3, #1
 80013a0:	2b01      	cmp	r3, #1
 80013a2:	d175      	bne.n	8001490 <HAL_ADC_Start+0x15c>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80013a8:	4b45      	ldr	r3, [pc, #276]	@ (80014c0 <HAL_ADC_Start+0x18c>)
 80013aa:	4013      	ands	r3, r2
 80013ac:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80013b0:	687b      	ldr	r3, [r7, #4]
 80013b2:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	685b      	ldr	r3, [r3, #4]
 80013ba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80013be:	2b00      	cmp	r3, #0
 80013c0:	d007      	beq.n	80013d2 <HAL_ADC_Start+0x9e>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013c6:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80013ca:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80013d6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80013da:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80013de:	d106      	bne.n	80013ee <HAL_ADC_Start+0xba>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80013e4:	f023 0206 	bic.w	r2, r3, #6
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	645a      	str	r2, [r3, #68]	@ 0x44
 80013ec:	e002      	b.n	80013f4 <HAL_ADC_Start+0xc0>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80013ee:	687b      	ldr	r3, [r7, #4]
 80013f0:	2200      	movs	r2, #0
 80013f2:	645a      	str	r2, [r3, #68]	@ 0x44
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	2200      	movs	r2, #0
 80013f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	681b      	ldr	r3, [r3, #0]
 8001400:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8001404:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI))
 8001406:	4b2f      	ldr	r3, [pc, #188]	@ (80014c4 <HAL_ADC_Start+0x190>)
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	f003 031f 	and.w	r3, r3, #31
 800140e:	2b00      	cmp	r3, #0
 8001410:	d10f      	bne.n	8001432 <HAL_ADC_Start+0xfe>
    {
      /* if no external trigger present enable software conversion of regular channels */
      if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	689b      	ldr	r3, [r3, #8]
 8001418:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d143      	bne.n	80014a8 <HAL_ADC_Start+0x174>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	689a      	ldr	r2, [r3, #8]
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	681b      	ldr	r3, [r3, #0]
 800142a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800142e:	609a      	str	r2, [r3, #8]
 8001430:	e03a      	b.n	80014a8 <HAL_ADC_Start+0x174>
      }
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	4a24      	ldr	r2, [pc, #144]	@ (80014c8 <HAL_ADC_Start+0x194>)
 8001438:	4293      	cmp	r3, r2
 800143a:	d10e      	bne.n	800145a <HAL_ADC_Start+0x126>
 800143c:	687b      	ldr	r3, [r7, #4]
 800143e:	681b      	ldr	r3, [r3, #0]
 8001440:	689b      	ldr	r3, [r3, #8]
 8001442:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001446:	2b00      	cmp	r3, #0
 8001448:	d107      	bne.n	800145a <HAL_ADC_Start+0x126>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	689a      	ldr	r2, [r3, #8]
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8001458:	609a      	str	r2, [r3, #8]
      }

      /* if dual mode is selected, ADC3 works independently. */
      /* check if the mode selected is not triple */
      if( HAL_IS_BIT_CLR(ADC->CCR, ADC_CCR_MULTI_4) )
 800145a:	4b1a      	ldr	r3, [pc, #104]	@ (80014c4 <HAL_ADC_Start+0x190>)
 800145c:	685b      	ldr	r3, [r3, #4]
 800145e:	f003 0310 	and.w	r3, r3, #16
 8001462:	2b00      	cmp	r3, #0
 8001464:	d120      	bne.n	80014a8 <HAL_ADC_Start+0x174>
      {
        /* if instance of handle correspond to ADC3 and no external trigger present enable software conversion of regular channels */
        if((hadc->Instance == ADC3) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	681b      	ldr	r3, [r3, #0]
 800146a:	4a18      	ldr	r2, [pc, #96]	@ (80014cc <HAL_ADC_Start+0x198>)
 800146c:	4293      	cmp	r3, r2
 800146e:	d11b      	bne.n	80014a8 <HAL_ADC_Start+0x174>
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	689b      	ldr	r3, [r3, #8]
 8001476:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800147a:	2b00      	cmp	r3, #0
 800147c:	d114      	bne.n	80014a8 <HAL_ADC_Start+0x174>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	689a      	ldr	r2, [r3, #8]
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	681b      	ldr	r3, [r3, #0]
 8001488:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800148c:	609a      	str	r2, [r3, #8]
 800148e:	e00b      	b.n	80014a8 <HAL_ADC_Start+0x174>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001494:	f043 0210 	orr.w	r2, r3, #16
 8001498:	687b      	ldr	r3, [r7, #4]
 800149a:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800149c:	687b      	ldr	r3, [r7, #4]
 800149e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80014a0:	f043 0201 	orr.w	r2, r3, #1
 80014a4:	687b      	ldr	r3, [r7, #4]
 80014a6:	645a      	str	r2, [r3, #68]	@ 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80014a8:	2300      	movs	r3, #0
}
 80014aa:	4618      	mov	r0, r3
 80014ac:	3714      	adds	r7, #20
 80014ae:	46bd      	mov	sp, r7
 80014b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014b4:	4770      	bx	lr
 80014b6:	bf00      	nop
 80014b8:	20000000 	.word	0x20000000
 80014bc:	431bde83 	.word	0x431bde83
 80014c0:	fffff8fe 	.word	0xfffff8fe
 80014c4:	40012300 	.word	0x40012300
 80014c8:	40012000 	.word	0x40012000
 80014cc:	40012200 	.word	0x40012200

080014d0 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 80014d0:	b580      	push	{r7, lr}
 80014d2:	b084      	sub	sp, #16
 80014d4:	af00      	add	r7, sp, #0
 80014d6:	6078      	str	r0, [r7, #4]
 80014d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 80014da:	2300      	movs	r3, #0
 80014dc:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80014de:	687b      	ldr	r3, [r7, #4]
 80014e0:	681b      	ldr	r3, [r3, #0]
 80014e2:	689b      	ldr	r3, [r3, #8]
 80014e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80014e8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80014ec:	d113      	bne.n	8001516 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 80014ee:	687b      	ldr	r3, [r7, #4]
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	689b      	ldr	r3, [r3, #8]
 80014f4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80014f8:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80014fc:	d10b      	bne.n	8001516 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80014fe:	687b      	ldr	r3, [r7, #4]
 8001500:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001502:	f043 0220 	orr.w	r2, r3, #32
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	641a      	str	r2, [r3, #64]	@ 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800150a:	687b      	ldr	r3, [r7, #4]
 800150c:	2200      	movs	r2, #0
 800150e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    
    return HAL_ERROR;
 8001512:	2301      	movs	r3, #1
 8001514:	e063      	b.n	80015de <HAL_ADC_PollForConversion+0x10e>
  }
 
  /* Get tick */ 
  tickstart = HAL_GetTick();
 8001516:	f7ff fe99 	bl	800124c <HAL_GetTick>
 800151a:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800151c:	e021      	b.n	8001562 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 800151e:	683b      	ldr	r3, [r7, #0]
 8001520:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001524:	d01d      	beq.n	8001562 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0) || ((HAL_GetTick() - tickstart ) > Timeout))
 8001526:	683b      	ldr	r3, [r7, #0]
 8001528:	2b00      	cmp	r3, #0
 800152a:	d007      	beq.n	800153c <HAL_ADC_PollForConversion+0x6c>
 800152c:	f7ff fe8e 	bl	800124c <HAL_GetTick>
 8001530:	4602      	mov	r2, r0
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	1ad3      	subs	r3, r2, r3
 8001536:	683a      	ldr	r2, [r7, #0]
 8001538:	429a      	cmp	r2, r3
 800153a:	d212      	bcs.n	8001562 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	681b      	ldr	r3, [r3, #0]
 8001542:	f003 0302 	and.w	r3, r3, #2
 8001546:	2b02      	cmp	r3, #2
 8001548:	d00b      	beq.n	8001562 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800154e:	f043 0204 	orr.w	r2, r3, #4
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	641a      	str	r2, [r3, #64]	@ 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	2200      	movs	r2, #0
 800155a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
          
          return HAL_TIMEOUT;
 800155e:	2303      	movs	r3, #3
 8001560:	e03d      	b.n	80015de <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8001562:	687b      	ldr	r3, [r7, #4]
 8001564:	681b      	ldr	r3, [r3, #0]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f003 0302 	and.w	r3, r3, #2
 800156c:	2b02      	cmp	r3, #2
 800156e:	d1d6      	bne.n	800151e <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	681b      	ldr	r3, [r3, #0]
 8001574:	f06f 0212 	mvn.w	r2, #18
 8001578:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800157a:	687b      	ldr	r3, [r7, #4]
 800157c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800157e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8001582:	687b      	ldr	r3, [r7, #4]
 8001584:	641a      	str	r2, [r3, #64]	@ 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F7, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001586:	687b      	ldr	r3, [r7, #4]
 8001588:	681b      	ldr	r3, [r3, #0]
 800158a:	689b      	ldr	r3, [r3, #8]
 800158c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8001590:	2b00      	cmp	r3, #0
 8001592:	d123      	bne.n	80015dc <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	699b      	ldr	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8001598:	2b00      	cmp	r3, #0
 800159a:	d11f      	bne.n	80015dc <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	681b      	ldr	r3, [r3, #0]
 80015a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80015a2:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d006      	beq.n	80015b8 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	681b      	ldr	r3, [r3, #0]
 80015ae:	689b      	ldr	r3, [r3, #8]
 80015b0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d111      	bne.n	80015dc <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015bc:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80015c0:	687b      	ldr	r3, [r7, #4]
 80015c2:	641a      	str	r2, [r3, #64]	@ 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015cc:	2b00      	cmp	r3, #0
 80015ce:	d105      	bne.n	80015dc <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80015d4:	f043 0201 	orr.w	r2, r3, #1
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	641a      	str	r2, [r3, #64]	@ 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 80015dc:	2300      	movs	r3, #0
}
 80015de:	4618      	mov	r0, r3
 80015e0:	3710      	adds	r7, #16
 80015e2:	46bd      	mov	sp, r7
 80015e4:	bd80      	pop	{r7, pc}

080015e6 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 80015e6:	b480      	push	{r7}
 80015e8:	b083      	sub	sp, #12
 80015ea:	af00      	add	r7, sp, #0
 80015ec:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 80015ee:	687b      	ldr	r3, [r7, #4]
 80015f0:	681b      	ldr	r3, [r3, #0]
 80015f2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 80015f4:	4618      	mov	r0, r3
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
 8001608:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0;
 800160a:	2300      	movs	r3, #0
 800160c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8001614:	2b01      	cmp	r3, #1
 8001616:	d101      	bne.n	800161c <HAL_ADC_ConfigChannel+0x1c>
 8001618:	2302      	movs	r3, #2
 800161a:	e13a      	b.n	8001892 <HAL_ADC_ConfigChannel+0x292>
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	2201      	movs	r2, #1
 8001620:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if ((sConfig->Channel > ADC_CHANNEL_9) && (sConfig->Channel != ADC_INTERNAL_NONE))
 8001624:	683b      	ldr	r3, [r7, #0]
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	2b09      	cmp	r3, #9
 800162a:	d93a      	bls.n	80016a2 <HAL_ADC_ConfigChannel+0xa2>
 800162c:	683b      	ldr	r3, [r7, #0]
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8001634:	d035      	beq.n	80016a2 <HAL_ADC_ConfigChannel+0xa2>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	68d9      	ldr	r1, [r3, #12]
 800163c:	683b      	ldr	r3, [r7, #0]
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	b29b      	uxth	r3, r3
 8001642:	461a      	mov	r2, r3
 8001644:	4613      	mov	r3, r2
 8001646:	005b      	lsls	r3, r3, #1
 8001648:	4413      	add	r3, r2
 800164a:	3b1e      	subs	r3, #30
 800164c:	2207      	movs	r2, #7
 800164e:	fa02 f303 	lsl.w	r3, r2, r3
 8001652:	43da      	mvns	r2, r3
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	681b      	ldr	r3, [r3, #0]
 8001658:	400a      	ands	r2, r1
 800165a:	60da      	str	r2, [r3, #12]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800165c:	683b      	ldr	r3, [r7, #0]
 800165e:	681b      	ldr	r3, [r3, #0]
 8001660:	4a8f      	ldr	r2, [pc, #572]	@ (80018a0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001662:	4293      	cmp	r3, r2
 8001664:	d10a      	bne.n	800167c <HAL_ADC_ConfigChannel+0x7c>
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, ADC_CHANNEL_18);
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	68d9      	ldr	r1, [r3, #12]
 800166c:	683b      	ldr	r3, [r7, #0]
 800166e:	689b      	ldr	r3, [r3, #8]
 8001670:	061a      	lsls	r2, r3, #24
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	430a      	orrs	r2, r1
 8001678:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800167a:	e039      	b.n	80016f0 <HAL_ADC_ConfigChannel+0xf0>
    }
    else
    {
      /* Set the new sample time */
      hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	68d9      	ldr	r1, [r3, #12]
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	689a      	ldr	r2, [r3, #8]
 8001686:	683b      	ldr	r3, [r7, #0]
 8001688:	681b      	ldr	r3, [r3, #0]
 800168a:	b29b      	uxth	r3, r3
 800168c:	4618      	mov	r0, r3
 800168e:	4603      	mov	r3, r0
 8001690:	005b      	lsls	r3, r3, #1
 8001692:	4403      	add	r3, r0
 8001694:	3b1e      	subs	r3, #30
 8001696:	409a      	lsls	r2, r3
 8001698:	687b      	ldr	r3, [r7, #4]
 800169a:	681b      	ldr	r3, [r3, #0]
 800169c:	430a      	orrs	r2, r1
 800169e:	60da      	str	r2, [r3, #12]
    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80016a0:	e026      	b.n	80016f0 <HAL_ADC_ConfigChannel+0xf0>
    }
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	681b      	ldr	r3, [r3, #0]
 80016a6:	6919      	ldr	r1, [r3, #16]
 80016a8:	683b      	ldr	r3, [r7, #0]
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	b29b      	uxth	r3, r3
 80016ae:	461a      	mov	r2, r3
 80016b0:	4613      	mov	r3, r2
 80016b2:	005b      	lsls	r3, r3, #1
 80016b4:	4413      	add	r3, r2
 80016b6:	f003 031f 	and.w	r3, r3, #31
 80016ba:	2207      	movs	r2, #7
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	43da      	mvns	r2, r3
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	681b      	ldr	r3, [r3, #0]
 80016c6:	400a      	ands	r2, r1
 80016c8:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	681b      	ldr	r3, [r3, #0]
 80016ce:	6919      	ldr	r1, [r3, #16]
 80016d0:	683b      	ldr	r3, [r7, #0]
 80016d2:	689a      	ldr	r2, [r3, #8]
 80016d4:	683b      	ldr	r3, [r7, #0]
 80016d6:	681b      	ldr	r3, [r3, #0]
 80016d8:	b29b      	uxth	r3, r3
 80016da:	4618      	mov	r0, r3
 80016dc:	4603      	mov	r3, r0
 80016de:	005b      	lsls	r3, r3, #1
 80016e0:	4403      	add	r3, r0
 80016e2:	f003 031f 	and.w	r3, r3, #31
 80016e6:	409a      	lsls	r2, r3
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	430a      	orrs	r2, r1
 80016ee:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7)
 80016f0:	683b      	ldr	r3, [r7, #0]
 80016f2:	685b      	ldr	r3, [r3, #4]
 80016f4:	2b06      	cmp	r3, #6
 80016f6:	d824      	bhi.n	8001742 <HAL_ADC_ConfigChannel+0x142>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80016fe:	683b      	ldr	r3, [r7, #0]
 8001700:	685a      	ldr	r2, [r3, #4]
 8001702:	4613      	mov	r3, r2
 8001704:	009b      	lsls	r3, r3, #2
 8001706:	4413      	add	r3, r2
 8001708:	3b05      	subs	r3, #5
 800170a:	221f      	movs	r2, #31
 800170c:	fa02 f303 	lsl.w	r3, r2, r3
 8001710:	43da      	mvns	r2, r3
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	681b      	ldr	r3, [r3, #0]
 8001716:	400a      	ands	r2, r1
 8001718:	635a      	str	r2, [r3, #52]	@ 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8001720:	683b      	ldr	r3, [r7, #0]
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	b29b      	uxth	r3, r3
 8001726:	4618      	mov	r0, r3
 8001728:	683b      	ldr	r3, [r7, #0]
 800172a:	685a      	ldr	r2, [r3, #4]
 800172c:	4613      	mov	r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	4413      	add	r3, r2
 8001732:	3b05      	subs	r3, #5
 8001734:	fa00 f203 	lsl.w	r2, r0, r3
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	430a      	orrs	r2, r1
 800173e:	635a      	str	r2, [r3, #52]	@ 0x34
 8001740:	e04c      	b.n	80017dc <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13)
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	685b      	ldr	r3, [r3, #4]
 8001746:	2b0c      	cmp	r3, #12
 8001748:	d824      	bhi.n	8001794 <HAL_ADC_ConfigChannel+0x194>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	681b      	ldr	r3, [r3, #0]
 800174e:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001750:	683b      	ldr	r3, [r7, #0]
 8001752:	685a      	ldr	r2, [r3, #4]
 8001754:	4613      	mov	r3, r2
 8001756:	009b      	lsls	r3, r3, #2
 8001758:	4413      	add	r3, r2
 800175a:	3b23      	subs	r3, #35	@ 0x23
 800175c:	221f      	movs	r2, #31
 800175e:	fa02 f303 	lsl.w	r3, r2, r3
 8001762:	43da      	mvns	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	400a      	ands	r2, r1
 800176a:	631a      	str	r2, [r3, #48]	@ 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 800176c:	687b      	ldr	r3, [r7, #4]
 800176e:	681b      	ldr	r3, [r3, #0]
 8001770:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8001772:	683b      	ldr	r3, [r7, #0]
 8001774:	681b      	ldr	r3, [r3, #0]
 8001776:	b29b      	uxth	r3, r3
 8001778:	4618      	mov	r0, r3
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	685a      	ldr	r2, [r3, #4]
 800177e:	4613      	mov	r3, r2
 8001780:	009b      	lsls	r3, r3, #2
 8001782:	4413      	add	r3, r2
 8001784:	3b23      	subs	r3, #35	@ 0x23
 8001786:	fa00 f203 	lsl.w	r2, r0, r3
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	681b      	ldr	r3, [r3, #0]
 800178e:	430a      	orrs	r2, r1
 8001790:	631a      	str	r2, [r3, #48]	@ 0x30
 8001792:	e023      	b.n	80017dc <HAL_ADC_ConfigChannel+0x1dc>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8001794:	687b      	ldr	r3, [r7, #4]
 8001796:	681b      	ldr	r3, [r3, #0]
 8001798:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800179a:	683b      	ldr	r3, [r7, #0]
 800179c:	685a      	ldr	r2, [r3, #4]
 800179e:	4613      	mov	r3, r2
 80017a0:	009b      	lsls	r3, r3, #2
 80017a2:	4413      	add	r3, r2
 80017a4:	3b41      	subs	r3, #65	@ 0x41
 80017a6:	221f      	movs	r2, #31
 80017a8:	fa02 f303 	lsl.w	r3, r2, r3
 80017ac:	43da      	mvns	r2, r3
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	681b      	ldr	r3, [r3, #0]
 80017b2:	400a      	ands	r2, r1
 80017b4:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 80017bc:	683b      	ldr	r3, [r7, #0]
 80017be:	681b      	ldr	r3, [r3, #0]
 80017c0:	b29b      	uxth	r3, r3
 80017c2:	4618      	mov	r0, r3
 80017c4:	683b      	ldr	r3, [r7, #0]
 80017c6:	685a      	ldr	r2, [r3, #4]
 80017c8:	4613      	mov	r3, r2
 80017ca:	009b      	lsls	r3, r3, #2
 80017cc:	4413      	add	r3, r2
 80017ce:	3b41      	subs	r3, #65	@ 0x41
 80017d0:	fa00 f203 	lsl.w	r2, r0, r3
 80017d4:	687b      	ldr	r3, [r7, #4]
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	430a      	orrs	r2, r1
 80017da:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  /* if no internal channel selected */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_INTERNAL_NONE))
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	4a30      	ldr	r2, [pc, #192]	@ (80018a4 <HAL_ADC_ConfigChannel+0x2a4>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d10a      	bne.n	80017fc <HAL_ADC_ConfigChannel+0x1fc>
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80017ee:	d105      	bne.n	80017fc <HAL_ADC_ConfigChannel+0x1fc>
  {
    /* Disable the VBAT & TSVREFE channel*/
    ADC->CCR &= ~(ADC_CCR_VBATE | ADC_CCR_TSVREFE);
 80017f0:	4b2d      	ldr	r3, [pc, #180]	@ (80018a8 <HAL_ADC_ConfigChannel+0x2a8>)
 80017f2:	685b      	ldr	r3, [r3, #4]
 80017f4:	4a2c      	ldr	r2, [pc, #176]	@ (80018a8 <HAL_ADC_ConfigChannel+0x2a8>)
 80017f6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 80017fa:	6053      	str	r3, [r2, #4]
  }

  /* if ADC1 Channel_18 is selected enable VBAT Channel */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	4a28      	ldr	r2, [pc, #160]	@ (80018a4 <HAL_ADC_ConfigChannel+0x2a4>)
 8001802:	4293      	cmp	r3, r2
 8001804:	d10f      	bne.n	8001826 <HAL_ADC_ConfigChannel+0x226>
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	2b12      	cmp	r3, #18
 800180c:	d10b      	bne.n	8001826 <HAL_ADC_ConfigChannel+0x226>
  {
    /* Disable the TEMPSENSOR channel as it is multiplixed with the VBAT channel */
    ADC->CCR &= ~ADC_CCR_TSVREFE;
 800180e:	4b26      	ldr	r3, [pc, #152]	@ (80018a8 <HAL_ADC_ConfigChannel+0x2a8>)
 8001810:	685b      	ldr	r3, [r3, #4]
 8001812:	4a25      	ldr	r2, [pc, #148]	@ (80018a8 <HAL_ADC_ConfigChannel+0x2a8>)
 8001814:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 8001818:	6053      	str	r3, [r2, #4]

    /* Enable the VBAT channel*/
    ADC->CCR |= ADC_CCR_VBATE;
 800181a:	4b23      	ldr	r3, [pc, #140]	@ (80018a8 <HAL_ADC_ConfigChannel+0x2a8>)
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	4a22      	ldr	r2, [pc, #136]	@ (80018a8 <HAL_ADC_ConfigChannel+0x2a8>)
 8001820:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001824:	6053      	str	r3, [r2, #4]
  }
  
  /* if ADC1 Channel_18 or Channel_17 is selected enable TSVREFE Channel(Temperature sensor and VREFINT) */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8001826:	687b      	ldr	r3, [r7, #4]
 8001828:	681b      	ldr	r3, [r3, #0]
 800182a:	4a1e      	ldr	r2, [pc, #120]	@ (80018a4 <HAL_ADC_ConfigChannel+0x2a4>)
 800182c:	4293      	cmp	r3, r2
 800182e:	d12b      	bne.n	8001888 <HAL_ADC_ConfigChannel+0x288>
 8001830:	683b      	ldr	r3, [r7, #0]
 8001832:	681b      	ldr	r3, [r3, #0]
 8001834:	4a1a      	ldr	r2, [pc, #104]	@ (80018a0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001836:	4293      	cmp	r3, r2
 8001838:	d003      	beq.n	8001842 <HAL_ADC_ConfigChannel+0x242>
 800183a:	683b      	ldr	r3, [r7, #0]
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	2b11      	cmp	r3, #17
 8001840:	d122      	bne.n	8001888 <HAL_ADC_ConfigChannel+0x288>
  {
    /* Disable the VBAT channel as it is multiplixed with TEMPSENSOR channel */
    ADC->CCR &= ~ADC_CCR_VBATE;
 8001842:	4b19      	ldr	r3, [pc, #100]	@ (80018a8 <HAL_ADC_ConfigChannel+0x2a8>)
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	4a18      	ldr	r2, [pc, #96]	@ (80018a8 <HAL_ADC_ConfigChannel+0x2a8>)
 8001848:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 800184c:	6053      	str	r3, [r2, #4]

    /* Enable the TSVREFE channel*/
    ADC->CCR |= ADC_CCR_TSVREFE;
 800184e:	4b16      	ldr	r3, [pc, #88]	@ (80018a8 <HAL_ADC_ConfigChannel+0x2a8>)
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	4a15      	ldr	r2, [pc, #84]	@ (80018a8 <HAL_ADC_ConfigChannel+0x2a8>)
 8001854:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001858:	6053      	str	r3, [r2, #4]

    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	4a10      	ldr	r2, [pc, #64]	@ (80018a0 <HAL_ADC_ConfigChannel+0x2a0>)
 8001860:	4293      	cmp	r3, r2
 8001862:	d111      	bne.n	8001888 <HAL_ADC_ConfigChannel+0x288>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000));
 8001864:	4b11      	ldr	r3, [pc, #68]	@ (80018ac <HAL_ADC_ConfigChannel+0x2ac>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	4a11      	ldr	r2, [pc, #68]	@ (80018b0 <HAL_ADC_ConfigChannel+0x2b0>)
 800186a:	fba2 2303 	umull	r2, r3, r2, r3
 800186e:	0c9a      	lsrs	r2, r3, #18
 8001870:	4613      	mov	r3, r2
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	4413      	add	r3, r2
 8001876:	005b      	lsls	r3, r3, #1
 8001878:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 800187a:	e002      	b.n	8001882 <HAL_ADC_ConfigChannel+0x282>
      {
        counter--;
 800187c:	68fb      	ldr	r3, [r7, #12]
 800187e:	3b01      	subs	r3, #1
 8001880:	60fb      	str	r3, [r7, #12]
      while(counter != 0)
 8001882:	68fb      	ldr	r3, [r7, #12]
 8001884:	2b00      	cmp	r3, #0
 8001886:	d1f9      	bne.n	800187c <HAL_ADC_ConfigChannel+0x27c>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	2200      	movs	r2, #0
 800188c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  
  /* Return function status */
  return HAL_OK;
 8001890:	2300      	movs	r3, #0
}
 8001892:	4618      	mov	r0, r3
 8001894:	3714      	adds	r7, #20
 8001896:	46bd      	mov	sp, r7
 8001898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800189c:	4770      	bx	lr
 800189e:	bf00      	nop
 80018a0:	10000012 	.word	0x10000012
 80018a4:	40012000 	.word	0x40012000
 80018a8:	40012300 	.word	0x40012300
 80018ac:	20000000 	.word	0x20000000
 80018b0:	431bde83 	.word	0x431bde83

080018b4 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  /* Set ADC parameters */
  /* Set the ADC clock prescaler */
  ADC->CCR &= ~(ADC_CCR_ADCPRE);
 80018bc:	4b78      	ldr	r3, [pc, #480]	@ (8001aa0 <ADC_Init+0x1ec>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	4a77      	ldr	r2, [pc, #476]	@ (8001aa0 <ADC_Init+0x1ec>)
 80018c2:	f423 3340 	bic.w	r3, r3, #196608	@ 0x30000
 80018c6:	6053      	str	r3, [r2, #4]
  ADC->CCR |=  hadc->Init.ClockPrescaler;
 80018c8:	4b75      	ldr	r3, [pc, #468]	@ (8001aa0 <ADC_Init+0x1ec>)
 80018ca:	685a      	ldr	r2, [r3, #4]
 80018cc:	687b      	ldr	r3, [r7, #4]
 80018ce:	685b      	ldr	r3, [r3, #4]
 80018d0:	4973      	ldr	r1, [pc, #460]	@ (8001aa0 <ADC_Init+0x1ec>)
 80018d2:	4313      	orrs	r3, r2
 80018d4:	604b      	str	r3, [r1, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	685a      	ldr	r2, [r3, #4]
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80018e4:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	681b      	ldr	r3, [r3, #0]
 80018ea:	6859      	ldr	r1, [r3, #4]
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	691b      	ldr	r3, [r3, #16]
 80018f0:	021a      	lsls	r2, r3, #8
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	430a      	orrs	r2, r1
 80018f8:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 80018fa:	687b      	ldr	r3, [r7, #4]
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	685a      	ldr	r2, [r3, #4]
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8001908:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	681b      	ldr	r3, [r3, #0]
 800190e:	6859      	ldr	r1, [r3, #4]
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	689a      	ldr	r2, [r3, #8]
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	430a      	orrs	r2, r1
 800191a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	681b      	ldr	r3, [r3, #0]
 8001920:	689a      	ldr	r2, [r3, #8]
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800192a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	6899      	ldr	r1, [r3, #8]
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	68da      	ldr	r2, [r3, #12]
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	430a      	orrs	r2, r1
 800193c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001942:	4a58      	ldr	r2, [pc, #352]	@ (8001aa4 <ADC_Init+0x1f0>)
 8001944:	4293      	cmp	r3, r2
 8001946:	d022      	beq.n	800198e <ADC_Init+0xda>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8001948:	687b      	ldr	r3, [r7, #4]
 800194a:	681b      	ldr	r3, [r3, #0]
 800194c:	689a      	ldr	r2, [r3, #8]
 800194e:	687b      	ldr	r3, [r7, #4]
 8001950:	681b      	ldr	r3, [r3, #0]
 8001952:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8001956:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	6899      	ldr	r1, [r3, #8]
 800195e:	687b      	ldr	r3, [r7, #4]
 8001960:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	430a      	orrs	r2, r1
 8001968:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	689a      	ldr	r2, [r3, #8]
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8001978:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	6899      	ldr	r1, [r3, #8]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001984:	687b      	ldr	r3, [r7, #4]
 8001986:	681b      	ldr	r3, [r3, #0]
 8001988:	430a      	orrs	r2, r1
 800198a:	609a      	str	r2, [r3, #8]
 800198c:	e00f      	b.n	80019ae <ADC_Init+0xfa>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800198e:	687b      	ldr	r3, [r7, #4]
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	689a      	ldr	r2, [r3, #8]
 8001994:	687b      	ldr	r3, [r7, #4]
 8001996:	681b      	ldr	r3, [r3, #0]
 8001998:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 800199c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	689a      	ldr	r2, [r3, #8]
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80019ac:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	689a      	ldr	r2, [r3, #8]
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f022 0202 	bic.w	r2, r2, #2
 80019bc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	681b      	ldr	r3, [r3, #0]
 80019c2:	6899      	ldr	r1, [r3, #8]
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	699b      	ldr	r3, [r3, #24]
 80019c8:	005a      	lsls	r2, r3, #1
 80019ca:	687b      	ldr	r3, [r7, #4]
 80019cc:	681b      	ldr	r3, [r3, #0]
 80019ce:	430a      	orrs	r2, r1
 80019d0:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 80019d2:	687b      	ldr	r3, [r7, #4]
 80019d4:	f893 3020 	ldrb.w	r3, [r3, #32]
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d01b      	beq.n	8001a14 <ADC_Init+0x160>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	685a      	ldr	r2, [r3, #4]
 80019e2:	687b      	ldr	r3, [r7, #4]
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80019ea:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 80019ec:	687b      	ldr	r3, [r7, #4]
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	685a      	ldr	r2, [r3, #4]
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 80019fa:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 80019fc:	687b      	ldr	r3, [r7, #4]
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	6859      	ldr	r1, [r3, #4]
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001a06:	3b01      	subs	r3, #1
 8001a08:	035a      	lsls	r2, r3, #13
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	430a      	orrs	r2, r1
 8001a10:	605a      	str	r2, [r3, #4]
 8001a12:	e007      	b.n	8001a24 <ADC_Init+0x170>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	685a      	ldr	r2, [r3, #4]
 8001a1a:	687b      	ldr	r3, [r7, #4]
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001a22:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8001a24:	687b      	ldr	r3, [r7, #4]
 8001a26:	681b      	ldr	r3, [r3, #0]
 8001a28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001a2a:	687b      	ldr	r3, [r7, #4]
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8001a32:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	681b      	ldr	r3, [r3, #0]
 8001a38:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	69db      	ldr	r3, [r3, #28]
 8001a3e:	3b01      	subs	r3, #1
 8001a40:	051a      	lsls	r2, r3, #20
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	430a      	orrs	r2, r1
 8001a48:	62da      	str	r2, [r3, #44]	@ 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	689a      	ldr	r2, [r3, #8]
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001a58:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	6899      	ldr	r1, [r3, #8]
 8001a60:	687b      	ldr	r3, [r7, #4]
 8001a62:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8001a66:	025a      	lsls	r2, r3, #9
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	430a      	orrs	r2, r1
 8001a6e:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	689a      	ldr	r2, [r3, #8]
 8001a76:	687b      	ldr	r3, [r7, #4]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001a7e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	6899      	ldr	r1, [r3, #8]
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	695b      	ldr	r3, [r3, #20]
 8001a8a:	029a      	lsls	r2, r3, #10
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	430a      	orrs	r2, r1
 8001a92:	609a      	str	r2, [r3, #8]
}
 8001a94:	bf00      	nop
 8001a96:	370c      	adds	r7, #12
 8001a98:	46bd      	mov	sp, r7
 8001a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a9e:	4770      	bx	lr
 8001aa0:	40012300 	.word	0x40012300
 8001aa4:	0f000001 	.word	0x0f000001

08001aa8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001aa8:	b480      	push	{r7}
 8001aaa:	b085      	sub	sp, #20
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	f003 0307 	and.w	r3, r3, #7
 8001ab6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ab8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ae8 <__NVIC_SetPriorityGrouping+0x40>)
 8001aba:	68db      	ldr	r3, [r3, #12]
 8001abc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001abe:	68ba      	ldr	r2, [r7, #8]
 8001ac0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001ac8:	68fb      	ldr	r3, [r7, #12]
 8001aca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001acc:	68bb      	ldr	r3, [r7, #8]
 8001ace:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001ad0:	4b06      	ldr	r3, [pc, #24]	@ (8001aec <__NVIC_SetPriorityGrouping+0x44>)
 8001ad2:	4313      	orrs	r3, r2
 8001ad4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001ad6:	4a04      	ldr	r2, [pc, #16]	@ (8001ae8 <__NVIC_SetPriorityGrouping+0x40>)
 8001ad8:	68bb      	ldr	r3, [r7, #8]
 8001ada:	60d3      	str	r3, [r2, #12]
}
 8001adc:	bf00      	nop
 8001ade:	3714      	adds	r7, #20
 8001ae0:	46bd      	mov	sp, r7
 8001ae2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae6:	4770      	bx	lr
 8001ae8:	e000ed00 	.word	0xe000ed00
 8001aec:	05fa0000 	.word	0x05fa0000

08001af0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001af0:	b480      	push	{r7}
 8001af2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001af4:	4b04      	ldr	r3, [pc, #16]	@ (8001b08 <__NVIC_GetPriorityGrouping+0x18>)
 8001af6:	68db      	ldr	r3, [r3, #12]
 8001af8:	0a1b      	lsrs	r3, r3, #8
 8001afa:	f003 0307 	and.w	r3, r3, #7
}
 8001afe:	4618      	mov	r0, r3
 8001b00:	46bd      	mov	sp, r7
 8001b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b06:	4770      	bx	lr
 8001b08:	e000ed00 	.word	0xe000ed00

08001b0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	4603      	mov	r3, r0
 8001b14:	6039      	str	r1, [r7, #0]
 8001b16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	db0a      	blt.n	8001b36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b20:	683b      	ldr	r3, [r7, #0]
 8001b22:	b2da      	uxtb	r2, r3
 8001b24:	490c      	ldr	r1, [pc, #48]	@ (8001b58 <__NVIC_SetPriority+0x4c>)
 8001b26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001b2a:	0112      	lsls	r2, r2, #4
 8001b2c:	b2d2      	uxtb	r2, r2
 8001b2e:	440b      	add	r3, r1
 8001b30:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001b34:	e00a      	b.n	8001b4c <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001b36:	683b      	ldr	r3, [r7, #0]
 8001b38:	b2da      	uxtb	r2, r3
 8001b3a:	4908      	ldr	r1, [pc, #32]	@ (8001b5c <__NVIC_SetPriority+0x50>)
 8001b3c:	79fb      	ldrb	r3, [r7, #7]
 8001b3e:	f003 030f 	and.w	r3, r3, #15
 8001b42:	3b04      	subs	r3, #4
 8001b44:	0112      	lsls	r2, r2, #4
 8001b46:	b2d2      	uxtb	r2, r2
 8001b48:	440b      	add	r3, r1
 8001b4a:	761a      	strb	r2, [r3, #24]
}
 8001b4c:	bf00      	nop
 8001b4e:	370c      	adds	r7, #12
 8001b50:	46bd      	mov	sp, r7
 8001b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b56:	4770      	bx	lr
 8001b58:	e000e100 	.word	0xe000e100
 8001b5c:	e000ed00 	.word	0xe000ed00

08001b60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b089      	sub	sp, #36	@ 0x24
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	60f8      	str	r0, [r7, #12]
 8001b68:	60b9      	str	r1, [r7, #8]
 8001b6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001b6c:	68fb      	ldr	r3, [r7, #12]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001b74:	69fb      	ldr	r3, [r7, #28]
 8001b76:	f1c3 0307 	rsb	r3, r3, #7
 8001b7a:	2b04      	cmp	r3, #4
 8001b7c:	bf28      	it	cs
 8001b7e:	2304      	movcs	r3, #4
 8001b80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001b82:	69fb      	ldr	r3, [r7, #28]
 8001b84:	3304      	adds	r3, #4
 8001b86:	2b06      	cmp	r3, #6
 8001b88:	d902      	bls.n	8001b90 <NVIC_EncodePriority+0x30>
 8001b8a:	69fb      	ldr	r3, [r7, #28]
 8001b8c:	3b03      	subs	r3, #3
 8001b8e:	e000      	b.n	8001b92 <NVIC_EncodePriority+0x32>
 8001b90:	2300      	movs	r3, #0
 8001b92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001b94:	f04f 32ff 	mov.w	r2, #4294967295
 8001b98:	69bb      	ldr	r3, [r7, #24]
 8001b9a:	fa02 f303 	lsl.w	r3, r2, r3
 8001b9e:	43da      	mvns	r2, r3
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	401a      	ands	r2, r3
 8001ba4:	697b      	ldr	r3, [r7, #20]
 8001ba6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ba8:	f04f 31ff 	mov.w	r1, #4294967295
 8001bac:	697b      	ldr	r3, [r7, #20]
 8001bae:	fa01 f303 	lsl.w	r3, r1, r3
 8001bb2:	43d9      	mvns	r1, r3
 8001bb4:	687b      	ldr	r3, [r7, #4]
 8001bb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001bb8:	4313      	orrs	r3, r2
         );
}
 8001bba:	4618      	mov	r0, r3
 8001bbc:	3724      	adds	r7, #36	@ 0x24
 8001bbe:	46bd      	mov	sp, r7
 8001bc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bc4:	4770      	bx	lr
	...

08001bc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001bc8:	b580      	push	{r7, lr}
 8001bca:	b082      	sub	sp, #8
 8001bcc:	af00      	add	r7, sp, #0
 8001bce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	3b01      	subs	r3, #1
 8001bd4:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001bd8:	d301      	bcc.n	8001bde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001bda:	2301      	movs	r3, #1
 8001bdc:	e00f      	b.n	8001bfe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001bde:	4a0a      	ldr	r2, [pc, #40]	@ (8001c08 <SysTick_Config+0x40>)
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	3b01      	subs	r3, #1
 8001be4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001be6:	210f      	movs	r1, #15
 8001be8:	f04f 30ff 	mov.w	r0, #4294967295
 8001bec:	f7ff ff8e 	bl	8001b0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001bf0:	4b05      	ldr	r3, [pc, #20]	@ (8001c08 <SysTick_Config+0x40>)
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001bf6:	4b04      	ldr	r3, [pc, #16]	@ (8001c08 <SysTick_Config+0x40>)
 8001bf8:	2207      	movs	r2, #7
 8001bfa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001bfc:	2300      	movs	r3, #0
}
 8001bfe:	4618      	mov	r0, r3
 8001c00:	3708      	adds	r7, #8
 8001c02:	46bd      	mov	sp, r7
 8001c04:	bd80      	pop	{r7, pc}
 8001c06:	bf00      	nop
 8001c08:	e000e010 	.word	0xe000e010

08001c0c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c0c:	b580      	push	{r7, lr}
 8001c0e:	b082      	sub	sp, #8
 8001c10:	af00      	add	r7, sp, #0
 8001c12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c14:	6878      	ldr	r0, [r7, #4]
 8001c16:	f7ff ff47 	bl	8001aa8 <__NVIC_SetPriorityGrouping>
}
 8001c1a:	bf00      	nop
 8001c1c:	3708      	adds	r7, #8
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}

08001c22 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001c22:	b580      	push	{r7, lr}
 8001c24:	b086      	sub	sp, #24
 8001c26:	af00      	add	r7, sp, #0
 8001c28:	4603      	mov	r3, r0
 8001c2a:	60b9      	str	r1, [r7, #8]
 8001c2c:	607a      	str	r2, [r7, #4]
 8001c2e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8001c30:	2300      	movs	r3, #0
 8001c32:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001c34:	f7ff ff5c 	bl	8001af0 <__NVIC_GetPriorityGrouping>
 8001c38:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	68b9      	ldr	r1, [r7, #8]
 8001c3e:	6978      	ldr	r0, [r7, #20]
 8001c40:	f7ff ff8e 	bl	8001b60 <NVIC_EncodePriority>
 8001c44:	4602      	mov	r2, r0
 8001c46:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001c4a:	4611      	mov	r1, r2
 8001c4c:	4618      	mov	r0, r3
 8001c4e:	f7ff ff5d 	bl	8001b0c <__NVIC_SetPriority>
}
 8001c52:	bf00      	nop
 8001c54:	3718      	adds	r7, #24
 8001c56:	46bd      	mov	sp, r7
 8001c58:	bd80      	pop	{r7, pc}

08001c5a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001c5a:	b580      	push	{r7, lr}
 8001c5c:	b082      	sub	sp, #8
 8001c5e:	af00      	add	r7, sp, #0
 8001c60:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001c62:	6878      	ldr	r0, [r7, #4]
 8001c64:	f7ff ffb0 	bl	8001bc8 <SysTick_Config>
 8001c68:	4603      	mov	r3, r0
}
 8001c6a:	4618      	mov	r0, r3
 8001c6c:	3708      	adds	r7, #8
 8001c6e:	46bd      	mov	sp, r7
 8001c70:	bd80      	pop	{r7, pc}
	...

08001c74 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b089      	sub	sp, #36	@ 0x24
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
 8001c7c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 8001c82:	2300      	movs	r3, #0
 8001c84:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8001c86:	2300      	movs	r3, #0
 8001c88:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8001c8a:	2300      	movs	r3, #0
 8001c8c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8001c8e:	2300      	movs	r3, #0
 8001c90:	61fb      	str	r3, [r7, #28]
 8001c92:	e175      	b.n	8001f80 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 8001c94:	2201      	movs	r2, #1
 8001c96:	69fb      	ldr	r3, [r7, #28]
 8001c98:	fa02 f303 	lsl.w	r3, r2, r3
 8001c9c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	681b      	ldr	r3, [r3, #0]
 8001ca2:	697a      	ldr	r2, [r7, #20]
 8001ca4:	4013      	ands	r3, r2
 8001ca6:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8001ca8:	693a      	ldr	r2, [r7, #16]
 8001caa:	697b      	ldr	r3, [r7, #20]
 8001cac:	429a      	cmp	r2, r3
 8001cae:	f040 8164 	bne.w	8001f7a <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001cb2:	683b      	ldr	r3, [r7, #0]
 8001cb4:	685b      	ldr	r3, [r3, #4]
 8001cb6:	f003 0303 	and.w	r3, r3, #3
 8001cba:	2b01      	cmp	r3, #1
 8001cbc:	d005      	beq.n	8001cca <HAL_GPIO_Init+0x56>
 8001cbe:	683b      	ldr	r3, [r7, #0]
 8001cc0:	685b      	ldr	r3, [r3, #4]
 8001cc2:	f003 0303 	and.w	r3, r3, #3
 8001cc6:	2b02      	cmp	r3, #2
 8001cc8:	d130      	bne.n	8001d2c <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	689b      	ldr	r3, [r3, #8]
 8001cce:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001cd0:	69fb      	ldr	r3, [r7, #28]
 8001cd2:	005b      	lsls	r3, r3, #1
 8001cd4:	2203      	movs	r2, #3
 8001cd6:	fa02 f303 	lsl.w	r3, r2, r3
 8001cda:	43db      	mvns	r3, r3
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	4013      	ands	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 8001ce2:	683b      	ldr	r3, [r7, #0]
 8001ce4:	68da      	ldr	r2, [r3, #12]
 8001ce6:	69fb      	ldr	r3, [r7, #28]
 8001ce8:	005b      	lsls	r3, r3, #1
 8001cea:	fa02 f303 	lsl.w	r3, r2, r3
 8001cee:	69ba      	ldr	r2, [r7, #24]
 8001cf0:	4313      	orrs	r3, r2
 8001cf2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	69ba      	ldr	r2, [r7, #24]
 8001cf8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cfa:	687b      	ldr	r3, [r7, #4]
 8001cfc:	685b      	ldr	r3, [r3, #4]
 8001cfe:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001d00:	2201      	movs	r2, #1
 8001d02:	69fb      	ldr	r3, [r7, #28]
 8001d04:	fa02 f303 	lsl.w	r3, r2, r3
 8001d08:	43db      	mvns	r3, r3
 8001d0a:	69ba      	ldr	r2, [r7, #24]
 8001d0c:	4013      	ands	r3, r2
 8001d0e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d10:	683b      	ldr	r3, [r7, #0]
 8001d12:	685b      	ldr	r3, [r3, #4]
 8001d14:	091b      	lsrs	r3, r3, #4
 8001d16:	f003 0201 	and.w	r2, r3, #1
 8001d1a:	69fb      	ldr	r3, [r7, #28]
 8001d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d20:	69ba      	ldr	r2, [r7, #24]
 8001d22:	4313      	orrs	r3, r2
 8001d24:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	69ba      	ldr	r2, [r7, #24]
 8001d2a:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d2c:	683b      	ldr	r3, [r7, #0]
 8001d2e:	685b      	ldr	r3, [r3, #4]
 8001d30:	f003 0303 	and.w	r3, r3, #3
 8001d34:	2b03      	cmp	r3, #3
 8001d36:	d017      	beq.n	8001d68 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001d38:	687b      	ldr	r3, [r7, #4]
 8001d3a:	68db      	ldr	r3, [r3, #12]
 8001d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	005b      	lsls	r3, r3, #1
 8001d42:	2203      	movs	r2, #3
 8001d44:	fa02 f303 	lsl.w	r3, r2, r3
 8001d48:	43db      	mvns	r3, r3
 8001d4a:	69ba      	ldr	r2, [r7, #24]
 8001d4c:	4013      	ands	r3, r2
 8001d4e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 8001d50:	683b      	ldr	r3, [r7, #0]
 8001d52:	689a      	ldr	r2, [r3, #8]
 8001d54:	69fb      	ldr	r3, [r7, #28]
 8001d56:	005b      	lsls	r3, r3, #1
 8001d58:	fa02 f303 	lsl.w	r3, r2, r3
 8001d5c:	69ba      	ldr	r2, [r7, #24]
 8001d5e:	4313      	orrs	r3, r2
 8001d60:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d62:	687b      	ldr	r3, [r7, #4]
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f003 0303 	and.w	r3, r3, #3
 8001d70:	2b02      	cmp	r3, #2
 8001d72:	d123      	bne.n	8001dbc <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 8001d74:	69fb      	ldr	r3, [r7, #28]
 8001d76:	08da      	lsrs	r2, r3, #3
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	3208      	adds	r2, #8
 8001d7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d80:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 8001d82:	69fb      	ldr	r3, [r7, #28]
 8001d84:	f003 0307 	and.w	r3, r3, #7
 8001d88:	009b      	lsls	r3, r3, #2
 8001d8a:	220f      	movs	r2, #15
 8001d8c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d90:	43db      	mvns	r3, r3
 8001d92:	69ba      	ldr	r2, [r7, #24]
 8001d94:	4013      	ands	r3, r2
 8001d96:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8001d98:	683b      	ldr	r3, [r7, #0]
 8001d9a:	691a      	ldr	r2, [r3, #16]
 8001d9c:	69fb      	ldr	r3, [r7, #28]
 8001d9e:	f003 0307 	and.w	r3, r3, #7
 8001da2:	009b      	lsls	r3, r3, #2
 8001da4:	fa02 f303 	lsl.w	r3, r2, r3
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	4313      	orrs	r3, r2
 8001dac:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	08da      	lsrs	r2, r3, #3
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	3208      	adds	r2, #8
 8001db6:	69b9      	ldr	r1, [r7, #24]
 8001db8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 8001dc2:	69fb      	ldr	r3, [r7, #28]
 8001dc4:	005b      	lsls	r3, r3, #1
 8001dc6:	2203      	movs	r2, #3
 8001dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dcc:	43db      	mvns	r3, r3
 8001dce:	69ba      	ldr	r2, [r7, #24]
 8001dd0:	4013      	ands	r3, r2
 8001dd2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001dd4:	683b      	ldr	r3, [r7, #0]
 8001dd6:	685b      	ldr	r3, [r3, #4]
 8001dd8:	f003 0203 	and.w	r2, r3, #3
 8001ddc:	69fb      	ldr	r3, [r7, #28]
 8001dde:	005b      	lsls	r3, r3, #1
 8001de0:	fa02 f303 	lsl.w	r3, r2, r3
 8001de4:	69ba      	ldr	r2, [r7, #24]
 8001de6:	4313      	orrs	r3, r2
 8001de8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001dea:	687b      	ldr	r3, [r7, #4]
 8001dec:	69ba      	ldr	r2, [r7, #24]
 8001dee:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001df0:	683b      	ldr	r3, [r7, #0]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001df8:	2b00      	cmp	r3, #0
 8001dfa:	f000 80be 	beq.w	8001f7a <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dfe:	4b66      	ldr	r3, [pc, #408]	@ (8001f98 <HAL_GPIO_Init+0x324>)
 8001e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e02:	4a65      	ldr	r2, [pc, #404]	@ (8001f98 <HAL_GPIO_Init+0x324>)
 8001e04:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e08:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e0a:	4b63      	ldr	r3, [pc, #396]	@ (8001f98 <HAL_GPIO_Init+0x324>)
 8001e0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e12:	60fb      	str	r3, [r7, #12]
 8001e14:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 8001e16:	4a61      	ldr	r2, [pc, #388]	@ (8001f9c <HAL_GPIO_Init+0x328>)
 8001e18:	69fb      	ldr	r3, [r7, #28]
 8001e1a:	089b      	lsrs	r3, r3, #2
 8001e1c:	3302      	adds	r3, #2
 8001e1e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e22:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 8001e24:	69fb      	ldr	r3, [r7, #28]
 8001e26:	f003 0303 	and.w	r3, r3, #3
 8001e2a:	009b      	lsls	r3, r3, #2
 8001e2c:	220f      	movs	r2, #15
 8001e2e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e32:	43db      	mvns	r3, r3
 8001e34:	69ba      	ldr	r2, [r7, #24]
 8001e36:	4013      	ands	r3, r2
 8001e38:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	4a58      	ldr	r2, [pc, #352]	@ (8001fa0 <HAL_GPIO_Init+0x32c>)
 8001e3e:	4293      	cmp	r3, r2
 8001e40:	d037      	beq.n	8001eb2 <HAL_GPIO_Init+0x23e>
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	4a57      	ldr	r2, [pc, #348]	@ (8001fa4 <HAL_GPIO_Init+0x330>)
 8001e46:	4293      	cmp	r3, r2
 8001e48:	d031      	beq.n	8001eae <HAL_GPIO_Init+0x23a>
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	4a56      	ldr	r2, [pc, #344]	@ (8001fa8 <HAL_GPIO_Init+0x334>)
 8001e4e:	4293      	cmp	r3, r2
 8001e50:	d02b      	beq.n	8001eaa <HAL_GPIO_Init+0x236>
 8001e52:	687b      	ldr	r3, [r7, #4]
 8001e54:	4a55      	ldr	r2, [pc, #340]	@ (8001fac <HAL_GPIO_Init+0x338>)
 8001e56:	4293      	cmp	r3, r2
 8001e58:	d025      	beq.n	8001ea6 <HAL_GPIO_Init+0x232>
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	4a54      	ldr	r2, [pc, #336]	@ (8001fb0 <HAL_GPIO_Init+0x33c>)
 8001e5e:	4293      	cmp	r3, r2
 8001e60:	d01f      	beq.n	8001ea2 <HAL_GPIO_Init+0x22e>
 8001e62:	687b      	ldr	r3, [r7, #4]
 8001e64:	4a53      	ldr	r2, [pc, #332]	@ (8001fb4 <HAL_GPIO_Init+0x340>)
 8001e66:	4293      	cmp	r3, r2
 8001e68:	d019      	beq.n	8001e9e <HAL_GPIO_Init+0x22a>
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	4a52      	ldr	r2, [pc, #328]	@ (8001fb8 <HAL_GPIO_Init+0x344>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d013      	beq.n	8001e9a <HAL_GPIO_Init+0x226>
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	4a51      	ldr	r2, [pc, #324]	@ (8001fbc <HAL_GPIO_Init+0x348>)
 8001e76:	4293      	cmp	r3, r2
 8001e78:	d00d      	beq.n	8001e96 <HAL_GPIO_Init+0x222>
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	4a50      	ldr	r2, [pc, #320]	@ (8001fc0 <HAL_GPIO_Init+0x34c>)
 8001e7e:	4293      	cmp	r3, r2
 8001e80:	d007      	beq.n	8001e92 <HAL_GPIO_Init+0x21e>
 8001e82:	687b      	ldr	r3, [r7, #4]
 8001e84:	4a4f      	ldr	r2, [pc, #316]	@ (8001fc4 <HAL_GPIO_Init+0x350>)
 8001e86:	4293      	cmp	r3, r2
 8001e88:	d101      	bne.n	8001e8e <HAL_GPIO_Init+0x21a>
 8001e8a:	2309      	movs	r3, #9
 8001e8c:	e012      	b.n	8001eb4 <HAL_GPIO_Init+0x240>
 8001e8e:	230a      	movs	r3, #10
 8001e90:	e010      	b.n	8001eb4 <HAL_GPIO_Init+0x240>
 8001e92:	2308      	movs	r3, #8
 8001e94:	e00e      	b.n	8001eb4 <HAL_GPIO_Init+0x240>
 8001e96:	2307      	movs	r3, #7
 8001e98:	e00c      	b.n	8001eb4 <HAL_GPIO_Init+0x240>
 8001e9a:	2306      	movs	r3, #6
 8001e9c:	e00a      	b.n	8001eb4 <HAL_GPIO_Init+0x240>
 8001e9e:	2305      	movs	r3, #5
 8001ea0:	e008      	b.n	8001eb4 <HAL_GPIO_Init+0x240>
 8001ea2:	2304      	movs	r3, #4
 8001ea4:	e006      	b.n	8001eb4 <HAL_GPIO_Init+0x240>
 8001ea6:	2303      	movs	r3, #3
 8001ea8:	e004      	b.n	8001eb4 <HAL_GPIO_Init+0x240>
 8001eaa:	2302      	movs	r3, #2
 8001eac:	e002      	b.n	8001eb4 <HAL_GPIO_Init+0x240>
 8001eae:	2301      	movs	r3, #1
 8001eb0:	e000      	b.n	8001eb4 <HAL_GPIO_Init+0x240>
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	69fa      	ldr	r2, [r7, #28]
 8001eb6:	f002 0203 	and.w	r2, r2, #3
 8001eba:	0092      	lsls	r2, r2, #2
 8001ebc:	4093      	lsls	r3, r2
 8001ebe:	69ba      	ldr	r2, [r7, #24]
 8001ec0:	4313      	orrs	r3, r2
 8001ec2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 8001ec4:	4935      	ldr	r1, [pc, #212]	@ (8001f9c <HAL_GPIO_Init+0x328>)
 8001ec6:	69fb      	ldr	r3, [r7, #28]
 8001ec8:	089b      	lsrs	r3, r3, #2
 8001eca:	3302      	adds	r3, #2
 8001ecc:	69ba      	ldr	r2, [r7, #24]
 8001ece:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001ed2:	4b3d      	ldr	r3, [pc, #244]	@ (8001fc8 <HAL_GPIO_Init+0x354>)
 8001ed4:	689b      	ldr	r3, [r3, #8]
 8001ed6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ed8:	693b      	ldr	r3, [r7, #16]
 8001eda:	43db      	mvns	r3, r3
 8001edc:	69ba      	ldr	r2, [r7, #24]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001ee2:	683b      	ldr	r3, [r7, #0]
 8001ee4:	685b      	ldr	r3, [r3, #4]
 8001ee6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d003      	beq.n	8001ef6 <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8001eee:	69ba      	ldr	r2, [r7, #24]
 8001ef0:	693b      	ldr	r3, [r7, #16]
 8001ef2:	4313      	orrs	r3, r2
 8001ef4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001ef6:	4a34      	ldr	r2, [pc, #208]	@ (8001fc8 <HAL_GPIO_Init+0x354>)
 8001ef8:	69bb      	ldr	r3, [r7, #24]
 8001efa:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001efc:	4b32      	ldr	r3, [pc, #200]	@ (8001fc8 <HAL_GPIO_Init+0x354>)
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	43db      	mvns	r3, r3
 8001f06:	69ba      	ldr	r2, [r7, #24]
 8001f08:	4013      	ands	r3, r2
 8001f0a:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	685b      	ldr	r3, [r3, #4]
 8001f10:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f14:	2b00      	cmp	r3, #0
 8001f16:	d003      	beq.n	8001f20 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 8001f18:	69ba      	ldr	r2, [r7, #24]
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	4313      	orrs	r3, r2
 8001f1e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001f20:	4a29      	ldr	r2, [pc, #164]	@ (8001fc8 <HAL_GPIO_Init+0x354>)
 8001f22:	69bb      	ldr	r3, [r7, #24]
 8001f24:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001f26:	4b28      	ldr	r3, [pc, #160]	@ (8001fc8 <HAL_GPIO_Init+0x354>)
 8001f28:	685b      	ldr	r3, [r3, #4]
 8001f2a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	43db      	mvns	r3, r3
 8001f30:	69ba      	ldr	r2, [r7, #24]
 8001f32:	4013      	ands	r3, r2
 8001f34:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8001f36:	683b      	ldr	r3, [r7, #0]
 8001f38:	685b      	ldr	r3, [r3, #4]
 8001f3a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d003      	beq.n	8001f4a <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 8001f42:	69ba      	ldr	r2, [r7, #24]
 8001f44:	693b      	ldr	r3, [r7, #16]
 8001f46:	4313      	orrs	r3, r2
 8001f48:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001f4a:	4a1f      	ldr	r2, [pc, #124]	@ (8001fc8 <HAL_GPIO_Init+0x354>)
 8001f4c:	69bb      	ldr	r3, [r7, #24]
 8001f4e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001f50:	4b1d      	ldr	r3, [pc, #116]	@ (8001fc8 <HAL_GPIO_Init+0x354>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001f56:	693b      	ldr	r3, [r7, #16]
 8001f58:	43db      	mvns	r3, r3
 8001f5a:	69ba      	ldr	r2, [r7, #24]
 8001f5c:	4013      	ands	r3, r2
 8001f5e:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001f60:	683b      	ldr	r3, [r7, #0]
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001f68:	2b00      	cmp	r3, #0
 8001f6a:	d003      	beq.n	8001f74 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8001f6c:	69ba      	ldr	r2, [r7, #24]
 8001f6e:	693b      	ldr	r3, [r7, #16]
 8001f70:	4313      	orrs	r3, r2
 8001f72:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f74:	4a14      	ldr	r2, [pc, #80]	@ (8001fc8 <HAL_GPIO_Init+0x354>)
 8001f76:	69bb      	ldr	r3, [r7, #24]
 8001f78:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8001f7a:	69fb      	ldr	r3, [r7, #28]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	61fb      	str	r3, [r7, #28]
 8001f80:	69fb      	ldr	r3, [r7, #28]
 8001f82:	2b0f      	cmp	r3, #15
 8001f84:	f67f ae86 	bls.w	8001c94 <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8001f88:	bf00      	nop
 8001f8a:	bf00      	nop
 8001f8c:	3724      	adds	r7, #36	@ 0x24
 8001f8e:	46bd      	mov	sp, r7
 8001f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f94:	4770      	bx	lr
 8001f96:	bf00      	nop
 8001f98:	40023800 	.word	0x40023800
 8001f9c:	40013800 	.word	0x40013800
 8001fa0:	40020000 	.word	0x40020000
 8001fa4:	40020400 	.word	0x40020400
 8001fa8:	40020800 	.word	0x40020800
 8001fac:	40020c00 	.word	0x40020c00
 8001fb0:	40021000 	.word	0x40021000
 8001fb4:	40021400 	.word	0x40021400
 8001fb8:	40021800 	.word	0x40021800
 8001fbc:	40021c00 	.word	0x40021c00
 8001fc0:	40022000 	.word	0x40022000
 8001fc4:	40022400 	.word	0x40022400
 8001fc8:	40013c00 	.word	0x40013c00

08001fcc <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001fcc:	b480      	push	{r7}
 8001fce:	b083      	sub	sp, #12
 8001fd0:	af00      	add	r7, sp, #0
 8001fd2:	6078      	str	r0, [r7, #4]
 8001fd4:	460b      	mov	r3, r1
 8001fd6:	807b      	strh	r3, [r7, #2]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001fdc:	787b      	ldrb	r3, [r7, #1]
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	d003      	beq.n	8001fea <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001fe2:	887a      	ldrh	r2, [r7, #2]
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8001fe8:	e003      	b.n	8001ff2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8001fea:	887b      	ldrh	r3, [r7, #2]
 8001fec:	041a      	lsls	r2, r3, #16
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	619a      	str	r2, [r3, #24]
}
 8001ff2:	bf00      	nop
 8001ff4:	370c      	adds	r7, #12
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffc:	4770      	bx	lr
	...

08002000 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b086      	sub	sp, #24
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8002008:	2300      	movs	r3, #0
 800200a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	2b00      	cmp	r3, #0
 8002010:	d101      	bne.n	8002016 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8002012:	2301      	movs	r3, #1
 8002014:	e29b      	b.n	800254e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	681b      	ldr	r3, [r3, #0]
 800201a:	f003 0301 	and.w	r3, r3, #1
 800201e:	2b00      	cmp	r3, #0
 8002020:	f000 8087 	beq.w	8002132 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8002024:	4b96      	ldr	r3, [pc, #600]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 8002026:	689b      	ldr	r3, [r3, #8]
 8002028:	f003 030c 	and.w	r3, r3, #12
 800202c:	2b04      	cmp	r3, #4
 800202e:	d00c      	beq.n	800204a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002030:	4b93      	ldr	r3, [pc, #588]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 8002032:	689b      	ldr	r3, [r3, #8]
 8002034:	f003 030c 	and.w	r3, r3, #12
 8002038:	2b08      	cmp	r3, #8
 800203a:	d112      	bne.n	8002062 <HAL_RCC_OscConfig+0x62>
 800203c:	4b90      	ldr	r3, [pc, #576]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 800203e:	685b      	ldr	r3, [r3, #4]
 8002040:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002044:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002048:	d10b      	bne.n	8002062 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800204a:	4b8d      	ldr	r3, [pc, #564]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002052:	2b00      	cmp	r3, #0
 8002054:	d06c      	beq.n	8002130 <HAL_RCC_OscConfig+0x130>
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	685b      	ldr	r3, [r3, #4]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d168      	bne.n	8002130 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800205e:	2301      	movs	r3, #1
 8002060:	e275      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	685b      	ldr	r3, [r3, #4]
 8002066:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800206a:	d106      	bne.n	800207a <HAL_RCC_OscConfig+0x7a>
 800206c:	4b84      	ldr	r3, [pc, #528]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a83      	ldr	r2, [pc, #524]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 8002072:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002076:	6013      	str	r3, [r2, #0]
 8002078:	e02e      	b.n	80020d8 <HAL_RCC_OscConfig+0xd8>
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	685b      	ldr	r3, [r3, #4]
 800207e:	2b00      	cmp	r3, #0
 8002080:	d10c      	bne.n	800209c <HAL_RCC_OscConfig+0x9c>
 8002082:	4b7f      	ldr	r3, [pc, #508]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 8002084:	681b      	ldr	r3, [r3, #0]
 8002086:	4a7e      	ldr	r2, [pc, #504]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 8002088:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800208c:	6013      	str	r3, [r2, #0]
 800208e:	4b7c      	ldr	r3, [pc, #496]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	4a7b      	ldr	r2, [pc, #492]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 8002094:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002098:	6013      	str	r3, [r2, #0]
 800209a:	e01d      	b.n	80020d8 <HAL_RCC_OscConfig+0xd8>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	685b      	ldr	r3, [r3, #4]
 80020a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80020a4:	d10c      	bne.n	80020c0 <HAL_RCC_OscConfig+0xc0>
 80020a6:	4b76      	ldr	r3, [pc, #472]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	4a75      	ldr	r2, [pc, #468]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 80020ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80020b0:	6013      	str	r3, [r2, #0]
 80020b2:	4b73      	ldr	r3, [pc, #460]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	4a72      	ldr	r2, [pc, #456]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 80020b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80020bc:	6013      	str	r3, [r2, #0]
 80020be:	e00b      	b.n	80020d8 <HAL_RCC_OscConfig+0xd8>
 80020c0:	4b6f      	ldr	r3, [pc, #444]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	4a6e      	ldr	r2, [pc, #440]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 80020c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80020ca:	6013      	str	r3, [r2, #0]
 80020cc:	4b6c      	ldr	r3, [pc, #432]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	4a6b      	ldr	r2, [pc, #428]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 80020d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80020d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	2b00      	cmp	r3, #0
 80020de:	d013      	beq.n	8002108 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80020e0:	f7ff f8b4 	bl	800124c <HAL_GetTick>
 80020e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020e6:	e008      	b.n	80020fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80020e8:	f7ff f8b0 	bl	800124c <HAL_GetTick>
 80020ec:	4602      	mov	r2, r0
 80020ee:	693b      	ldr	r3, [r7, #16]
 80020f0:	1ad3      	subs	r3, r2, r3
 80020f2:	2b64      	cmp	r3, #100	@ 0x64
 80020f4:	d901      	bls.n	80020fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80020f6:	2303      	movs	r3, #3
 80020f8:	e229      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80020fa:	4b61      	ldr	r3, [pc, #388]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 80020fc:	681b      	ldr	r3, [r3, #0]
 80020fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002102:	2b00      	cmp	r3, #0
 8002104:	d0f0      	beq.n	80020e8 <HAL_RCC_OscConfig+0xe8>
 8002106:	e014      	b.n	8002132 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002108:	f7ff f8a0 	bl	800124c <HAL_GetTick>
 800210c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800210e:	e008      	b.n	8002122 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002110:	f7ff f89c 	bl	800124c <HAL_GetTick>
 8002114:	4602      	mov	r2, r0
 8002116:	693b      	ldr	r3, [r7, #16]
 8002118:	1ad3      	subs	r3, r2, r3
 800211a:	2b64      	cmp	r3, #100	@ 0x64
 800211c:	d901      	bls.n	8002122 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 800211e:	2303      	movs	r3, #3
 8002120:	e215      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002122:	4b57      	ldr	r3, [pc, #348]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800212a:	2b00      	cmp	r3, #0
 800212c:	d1f0      	bne.n	8002110 <HAL_RCC_OscConfig+0x110>
 800212e:	e000      	b.n	8002132 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002130:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	f003 0302 	and.w	r3, r3, #2
 800213a:	2b00      	cmp	r3, #0
 800213c:	d069      	beq.n	8002212 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800213e:	4b50      	ldr	r3, [pc, #320]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 8002140:	689b      	ldr	r3, [r3, #8]
 8002142:	f003 030c 	and.w	r3, r3, #12
 8002146:	2b00      	cmp	r3, #0
 8002148:	d00b      	beq.n	8002162 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800214a:	4b4d      	ldr	r3, [pc, #308]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 800214c:	689b      	ldr	r3, [r3, #8]
 800214e:	f003 030c 	and.w	r3, r3, #12
 8002152:	2b08      	cmp	r3, #8
 8002154:	d11c      	bne.n	8002190 <HAL_RCC_OscConfig+0x190>
 8002156:	4b4a      	ldr	r3, [pc, #296]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 8002158:	685b      	ldr	r3, [r3, #4]
 800215a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800215e:	2b00      	cmp	r3, #0
 8002160:	d116      	bne.n	8002190 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002162:	4b47      	ldr	r3, [pc, #284]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 8002164:	681b      	ldr	r3, [r3, #0]
 8002166:	f003 0302 	and.w	r3, r3, #2
 800216a:	2b00      	cmp	r3, #0
 800216c:	d005      	beq.n	800217a <HAL_RCC_OscConfig+0x17a>
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	68db      	ldr	r3, [r3, #12]
 8002172:	2b01      	cmp	r3, #1
 8002174:	d001      	beq.n	800217a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8002176:	2301      	movs	r3, #1
 8002178:	e1e9      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800217a:	4b41      	ldr	r3, [pc, #260]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 800217c:	681b      	ldr	r3, [r3, #0]
 800217e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	691b      	ldr	r3, [r3, #16]
 8002186:	00db      	lsls	r3, r3, #3
 8002188:	493d      	ldr	r1, [pc, #244]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 800218a:	4313      	orrs	r3, r2
 800218c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800218e:	e040      	b.n	8002212 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	2b00      	cmp	r3, #0
 8002196:	d023      	beq.n	80021e0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002198:	4b39      	ldr	r3, [pc, #228]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 800219a:	681b      	ldr	r3, [r3, #0]
 800219c:	4a38      	ldr	r2, [pc, #224]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 800219e:	f043 0301 	orr.w	r3, r3, #1
 80021a2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021a4:	f7ff f852 	bl	800124c <HAL_GetTick>
 80021a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021aa:	e008      	b.n	80021be <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021ac:	f7ff f84e 	bl	800124c <HAL_GetTick>
 80021b0:	4602      	mov	r2, r0
 80021b2:	693b      	ldr	r3, [r7, #16]
 80021b4:	1ad3      	subs	r3, r2, r3
 80021b6:	2b02      	cmp	r3, #2
 80021b8:	d901      	bls.n	80021be <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 80021ba:	2303      	movs	r3, #3
 80021bc:	e1c7      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80021be:	4b30      	ldr	r3, [pc, #192]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 80021c0:	681b      	ldr	r3, [r3, #0]
 80021c2:	f003 0302 	and.w	r3, r3, #2
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d0f0      	beq.n	80021ac <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80021ca:	4b2d      	ldr	r3, [pc, #180]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 80021cc:	681b      	ldr	r3, [r3, #0]
 80021ce:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80021d2:	687b      	ldr	r3, [r7, #4]
 80021d4:	691b      	ldr	r3, [r3, #16]
 80021d6:	00db      	lsls	r3, r3, #3
 80021d8:	4929      	ldr	r1, [pc, #164]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 80021da:	4313      	orrs	r3, r2
 80021dc:	600b      	str	r3, [r1, #0]
 80021de:	e018      	b.n	8002212 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80021e0:	4b27      	ldr	r3, [pc, #156]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	4a26      	ldr	r2, [pc, #152]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 80021e6:	f023 0301 	bic.w	r3, r3, #1
 80021ea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80021ec:	f7ff f82e 	bl	800124c <HAL_GetTick>
 80021f0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80021f2:	e008      	b.n	8002206 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80021f4:	f7ff f82a 	bl	800124c <HAL_GetTick>
 80021f8:	4602      	mov	r2, r0
 80021fa:	693b      	ldr	r3, [r7, #16]
 80021fc:	1ad3      	subs	r3, r2, r3
 80021fe:	2b02      	cmp	r3, #2
 8002200:	d901      	bls.n	8002206 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8002202:	2303      	movs	r3, #3
 8002204:	e1a3      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002206:	4b1e      	ldr	r3, [pc, #120]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 8002208:	681b      	ldr	r3, [r3, #0]
 800220a:	f003 0302 	and.w	r3, r3, #2
 800220e:	2b00      	cmp	r3, #0
 8002210:	d1f0      	bne.n	80021f4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	681b      	ldr	r3, [r3, #0]
 8002216:	f003 0308 	and.w	r3, r3, #8
 800221a:	2b00      	cmp	r3, #0
 800221c:	d038      	beq.n	8002290 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	695b      	ldr	r3, [r3, #20]
 8002222:	2b00      	cmp	r3, #0
 8002224:	d019      	beq.n	800225a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002226:	4b16      	ldr	r3, [pc, #88]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 8002228:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800222a:	4a15      	ldr	r2, [pc, #84]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 800222c:	f043 0301 	orr.w	r3, r3, #1
 8002230:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002232:	f7ff f80b 	bl	800124c <HAL_GetTick>
 8002236:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002238:	e008      	b.n	800224c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800223a:	f7ff f807 	bl	800124c <HAL_GetTick>
 800223e:	4602      	mov	r2, r0
 8002240:	693b      	ldr	r3, [r7, #16]
 8002242:	1ad3      	subs	r3, r2, r3
 8002244:	2b02      	cmp	r3, #2
 8002246:	d901      	bls.n	800224c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002248:	2303      	movs	r3, #3
 800224a:	e180      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800224c:	4b0c      	ldr	r3, [pc, #48]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 800224e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002250:	f003 0302 	and.w	r3, r3, #2
 8002254:	2b00      	cmp	r3, #0
 8002256:	d0f0      	beq.n	800223a <HAL_RCC_OscConfig+0x23a>
 8002258:	e01a      	b.n	8002290 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800225a:	4b09      	ldr	r3, [pc, #36]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 800225c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800225e:	4a08      	ldr	r2, [pc, #32]	@ (8002280 <HAL_RCC_OscConfig+0x280>)
 8002260:	f023 0301 	bic.w	r3, r3, #1
 8002264:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002266:	f7fe fff1 	bl	800124c <HAL_GetTick>
 800226a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800226c:	e00a      	b.n	8002284 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800226e:	f7fe ffed 	bl	800124c <HAL_GetTick>
 8002272:	4602      	mov	r2, r0
 8002274:	693b      	ldr	r3, [r7, #16]
 8002276:	1ad3      	subs	r3, r2, r3
 8002278:	2b02      	cmp	r3, #2
 800227a:	d903      	bls.n	8002284 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 800227c:	2303      	movs	r3, #3
 800227e:	e166      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
 8002280:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002284:	4b92      	ldr	r3, [pc, #584]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002286:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002288:	f003 0302 	and.w	r3, r3, #2
 800228c:	2b00      	cmp	r3, #0
 800228e:	d1ee      	bne.n	800226e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	f003 0304 	and.w	r3, r3, #4
 8002298:	2b00      	cmp	r3, #0
 800229a:	f000 80a4 	beq.w	80023e6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800229e:	4b8c      	ldr	r3, [pc, #560]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 80022a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022a2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022a6:	2b00      	cmp	r3, #0
 80022a8:	d10d      	bne.n	80022c6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 80022aa:	4b89      	ldr	r3, [pc, #548]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 80022ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ae:	4a88      	ldr	r2, [pc, #544]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 80022b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80022b4:	6413      	str	r3, [r2, #64]	@ 0x40
 80022b6:	4b86      	ldr	r3, [pc, #536]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 80022b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80022ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80022be:	60bb      	str	r3, [r7, #8]
 80022c0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80022c2:	2301      	movs	r3, #1
 80022c4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022c6:	4b83      	ldr	r3, [pc, #524]	@ (80024d4 <HAL_RCC_OscConfig+0x4d4>)
 80022c8:	681b      	ldr	r3, [r3, #0]
 80022ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d118      	bne.n	8002304 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 80022d2:	4b80      	ldr	r3, [pc, #512]	@ (80024d4 <HAL_RCC_OscConfig+0x4d4>)
 80022d4:	681b      	ldr	r3, [r3, #0]
 80022d6:	4a7f      	ldr	r2, [pc, #508]	@ (80024d4 <HAL_RCC_OscConfig+0x4d4>)
 80022d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80022dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80022de:	f7fe ffb5 	bl	800124c <HAL_GetTick>
 80022e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022e4:	e008      	b.n	80022f8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80022e6:	f7fe ffb1 	bl	800124c <HAL_GetTick>
 80022ea:	4602      	mov	r2, r0
 80022ec:	693b      	ldr	r3, [r7, #16]
 80022ee:	1ad3      	subs	r3, r2, r3
 80022f0:	2b64      	cmp	r3, #100	@ 0x64
 80022f2:	d901      	bls.n	80022f8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 80022f4:	2303      	movs	r3, #3
 80022f6:	e12a      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80022f8:	4b76      	ldr	r3, [pc, #472]	@ (80024d4 <HAL_RCC_OscConfig+0x4d4>)
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002300:	2b00      	cmp	r3, #0
 8002302:	d0f0      	beq.n	80022e6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	689b      	ldr	r3, [r3, #8]
 8002308:	2b01      	cmp	r3, #1
 800230a:	d106      	bne.n	800231a <HAL_RCC_OscConfig+0x31a>
 800230c:	4b70      	ldr	r3, [pc, #448]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 800230e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002310:	4a6f      	ldr	r2, [pc, #444]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002312:	f043 0301 	orr.w	r3, r3, #1
 8002316:	6713      	str	r3, [r2, #112]	@ 0x70
 8002318:	e02d      	b.n	8002376 <HAL_RCC_OscConfig+0x376>
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	689b      	ldr	r3, [r3, #8]
 800231e:	2b00      	cmp	r3, #0
 8002320:	d10c      	bne.n	800233c <HAL_RCC_OscConfig+0x33c>
 8002322:	4b6b      	ldr	r3, [pc, #428]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002324:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002326:	4a6a      	ldr	r2, [pc, #424]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002328:	f023 0301 	bic.w	r3, r3, #1
 800232c:	6713      	str	r3, [r2, #112]	@ 0x70
 800232e:	4b68      	ldr	r3, [pc, #416]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002330:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002332:	4a67      	ldr	r2, [pc, #412]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002334:	f023 0304 	bic.w	r3, r3, #4
 8002338:	6713      	str	r3, [r2, #112]	@ 0x70
 800233a:	e01c      	b.n	8002376 <HAL_RCC_OscConfig+0x376>
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	2b05      	cmp	r3, #5
 8002342:	d10c      	bne.n	800235e <HAL_RCC_OscConfig+0x35e>
 8002344:	4b62      	ldr	r3, [pc, #392]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002346:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002348:	4a61      	ldr	r2, [pc, #388]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 800234a:	f043 0304 	orr.w	r3, r3, #4
 800234e:	6713      	str	r3, [r2, #112]	@ 0x70
 8002350:	4b5f      	ldr	r3, [pc, #380]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002352:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002354:	4a5e      	ldr	r2, [pc, #376]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002356:	f043 0301 	orr.w	r3, r3, #1
 800235a:	6713      	str	r3, [r2, #112]	@ 0x70
 800235c:	e00b      	b.n	8002376 <HAL_RCC_OscConfig+0x376>
 800235e:	4b5c      	ldr	r3, [pc, #368]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002360:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002362:	4a5b      	ldr	r2, [pc, #364]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002364:	f023 0301 	bic.w	r3, r3, #1
 8002368:	6713      	str	r3, [r2, #112]	@ 0x70
 800236a:	4b59      	ldr	r3, [pc, #356]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 800236c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800236e:	4a58      	ldr	r2, [pc, #352]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002370:	f023 0304 	bic.w	r3, r3, #4
 8002374:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	689b      	ldr	r3, [r3, #8]
 800237a:	2b00      	cmp	r3, #0
 800237c:	d015      	beq.n	80023aa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800237e:	f7fe ff65 	bl	800124c <HAL_GetTick>
 8002382:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002384:	e00a      	b.n	800239c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002386:	f7fe ff61 	bl	800124c <HAL_GetTick>
 800238a:	4602      	mov	r2, r0
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	1ad3      	subs	r3, r2, r3
 8002390:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002394:	4293      	cmp	r3, r2
 8002396:	d901      	bls.n	800239c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8002398:	2303      	movs	r3, #3
 800239a:	e0d8      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800239c:	4b4c      	ldr	r3, [pc, #304]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 800239e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023a0:	f003 0302 	and.w	r3, r3, #2
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d0ee      	beq.n	8002386 <HAL_RCC_OscConfig+0x386>
 80023a8:	e014      	b.n	80023d4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80023aa:	f7fe ff4f 	bl	800124c <HAL_GetTick>
 80023ae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023b0:	e00a      	b.n	80023c8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80023b2:	f7fe ff4b 	bl	800124c <HAL_GetTick>
 80023b6:	4602      	mov	r2, r0
 80023b8:	693b      	ldr	r3, [r7, #16]
 80023ba:	1ad3      	subs	r3, r2, r3
 80023bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80023c0:	4293      	cmp	r3, r2
 80023c2:	d901      	bls.n	80023c8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 80023c4:	2303      	movs	r3, #3
 80023c6:	e0c2      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80023c8:	4b41      	ldr	r3, [pc, #260]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 80023ca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80023cc:	f003 0302 	and.w	r3, r3, #2
 80023d0:	2b00      	cmp	r3, #0
 80023d2:	d1ee      	bne.n	80023b2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80023d4:	7dfb      	ldrb	r3, [r7, #23]
 80023d6:	2b01      	cmp	r3, #1
 80023d8:	d105      	bne.n	80023e6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80023da:	4b3d      	ldr	r3, [pc, #244]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 80023dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023de:	4a3c      	ldr	r2, [pc, #240]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 80023e0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80023e4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	699b      	ldr	r3, [r3, #24]
 80023ea:	2b00      	cmp	r3, #0
 80023ec:	f000 80ae 	beq.w	800254c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80023f0:	4b37      	ldr	r3, [pc, #220]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 80023f2:	689b      	ldr	r3, [r3, #8]
 80023f4:	f003 030c 	and.w	r3, r3, #12
 80023f8:	2b08      	cmp	r3, #8
 80023fa:	d06d      	beq.n	80024d8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80023fc:	687b      	ldr	r3, [r7, #4]
 80023fe:	699b      	ldr	r3, [r3, #24]
 8002400:	2b02      	cmp	r3, #2
 8002402:	d14b      	bne.n	800249c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002404:	4b32      	ldr	r3, [pc, #200]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a31      	ldr	r2, [pc, #196]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 800240a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800240e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002410:	f7fe ff1c 	bl	800124c <HAL_GetTick>
 8002414:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8002418:	f7fe ff18 	bl	800124c <HAL_GetTick>
 800241c:	4602      	mov	r2, r0
 800241e:	693b      	ldr	r3, [r7, #16]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e091      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800242a:	4b29      	ldr	r3, [pc, #164]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1f0      	bne.n	8002418 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	69da      	ldr	r2, [r3, #28]
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	6a1b      	ldr	r3, [r3, #32]
 800243e:	431a      	orrs	r2, r3
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002444:	019b      	lsls	r3, r3, #6
 8002446:	431a      	orrs	r2, r3
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800244c:	085b      	lsrs	r3, r3, #1
 800244e:	3b01      	subs	r3, #1
 8002450:	041b      	lsls	r3, r3, #16
 8002452:	431a      	orrs	r2, r3
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002458:	061b      	lsls	r3, r3, #24
 800245a:	431a      	orrs	r2, r3
 800245c:	687b      	ldr	r3, [r7, #4]
 800245e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002460:	071b      	lsls	r3, r3, #28
 8002462:	491b      	ldr	r1, [pc, #108]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002464:	4313      	orrs	r3, r2
 8002466:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8002468:	4b19      	ldr	r3, [pc, #100]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a18      	ldr	r2, [pc, #96]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 800246e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8002472:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002474:	f7fe feea 	bl	800124c <HAL_GetTick>
 8002478:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800247a:	e008      	b.n	800248e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800247c:	f7fe fee6 	bl	800124c <HAL_GetTick>
 8002480:	4602      	mov	r2, r0
 8002482:	693b      	ldr	r3, [r7, #16]
 8002484:	1ad3      	subs	r3, r2, r3
 8002486:	2b02      	cmp	r3, #2
 8002488:	d901      	bls.n	800248e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 800248a:	2303      	movs	r3, #3
 800248c:	e05f      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800248e:	4b10      	ldr	r3, [pc, #64]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 8002490:	681b      	ldr	r3, [r3, #0]
 8002492:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002496:	2b00      	cmp	r3, #0
 8002498:	d0f0      	beq.n	800247c <HAL_RCC_OscConfig+0x47c>
 800249a:	e057      	b.n	800254c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800249c:	4b0c      	ldr	r3, [pc, #48]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 800249e:	681b      	ldr	r3, [r3, #0]
 80024a0:	4a0b      	ldr	r2, [pc, #44]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 80024a2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80024a6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80024a8:	f7fe fed0 	bl	800124c <HAL_GetTick>
 80024ac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024ae:	e008      	b.n	80024c2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80024b0:	f7fe fecc 	bl	800124c <HAL_GetTick>
 80024b4:	4602      	mov	r2, r0
 80024b6:	693b      	ldr	r3, [r7, #16]
 80024b8:	1ad3      	subs	r3, r2, r3
 80024ba:	2b02      	cmp	r3, #2
 80024bc:	d901      	bls.n	80024c2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 80024be:	2303      	movs	r3, #3
 80024c0:	e045      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80024c2:	4b03      	ldr	r3, [pc, #12]	@ (80024d0 <HAL_RCC_OscConfig+0x4d0>)
 80024c4:	681b      	ldr	r3, [r3, #0]
 80024c6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d1f0      	bne.n	80024b0 <HAL_RCC_OscConfig+0x4b0>
 80024ce:	e03d      	b.n	800254c <HAL_RCC_OscConfig+0x54c>
 80024d0:	40023800 	.word	0x40023800
 80024d4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 80024d8:	4b1f      	ldr	r3, [pc, #124]	@ (8002558 <HAL_RCC_OscConfig+0x558>)
 80024da:	685b      	ldr	r3, [r3, #4]
 80024dc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	699b      	ldr	r3, [r3, #24]
 80024e2:	2b01      	cmp	r3, #1
 80024e4:	d030      	beq.n	8002548 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024e6:	68fb      	ldr	r3, [r7, #12]
 80024e8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80024f0:	429a      	cmp	r2, r3
 80024f2:	d129      	bne.n	8002548 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80024f4:	68fb      	ldr	r3, [r7, #12]
 80024f6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80024fe:	429a      	cmp	r2, r3
 8002500:	d122      	bne.n	8002548 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002502:	68fa      	ldr	r2, [r7, #12]
 8002504:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8002508:	4013      	ands	r3, r2
 800250a:	687a      	ldr	r2, [r7, #4]
 800250c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800250e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8002510:	4293      	cmp	r3, r2
 8002512:	d119      	bne.n	8002548 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002514:	68fb      	ldr	r3, [r7, #12]
 8002516:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800251e:	085b      	lsrs	r3, r3, #1
 8002520:	3b01      	subs	r3, #1
 8002522:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8002524:	429a      	cmp	r2, r3
 8002526:	d10f      	bne.n	8002548 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002532:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8002534:	429a      	cmp	r2, r3
 8002536:	d107      	bne.n	8002548 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002542:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8002544:	429a      	cmp	r2, r3
 8002546:	d001      	beq.n	800254c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e000      	b.n	800254e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3718      	adds	r7, #24
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	40023800 	.word	0x40023800

0800255c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800255c:	b580      	push	{r7, lr}
 800255e:	b084      	sub	sp, #16
 8002560:	af00      	add	r7, sp, #0
 8002562:	6078      	str	r0, [r7, #4]
 8002564:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8002566:	2300      	movs	r3, #0
 8002568:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	2b00      	cmp	r3, #0
 800256e:	d101      	bne.n	8002574 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8002570:	2301      	movs	r3, #1
 8002572:	e0d0      	b.n	8002716 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8002574:	4b6a      	ldr	r3, [pc, #424]	@ (8002720 <HAL_RCC_ClockConfig+0x1c4>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	f003 030f 	and.w	r3, r3, #15
 800257c:	683a      	ldr	r2, [r7, #0]
 800257e:	429a      	cmp	r2, r3
 8002580:	d910      	bls.n	80025a4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8002582:	4b67      	ldr	r3, [pc, #412]	@ (8002720 <HAL_RCC_ClockConfig+0x1c4>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	f023 020f 	bic.w	r2, r3, #15
 800258a:	4965      	ldr	r1, [pc, #404]	@ (8002720 <HAL_RCC_ClockConfig+0x1c4>)
 800258c:	683b      	ldr	r3, [r7, #0]
 800258e:	4313      	orrs	r3, r2
 8002590:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8002592:	4b63      	ldr	r3, [pc, #396]	@ (8002720 <HAL_RCC_ClockConfig+0x1c4>)
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f003 030f 	and.w	r3, r3, #15
 800259a:	683a      	ldr	r2, [r7, #0]
 800259c:	429a      	cmp	r2, r3
 800259e:	d001      	beq.n	80025a4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80025a0:	2301      	movs	r3, #1
 80025a2:	e0b8      	b.n	8002716 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	f003 0302 	and.w	r3, r3, #2
 80025ac:	2b00      	cmp	r3, #0
 80025ae:	d020      	beq.n	80025f2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	f003 0304 	and.w	r3, r3, #4
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d005      	beq.n	80025c8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80025bc:	4b59      	ldr	r3, [pc, #356]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 80025be:	689b      	ldr	r3, [r3, #8]
 80025c0:	4a58      	ldr	r2, [pc, #352]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 80025c2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80025c6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f003 0308 	and.w	r3, r3, #8
 80025d0:	2b00      	cmp	r3, #0
 80025d2:	d005      	beq.n	80025e0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80025d4:	4b53      	ldr	r3, [pc, #332]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 80025d6:	689b      	ldr	r3, [r3, #8]
 80025d8:	4a52      	ldr	r2, [pc, #328]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 80025da:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80025de:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80025e0:	4b50      	ldr	r3, [pc, #320]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 80025e2:	689b      	ldr	r3, [r3, #8]
 80025e4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	689b      	ldr	r3, [r3, #8]
 80025ec:	494d      	ldr	r1, [pc, #308]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 80025ee:	4313      	orrs	r3, r2
 80025f0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	681b      	ldr	r3, [r3, #0]
 80025f6:	f003 0301 	and.w	r3, r3, #1
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d040      	beq.n	8002680 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80025fe:	687b      	ldr	r3, [r7, #4]
 8002600:	685b      	ldr	r3, [r3, #4]
 8002602:	2b01      	cmp	r3, #1
 8002604:	d107      	bne.n	8002616 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002606:	4b47      	ldr	r3, [pc, #284]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 8002608:	681b      	ldr	r3, [r3, #0]
 800260a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800260e:	2b00      	cmp	r3, #0
 8002610:	d115      	bne.n	800263e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8002612:	2301      	movs	r3, #1
 8002614:	e07f      	b.n	8002716 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002616:	687b      	ldr	r3, [r7, #4]
 8002618:	685b      	ldr	r3, [r3, #4]
 800261a:	2b02      	cmp	r3, #2
 800261c:	d107      	bne.n	800262e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800261e:	4b41      	ldr	r3, [pc, #260]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 8002620:	681b      	ldr	r3, [r3, #0]
 8002622:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002626:	2b00      	cmp	r3, #0
 8002628:	d109      	bne.n	800263e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800262a:	2301      	movs	r3, #1
 800262c:	e073      	b.n	8002716 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800262e:	4b3d      	ldr	r3, [pc, #244]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 8002630:	681b      	ldr	r3, [r3, #0]
 8002632:	f003 0302 	and.w	r3, r3, #2
 8002636:	2b00      	cmp	r3, #0
 8002638:	d101      	bne.n	800263e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 800263a:	2301      	movs	r3, #1
 800263c:	e06b      	b.n	8002716 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800263e:	4b39      	ldr	r3, [pc, #228]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 8002640:	689b      	ldr	r3, [r3, #8]
 8002642:	f023 0203 	bic.w	r2, r3, #3
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	685b      	ldr	r3, [r3, #4]
 800264a:	4936      	ldr	r1, [pc, #216]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 800264c:	4313      	orrs	r3, r2
 800264e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002650:	f7fe fdfc 	bl	800124c <HAL_GetTick>
 8002654:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002656:	e00a      	b.n	800266e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002658:	f7fe fdf8 	bl	800124c <HAL_GetTick>
 800265c:	4602      	mov	r2, r0
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	1ad3      	subs	r3, r2, r3
 8002662:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002666:	4293      	cmp	r3, r2
 8002668:	d901      	bls.n	800266e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 800266a:	2303      	movs	r3, #3
 800266c:	e053      	b.n	8002716 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800266e:	4b2d      	ldr	r3, [pc, #180]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 8002670:	689b      	ldr	r3, [r3, #8]
 8002672:	f003 020c 	and.w	r2, r3, #12
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	685b      	ldr	r3, [r3, #4]
 800267a:	009b      	lsls	r3, r3, #2
 800267c:	429a      	cmp	r2, r3
 800267e:	d1eb      	bne.n	8002658 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8002680:	4b27      	ldr	r3, [pc, #156]	@ (8002720 <HAL_RCC_ClockConfig+0x1c4>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	f003 030f 	and.w	r3, r3, #15
 8002688:	683a      	ldr	r2, [r7, #0]
 800268a:	429a      	cmp	r2, r3
 800268c:	d210      	bcs.n	80026b0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800268e:	4b24      	ldr	r3, [pc, #144]	@ (8002720 <HAL_RCC_ClockConfig+0x1c4>)
 8002690:	681b      	ldr	r3, [r3, #0]
 8002692:	f023 020f 	bic.w	r2, r3, #15
 8002696:	4922      	ldr	r1, [pc, #136]	@ (8002720 <HAL_RCC_ClockConfig+0x1c4>)
 8002698:	683b      	ldr	r3, [r7, #0]
 800269a:	4313      	orrs	r3, r2
 800269c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800269e:	4b20      	ldr	r3, [pc, #128]	@ (8002720 <HAL_RCC_ClockConfig+0x1c4>)
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f003 030f 	and.w	r3, r3, #15
 80026a6:	683a      	ldr	r2, [r7, #0]
 80026a8:	429a      	cmp	r2, r3
 80026aa:	d001      	beq.n	80026b0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 80026ac:	2301      	movs	r3, #1
 80026ae:	e032      	b.n	8002716 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80026b0:	687b      	ldr	r3, [r7, #4]
 80026b2:	681b      	ldr	r3, [r3, #0]
 80026b4:	f003 0304 	and.w	r3, r3, #4
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d008      	beq.n	80026ce <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80026bc:	4b19      	ldr	r3, [pc, #100]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 80026be:	689b      	ldr	r3, [r3, #8]
 80026c0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	68db      	ldr	r3, [r3, #12]
 80026c8:	4916      	ldr	r1, [pc, #88]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 80026ca:	4313      	orrs	r3, r2
 80026cc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f003 0308 	and.w	r3, r3, #8
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d009      	beq.n	80026ee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 80026da:	4b12      	ldr	r3, [pc, #72]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 80026dc:	689b      	ldr	r3, [r3, #8]
 80026de:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	691b      	ldr	r3, [r3, #16]
 80026e6:	00db      	lsls	r3, r3, #3
 80026e8:	490e      	ldr	r1, [pc, #56]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 80026ea:	4313      	orrs	r3, r2
 80026ec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80026ee:	f000 f821 	bl	8002734 <HAL_RCC_GetSysClockFreq>
 80026f2:	4602      	mov	r2, r0
 80026f4:	4b0b      	ldr	r3, [pc, #44]	@ (8002724 <HAL_RCC_ClockConfig+0x1c8>)
 80026f6:	689b      	ldr	r3, [r3, #8]
 80026f8:	091b      	lsrs	r3, r3, #4
 80026fa:	f003 030f 	and.w	r3, r3, #15
 80026fe:	490a      	ldr	r1, [pc, #40]	@ (8002728 <HAL_RCC_ClockConfig+0x1cc>)
 8002700:	5ccb      	ldrb	r3, [r1, r3]
 8002702:	fa22 f303 	lsr.w	r3, r2, r3
 8002706:	4a09      	ldr	r2, [pc, #36]	@ (800272c <HAL_RCC_ClockConfig+0x1d0>)
 8002708:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800270a:	4b09      	ldr	r3, [pc, #36]	@ (8002730 <HAL_RCC_ClockConfig+0x1d4>)
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	4618      	mov	r0, r3
 8002710:	f7fe fd58 	bl	80011c4 <HAL_InitTick>

  return HAL_OK;
 8002714:	2300      	movs	r3, #0
}
 8002716:	4618      	mov	r0, r3
 8002718:	3710      	adds	r7, #16
 800271a:	46bd      	mov	sp, r7
 800271c:	bd80      	pop	{r7, pc}
 800271e:	bf00      	nop
 8002720:	40023c00 	.word	0x40023c00
 8002724:	40023800 	.word	0x40023800
 8002728:	08007910 	.word	0x08007910
 800272c:	20000000 	.word	0x20000000
 8002730:	20000004 	.word	0x20000004

08002734 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002734:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002738:	b094      	sub	sp, #80	@ 0x50
 800273a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800273c:	2300      	movs	r3, #0
 800273e:	647b      	str	r3, [r7, #68]	@ 0x44
 8002740:	2300      	movs	r3, #0
 8002742:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002744:	2300      	movs	r3, #0
 8002746:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8002748:	2300      	movs	r3, #0
 800274a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800274c:	4b79      	ldr	r3, [pc, #484]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x200>)
 800274e:	689b      	ldr	r3, [r3, #8]
 8002750:	f003 030c 	and.w	r3, r3, #12
 8002754:	2b08      	cmp	r3, #8
 8002756:	d00d      	beq.n	8002774 <HAL_RCC_GetSysClockFreq+0x40>
 8002758:	2b08      	cmp	r3, #8
 800275a:	f200 80e1 	bhi.w	8002920 <HAL_RCC_GetSysClockFreq+0x1ec>
 800275e:	2b00      	cmp	r3, #0
 8002760:	d002      	beq.n	8002768 <HAL_RCC_GetSysClockFreq+0x34>
 8002762:	2b04      	cmp	r3, #4
 8002764:	d003      	beq.n	800276e <HAL_RCC_GetSysClockFreq+0x3a>
 8002766:	e0db      	b.n	8002920 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002768:	4b73      	ldr	r3, [pc, #460]	@ (8002938 <HAL_RCC_GetSysClockFreq+0x204>)
 800276a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800276c:	e0db      	b.n	8002926 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800276e:	4b72      	ldr	r3, [pc, #456]	@ (8002938 <HAL_RCC_GetSysClockFreq+0x204>)
 8002770:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002772:	e0d8      	b.n	8002926 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8002774:	4b6f      	ldr	r3, [pc, #444]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x200>)
 8002776:	685b      	ldr	r3, [r3, #4]
 8002778:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800277c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800277e:	4b6d      	ldr	r3, [pc, #436]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x200>)
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002786:	2b00      	cmp	r3, #0
 8002788:	d063      	beq.n	8002852 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800278a:	4b6a      	ldr	r3, [pc, #424]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x200>)
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	099b      	lsrs	r3, r3, #6
 8002790:	2200      	movs	r2, #0
 8002792:	63bb      	str	r3, [r7, #56]	@ 0x38
 8002794:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8002796:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002798:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800279c:	633b      	str	r3, [r7, #48]	@ 0x30
 800279e:	2300      	movs	r3, #0
 80027a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80027a2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80027a6:	4622      	mov	r2, r4
 80027a8:	462b      	mov	r3, r5
 80027aa:	f04f 0000 	mov.w	r0, #0
 80027ae:	f04f 0100 	mov.w	r1, #0
 80027b2:	0159      	lsls	r1, r3, #5
 80027b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80027b8:	0150      	lsls	r0, r2, #5
 80027ba:	4602      	mov	r2, r0
 80027bc:	460b      	mov	r3, r1
 80027be:	4621      	mov	r1, r4
 80027c0:	1a51      	subs	r1, r2, r1
 80027c2:	6139      	str	r1, [r7, #16]
 80027c4:	4629      	mov	r1, r5
 80027c6:	eb63 0301 	sbc.w	r3, r3, r1
 80027ca:	617b      	str	r3, [r7, #20]
 80027cc:	f04f 0200 	mov.w	r2, #0
 80027d0:	f04f 0300 	mov.w	r3, #0
 80027d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80027d8:	4659      	mov	r1, fp
 80027da:	018b      	lsls	r3, r1, #6
 80027dc:	4651      	mov	r1, sl
 80027de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80027e2:	4651      	mov	r1, sl
 80027e4:	018a      	lsls	r2, r1, #6
 80027e6:	4651      	mov	r1, sl
 80027e8:	ebb2 0801 	subs.w	r8, r2, r1
 80027ec:	4659      	mov	r1, fp
 80027ee:	eb63 0901 	sbc.w	r9, r3, r1
 80027f2:	f04f 0200 	mov.w	r2, #0
 80027f6:	f04f 0300 	mov.w	r3, #0
 80027fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80027fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002802:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002806:	4690      	mov	r8, r2
 8002808:	4699      	mov	r9, r3
 800280a:	4623      	mov	r3, r4
 800280c:	eb18 0303 	adds.w	r3, r8, r3
 8002810:	60bb      	str	r3, [r7, #8]
 8002812:	462b      	mov	r3, r5
 8002814:	eb49 0303 	adc.w	r3, r9, r3
 8002818:	60fb      	str	r3, [r7, #12]
 800281a:	f04f 0200 	mov.w	r2, #0
 800281e:	f04f 0300 	mov.w	r3, #0
 8002822:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8002826:	4629      	mov	r1, r5
 8002828:	028b      	lsls	r3, r1, #10
 800282a:	4621      	mov	r1, r4
 800282c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8002830:	4621      	mov	r1, r4
 8002832:	028a      	lsls	r2, r1, #10
 8002834:	4610      	mov	r0, r2
 8002836:	4619      	mov	r1, r3
 8002838:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800283a:	2200      	movs	r2, #0
 800283c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800283e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002840:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8002844:	f7fd fd54 	bl	80002f0 <__aeabi_uldivmod>
 8002848:	4602      	mov	r2, r0
 800284a:	460b      	mov	r3, r1
 800284c:	4613      	mov	r3, r2
 800284e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002850:	e058      	b.n	8002904 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002852:	4b38      	ldr	r3, [pc, #224]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x200>)
 8002854:	685b      	ldr	r3, [r3, #4]
 8002856:	099b      	lsrs	r3, r3, #6
 8002858:	2200      	movs	r2, #0
 800285a:	4618      	mov	r0, r3
 800285c:	4611      	mov	r1, r2
 800285e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8002862:	623b      	str	r3, [r7, #32]
 8002864:	2300      	movs	r3, #0
 8002866:	627b      	str	r3, [r7, #36]	@ 0x24
 8002868:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800286c:	4642      	mov	r2, r8
 800286e:	464b      	mov	r3, r9
 8002870:	f04f 0000 	mov.w	r0, #0
 8002874:	f04f 0100 	mov.w	r1, #0
 8002878:	0159      	lsls	r1, r3, #5
 800287a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800287e:	0150      	lsls	r0, r2, #5
 8002880:	4602      	mov	r2, r0
 8002882:	460b      	mov	r3, r1
 8002884:	4641      	mov	r1, r8
 8002886:	ebb2 0a01 	subs.w	sl, r2, r1
 800288a:	4649      	mov	r1, r9
 800288c:	eb63 0b01 	sbc.w	fp, r3, r1
 8002890:	f04f 0200 	mov.w	r2, #0
 8002894:	f04f 0300 	mov.w	r3, #0
 8002898:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800289c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80028a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80028a4:	ebb2 040a 	subs.w	r4, r2, sl
 80028a8:	eb63 050b 	sbc.w	r5, r3, fp
 80028ac:	f04f 0200 	mov.w	r2, #0
 80028b0:	f04f 0300 	mov.w	r3, #0
 80028b4:	00eb      	lsls	r3, r5, #3
 80028b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80028ba:	00e2      	lsls	r2, r4, #3
 80028bc:	4614      	mov	r4, r2
 80028be:	461d      	mov	r5, r3
 80028c0:	4643      	mov	r3, r8
 80028c2:	18e3      	adds	r3, r4, r3
 80028c4:	603b      	str	r3, [r7, #0]
 80028c6:	464b      	mov	r3, r9
 80028c8:	eb45 0303 	adc.w	r3, r5, r3
 80028cc:	607b      	str	r3, [r7, #4]
 80028ce:	f04f 0200 	mov.w	r2, #0
 80028d2:	f04f 0300 	mov.w	r3, #0
 80028d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80028da:	4629      	mov	r1, r5
 80028dc:	028b      	lsls	r3, r1, #10
 80028de:	4621      	mov	r1, r4
 80028e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80028e4:	4621      	mov	r1, r4
 80028e6:	028a      	lsls	r2, r1, #10
 80028e8:	4610      	mov	r0, r2
 80028ea:	4619      	mov	r1, r3
 80028ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80028ee:	2200      	movs	r2, #0
 80028f0:	61bb      	str	r3, [r7, #24]
 80028f2:	61fa      	str	r2, [r7, #28]
 80028f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80028f8:	f7fd fcfa 	bl	80002f0 <__aeabi_uldivmod>
 80028fc:	4602      	mov	r2, r0
 80028fe:	460b      	mov	r3, r1
 8002900:	4613      	mov	r3, r2
 8002902:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8002904:	4b0b      	ldr	r3, [pc, #44]	@ (8002934 <HAL_RCC_GetSysClockFreq+0x200>)
 8002906:	685b      	ldr	r3, [r3, #4]
 8002908:	0c1b      	lsrs	r3, r3, #16
 800290a:	f003 0303 	and.w	r3, r3, #3
 800290e:	3301      	adds	r3, #1
 8002910:	005b      	lsls	r3, r3, #1
 8002912:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8002914:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002916:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8002918:	fbb2 f3f3 	udiv	r3, r2, r3
 800291c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800291e:	e002      	b.n	8002926 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002920:	4b05      	ldr	r3, [pc, #20]	@ (8002938 <HAL_RCC_GetSysClockFreq+0x204>)
 8002922:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8002924:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002926:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8002928:	4618      	mov	r0, r3
 800292a:	3750      	adds	r7, #80	@ 0x50
 800292c:	46bd      	mov	sp, r7
 800292e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8002932:	bf00      	nop
 8002934:	40023800 	.word	0x40023800
 8002938:	00f42400 	.word	0x00f42400

0800293c <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800293c:	b480      	push	{r7}
 800293e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002940:	4b03      	ldr	r3, [pc, #12]	@ (8002950 <HAL_RCC_GetHCLKFreq+0x14>)
 8002942:	681b      	ldr	r3, [r3, #0]
}
 8002944:	4618      	mov	r0, r3
 8002946:	46bd      	mov	sp, r7
 8002948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294c:	4770      	bx	lr
 800294e:	bf00      	nop
 8002950:	20000000 	.word	0x20000000

08002954 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002954:	b580      	push	{r7, lr}
 8002956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8002958:	f7ff fff0 	bl	800293c <HAL_RCC_GetHCLKFreq>
 800295c:	4602      	mov	r2, r0
 800295e:	4b05      	ldr	r3, [pc, #20]	@ (8002974 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002960:	689b      	ldr	r3, [r3, #8]
 8002962:	0a9b      	lsrs	r3, r3, #10
 8002964:	f003 0307 	and.w	r3, r3, #7
 8002968:	4903      	ldr	r1, [pc, #12]	@ (8002978 <HAL_RCC_GetPCLK1Freq+0x24>)
 800296a:	5ccb      	ldrb	r3, [r1, r3]
 800296c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002970:	4618      	mov	r0, r3
 8002972:	bd80      	pop	{r7, pc}
 8002974:	40023800 	.word	0x40023800
 8002978:	08007920 	.word	0x08007920

0800297c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800297c:	b580      	push	{r7, lr}
 800297e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002980:	f7ff ffdc 	bl	800293c <HAL_RCC_GetHCLKFreq>
 8002984:	4602      	mov	r2, r0
 8002986:	4b05      	ldr	r3, [pc, #20]	@ (800299c <HAL_RCC_GetPCLK2Freq+0x20>)
 8002988:	689b      	ldr	r3, [r3, #8]
 800298a:	0b5b      	lsrs	r3, r3, #13
 800298c:	f003 0307 	and.w	r3, r3, #7
 8002990:	4903      	ldr	r1, [pc, #12]	@ (80029a0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002992:	5ccb      	ldrb	r3, [r1, r3]
 8002994:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002998:	4618      	mov	r0, r3
 800299a:	bd80      	pop	{r7, pc}
 800299c:	40023800 	.word	0x40023800
 80029a0:	08007920 	.word	0x08007920

080029a4 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b088      	sub	sp, #32
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80029ac:	2300      	movs	r3, #0
 80029ae:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80029b0:	2300      	movs	r3, #0
 80029b2:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80029b4:	2300      	movs	r3, #0
 80029b6:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80029b8:	2300      	movs	r3, #0
 80029ba:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80029bc:	2300      	movs	r3, #0
 80029be:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	681b      	ldr	r3, [r3, #0]
 80029c4:	f003 0301 	and.w	r3, r3, #1
 80029c8:	2b00      	cmp	r3, #0
 80029ca:	d012      	beq.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80029cc:	4b69      	ldr	r3, [pc, #420]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029ce:	689b      	ldr	r3, [r3, #8]
 80029d0:	4a68      	ldr	r2, [pc, #416]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029d2:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80029d6:	6093      	str	r3, [r2, #8]
 80029d8:	4b66      	ldr	r3, [pc, #408]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029da:	689a      	ldr	r2, [r3, #8]
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029e0:	4964      	ldr	r1, [pc, #400]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80029e2:	4313      	orrs	r3, r2
 80029e4:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d101      	bne.n	80029f2 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80029ee:	2301      	movs	r3, #1
 80029f0:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d017      	beq.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80029fe:	4b5d      	ldr	r3, [pc, #372]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a00:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002a04:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a0c:	4959      	ldr	r1, [pc, #356]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a0e:	4313      	orrs	r3, r2
 8002a10:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a18:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002a1c:	d101      	bne.n	8002a22 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8002a1e:	2301      	movs	r3, #1
 8002a20:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8002a22:	687b      	ldr	r3, [r7, #4]
 8002a24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d101      	bne.n	8002a2e <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 8002a2a:	2301      	movs	r3, #1
 8002a2c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d017      	beq.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8002a3a:	4b4e      	ldr	r3, [pc, #312]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a3c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002a40:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a48:	494a      	ldr	r1, [pc, #296]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a4a:	4313      	orrs	r3, r2
 8002a4c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a54:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002a58:	d101      	bne.n	8002a5e <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 8002a5a:	2301      	movs	r3, #1
 8002a5c:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8002a5e:	687b      	ldr	r3, [r7, #4]
 8002a60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a62:	2b00      	cmp	r3, #0
 8002a64:	d101      	bne.n	8002a6a <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 8002a66:	2301      	movs	r3, #1
 8002a68:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002a6a:	687b      	ldr	r3, [r7, #4]
 8002a6c:	681b      	ldr	r3, [r3, #0]
 8002a6e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d001      	beq.n	8002a7a <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 8002a76:	2301      	movs	r3, #1
 8002a78:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	681b      	ldr	r3, [r3, #0]
 8002a7e:	f003 0320 	and.w	r3, r3, #32
 8002a82:	2b00      	cmp	r3, #0
 8002a84:	f000 808b 	beq.w	8002b9e <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8002a88:	4b3a      	ldr	r3, [pc, #232]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a8a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a8c:	4a39      	ldr	r2, [pc, #228]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a8e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002a92:	6413      	str	r3, [r2, #64]	@ 0x40
 8002a94:	4b37      	ldr	r3, [pc, #220]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002a96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a98:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002a9c:	60bb      	str	r3, [r7, #8]
 8002a9e:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 8002aa0:	4b35      	ldr	r3, [pc, #212]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	4a34      	ldr	r2, [pc, #208]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002aa6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002aaa:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002aac:	f7fe fbce 	bl	800124c <HAL_GetTick>
 8002ab0:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002ab2:	e008      	b.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ab4:	f7fe fbca 	bl	800124c <HAL_GetTick>
 8002ab8:	4602      	mov	r2, r0
 8002aba:	697b      	ldr	r3, [r7, #20]
 8002abc:	1ad3      	subs	r3, r2, r3
 8002abe:	2b64      	cmp	r3, #100	@ 0x64
 8002ac0:	d901      	bls.n	8002ac6 <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 8002ac2:	2303      	movs	r3, #3
 8002ac4:	e38f      	b.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 8002ac6:	4b2c      	ldr	r3, [pc, #176]	@ (8002b78 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d0f0      	beq.n	8002ab4 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8002ad2:	4b28      	ldr	r3, [pc, #160]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002ad4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002ad6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002ada:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8002adc:	693b      	ldr	r3, [r7, #16]
 8002ade:	2b00      	cmp	r3, #0
 8002ae0:	d035      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ae6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002aea:	693a      	ldr	r2, [r7, #16]
 8002aec:	429a      	cmp	r2, r3
 8002aee:	d02e      	beq.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8002af0:	4b20      	ldr	r3, [pc, #128]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002af2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002af4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002af8:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8002afa:	4b1e      	ldr	r3, [pc, #120]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002afc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002afe:	4a1d      	ldr	r2, [pc, #116]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002b04:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 8002b06:	4b1b      	ldr	r3, [pc, #108]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b08:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b0a:	4a1a      	ldr	r2, [pc, #104]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002b10:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8002b12:	4a18      	ldr	r2, [pc, #96]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b14:	693b      	ldr	r3, [r7, #16]
 8002b16:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8002b18:	4b16      	ldr	r3, [pc, #88]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b1a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d114      	bne.n	8002b4e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002b24:	f7fe fb92 	bl	800124c <HAL_GetTick>
 8002b28:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b2a:	e00a      	b.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002b2c:	f7fe fb8e 	bl	800124c <HAL_GetTick>
 8002b30:	4602      	mov	r2, r0
 8002b32:	697b      	ldr	r3, [r7, #20]
 8002b34:	1ad3      	subs	r3, r2, r3
 8002b36:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002b3a:	4293      	cmp	r3, r2
 8002b3c:	d901      	bls.n	8002b42 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8002b3e:	2303      	movs	r3, #3
 8002b40:	e351      	b.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002b42:	4b0c      	ldr	r3, [pc, #48]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b44:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002b46:	f003 0302 	and.w	r3, r3, #2
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d0ee      	beq.n	8002b2c <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b52:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002b56:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8002b5a:	d111      	bne.n	8002b80 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8002b5c:	4b05      	ldr	r3, [pc, #20]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b5e:	689b      	ldr	r3, [r3, #8]
 8002b60:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002b68:	4b04      	ldr	r3, [pc, #16]	@ (8002b7c <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8002b6a:	400b      	ands	r3, r1
 8002b6c:	4901      	ldr	r1, [pc, #4]	@ (8002b74 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8002b6e:	4313      	orrs	r3, r2
 8002b70:	608b      	str	r3, [r1, #8]
 8002b72:	e00b      	b.n	8002b8c <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8002b74:	40023800 	.word	0x40023800
 8002b78:	40007000 	.word	0x40007000
 8002b7c:	0ffffcff 	.word	0x0ffffcff
 8002b80:	4bac      	ldr	r3, [pc, #688]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	4aab      	ldr	r2, [pc, #684]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b86:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8002b8a:	6093      	str	r3, [r2, #8]
 8002b8c:	4ba9      	ldr	r3, [pc, #676]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b8e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b94:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002b98:	49a6      	ldr	r1, [pc, #664]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002b9a:	4313      	orrs	r3, r2
 8002b9c:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	f003 0310 	and.w	r3, r3, #16
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d010      	beq.n	8002bcc <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8002baa:	4ba2      	ldr	r3, [pc, #648]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bac:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002bb0:	4aa0      	ldr	r2, [pc, #640]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bb2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002bb6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8002bba:	4b9e      	ldr	r3, [pc, #632]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bbc:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bc4:	499b      	ldr	r1, [pc, #620]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bc6:	4313      	orrs	r3, r2
 8002bc8:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	681b      	ldr	r3, [r3, #0]
 8002bd0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bd4:	2b00      	cmp	r3, #0
 8002bd6:	d00a      	beq.n	8002bee <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8002bd8:	4b96      	ldr	r3, [pc, #600]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bda:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002bde:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002be6:	4993      	ldr	r1, [pc, #588]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002be8:	4313      	orrs	r3, r2
 8002bea:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d00a      	beq.n	8002c10 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8002bfa:	4b8e      	ldr	r3, [pc, #568]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002bfc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c00:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8002c08:	498a      	ldr	r1, [pc, #552]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c0a:	4313      	orrs	r3, r2
 8002c0c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d00a      	beq.n	8002c32 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8002c1c:	4b85      	ldr	r3, [pc, #532]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c22:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002c2a:	4982      	ldr	r1, [pc, #520]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c2c:	4313      	orrs	r3, r2
 8002c2e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c3a:	2b00      	cmp	r3, #0
 8002c3c:	d00a      	beq.n	8002c54 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8002c3e:	4b7d      	ldr	r3, [pc, #500]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c40:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c44:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8002c4c:	4979      	ldr	r1, [pc, #484]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c4e:	4313      	orrs	r3, r2
 8002c50:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	681b      	ldr	r3, [r3, #0]
 8002c58:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002c5c:	2b00      	cmp	r3, #0
 8002c5e:	d00a      	beq.n	8002c76 <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8002c60:	4b74      	ldr	r3, [pc, #464]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c62:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c66:	f023 0203 	bic.w	r2, r3, #3
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c6e:	4971      	ldr	r1, [pc, #452]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c70:	4313      	orrs	r3, r2
 8002c72:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8002c76:	687b      	ldr	r3, [r7, #4]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002c7e:	2b00      	cmp	r3, #0
 8002c80:	d00a      	beq.n	8002c98 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8002c82:	4b6c      	ldr	r3, [pc, #432]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c84:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002c88:	f023 020c 	bic.w	r2, r3, #12
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002c90:	4968      	ldr	r1, [pc, #416]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002c92:	4313      	orrs	r3, r2
 8002c94:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d00a      	beq.n	8002cba <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8002ca4:	4b63      	ldr	r3, [pc, #396]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002ca6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002caa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cb2:	4960      	ldr	r1, [pc, #384]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cb4:	4313      	orrs	r3, r2
 8002cb6:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8002cba:	687b      	ldr	r3, [r7, #4]
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002cc2:	2b00      	cmp	r3, #0
 8002cc4:	d00a      	beq.n	8002cdc <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8002cc6:	4b5b      	ldr	r3, [pc, #364]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cc8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002ccc:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002cd4:	4957      	ldr	r1, [pc, #348]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cd6:	4313      	orrs	r3, r2
 8002cd8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d00a      	beq.n	8002cfe <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8002ce8:	4b52      	ldr	r3, [pc, #328]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002cee:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf6:	494f      	ldr	r1, [pc, #316]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002cf8:	4313      	orrs	r3, r2
 8002cfa:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	681b      	ldr	r3, [r3, #0]
 8002d02:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8002d06:	2b00      	cmp	r3, #0
 8002d08:	d00a      	beq.n	8002d20 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 8002d0a:	4b4a      	ldr	r3, [pc, #296]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d10:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d18:	4946      	ldr	r1, [pc, #280]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d1a:	4313      	orrs	r3, r2
 8002d1c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	681b      	ldr	r3, [r3, #0]
 8002d24:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d00a      	beq.n	8002d42 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8002d2c:	4b41      	ldr	r3, [pc, #260]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d32:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d3a:	493e      	ldr	r1, [pc, #248]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d3c:	4313      	orrs	r3, r2
 8002d3e:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	681b      	ldr	r3, [r3, #0]
 8002d46:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d00a      	beq.n	8002d64 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8002d4e:	4b39      	ldr	r3, [pc, #228]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d50:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d54:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d5c:	4935      	ldr	r1, [pc, #212]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d5e:	4313      	orrs	r3, r2
 8002d60:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d00a      	beq.n	8002d86 <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8002d70:	4b30      	ldr	r3, [pc, #192]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d72:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d76:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8002d7e:	492d      	ldr	r1, [pc, #180]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d80:	4313      	orrs	r3, r2
 8002d82:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d011      	beq.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8002d92:	4b28      	ldr	r3, [pc, #160]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002d94:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002d98:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 8002d9c:	687b      	ldr	r3, [r7, #4]
 8002d9e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002da0:	4924      	ldr	r1, [pc, #144]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002da2:	4313      	orrs	r3, r2
 8002da4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8002dac:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8002db0:	d101      	bne.n	8002db6 <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 8002db2:	2301      	movs	r3, #1
 8002db4:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 8002db6:	687b      	ldr	r3, [r7, #4]
 8002db8:	681b      	ldr	r3, [r3, #0]
 8002dba:	f003 0308 	and.w	r3, r3, #8
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d001      	beq.n	8002dc6 <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 8002dc2:	2301      	movs	r3, #1
 8002dc4:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8002dc6:	687b      	ldr	r3, [r7, #4]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d00a      	beq.n	8002de8 <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8002dd2:	4b18      	ldr	r3, [pc, #96]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002dd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dd8:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8002de0:	4914      	ldr	r1, [pc, #80]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002de2:	4313      	orrs	r3, r2
 8002de4:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8002df0:	2b00      	cmp	r3, #0
 8002df2:	d00b      	beq.n	8002e0c <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8002df4:	4b0f      	ldr	r3, [pc, #60]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002df6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002dfa:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e04:	490b      	ldr	r1, [pc, #44]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e06:	4313      	orrs	r3, r2
 8002e08:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e14:	2b00      	cmp	r3, #0
 8002e16:	d00f      	beq.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 8002e18:	4b06      	ldr	r3, [pc, #24]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e1a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002e1e:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002e28:	4902      	ldr	r1, [pc, #8]	@ (8002e34 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8002e2a:	4313      	orrs	r3, r2
 8002e2c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8002e30:	e002      	b.n	8002e38 <HAL_RCCEx_PeriphCLKConfig+0x494>
 8002e32:	bf00      	nop
 8002e34:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d00b      	beq.n	8002e5c <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8002e44:	4b8a      	ldr	r3, [pc, #552]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e46:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e4a:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002e54:	4986      	ldr	r1, [pc, #536]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e56:	4313      	orrs	r3, r2
 8002e58:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d00b      	beq.n	8002e80 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8002e68:	4b81      	ldr	r3, [pc, #516]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e6a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e6e:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002e78:	497d      	ldr	r1, [pc, #500]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e7a:	4313      	orrs	r3, r2
 8002e7c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	2b01      	cmp	r3, #1
 8002e84:	d006      	beq.n	8002e94 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002e8e:	2b00      	cmp	r3, #0
 8002e90:	f000 80d6 	beq.w	8003040 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8002e94:	4b76      	ldr	r3, [pc, #472]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	4a75      	ldr	r2, [pc, #468]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002e9a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8002e9e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8002ea0:	f7fe f9d4 	bl	800124c <HAL_GetTick>
 8002ea4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002ea6:	e008      	b.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8002ea8:	f7fe f9d0 	bl	800124c <HAL_GetTick>
 8002eac:	4602      	mov	r2, r0
 8002eae:	697b      	ldr	r3, [r7, #20]
 8002eb0:	1ad3      	subs	r3, r2, r3
 8002eb2:	2b64      	cmp	r3, #100	@ 0x64
 8002eb4:	d901      	bls.n	8002eba <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8002eb6:	2303      	movs	r3, #3
 8002eb8:	e195      	b.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8002eba:	4b6d      	ldr	r3, [pc, #436]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d1f0      	bne.n	8002ea8 <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	f003 0301 	and.w	r3, r3, #1
 8002ece:	2b00      	cmp	r3, #0
 8002ed0:	d021      	beq.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x572>
 8002ed2:	687b      	ldr	r3, [r7, #4]
 8002ed4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002ed6:	2b00      	cmp	r3, #0
 8002ed8:	d11d      	bne.n	8002f16 <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002eda:	4b65      	ldr	r3, [pc, #404]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002edc:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002ee0:	0c1b      	lsrs	r3, r3, #16
 8002ee2:	f003 0303 	and.w	r3, r3, #3
 8002ee6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002ee8:	4b61      	ldr	r3, [pc, #388]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002eea:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002eee:	0e1b      	lsrs	r3, r3, #24
 8002ef0:	f003 030f 	and.w	r3, r3, #15
 8002ef4:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	685b      	ldr	r3, [r3, #4]
 8002efa:	019a      	lsls	r2, r3, #6
 8002efc:	693b      	ldr	r3, [r7, #16]
 8002efe:	041b      	lsls	r3, r3, #16
 8002f00:	431a      	orrs	r2, r3
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	061b      	lsls	r3, r3, #24
 8002f06:	431a      	orrs	r2, r3
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	689b      	ldr	r3, [r3, #8]
 8002f0c:	071b      	lsls	r3, r3, #28
 8002f0e:	4958      	ldr	r1, [pc, #352]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f10:	4313      	orrs	r3, r2
 8002f12:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002f1e:	2b00      	cmp	r3, #0
 8002f20:	d004      	beq.n	8002f2c <HAL_RCCEx_PeriphCLKConfig+0x588>
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002f26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002f2a:	d00a      	beq.n	8002f42 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	681b      	ldr	r3, [r3, #0]
 8002f30:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d02e      	beq.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f3c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8002f40:	d129      	bne.n	8002f96 <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8002f42:	4b4b      	ldr	r3, [pc, #300]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f44:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f48:	0c1b      	lsrs	r3, r3, #16
 8002f4a:	f003 0303 	and.w	r3, r3, #3
 8002f4e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002f50:	4b47      	ldr	r3, [pc, #284]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f52:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002f56:	0f1b      	lsrs	r3, r3, #28
 8002f58:	f003 0307 	and.w	r3, r3, #7
 8002f5c:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	685b      	ldr	r3, [r3, #4]
 8002f62:	019a      	lsls	r2, r3, #6
 8002f64:	693b      	ldr	r3, [r7, #16]
 8002f66:	041b      	lsls	r3, r3, #16
 8002f68:	431a      	orrs	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	68db      	ldr	r3, [r3, #12]
 8002f6e:	061b      	lsls	r3, r3, #24
 8002f70:	431a      	orrs	r2, r3
 8002f72:	68fb      	ldr	r3, [r7, #12]
 8002f74:	071b      	lsls	r3, r3, #28
 8002f76:	493e      	ldr	r1, [pc, #248]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f78:	4313      	orrs	r3, r2
 8002f7a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8002f7e:	4b3c      	ldr	r3, [pc, #240]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f80:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8002f84:	f023 021f 	bic.w	r2, r3, #31
 8002f88:	687b      	ldr	r3, [r7, #4]
 8002f8a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f8c:	3b01      	subs	r3, #1
 8002f8e:	4938      	ldr	r1, [pc, #224]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002f90:	4313      	orrs	r3, r2
 8002f92:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d01d      	beq.n	8002fde <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 8002fa2:	4b33      	ldr	r3, [pc, #204]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fa4:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fa8:	0e1b      	lsrs	r3, r3, #24
 8002faa:	f003 030f 	and.w	r3, r3, #15
 8002fae:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8002fb0:	4b2f      	ldr	r3, [pc, #188]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fb2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002fb6:	0f1b      	lsrs	r3, r3, #28
 8002fb8:	f003 0307 	and.w	r3, r3, #7
 8002fbc:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	685b      	ldr	r3, [r3, #4]
 8002fc2:	019a      	lsls	r2, r3, #6
 8002fc4:	687b      	ldr	r3, [r7, #4]
 8002fc6:	691b      	ldr	r3, [r3, #16]
 8002fc8:	041b      	lsls	r3, r3, #16
 8002fca:	431a      	orrs	r2, r3
 8002fcc:	693b      	ldr	r3, [r7, #16]
 8002fce:	061b      	lsls	r3, r3, #24
 8002fd0:	431a      	orrs	r2, r3
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	071b      	lsls	r3, r3, #28
 8002fd6:	4926      	ldr	r1, [pc, #152]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8002fd8:	4313      	orrs	r3, r2
 8002fda:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d011      	beq.n	800300e <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 8002fea:	687b      	ldr	r3, [r7, #4]
 8002fec:	685b      	ldr	r3, [r3, #4]
 8002fee:	019a      	lsls	r2, r3, #6
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	691b      	ldr	r3, [r3, #16]
 8002ff4:	041b      	lsls	r3, r3, #16
 8002ff6:	431a      	orrs	r2, r3
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	68db      	ldr	r3, [r3, #12]
 8002ffc:	061b      	lsls	r3, r3, #24
 8002ffe:	431a      	orrs	r2, r3
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	689b      	ldr	r3, [r3, #8]
 8003004:	071b      	lsls	r3, r3, #28
 8003006:	491a      	ldr	r1, [pc, #104]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003008:	4313      	orrs	r3, r2
 800300a:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800300e:	4b18      	ldr	r3, [pc, #96]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a17      	ldr	r2, [pc, #92]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003014:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8003018:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800301a:	f7fe f917 	bl	800124c <HAL_GetTick>
 800301e:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003020:	e008      	b.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8003022:	f7fe f913 	bl	800124c <HAL_GetTick>
 8003026:	4602      	mov	r2, r0
 8003028:	697b      	ldr	r3, [r7, #20]
 800302a:	1ad3      	subs	r3, r2, r3
 800302c:	2b64      	cmp	r3, #100	@ 0x64
 800302e:	d901      	bls.n	8003034 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8003030:	2303      	movs	r3, #3
 8003032:	e0d8      	b.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8003034:	4b0e      	ldr	r3, [pc, #56]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d0f0      	beq.n	8003022 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8003040:	69bb      	ldr	r3, [r7, #24]
 8003042:	2b01      	cmp	r3, #1
 8003044:	f040 80ce 	bne.w	80031e4 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 8003048:	4b09      	ldr	r3, [pc, #36]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a08      	ldr	r2, [pc, #32]	@ (8003070 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800304e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003052:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003054:	f7fe f8fa 	bl	800124c <HAL_GetTick>
 8003058:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800305a:	e00b      	b.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 800305c:	f7fe f8f6 	bl	800124c <HAL_GetTick>
 8003060:	4602      	mov	r2, r0
 8003062:	697b      	ldr	r3, [r7, #20]
 8003064:	1ad3      	subs	r3, r2, r3
 8003066:	2b64      	cmp	r3, #100	@ 0x64
 8003068:	d904      	bls.n	8003074 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800306a:	2303      	movs	r3, #3
 800306c:	e0bb      	b.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x842>
 800306e:	bf00      	nop
 8003070:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8003074:	4b5e      	ldr	r3, [pc, #376]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800307c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003080:	d0ec      	beq.n	800305c <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8003082:	687b      	ldr	r3, [r7, #4]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d003      	beq.n	8003096 <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003092:	2b00      	cmp	r3, #0
 8003094:	d009      	beq.n	80030aa <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d02e      	beq.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030a6:	2b00      	cmp	r3, #0
 80030a8:	d12a      	bne.n	8003100 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80030aa:	4b51      	ldr	r3, [pc, #324]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030b0:	0c1b      	lsrs	r3, r3, #16
 80030b2:	f003 0303 	and.w	r3, r3, #3
 80030b6:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80030b8:	4b4d      	ldr	r3, [pc, #308]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80030be:	0f1b      	lsrs	r3, r3, #28
 80030c0:	f003 0307 	and.w	r3, r3, #7
 80030c4:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	695b      	ldr	r3, [r3, #20]
 80030ca:	019a      	lsls	r2, r3, #6
 80030cc:	693b      	ldr	r3, [r7, #16]
 80030ce:	041b      	lsls	r3, r3, #16
 80030d0:	431a      	orrs	r2, r3
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	699b      	ldr	r3, [r3, #24]
 80030d6:	061b      	lsls	r3, r3, #24
 80030d8:	431a      	orrs	r2, r3
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	071b      	lsls	r3, r3, #28
 80030de:	4944      	ldr	r1, [pc, #272]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030e0:	4313      	orrs	r3, r2
 80030e2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80030e6:	4b42      	ldr	r3, [pc, #264]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030e8:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80030ec:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80030f4:	3b01      	subs	r3, #1
 80030f6:	021b      	lsls	r3, r3, #8
 80030f8:	493d      	ldr	r1, [pc, #244]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80030fa:	4313      	orrs	r3, r2
 80030fc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8003100:	687b      	ldr	r3, [r7, #4]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003108:	2b00      	cmp	r3, #0
 800310a:	d022      	beq.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8003110:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003114:	d11d      	bne.n	8003152 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8003116:	4b36      	ldr	r3, [pc, #216]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003118:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800311c:	0e1b      	lsrs	r3, r3, #24
 800311e:	f003 030f 	and.w	r3, r3, #15
 8003122:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8003124:	4b32      	ldr	r3, [pc, #200]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003126:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800312a:	0f1b      	lsrs	r3, r3, #28
 800312c:	f003 0307 	and.w	r3, r3, #7
 8003130:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	695b      	ldr	r3, [r3, #20]
 8003136:	019a      	lsls	r2, r3, #6
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a1b      	ldr	r3, [r3, #32]
 800313c:	041b      	lsls	r3, r3, #16
 800313e:	431a      	orrs	r2, r3
 8003140:	693b      	ldr	r3, [r7, #16]
 8003142:	061b      	lsls	r3, r3, #24
 8003144:	431a      	orrs	r2, r3
 8003146:	68fb      	ldr	r3, [r7, #12]
 8003148:	071b      	lsls	r3, r3, #28
 800314a:	4929      	ldr	r1, [pc, #164]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800314c:	4313      	orrs	r3, r2
 800314e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	f003 0308 	and.w	r3, r3, #8
 800315a:	2b00      	cmp	r3, #0
 800315c:	d028      	beq.n	80031b0 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800315e:	4b24      	ldr	r3, [pc, #144]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003160:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003164:	0e1b      	lsrs	r3, r3, #24
 8003166:	f003 030f 	and.w	r3, r3, #15
 800316a:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 800316c:	4b20      	ldr	r3, [pc, #128]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800316e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003172:	0c1b      	lsrs	r3, r3, #16
 8003174:	f003 0303 	and.w	r3, r3, #3
 8003178:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	695b      	ldr	r3, [r3, #20]
 800317e:	019a      	lsls	r2, r3, #6
 8003180:	68fb      	ldr	r3, [r7, #12]
 8003182:	041b      	lsls	r3, r3, #16
 8003184:	431a      	orrs	r2, r3
 8003186:	693b      	ldr	r3, [r7, #16]
 8003188:	061b      	lsls	r3, r3, #24
 800318a:	431a      	orrs	r2, r3
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	69db      	ldr	r3, [r3, #28]
 8003190:	071b      	lsls	r3, r3, #28
 8003192:	4917      	ldr	r1, [pc, #92]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8003194:	4313      	orrs	r3, r2
 8003196:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800319a:	4b15      	ldr	r3, [pc, #84]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800319c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80031a0:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031a8:	4911      	ldr	r1, [pc, #68]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031aa:	4313      	orrs	r3, r2
 80031ac:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 80031b0:	4b0f      	ldr	r3, [pc, #60]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	4a0e      	ldr	r2, [pc, #56]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031b6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80031ba:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80031bc:	f7fe f846 	bl	800124c <HAL_GetTick>
 80031c0:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80031c2:	e008      	b.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 80031c4:	f7fe f842 	bl	800124c <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	697b      	ldr	r3, [r7, #20]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b64      	cmp	r3, #100	@ 0x64
 80031d0:	d901      	bls.n	80031d6 <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e007      	b.n	80031e6 <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 80031d6:	4b06      	ldr	r3, [pc, #24]	@ (80031f0 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80031de:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80031e2:	d1ef      	bne.n	80031c4 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 80031e4:	2300      	movs	r3, #0
}
 80031e6:	4618      	mov	r0, r3
 80031e8:	3720      	adds	r7, #32
 80031ea:	46bd      	mov	sp, r7
 80031ec:	bd80      	pop	{r7, pc}
 80031ee:	bf00      	nop
 80031f0:	40023800 	.word	0x40023800

080031f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80031f4:	b580      	push	{r7, lr}
 80031f6:	b082      	sub	sp, #8
 80031f8:	af00      	add	r7, sp, #0
 80031fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	2b00      	cmp	r3, #0
 8003200:	d101      	bne.n	8003206 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003202:	2301      	movs	r3, #1
 8003204:	e049      	b.n	800329a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800320c:	b2db      	uxtb	r3, r3
 800320e:	2b00      	cmp	r3, #0
 8003210:	d106      	bne.n	8003220 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	2200      	movs	r2, #0
 8003216:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800321a:	6878      	ldr	r0, [r7, #4]
 800321c:	f7fd fddc 	bl	8000dd8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	2202      	movs	r2, #2
 8003224:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681a      	ldr	r2, [r3, #0]
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	3304      	adds	r3, #4
 8003230:	4619      	mov	r1, r3
 8003232:	4610      	mov	r0, r2
 8003234:	f000 fb6e 	bl	8003914 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	2201      	movs	r2, #1
 800323c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2201      	movs	r2, #1
 8003244:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	2201      	movs	r2, #1
 800324c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2201      	movs	r2, #1
 800325c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	2201      	movs	r2, #1
 8003264:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	2201      	movs	r2, #1
 800326c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	2201      	movs	r2, #1
 8003274:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	2201      	movs	r2, #1
 800327c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2201      	movs	r2, #1
 8003284:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2201      	movs	r2, #1
 800328c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	2201      	movs	r2, #1
 8003294:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003298:	2300      	movs	r3, #0
}
 800329a:	4618      	mov	r0, r3
 800329c:	3708      	adds	r7, #8
 800329e:	46bd      	mov	sp, r7
 80032a0:	bd80      	pop	{r7, pc}

080032a2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80032a2:	b580      	push	{r7, lr}
 80032a4:	b082      	sub	sp, #8
 80032a6:	af00      	add	r7, sp, #0
 80032a8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	2b00      	cmp	r3, #0
 80032ae:	d101      	bne.n	80032b4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80032b0:	2301      	movs	r3, #1
 80032b2:	e049      	b.n	8003348 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80032ba:	b2db      	uxtb	r3, r3
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d106      	bne.n	80032ce <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	2200      	movs	r2, #0
 80032c4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80032c8:	6878      	ldr	r0, [r7, #4]
 80032ca:	f000 f841 	bl	8003350 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	2202      	movs	r2, #2
 80032d2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681a      	ldr	r2, [r3, #0]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	3304      	adds	r3, #4
 80032de:	4619      	mov	r1, r3
 80032e0:	4610      	mov	r0, r2
 80032e2:	f000 fb17 	bl	8003914 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2201      	movs	r2, #1
 80032ea:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	2201      	movs	r2, #1
 80032f2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	2201      	movs	r2, #1
 80032fa:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80032fe:	687b      	ldr	r3, [r7, #4]
 8003300:	2201      	movs	r2, #1
 8003302:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	2201      	movs	r2, #1
 800330a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2201      	movs	r2, #1
 8003312:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	2201      	movs	r2, #1
 800331a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	2201      	movs	r2, #1
 8003322:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	2201      	movs	r2, #1
 800332a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	2201      	movs	r2, #1
 8003332:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	2201      	movs	r2, #1
 800333a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	2201      	movs	r2, #1
 8003342:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8003346:	2300      	movs	r3, #0
}
 8003348:	4618      	mov	r0, r3
 800334a:	3708      	adds	r7, #8
 800334c:	46bd      	mov	sp, r7
 800334e:	bd80      	pop	{r7, pc}

08003350 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003350:	b480      	push	{r7}
 8003352:	b083      	sub	sp, #12
 8003354:	af00      	add	r7, sp, #0
 8003356:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003358:	bf00      	nop
 800335a:	370c      	adds	r7, #12
 800335c:	46bd      	mov	sp, r7
 800335e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003362:	4770      	bx	lr

08003364 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003364:	b580      	push	{r7, lr}
 8003366:	b084      	sub	sp, #16
 8003368:	af00      	add	r7, sp, #0
 800336a:	6078      	str	r0, [r7, #4]
 800336c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800336e:	683b      	ldr	r3, [r7, #0]
 8003370:	2b00      	cmp	r3, #0
 8003372:	d109      	bne.n	8003388 <HAL_TIM_PWM_Start+0x24>
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800337a:	b2db      	uxtb	r3, r3
 800337c:	2b01      	cmp	r3, #1
 800337e:	bf14      	ite	ne
 8003380:	2301      	movne	r3, #1
 8003382:	2300      	moveq	r3, #0
 8003384:	b2db      	uxtb	r3, r3
 8003386:	e03c      	b.n	8003402 <HAL_TIM_PWM_Start+0x9e>
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	2b04      	cmp	r3, #4
 800338c:	d109      	bne.n	80033a2 <HAL_TIM_PWM_Start+0x3e>
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8003394:	b2db      	uxtb	r3, r3
 8003396:	2b01      	cmp	r3, #1
 8003398:	bf14      	ite	ne
 800339a:	2301      	movne	r3, #1
 800339c:	2300      	moveq	r3, #0
 800339e:	b2db      	uxtb	r3, r3
 80033a0:	e02f      	b.n	8003402 <HAL_TIM_PWM_Start+0x9e>
 80033a2:	683b      	ldr	r3, [r7, #0]
 80033a4:	2b08      	cmp	r3, #8
 80033a6:	d109      	bne.n	80033bc <HAL_TIM_PWM_Start+0x58>
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80033ae:	b2db      	uxtb	r3, r3
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	bf14      	ite	ne
 80033b4:	2301      	movne	r3, #1
 80033b6:	2300      	moveq	r3, #0
 80033b8:	b2db      	uxtb	r3, r3
 80033ba:	e022      	b.n	8003402 <HAL_TIM_PWM_Start+0x9e>
 80033bc:	683b      	ldr	r3, [r7, #0]
 80033be:	2b0c      	cmp	r3, #12
 80033c0:	d109      	bne.n	80033d6 <HAL_TIM_PWM_Start+0x72>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80033c8:	b2db      	uxtb	r3, r3
 80033ca:	2b01      	cmp	r3, #1
 80033cc:	bf14      	ite	ne
 80033ce:	2301      	movne	r3, #1
 80033d0:	2300      	moveq	r3, #0
 80033d2:	b2db      	uxtb	r3, r3
 80033d4:	e015      	b.n	8003402 <HAL_TIM_PWM_Start+0x9e>
 80033d6:	683b      	ldr	r3, [r7, #0]
 80033d8:	2b10      	cmp	r3, #16
 80033da:	d109      	bne.n	80033f0 <HAL_TIM_PWM_Start+0x8c>
 80033dc:	687b      	ldr	r3, [r7, #4]
 80033de:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80033e2:	b2db      	uxtb	r3, r3
 80033e4:	2b01      	cmp	r3, #1
 80033e6:	bf14      	ite	ne
 80033e8:	2301      	movne	r3, #1
 80033ea:	2300      	moveq	r3, #0
 80033ec:	b2db      	uxtb	r3, r3
 80033ee:	e008      	b.n	8003402 <HAL_TIM_PWM_Start+0x9e>
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80033f6:	b2db      	uxtb	r3, r3
 80033f8:	2b01      	cmp	r3, #1
 80033fa:	bf14      	ite	ne
 80033fc:	2301      	movne	r3, #1
 80033fe:	2300      	moveq	r3, #0
 8003400:	b2db      	uxtb	r3, r3
 8003402:	2b00      	cmp	r3, #0
 8003404:	d001      	beq.n	800340a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8003406:	2301      	movs	r3, #1
 8003408:	e092      	b.n	8003530 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800340a:	683b      	ldr	r3, [r7, #0]
 800340c:	2b00      	cmp	r3, #0
 800340e:	d104      	bne.n	800341a <HAL_TIM_PWM_Start+0xb6>
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	2202      	movs	r2, #2
 8003414:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8003418:	e023      	b.n	8003462 <HAL_TIM_PWM_Start+0xfe>
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	2b04      	cmp	r3, #4
 800341e:	d104      	bne.n	800342a <HAL_TIM_PWM_Start+0xc6>
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	2202      	movs	r2, #2
 8003424:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8003428:	e01b      	b.n	8003462 <HAL_TIM_PWM_Start+0xfe>
 800342a:	683b      	ldr	r3, [r7, #0]
 800342c:	2b08      	cmp	r3, #8
 800342e:	d104      	bne.n	800343a <HAL_TIM_PWM_Start+0xd6>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	2202      	movs	r2, #2
 8003434:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8003438:	e013      	b.n	8003462 <HAL_TIM_PWM_Start+0xfe>
 800343a:	683b      	ldr	r3, [r7, #0]
 800343c:	2b0c      	cmp	r3, #12
 800343e:	d104      	bne.n	800344a <HAL_TIM_PWM_Start+0xe6>
 8003440:	687b      	ldr	r3, [r7, #4]
 8003442:	2202      	movs	r2, #2
 8003444:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8003448:	e00b      	b.n	8003462 <HAL_TIM_PWM_Start+0xfe>
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	2b10      	cmp	r3, #16
 800344e:	d104      	bne.n	800345a <HAL_TIM_PWM_Start+0xf6>
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	2202      	movs	r2, #2
 8003454:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8003458:	e003      	b.n	8003462 <HAL_TIM_PWM_Start+0xfe>
 800345a:	687b      	ldr	r3, [r7, #4]
 800345c:	2202      	movs	r2, #2
 800345e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2201      	movs	r2, #1
 8003468:	6839      	ldr	r1, [r7, #0]
 800346a:	4618      	mov	r0, r3
 800346c:	f000 fdf0 	bl	8004050 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	4a30      	ldr	r2, [pc, #192]	@ (8003538 <HAL_TIM_PWM_Start+0x1d4>)
 8003476:	4293      	cmp	r3, r2
 8003478:	d004      	beq.n	8003484 <HAL_TIM_PWM_Start+0x120>
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a2f      	ldr	r2, [pc, #188]	@ (800353c <HAL_TIM_PWM_Start+0x1d8>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d101      	bne.n	8003488 <HAL_TIM_PWM_Start+0x124>
 8003484:	2301      	movs	r3, #1
 8003486:	e000      	b.n	800348a <HAL_TIM_PWM_Start+0x126>
 8003488:	2300      	movs	r3, #0
 800348a:	2b00      	cmp	r3, #0
 800348c:	d007      	beq.n	800349e <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	681b      	ldr	r3, [r3, #0]
 8003492:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800349c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800349e:	687b      	ldr	r3, [r7, #4]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	4a25      	ldr	r2, [pc, #148]	@ (8003538 <HAL_TIM_PWM_Start+0x1d4>)
 80034a4:	4293      	cmp	r3, r2
 80034a6:	d022      	beq.n	80034ee <HAL_TIM_PWM_Start+0x18a>
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80034b0:	d01d      	beq.n	80034ee <HAL_TIM_PWM_Start+0x18a>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	681b      	ldr	r3, [r3, #0]
 80034b6:	4a22      	ldr	r2, [pc, #136]	@ (8003540 <HAL_TIM_PWM_Start+0x1dc>)
 80034b8:	4293      	cmp	r3, r2
 80034ba:	d018      	beq.n	80034ee <HAL_TIM_PWM_Start+0x18a>
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	4a20      	ldr	r2, [pc, #128]	@ (8003544 <HAL_TIM_PWM_Start+0x1e0>)
 80034c2:	4293      	cmp	r3, r2
 80034c4:	d013      	beq.n	80034ee <HAL_TIM_PWM_Start+0x18a>
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	681b      	ldr	r3, [r3, #0]
 80034ca:	4a1f      	ldr	r2, [pc, #124]	@ (8003548 <HAL_TIM_PWM_Start+0x1e4>)
 80034cc:	4293      	cmp	r3, r2
 80034ce:	d00e      	beq.n	80034ee <HAL_TIM_PWM_Start+0x18a>
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	681b      	ldr	r3, [r3, #0]
 80034d4:	4a19      	ldr	r2, [pc, #100]	@ (800353c <HAL_TIM_PWM_Start+0x1d8>)
 80034d6:	4293      	cmp	r3, r2
 80034d8:	d009      	beq.n	80034ee <HAL_TIM_PWM_Start+0x18a>
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	681b      	ldr	r3, [r3, #0]
 80034de:	4a1b      	ldr	r2, [pc, #108]	@ (800354c <HAL_TIM_PWM_Start+0x1e8>)
 80034e0:	4293      	cmp	r3, r2
 80034e2:	d004      	beq.n	80034ee <HAL_TIM_PWM_Start+0x18a>
 80034e4:	687b      	ldr	r3, [r7, #4]
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a19      	ldr	r2, [pc, #100]	@ (8003550 <HAL_TIM_PWM_Start+0x1ec>)
 80034ea:	4293      	cmp	r3, r2
 80034ec:	d115      	bne.n	800351a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80034ee:	687b      	ldr	r3, [r7, #4]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	689a      	ldr	r2, [r3, #8]
 80034f4:	4b17      	ldr	r3, [pc, #92]	@ (8003554 <HAL_TIM_PWM_Start+0x1f0>)
 80034f6:	4013      	ands	r3, r2
 80034f8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	2b06      	cmp	r3, #6
 80034fe:	d015      	beq.n	800352c <HAL_TIM_PWM_Start+0x1c8>
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003506:	d011      	beq.n	800352c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8003508:	687b      	ldr	r3, [r7, #4]
 800350a:	681b      	ldr	r3, [r3, #0]
 800350c:	681a      	ldr	r2, [r3, #0]
 800350e:	687b      	ldr	r3, [r7, #4]
 8003510:	681b      	ldr	r3, [r3, #0]
 8003512:	f042 0201 	orr.w	r2, r2, #1
 8003516:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003518:	e008      	b.n	800352c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	681b      	ldr	r3, [r3, #0]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	f042 0201 	orr.w	r2, r2, #1
 8003528:	601a      	str	r2, [r3, #0]
 800352a:	e000      	b.n	800352e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800352c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800352e:	2300      	movs	r3, #0
}
 8003530:	4618      	mov	r0, r3
 8003532:	3710      	adds	r7, #16
 8003534:	46bd      	mov	sp, r7
 8003536:	bd80      	pop	{r7, pc}
 8003538:	40010000 	.word	0x40010000
 800353c:	40010400 	.word	0x40010400
 8003540:	40000400 	.word	0x40000400
 8003544:	40000800 	.word	0x40000800
 8003548:	40000c00 	.word	0x40000c00
 800354c:	40014000 	.word	0x40014000
 8003550:	40001800 	.word	0x40001800
 8003554:	00010007 	.word	0x00010007

08003558 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8003558:	b580      	push	{r7, lr}
 800355a:	b086      	sub	sp, #24
 800355c:	af00      	add	r7, sp, #0
 800355e:	60f8      	str	r0, [r7, #12]
 8003560:	60b9      	str	r1, [r7, #8]
 8003562:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003564:	2300      	movs	r3, #0
 8003566:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800356e:	2b01      	cmp	r3, #1
 8003570:	d101      	bne.n	8003576 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8003572:	2302      	movs	r3, #2
 8003574:	e0ff      	b.n	8003776 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	2201      	movs	r2, #1
 800357a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	2b14      	cmp	r3, #20
 8003582:	f200 80f0 	bhi.w	8003766 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8003586:	a201      	add	r2, pc, #4	@ (adr r2, 800358c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8003588:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800358c:	080035e1 	.word	0x080035e1
 8003590:	08003767 	.word	0x08003767
 8003594:	08003767 	.word	0x08003767
 8003598:	08003767 	.word	0x08003767
 800359c:	08003621 	.word	0x08003621
 80035a0:	08003767 	.word	0x08003767
 80035a4:	08003767 	.word	0x08003767
 80035a8:	08003767 	.word	0x08003767
 80035ac:	08003663 	.word	0x08003663
 80035b0:	08003767 	.word	0x08003767
 80035b4:	08003767 	.word	0x08003767
 80035b8:	08003767 	.word	0x08003767
 80035bc:	080036a3 	.word	0x080036a3
 80035c0:	08003767 	.word	0x08003767
 80035c4:	08003767 	.word	0x08003767
 80035c8:	08003767 	.word	0x08003767
 80035cc:	080036e5 	.word	0x080036e5
 80035d0:	08003767 	.word	0x08003767
 80035d4:	08003767 	.word	0x08003767
 80035d8:	08003767 	.word	0x08003767
 80035dc:	08003725 	.word	0x08003725
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80035e0:	68fb      	ldr	r3, [r7, #12]
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	68b9      	ldr	r1, [r7, #8]
 80035e6:	4618      	mov	r0, r3
 80035e8:	f000 fa3a 	bl	8003a60 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80035ec:	68fb      	ldr	r3, [r7, #12]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	699a      	ldr	r2, [r3, #24]
 80035f2:	68fb      	ldr	r3, [r7, #12]
 80035f4:	681b      	ldr	r3, [r3, #0]
 80035f6:	f042 0208 	orr.w	r2, r2, #8
 80035fa:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80035fc:	68fb      	ldr	r3, [r7, #12]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	699a      	ldr	r2, [r3, #24]
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	f022 0204 	bic.w	r2, r2, #4
 800360a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	6999      	ldr	r1, [r3, #24]
 8003612:	68bb      	ldr	r3, [r7, #8]
 8003614:	691a      	ldr	r2, [r3, #16]
 8003616:	68fb      	ldr	r3, [r7, #12]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	430a      	orrs	r2, r1
 800361c:	619a      	str	r2, [r3, #24]
      break;
 800361e:	e0a5      	b.n	800376c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003620:	68fb      	ldr	r3, [r7, #12]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	68b9      	ldr	r1, [r7, #8]
 8003626:	4618      	mov	r0, r3
 8003628:	f000 fa8c 	bl	8003b44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800362c:	68fb      	ldr	r3, [r7, #12]
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	699a      	ldr	r2, [r3, #24]
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800363a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800363c:	68fb      	ldr	r3, [r7, #12]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	699a      	ldr	r2, [r3, #24]
 8003642:	68fb      	ldr	r3, [r7, #12]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800364a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800364c:	68fb      	ldr	r3, [r7, #12]
 800364e:	681b      	ldr	r3, [r3, #0]
 8003650:	6999      	ldr	r1, [r3, #24]
 8003652:	68bb      	ldr	r3, [r7, #8]
 8003654:	691b      	ldr	r3, [r3, #16]
 8003656:	021a      	lsls	r2, r3, #8
 8003658:	68fb      	ldr	r3, [r7, #12]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	430a      	orrs	r2, r1
 800365e:	619a      	str	r2, [r3, #24]
      break;
 8003660:	e084      	b.n	800376c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003662:	68fb      	ldr	r3, [r7, #12]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	68b9      	ldr	r1, [r7, #8]
 8003668:	4618      	mov	r0, r3
 800366a:	f000 fae3 	bl	8003c34 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	681b      	ldr	r3, [r3, #0]
 8003672:	69da      	ldr	r2, [r3, #28]
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	f042 0208 	orr.w	r2, r2, #8
 800367c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	681b      	ldr	r3, [r3, #0]
 8003682:	69da      	ldr	r2, [r3, #28]
 8003684:	68fb      	ldr	r3, [r7, #12]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f022 0204 	bic.w	r2, r2, #4
 800368c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800368e:	68fb      	ldr	r3, [r7, #12]
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	69d9      	ldr	r1, [r3, #28]
 8003694:	68bb      	ldr	r3, [r7, #8]
 8003696:	691a      	ldr	r2, [r3, #16]
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	681b      	ldr	r3, [r3, #0]
 800369c:	430a      	orrs	r2, r1
 800369e:	61da      	str	r2, [r3, #28]
      break;
 80036a0:	e064      	b.n	800376c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80036a2:	68fb      	ldr	r3, [r7, #12]
 80036a4:	681b      	ldr	r3, [r3, #0]
 80036a6:	68b9      	ldr	r1, [r7, #8]
 80036a8:	4618      	mov	r0, r3
 80036aa:	f000 fb39 	bl	8003d20 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	69da      	ldr	r2, [r3, #28]
 80036b4:	68fb      	ldr	r3, [r7, #12]
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80036bc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	681b      	ldr	r3, [r3, #0]
 80036c2:	69da      	ldr	r2, [r3, #28]
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	681b      	ldr	r3, [r3, #0]
 80036c8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80036cc:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80036ce:	68fb      	ldr	r3, [r7, #12]
 80036d0:	681b      	ldr	r3, [r3, #0]
 80036d2:	69d9      	ldr	r1, [r3, #28]
 80036d4:	68bb      	ldr	r3, [r7, #8]
 80036d6:	691b      	ldr	r3, [r3, #16]
 80036d8:	021a      	lsls	r2, r3, #8
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	681b      	ldr	r3, [r3, #0]
 80036de:	430a      	orrs	r2, r1
 80036e0:	61da      	str	r2, [r3, #28]
      break;
 80036e2:	e043      	b.n	800376c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	681b      	ldr	r3, [r3, #0]
 80036e8:	68b9      	ldr	r1, [r7, #8]
 80036ea:	4618      	mov	r0, r3
 80036ec:	f000 fb70 	bl	8003dd0 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80036f0:	68fb      	ldr	r3, [r7, #12]
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	f042 0208 	orr.w	r2, r2, #8
 80036fe:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8003700:	68fb      	ldr	r3, [r7, #12]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f022 0204 	bic.w	r2, r2, #4
 800370e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003716:	68bb      	ldr	r3, [r7, #8]
 8003718:	691a      	ldr	r2, [r3, #16]
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	430a      	orrs	r2, r1
 8003720:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003722:	e023      	b.n	800376c <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	68b9      	ldr	r1, [r7, #8]
 800372a:	4618      	mov	r0, r3
 800372c:	f000 fba2 	bl	8003e74 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8003730:	68fb      	ldr	r3, [r7, #12]
 8003732:	681b      	ldr	r3, [r3, #0]
 8003734:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800373e:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800374e:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	681b      	ldr	r3, [r3, #0]
 8003754:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8003756:	68bb      	ldr	r3, [r7, #8]
 8003758:	691b      	ldr	r3, [r3, #16]
 800375a:	021a      	lsls	r2, r3, #8
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	430a      	orrs	r2, r1
 8003762:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8003764:	e002      	b.n	800376c <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8003766:	2301      	movs	r3, #1
 8003768:	75fb      	strb	r3, [r7, #23]
      break;
 800376a:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	2200      	movs	r2, #0
 8003770:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003774:	7dfb      	ldrb	r3, [r7, #23]
}
 8003776:	4618      	mov	r0, r3
 8003778:	3718      	adds	r7, #24
 800377a:	46bd      	mov	sp, r7
 800377c:	bd80      	pop	{r7, pc}
 800377e:	bf00      	nop

08003780 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b084      	sub	sp, #16
 8003784:	af00      	add	r7, sp, #0
 8003786:	6078      	str	r0, [r7, #4]
 8003788:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800378a:	2300      	movs	r3, #0
 800378c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003794:	2b01      	cmp	r3, #1
 8003796:	d101      	bne.n	800379c <HAL_TIM_ConfigClockSource+0x1c>
 8003798:	2302      	movs	r3, #2
 800379a:	e0b4      	b.n	8003906 <HAL_TIM_ConfigClockSource+0x186>
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	2201      	movs	r2, #1
 80037a0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	2202      	movs	r2, #2
 80037a8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	689b      	ldr	r3, [r3, #8]
 80037b2:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80037b4:	68ba      	ldr	r2, [r7, #8]
 80037b6:	4b56      	ldr	r3, [pc, #344]	@ (8003910 <HAL_TIM_ConfigClockSource+0x190>)
 80037b8:	4013      	ands	r3, r2
 80037ba:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80037bc:	68bb      	ldr	r3, [r7, #8]
 80037be:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80037c2:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	68ba      	ldr	r2, [r7, #8]
 80037ca:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80037cc:	683b      	ldr	r3, [r7, #0]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037d4:	d03e      	beq.n	8003854 <HAL_TIM_ConfigClockSource+0xd4>
 80037d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80037da:	f200 8087 	bhi.w	80038ec <HAL_TIM_ConfigClockSource+0x16c>
 80037de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037e2:	f000 8086 	beq.w	80038f2 <HAL_TIM_ConfigClockSource+0x172>
 80037e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80037ea:	d87f      	bhi.n	80038ec <HAL_TIM_ConfigClockSource+0x16c>
 80037ec:	2b70      	cmp	r3, #112	@ 0x70
 80037ee:	d01a      	beq.n	8003826 <HAL_TIM_ConfigClockSource+0xa6>
 80037f0:	2b70      	cmp	r3, #112	@ 0x70
 80037f2:	d87b      	bhi.n	80038ec <HAL_TIM_ConfigClockSource+0x16c>
 80037f4:	2b60      	cmp	r3, #96	@ 0x60
 80037f6:	d050      	beq.n	800389a <HAL_TIM_ConfigClockSource+0x11a>
 80037f8:	2b60      	cmp	r3, #96	@ 0x60
 80037fa:	d877      	bhi.n	80038ec <HAL_TIM_ConfigClockSource+0x16c>
 80037fc:	2b50      	cmp	r3, #80	@ 0x50
 80037fe:	d03c      	beq.n	800387a <HAL_TIM_ConfigClockSource+0xfa>
 8003800:	2b50      	cmp	r3, #80	@ 0x50
 8003802:	d873      	bhi.n	80038ec <HAL_TIM_ConfigClockSource+0x16c>
 8003804:	2b40      	cmp	r3, #64	@ 0x40
 8003806:	d058      	beq.n	80038ba <HAL_TIM_ConfigClockSource+0x13a>
 8003808:	2b40      	cmp	r3, #64	@ 0x40
 800380a:	d86f      	bhi.n	80038ec <HAL_TIM_ConfigClockSource+0x16c>
 800380c:	2b30      	cmp	r3, #48	@ 0x30
 800380e:	d064      	beq.n	80038da <HAL_TIM_ConfigClockSource+0x15a>
 8003810:	2b30      	cmp	r3, #48	@ 0x30
 8003812:	d86b      	bhi.n	80038ec <HAL_TIM_ConfigClockSource+0x16c>
 8003814:	2b20      	cmp	r3, #32
 8003816:	d060      	beq.n	80038da <HAL_TIM_ConfigClockSource+0x15a>
 8003818:	2b20      	cmp	r3, #32
 800381a:	d867      	bhi.n	80038ec <HAL_TIM_ConfigClockSource+0x16c>
 800381c:	2b00      	cmp	r3, #0
 800381e:	d05c      	beq.n	80038da <HAL_TIM_ConfigClockSource+0x15a>
 8003820:	2b10      	cmp	r3, #16
 8003822:	d05a      	beq.n	80038da <HAL_TIM_ConfigClockSource+0x15a>
 8003824:	e062      	b.n	80038ec <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800382a:	683b      	ldr	r3, [r7, #0]
 800382c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800382e:	683b      	ldr	r3, [r7, #0]
 8003830:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003832:	683b      	ldr	r3, [r7, #0]
 8003834:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003836:	f000 fbeb 	bl	8004010 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	689b      	ldr	r3, [r3, #8]
 8003840:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8003848:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681b      	ldr	r3, [r3, #0]
 800384e:	68ba      	ldr	r2, [r7, #8]
 8003850:	609a      	str	r2, [r3, #8]
      break;
 8003852:	e04f      	b.n	80038f4 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003854:	687b      	ldr	r3, [r7, #4]
 8003856:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003858:	683b      	ldr	r3, [r7, #0]
 800385a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800385c:	683b      	ldr	r3, [r7, #0]
 800385e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003860:	683b      	ldr	r3, [r7, #0]
 8003862:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003864:	f000 fbd4 	bl	8004010 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	689a      	ldr	r2, [r3, #8]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003876:	609a      	str	r2, [r3, #8]
      break;
 8003878:	e03c      	b.n	80038f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800387a:	687b      	ldr	r3, [r7, #4]
 800387c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800387e:	683b      	ldr	r3, [r7, #0]
 8003880:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003882:	683b      	ldr	r3, [r7, #0]
 8003884:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003886:	461a      	mov	r2, r3
 8003888:	f000 fb48 	bl	8003f1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	681b      	ldr	r3, [r3, #0]
 8003890:	2150      	movs	r1, #80	@ 0x50
 8003892:	4618      	mov	r0, r3
 8003894:	f000 fba1 	bl	8003fda <TIM_ITRx_SetConfig>
      break;
 8003898:	e02c      	b.n	80038f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800389e:	683b      	ldr	r3, [r7, #0]
 80038a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038a2:	683b      	ldr	r3, [r7, #0]
 80038a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80038a6:	461a      	mov	r2, r3
 80038a8:	f000 fb67 	bl	8003f7a <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80038ac:	687b      	ldr	r3, [r7, #4]
 80038ae:	681b      	ldr	r3, [r3, #0]
 80038b0:	2160      	movs	r1, #96	@ 0x60
 80038b2:	4618      	mov	r0, r3
 80038b4:	f000 fb91 	bl	8003fda <TIM_ITRx_SetConfig>
      break;
 80038b8:	e01c      	b.n	80038f4 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80038ba:	687b      	ldr	r3, [r7, #4]
 80038bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80038be:	683b      	ldr	r3, [r7, #0]
 80038c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80038c2:	683b      	ldr	r3, [r7, #0]
 80038c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80038c6:	461a      	mov	r2, r3
 80038c8:	f000 fb28 	bl	8003f1c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	2140      	movs	r1, #64	@ 0x40
 80038d2:	4618      	mov	r0, r3
 80038d4:	f000 fb81 	bl	8003fda <TIM_ITRx_SetConfig>
      break;
 80038d8:	e00c      	b.n	80038f4 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681a      	ldr	r2, [r3, #0]
 80038de:	683b      	ldr	r3, [r7, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4619      	mov	r1, r3
 80038e4:	4610      	mov	r0, r2
 80038e6:	f000 fb78 	bl	8003fda <TIM_ITRx_SetConfig>
      break;
 80038ea:	e003      	b.n	80038f4 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80038ec:	2301      	movs	r3, #1
 80038ee:	73fb      	strb	r3, [r7, #15]
      break;
 80038f0:	e000      	b.n	80038f4 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80038f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2200      	movs	r2, #0
 8003900:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8003904:	7bfb      	ldrb	r3, [r7, #15]
}
 8003906:	4618      	mov	r0, r3
 8003908:	3710      	adds	r7, #16
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
 800390e:	bf00      	nop
 8003910:	fffeff88 	.word	0xfffeff88

08003914 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003914:	b480      	push	{r7}
 8003916:	b085      	sub	sp, #20
 8003918:	af00      	add	r7, sp, #0
 800391a:	6078      	str	r0, [r7, #4]
 800391c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	4a43      	ldr	r2, [pc, #268]	@ (8003a34 <TIM_Base_SetConfig+0x120>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d013      	beq.n	8003954 <TIM_Base_SetConfig+0x40>
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003932:	d00f      	beq.n	8003954 <TIM_Base_SetConfig+0x40>
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	4a40      	ldr	r2, [pc, #256]	@ (8003a38 <TIM_Base_SetConfig+0x124>)
 8003938:	4293      	cmp	r3, r2
 800393a:	d00b      	beq.n	8003954 <TIM_Base_SetConfig+0x40>
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	4a3f      	ldr	r2, [pc, #252]	@ (8003a3c <TIM_Base_SetConfig+0x128>)
 8003940:	4293      	cmp	r3, r2
 8003942:	d007      	beq.n	8003954 <TIM_Base_SetConfig+0x40>
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	4a3e      	ldr	r2, [pc, #248]	@ (8003a40 <TIM_Base_SetConfig+0x12c>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d003      	beq.n	8003954 <TIM_Base_SetConfig+0x40>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	4a3d      	ldr	r2, [pc, #244]	@ (8003a44 <TIM_Base_SetConfig+0x130>)
 8003950:	4293      	cmp	r3, r2
 8003952:	d108      	bne.n	8003966 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800395a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800395c:	683b      	ldr	r3, [r7, #0]
 800395e:	685b      	ldr	r3, [r3, #4]
 8003960:	68fa      	ldr	r2, [r7, #12]
 8003962:	4313      	orrs	r3, r2
 8003964:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	4a32      	ldr	r2, [pc, #200]	@ (8003a34 <TIM_Base_SetConfig+0x120>)
 800396a:	4293      	cmp	r3, r2
 800396c:	d02b      	beq.n	80039c6 <TIM_Base_SetConfig+0xb2>
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003974:	d027      	beq.n	80039c6 <TIM_Base_SetConfig+0xb2>
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	4a2f      	ldr	r2, [pc, #188]	@ (8003a38 <TIM_Base_SetConfig+0x124>)
 800397a:	4293      	cmp	r3, r2
 800397c:	d023      	beq.n	80039c6 <TIM_Base_SetConfig+0xb2>
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	4a2e      	ldr	r2, [pc, #184]	@ (8003a3c <TIM_Base_SetConfig+0x128>)
 8003982:	4293      	cmp	r3, r2
 8003984:	d01f      	beq.n	80039c6 <TIM_Base_SetConfig+0xb2>
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	4a2d      	ldr	r2, [pc, #180]	@ (8003a40 <TIM_Base_SetConfig+0x12c>)
 800398a:	4293      	cmp	r3, r2
 800398c:	d01b      	beq.n	80039c6 <TIM_Base_SetConfig+0xb2>
 800398e:	687b      	ldr	r3, [r7, #4]
 8003990:	4a2c      	ldr	r2, [pc, #176]	@ (8003a44 <TIM_Base_SetConfig+0x130>)
 8003992:	4293      	cmp	r3, r2
 8003994:	d017      	beq.n	80039c6 <TIM_Base_SetConfig+0xb2>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	4a2b      	ldr	r2, [pc, #172]	@ (8003a48 <TIM_Base_SetConfig+0x134>)
 800399a:	4293      	cmp	r3, r2
 800399c:	d013      	beq.n	80039c6 <TIM_Base_SetConfig+0xb2>
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	4a2a      	ldr	r2, [pc, #168]	@ (8003a4c <TIM_Base_SetConfig+0x138>)
 80039a2:	4293      	cmp	r3, r2
 80039a4:	d00f      	beq.n	80039c6 <TIM_Base_SetConfig+0xb2>
 80039a6:	687b      	ldr	r3, [r7, #4]
 80039a8:	4a29      	ldr	r2, [pc, #164]	@ (8003a50 <TIM_Base_SetConfig+0x13c>)
 80039aa:	4293      	cmp	r3, r2
 80039ac:	d00b      	beq.n	80039c6 <TIM_Base_SetConfig+0xb2>
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	4a28      	ldr	r2, [pc, #160]	@ (8003a54 <TIM_Base_SetConfig+0x140>)
 80039b2:	4293      	cmp	r3, r2
 80039b4:	d007      	beq.n	80039c6 <TIM_Base_SetConfig+0xb2>
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	4a27      	ldr	r2, [pc, #156]	@ (8003a58 <TIM_Base_SetConfig+0x144>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d003      	beq.n	80039c6 <TIM_Base_SetConfig+0xb2>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	4a26      	ldr	r2, [pc, #152]	@ (8003a5c <TIM_Base_SetConfig+0x148>)
 80039c2:	4293      	cmp	r3, r2
 80039c4:	d108      	bne.n	80039d8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 80039c6:	68fb      	ldr	r3, [r7, #12]
 80039c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80039cc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	68db      	ldr	r3, [r3, #12]
 80039d2:	68fa      	ldr	r2, [r7, #12]
 80039d4:	4313      	orrs	r3, r2
 80039d6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80039de:	683b      	ldr	r3, [r7, #0]
 80039e0:	695b      	ldr	r3, [r3, #20]
 80039e2:	4313      	orrs	r3, r2
 80039e4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	689a      	ldr	r2, [r3, #8]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80039ee:	683b      	ldr	r3, [r7, #0]
 80039f0:	681a      	ldr	r2, [r3, #0]
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	4a0e      	ldr	r2, [pc, #56]	@ (8003a34 <TIM_Base_SetConfig+0x120>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d003      	beq.n	8003a06 <TIM_Base_SetConfig+0xf2>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	4a10      	ldr	r2, [pc, #64]	@ (8003a44 <TIM_Base_SetConfig+0x130>)
 8003a02:	4293      	cmp	r3, r2
 8003a04:	d103      	bne.n	8003a0e <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003a06:	683b      	ldr	r3, [r7, #0]
 8003a08:	691a      	ldr	r2, [r3, #16]
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8003a0e:	687b      	ldr	r3, [r7, #4]
 8003a10:	681b      	ldr	r3, [r3, #0]
 8003a12:	f043 0204 	orr.w	r2, r3, #4
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	2201      	movs	r2, #1
 8003a1e:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	68fa      	ldr	r2, [r7, #12]
 8003a24:	601a      	str	r2, [r3, #0]
}
 8003a26:	bf00      	nop
 8003a28:	3714      	adds	r7, #20
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	40010000 	.word	0x40010000
 8003a38:	40000400 	.word	0x40000400
 8003a3c:	40000800 	.word	0x40000800
 8003a40:	40000c00 	.word	0x40000c00
 8003a44:	40010400 	.word	0x40010400
 8003a48:	40014000 	.word	0x40014000
 8003a4c:	40014400 	.word	0x40014400
 8003a50:	40014800 	.word	0x40014800
 8003a54:	40001800 	.word	0x40001800
 8003a58:	40001c00 	.word	0x40001c00
 8003a5c:	40002000 	.word	0x40002000

08003a60 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003a60:	b480      	push	{r7}
 8003a62:	b087      	sub	sp, #28
 8003a64:	af00      	add	r7, sp, #0
 8003a66:	6078      	str	r0, [r7, #4]
 8003a68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003a6a:	687b      	ldr	r3, [r7, #4]
 8003a6c:	6a1b      	ldr	r3, [r3, #32]
 8003a6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003a70:	687b      	ldr	r3, [r7, #4]
 8003a72:	6a1b      	ldr	r3, [r3, #32]
 8003a74:	f023 0201 	bic.w	r2, r3, #1
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003a7c:	687b      	ldr	r3, [r7, #4]
 8003a7e:	685b      	ldr	r3, [r3, #4]
 8003a80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	699b      	ldr	r3, [r3, #24]
 8003a86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003a88:	68fa      	ldr	r2, [r7, #12]
 8003a8a:	4b2b      	ldr	r3, [pc, #172]	@ (8003b38 <TIM_OC1_SetConfig+0xd8>)
 8003a8c:	4013      	ands	r3, r2
 8003a8e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	f023 0303 	bic.w	r3, r3, #3
 8003a96:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003a98:	683b      	ldr	r3, [r7, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	68fa      	ldr	r2, [r7, #12]
 8003a9e:	4313      	orrs	r3, r2
 8003aa0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	f023 0302 	bic.w	r3, r3, #2
 8003aa8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003aaa:	683b      	ldr	r3, [r7, #0]
 8003aac:	689b      	ldr	r3, [r3, #8]
 8003aae:	697a      	ldr	r2, [r7, #20]
 8003ab0:	4313      	orrs	r3, r2
 8003ab2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	4a21      	ldr	r2, [pc, #132]	@ (8003b3c <TIM_OC1_SetConfig+0xdc>)
 8003ab8:	4293      	cmp	r3, r2
 8003aba:	d003      	beq.n	8003ac4 <TIM_OC1_SetConfig+0x64>
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	4a20      	ldr	r2, [pc, #128]	@ (8003b40 <TIM_OC1_SetConfig+0xe0>)
 8003ac0:	4293      	cmp	r3, r2
 8003ac2:	d10c      	bne.n	8003ade <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003ac4:	697b      	ldr	r3, [r7, #20]
 8003ac6:	f023 0308 	bic.w	r3, r3, #8
 8003aca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003acc:	683b      	ldr	r3, [r7, #0]
 8003ace:	68db      	ldr	r3, [r3, #12]
 8003ad0:	697a      	ldr	r2, [r7, #20]
 8003ad2:	4313      	orrs	r3, r2
 8003ad4:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003ad6:	697b      	ldr	r3, [r7, #20]
 8003ad8:	f023 0304 	bic.w	r3, r3, #4
 8003adc:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	4a16      	ldr	r2, [pc, #88]	@ (8003b3c <TIM_OC1_SetConfig+0xdc>)
 8003ae2:	4293      	cmp	r3, r2
 8003ae4:	d003      	beq.n	8003aee <TIM_OC1_SetConfig+0x8e>
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	4a15      	ldr	r2, [pc, #84]	@ (8003b40 <TIM_OC1_SetConfig+0xe0>)
 8003aea:	4293      	cmp	r3, r2
 8003aec:	d111      	bne.n	8003b12 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003af4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003af6:	693b      	ldr	r3, [r7, #16]
 8003af8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003afc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003afe:	683b      	ldr	r3, [r7, #0]
 8003b00:	695b      	ldr	r3, [r3, #20]
 8003b02:	693a      	ldr	r2, [r7, #16]
 8003b04:	4313      	orrs	r3, r2
 8003b06:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003b08:	683b      	ldr	r3, [r7, #0]
 8003b0a:	699b      	ldr	r3, [r3, #24]
 8003b0c:	693a      	ldr	r2, [r7, #16]
 8003b0e:	4313      	orrs	r3, r2
 8003b10:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	693a      	ldr	r2, [r7, #16]
 8003b16:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003b18:	687b      	ldr	r3, [r7, #4]
 8003b1a:	68fa      	ldr	r2, [r7, #12]
 8003b1c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003b1e:	683b      	ldr	r3, [r7, #0]
 8003b20:	685a      	ldr	r2, [r3, #4]
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	697a      	ldr	r2, [r7, #20]
 8003b2a:	621a      	str	r2, [r3, #32]
}
 8003b2c:	bf00      	nop
 8003b2e:	371c      	adds	r7, #28
 8003b30:	46bd      	mov	sp, r7
 8003b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b36:	4770      	bx	lr
 8003b38:	fffeff8f 	.word	0xfffeff8f
 8003b3c:	40010000 	.word	0x40010000
 8003b40:	40010400 	.word	0x40010400

08003b44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003b44:	b480      	push	{r7}
 8003b46:	b087      	sub	sp, #28
 8003b48:	af00      	add	r7, sp, #0
 8003b4a:	6078      	str	r0, [r7, #4]
 8003b4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	6a1b      	ldr	r3, [r3, #32]
 8003b52:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	6a1b      	ldr	r3, [r3, #32]
 8003b58:	f023 0210 	bic.w	r2, r3, #16
 8003b5c:	687b      	ldr	r3, [r7, #4]
 8003b5e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	685b      	ldr	r3, [r3, #4]
 8003b64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	699b      	ldr	r3, [r3, #24]
 8003b6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003b6c:	68fa      	ldr	r2, [r7, #12]
 8003b6e:	4b2e      	ldr	r3, [pc, #184]	@ (8003c28 <TIM_OC2_SetConfig+0xe4>)
 8003b70:	4013      	ands	r3, r2
 8003b72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003b74:	68fb      	ldr	r3, [r7, #12]
 8003b76:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003b7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003b7c:	683b      	ldr	r3, [r7, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	021b      	lsls	r3, r3, #8
 8003b82:	68fa      	ldr	r2, [r7, #12]
 8003b84:	4313      	orrs	r3, r2
 8003b86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003b88:	697b      	ldr	r3, [r7, #20]
 8003b8a:	f023 0320 	bic.w	r3, r3, #32
 8003b8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003b90:	683b      	ldr	r3, [r7, #0]
 8003b92:	689b      	ldr	r3, [r3, #8]
 8003b94:	011b      	lsls	r3, r3, #4
 8003b96:	697a      	ldr	r2, [r7, #20]
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	4a23      	ldr	r2, [pc, #140]	@ (8003c2c <TIM_OC2_SetConfig+0xe8>)
 8003ba0:	4293      	cmp	r3, r2
 8003ba2:	d003      	beq.n	8003bac <TIM_OC2_SetConfig+0x68>
 8003ba4:	687b      	ldr	r3, [r7, #4]
 8003ba6:	4a22      	ldr	r2, [pc, #136]	@ (8003c30 <TIM_OC2_SetConfig+0xec>)
 8003ba8:	4293      	cmp	r3, r2
 8003baa:	d10d      	bne.n	8003bc8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003bac:	697b      	ldr	r3, [r7, #20]
 8003bae:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003bb2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003bb4:	683b      	ldr	r3, [r7, #0]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	011b      	lsls	r3, r3, #4
 8003bba:	697a      	ldr	r2, [r7, #20]
 8003bbc:	4313      	orrs	r3, r2
 8003bbe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003bc0:	697b      	ldr	r3, [r7, #20]
 8003bc2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8003bc6:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	4a18      	ldr	r2, [pc, #96]	@ (8003c2c <TIM_OC2_SetConfig+0xe8>)
 8003bcc:	4293      	cmp	r3, r2
 8003bce:	d003      	beq.n	8003bd8 <TIM_OC2_SetConfig+0x94>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	4a17      	ldr	r2, [pc, #92]	@ (8003c30 <TIM_OC2_SetConfig+0xec>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d113      	bne.n	8003c00 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003bd8:	693b      	ldr	r3, [r7, #16]
 8003bda:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003bde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003be0:	693b      	ldr	r3, [r7, #16]
 8003be2:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003be6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003be8:	683b      	ldr	r3, [r7, #0]
 8003bea:	695b      	ldr	r3, [r3, #20]
 8003bec:	009b      	lsls	r3, r3, #2
 8003bee:	693a      	ldr	r2, [r7, #16]
 8003bf0:	4313      	orrs	r3, r2
 8003bf2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003bf4:	683b      	ldr	r3, [r7, #0]
 8003bf6:	699b      	ldr	r3, [r3, #24]
 8003bf8:	009b      	lsls	r3, r3, #2
 8003bfa:	693a      	ldr	r2, [r7, #16]
 8003bfc:	4313      	orrs	r3, r2
 8003bfe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003c00:	687b      	ldr	r3, [r7, #4]
 8003c02:	693a      	ldr	r2, [r7, #16]
 8003c04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	68fa      	ldr	r2, [r7, #12]
 8003c0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	685a      	ldr	r2, [r3, #4]
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	697a      	ldr	r2, [r7, #20]
 8003c18:	621a      	str	r2, [r3, #32]
}
 8003c1a:	bf00      	nop
 8003c1c:	371c      	adds	r7, #28
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr
 8003c26:	bf00      	nop
 8003c28:	feff8fff 	.word	0xfeff8fff
 8003c2c:	40010000 	.word	0x40010000
 8003c30:	40010400 	.word	0x40010400

08003c34 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003c34:	b480      	push	{r7}
 8003c36:	b087      	sub	sp, #28
 8003c38:	af00      	add	r7, sp, #0
 8003c3a:	6078      	str	r0, [r7, #4]
 8003c3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	6a1b      	ldr	r3, [r3, #32]
 8003c48:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	685b      	ldr	r3, [r3, #4]
 8003c54:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003c56:	687b      	ldr	r3, [r7, #4]
 8003c58:	69db      	ldr	r3, [r3, #28]
 8003c5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8003c5c:	68fa      	ldr	r2, [r7, #12]
 8003c5e:	4b2d      	ldr	r3, [pc, #180]	@ (8003d14 <TIM_OC3_SetConfig+0xe0>)
 8003c60:	4013      	ands	r3, r2
 8003c62:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	f023 0303 	bic.w	r3, r3, #3
 8003c6a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003c6c:	683b      	ldr	r3, [r7, #0]
 8003c6e:	681b      	ldr	r3, [r3, #0]
 8003c70:	68fa      	ldr	r2, [r7, #12]
 8003c72:	4313      	orrs	r3, r2
 8003c74:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8003c76:	697b      	ldr	r3, [r7, #20]
 8003c78:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003c7c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8003c7e:	683b      	ldr	r3, [r7, #0]
 8003c80:	689b      	ldr	r3, [r3, #8]
 8003c82:	021b      	lsls	r3, r3, #8
 8003c84:	697a      	ldr	r2, [r7, #20]
 8003c86:	4313      	orrs	r3, r2
 8003c88:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	4a22      	ldr	r2, [pc, #136]	@ (8003d18 <TIM_OC3_SetConfig+0xe4>)
 8003c8e:	4293      	cmp	r3, r2
 8003c90:	d003      	beq.n	8003c9a <TIM_OC3_SetConfig+0x66>
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	4a21      	ldr	r2, [pc, #132]	@ (8003d1c <TIM_OC3_SetConfig+0xe8>)
 8003c96:	4293      	cmp	r3, r2
 8003c98:	d10d      	bne.n	8003cb6 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8003c9a:	697b      	ldr	r3, [r7, #20]
 8003c9c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003ca0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8003ca2:	683b      	ldr	r3, [r7, #0]
 8003ca4:	68db      	ldr	r3, [r3, #12]
 8003ca6:	021b      	lsls	r3, r3, #8
 8003ca8:	697a      	ldr	r2, [r7, #20]
 8003caa:	4313      	orrs	r3, r2
 8003cac:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8003cae:	697b      	ldr	r3, [r7, #20]
 8003cb0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8003cb4:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	4a17      	ldr	r2, [pc, #92]	@ (8003d18 <TIM_OC3_SetConfig+0xe4>)
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d003      	beq.n	8003cc6 <TIM_OC3_SetConfig+0x92>
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	4a16      	ldr	r2, [pc, #88]	@ (8003d1c <TIM_OC3_SetConfig+0xe8>)
 8003cc2:	4293      	cmp	r3, r2
 8003cc4:	d113      	bne.n	8003cee <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8003cc6:	693b      	ldr	r3, [r7, #16]
 8003cc8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003ccc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8003cce:	693b      	ldr	r3, [r7, #16]
 8003cd0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003cd4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8003cd6:	683b      	ldr	r3, [r7, #0]
 8003cd8:	695b      	ldr	r3, [r3, #20]
 8003cda:	011b      	lsls	r3, r3, #4
 8003cdc:	693a      	ldr	r2, [r7, #16]
 8003cde:	4313      	orrs	r3, r2
 8003ce0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8003ce2:	683b      	ldr	r3, [r7, #0]
 8003ce4:	699b      	ldr	r3, [r3, #24]
 8003ce6:	011b      	lsls	r3, r3, #4
 8003ce8:	693a      	ldr	r2, [r7, #16]
 8003cea:	4313      	orrs	r3, r2
 8003cec:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	693a      	ldr	r2, [r7, #16]
 8003cf2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	68fa      	ldr	r2, [r7, #12]
 8003cf8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8003cfa:	683b      	ldr	r3, [r7, #0]
 8003cfc:	685a      	ldr	r2, [r3, #4]
 8003cfe:	687b      	ldr	r3, [r7, #4]
 8003d00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	697a      	ldr	r2, [r7, #20]
 8003d06:	621a      	str	r2, [r3, #32]
}
 8003d08:	bf00      	nop
 8003d0a:	371c      	adds	r7, #28
 8003d0c:	46bd      	mov	sp, r7
 8003d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d12:	4770      	bx	lr
 8003d14:	fffeff8f 	.word	0xfffeff8f
 8003d18:	40010000 	.word	0x40010000
 8003d1c:	40010400 	.word	0x40010400

08003d20 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003d20:	b480      	push	{r7}
 8003d22:	b087      	sub	sp, #28
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	6a1b      	ldr	r3, [r3, #32]
 8003d2e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6a1b      	ldr	r3, [r3, #32]
 8003d34:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	685b      	ldr	r3, [r3, #4]
 8003d40:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	69db      	ldr	r3, [r3, #28]
 8003d46:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8003d48:	68fa      	ldr	r2, [r7, #12]
 8003d4a:	4b1e      	ldr	r3, [pc, #120]	@ (8003dc4 <TIM_OC4_SetConfig+0xa4>)
 8003d4c:	4013      	ands	r3, r2
 8003d4e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8003d50:	68fb      	ldr	r3, [r7, #12]
 8003d52:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003d56:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003d58:	683b      	ldr	r3, [r7, #0]
 8003d5a:	681b      	ldr	r3, [r3, #0]
 8003d5c:	021b      	lsls	r3, r3, #8
 8003d5e:	68fa      	ldr	r2, [r7, #12]
 8003d60:	4313      	orrs	r3, r2
 8003d62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8003d64:	693b      	ldr	r3, [r7, #16]
 8003d66:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8003d6a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8003d6c:	683b      	ldr	r3, [r7, #0]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	031b      	lsls	r3, r3, #12
 8003d72:	693a      	ldr	r2, [r7, #16]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	4a13      	ldr	r2, [pc, #76]	@ (8003dc8 <TIM_OC4_SetConfig+0xa8>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d003      	beq.n	8003d88 <TIM_OC4_SetConfig+0x68>
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	4a12      	ldr	r2, [pc, #72]	@ (8003dcc <TIM_OC4_SetConfig+0xac>)
 8003d84:	4293      	cmp	r3, r2
 8003d86:	d109      	bne.n	8003d9c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8003d88:	697b      	ldr	r3, [r7, #20]
 8003d8a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8003d8e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8003d90:	683b      	ldr	r3, [r7, #0]
 8003d92:	695b      	ldr	r3, [r3, #20]
 8003d94:	019b      	lsls	r3, r3, #6
 8003d96:	697a      	ldr	r2, [r7, #20]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003d9c:	687b      	ldr	r3, [r7, #4]
 8003d9e:	697a      	ldr	r2, [r7, #20]
 8003da0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8003da2:	687b      	ldr	r3, [r7, #4]
 8003da4:	68fa      	ldr	r2, [r7, #12]
 8003da6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	685a      	ldr	r2, [r3, #4]
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003db0:	687b      	ldr	r3, [r7, #4]
 8003db2:	693a      	ldr	r2, [r7, #16]
 8003db4:	621a      	str	r2, [r3, #32]
}
 8003db6:	bf00      	nop
 8003db8:	371c      	adds	r7, #28
 8003dba:	46bd      	mov	sp, r7
 8003dbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dc0:	4770      	bx	lr
 8003dc2:	bf00      	nop
 8003dc4:	feff8fff 	.word	0xfeff8fff
 8003dc8:	40010000 	.word	0x40010000
 8003dcc:	40010400 	.word	0x40010400

08003dd0 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003dd0:	b480      	push	{r7}
 8003dd2:	b087      	sub	sp, #28
 8003dd4:	af00      	add	r7, sp, #0
 8003dd6:	6078      	str	r0, [r7, #4]
 8003dd8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	6a1b      	ldr	r3, [r3, #32]
 8003dde:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	6a1b      	ldr	r3, [r3, #32]
 8003de4:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8003de8:	687b      	ldr	r3, [r7, #4]
 8003dea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003df2:	687b      	ldr	r3, [r7, #4]
 8003df4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003df6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8003df8:	68fa      	ldr	r2, [r7, #12]
 8003dfa:	4b1b      	ldr	r3, [pc, #108]	@ (8003e68 <TIM_OC5_SetConfig+0x98>)
 8003dfc:	4013      	ands	r3, r2
 8003dfe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e00:	683b      	ldr	r3, [r7, #0]
 8003e02:	681b      	ldr	r3, [r3, #0]
 8003e04:	68fa      	ldr	r2, [r7, #12]
 8003e06:	4313      	orrs	r3, r2
 8003e08:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8003e0a:	693b      	ldr	r3, [r7, #16]
 8003e0c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8003e10:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8003e12:	683b      	ldr	r3, [r7, #0]
 8003e14:	689b      	ldr	r3, [r3, #8]
 8003e16:	041b      	lsls	r3, r3, #16
 8003e18:	693a      	ldr	r2, [r7, #16]
 8003e1a:	4313      	orrs	r3, r2
 8003e1c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	4a12      	ldr	r2, [pc, #72]	@ (8003e6c <TIM_OC5_SetConfig+0x9c>)
 8003e22:	4293      	cmp	r3, r2
 8003e24:	d003      	beq.n	8003e2e <TIM_OC5_SetConfig+0x5e>
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	4a11      	ldr	r2, [pc, #68]	@ (8003e70 <TIM_OC5_SetConfig+0xa0>)
 8003e2a:	4293      	cmp	r3, r2
 8003e2c:	d109      	bne.n	8003e42 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8003e2e:	697b      	ldr	r3, [r7, #20]
 8003e30:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003e34:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8003e36:	683b      	ldr	r3, [r7, #0]
 8003e38:	695b      	ldr	r3, [r3, #20]
 8003e3a:	021b      	lsls	r3, r3, #8
 8003e3c:	697a      	ldr	r2, [r7, #20]
 8003e3e:	4313      	orrs	r3, r2
 8003e40:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	697a      	ldr	r2, [r7, #20]
 8003e46:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003e48:	687b      	ldr	r3, [r7, #4]
 8003e4a:	68fa      	ldr	r2, [r7, #12]
 8003e4c:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	685a      	ldr	r2, [r3, #4]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003e56:	687b      	ldr	r3, [r7, #4]
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	621a      	str	r2, [r3, #32]
}
 8003e5c:	bf00      	nop
 8003e5e:	371c      	adds	r7, #28
 8003e60:	46bd      	mov	sp, r7
 8003e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e66:	4770      	bx	lr
 8003e68:	fffeff8f 	.word	0xfffeff8f
 8003e6c:	40010000 	.word	0x40010000
 8003e70:	40010400 	.word	0x40010400

08003e74 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8003e74:	b480      	push	{r7}
 8003e76:	b087      	sub	sp, #28
 8003e78:	af00      	add	r7, sp, #0
 8003e7a:	6078      	str	r0, [r7, #4]
 8003e7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	6a1b      	ldr	r3, [r3, #32]
 8003e82:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a1b      	ldr	r3, [r3, #32]
 8003e88:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8003e96:	687b      	ldr	r3, [r7, #4]
 8003e98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8003e9c:	68fa      	ldr	r2, [r7, #12]
 8003e9e:	4b1c      	ldr	r3, [pc, #112]	@ (8003f10 <TIM_OC6_SetConfig+0x9c>)
 8003ea0:	4013      	ands	r3, r2
 8003ea2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003ea4:	683b      	ldr	r3, [r7, #0]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	021b      	lsls	r3, r3, #8
 8003eaa:	68fa      	ldr	r2, [r7, #12]
 8003eac:	4313      	orrs	r3, r2
 8003eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8003eb0:	693b      	ldr	r3, [r7, #16]
 8003eb2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8003eb6:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	051b      	lsls	r3, r3, #20
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003ec4:	687b      	ldr	r3, [r7, #4]
 8003ec6:	4a13      	ldr	r2, [pc, #76]	@ (8003f14 <TIM_OC6_SetConfig+0xa0>)
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	d003      	beq.n	8003ed4 <TIM_OC6_SetConfig+0x60>
 8003ecc:	687b      	ldr	r3, [r7, #4]
 8003ece:	4a12      	ldr	r2, [pc, #72]	@ (8003f18 <TIM_OC6_SetConfig+0xa4>)
 8003ed0:	4293      	cmp	r3, r2
 8003ed2:	d109      	bne.n	8003ee8 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8003ed4:	697b      	ldr	r3, [r7, #20]
 8003ed6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003eda:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	695b      	ldr	r3, [r3, #20]
 8003ee0:	029b      	lsls	r3, r3, #10
 8003ee2:	697a      	ldr	r2, [r7, #20]
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	697a      	ldr	r2, [r7, #20]
 8003eec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	68fa      	ldr	r2, [r7, #12]
 8003ef2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003ef4:	683b      	ldr	r3, [r7, #0]
 8003ef6:	685a      	ldr	r2, [r3, #4]
 8003ef8:	687b      	ldr	r3, [r7, #4]
 8003efa:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003efc:	687b      	ldr	r3, [r7, #4]
 8003efe:	693a      	ldr	r2, [r7, #16]
 8003f00:	621a      	str	r2, [r3, #32]
}
 8003f02:	bf00      	nop
 8003f04:	371c      	adds	r7, #28
 8003f06:	46bd      	mov	sp, r7
 8003f08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f0c:	4770      	bx	lr
 8003f0e:	bf00      	nop
 8003f10:	feff8fff 	.word	0xfeff8fff
 8003f14:	40010000 	.word	0x40010000
 8003f18:	40010400 	.word	0x40010400

08003f1c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f1c:	b480      	push	{r7}
 8003f1e:	b087      	sub	sp, #28
 8003f20:	af00      	add	r7, sp, #0
 8003f22:	60f8      	str	r0, [r7, #12]
 8003f24:	60b9      	str	r1, [r7, #8]
 8003f26:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003f28:	68fb      	ldr	r3, [r7, #12]
 8003f2a:	6a1b      	ldr	r3, [r3, #32]
 8003f2c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003f2e:	68fb      	ldr	r3, [r7, #12]
 8003f30:	6a1b      	ldr	r3, [r3, #32]
 8003f32:	f023 0201 	bic.w	r2, r3, #1
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f3a:	68fb      	ldr	r3, [r7, #12]
 8003f3c:	699b      	ldr	r3, [r3, #24]
 8003f3e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003f40:	693b      	ldr	r3, [r7, #16]
 8003f42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003f46:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	011b      	lsls	r3, r3, #4
 8003f4c:	693a      	ldr	r2, [r7, #16]
 8003f4e:	4313      	orrs	r3, r2
 8003f50:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8003f52:	697b      	ldr	r3, [r7, #20]
 8003f54:	f023 030a 	bic.w	r3, r3, #10
 8003f58:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003f5a:	697a      	ldr	r2, [r7, #20]
 8003f5c:	68bb      	ldr	r3, [r7, #8]
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8003f62:	68fb      	ldr	r3, [r7, #12]
 8003f64:	693a      	ldr	r2, [r7, #16]
 8003f66:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003f68:	68fb      	ldr	r3, [r7, #12]
 8003f6a:	697a      	ldr	r2, [r7, #20]
 8003f6c:	621a      	str	r2, [r3, #32]
}
 8003f6e:	bf00      	nop
 8003f70:	371c      	adds	r7, #28
 8003f72:	46bd      	mov	sp, r7
 8003f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f78:	4770      	bx	lr

08003f7a <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003f7a:	b480      	push	{r7}
 8003f7c:	b087      	sub	sp, #28
 8003f7e:	af00      	add	r7, sp, #0
 8003f80:	60f8      	str	r0, [r7, #12]
 8003f82:	60b9      	str	r1, [r7, #8]
 8003f84:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	6a1b      	ldr	r3, [r3, #32]
 8003f8a:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f8c:	68fb      	ldr	r3, [r7, #12]
 8003f8e:	6a1b      	ldr	r3, [r3, #32]
 8003f90:	f023 0210 	bic.w	r2, r3, #16
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003f98:	68fb      	ldr	r3, [r7, #12]
 8003f9a:	699b      	ldr	r3, [r3, #24]
 8003f9c:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003f9e:	693b      	ldr	r3, [r7, #16]
 8003fa0:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8003fa4:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003fa6:	687b      	ldr	r3, [r7, #4]
 8003fa8:	031b      	lsls	r3, r3, #12
 8003faa:	693a      	ldr	r2, [r7, #16]
 8003fac:	4313      	orrs	r3, r2
 8003fae:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8003fb0:	697b      	ldr	r3, [r7, #20]
 8003fb2:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003fb6:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003fb8:	68bb      	ldr	r3, [r7, #8]
 8003fba:	011b      	lsls	r3, r3, #4
 8003fbc:	697a      	ldr	r2, [r7, #20]
 8003fbe:	4313      	orrs	r3, r2
 8003fc0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8003fc2:	68fb      	ldr	r3, [r7, #12]
 8003fc4:	693a      	ldr	r2, [r7, #16]
 8003fc6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003fc8:	68fb      	ldr	r3, [r7, #12]
 8003fca:	697a      	ldr	r2, [r7, #20]
 8003fcc:	621a      	str	r2, [r3, #32]
}
 8003fce:	bf00      	nop
 8003fd0:	371c      	adds	r7, #28
 8003fd2:	46bd      	mov	sp, r7
 8003fd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fd8:	4770      	bx	lr

08003fda <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8003fda:	b480      	push	{r7}
 8003fdc:	b085      	sub	sp, #20
 8003fde:	af00      	add	r7, sp, #0
 8003fe0:	6078      	str	r0, [r7, #4]
 8003fe2:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	689b      	ldr	r3, [r3, #8]
 8003fe8:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003fea:	68fb      	ldr	r3, [r7, #12]
 8003fec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003ff0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8003ff2:	683a      	ldr	r2, [r7, #0]
 8003ff4:	68fb      	ldr	r3, [r7, #12]
 8003ff6:	4313      	orrs	r3, r2
 8003ff8:	f043 0307 	orr.w	r3, r3, #7
 8003ffc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	68fa      	ldr	r2, [r7, #12]
 8004002:	609a      	str	r2, [r3, #8]
}
 8004004:	bf00      	nop
 8004006:	3714      	adds	r7, #20
 8004008:	46bd      	mov	sp, r7
 800400a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400e:	4770      	bx	lr

08004010 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004010:	b480      	push	{r7}
 8004012:	b087      	sub	sp, #28
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	607a      	str	r2, [r7, #4]
 800401c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800401e:	68fb      	ldr	r3, [r7, #12]
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004024:	697b      	ldr	r3, [r7, #20]
 8004026:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800402a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800402c:	683b      	ldr	r3, [r7, #0]
 800402e:	021a      	lsls	r2, r3, #8
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	431a      	orrs	r2, r3
 8004034:	68bb      	ldr	r3, [r7, #8]
 8004036:	4313      	orrs	r3, r2
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	4313      	orrs	r3, r2
 800403c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	697a      	ldr	r2, [r7, #20]
 8004042:	609a      	str	r2, [r3, #8]
}
 8004044:	bf00      	nop
 8004046:	371c      	adds	r7, #28
 8004048:	46bd      	mov	sp, r7
 800404a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800404e:	4770      	bx	lr

08004050 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004050:	b480      	push	{r7}
 8004052:	b087      	sub	sp, #28
 8004054:	af00      	add	r7, sp, #0
 8004056:	60f8      	str	r0, [r7, #12]
 8004058:	60b9      	str	r1, [r7, #8]
 800405a:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800405c:	68bb      	ldr	r3, [r7, #8]
 800405e:	f003 031f 	and.w	r3, r3, #31
 8004062:	2201      	movs	r2, #1
 8004064:	fa02 f303 	lsl.w	r3, r2, r3
 8004068:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800406a:	68fb      	ldr	r3, [r7, #12]
 800406c:	6a1a      	ldr	r2, [r3, #32]
 800406e:	697b      	ldr	r3, [r7, #20]
 8004070:	43db      	mvns	r3, r3
 8004072:	401a      	ands	r2, r3
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004078:	68fb      	ldr	r3, [r7, #12]
 800407a:	6a1a      	ldr	r2, [r3, #32]
 800407c:	68bb      	ldr	r3, [r7, #8]
 800407e:	f003 031f 	and.w	r3, r3, #31
 8004082:	6879      	ldr	r1, [r7, #4]
 8004084:	fa01 f303 	lsl.w	r3, r1, r3
 8004088:	431a      	orrs	r2, r3
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	621a      	str	r2, [r3, #32]
}
 800408e:	bf00      	nop
 8004090:	371c      	adds	r7, #28
 8004092:	46bd      	mov	sp, r7
 8004094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004098:	4770      	bx	lr
	...

0800409c <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800409c:	b480      	push	{r7}
 800409e:	b085      	sub	sp, #20
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
 80040a4:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80040a6:	687b      	ldr	r3, [r7, #4]
 80040a8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80040ac:	2b01      	cmp	r3, #1
 80040ae:	d101      	bne.n	80040b4 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80040b0:	2302      	movs	r3, #2
 80040b2:	e06d      	b.n	8004190 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	2201      	movs	r2, #1
 80040b8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2202      	movs	r2, #2
 80040c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	685b      	ldr	r3, [r3, #4]
 80040ca:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	689b      	ldr	r3, [r3, #8]
 80040d2:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	681b      	ldr	r3, [r3, #0]
 80040d8:	4a30      	ldr	r2, [pc, #192]	@ (800419c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 80040da:	4293      	cmp	r3, r2
 80040dc:	d004      	beq.n	80040e8 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	681b      	ldr	r3, [r3, #0]
 80040e2:	4a2f      	ldr	r2, [pc, #188]	@ (80041a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80040e4:	4293      	cmp	r3, r2
 80040e6:	d108      	bne.n	80040fa <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 80040ee:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80040f0:	683b      	ldr	r3, [r7, #0]
 80040f2:	685b      	ldr	r3, [r3, #4]
 80040f4:	68fa      	ldr	r2, [r7, #12]
 80040f6:	4313      	orrs	r3, r2
 80040f8:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80040fa:	68fb      	ldr	r3, [r7, #12]
 80040fc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004100:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004102:	683b      	ldr	r3, [r7, #0]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	68fa      	ldr	r2, [r7, #12]
 8004108:	4313      	orrs	r3, r2
 800410a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	68fa      	ldr	r2, [r7, #12]
 8004112:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a20      	ldr	r2, [pc, #128]	@ (800419c <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d022      	beq.n	8004164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800411e:	687b      	ldr	r3, [r7, #4]
 8004120:	681b      	ldr	r3, [r3, #0]
 8004122:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004126:	d01d      	beq.n	8004164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	4a1d      	ldr	r2, [pc, #116]	@ (80041a4 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800412e:	4293      	cmp	r3, r2
 8004130:	d018      	beq.n	8004164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004132:	687b      	ldr	r3, [r7, #4]
 8004134:	681b      	ldr	r3, [r3, #0]
 8004136:	4a1c      	ldr	r2, [pc, #112]	@ (80041a8 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8004138:	4293      	cmp	r3, r2
 800413a:	d013      	beq.n	8004164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	4a1a      	ldr	r2, [pc, #104]	@ (80041ac <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8004142:	4293      	cmp	r3, r2
 8004144:	d00e      	beq.n	8004164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	4a15      	ldr	r2, [pc, #84]	@ (80041a0 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 800414c:	4293      	cmp	r3, r2
 800414e:	d009      	beq.n	8004164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8004150:	687b      	ldr	r3, [r7, #4]
 8004152:	681b      	ldr	r3, [r3, #0]
 8004154:	4a16      	ldr	r2, [pc, #88]	@ (80041b0 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8004156:	4293      	cmp	r3, r2
 8004158:	d004      	beq.n	8004164 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800415a:	687b      	ldr	r3, [r7, #4]
 800415c:	681b      	ldr	r3, [r3, #0]
 800415e:	4a15      	ldr	r2, [pc, #84]	@ (80041b4 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 8004160:	4293      	cmp	r3, r2
 8004162:	d10c      	bne.n	800417e <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800416a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800416c:	683b      	ldr	r3, [r7, #0]
 800416e:	689b      	ldr	r3, [r3, #8]
 8004170:	68ba      	ldr	r2, [r7, #8]
 8004172:	4313      	orrs	r3, r2
 8004174:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	681b      	ldr	r3, [r3, #0]
 800417a:	68ba      	ldr	r2, [r7, #8]
 800417c:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800417e:	687b      	ldr	r3, [r7, #4]
 8004180:	2201      	movs	r2, #1
 8004182:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	2200      	movs	r2, #0
 800418a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800418e:	2300      	movs	r3, #0
}
 8004190:	4618      	mov	r0, r3
 8004192:	3714      	adds	r7, #20
 8004194:	46bd      	mov	sp, r7
 8004196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800419a:	4770      	bx	lr
 800419c:	40010000 	.word	0x40010000
 80041a0:	40010400 	.word	0x40010400
 80041a4:	40000400 	.word	0x40000400
 80041a8:	40000800 	.word	0x40000800
 80041ac:	40000c00 	.word	0x40000c00
 80041b0:	40014000 	.word	0x40014000
 80041b4:	40001800 	.word	0x40001800

080041b8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b085      	sub	sp, #20
 80041bc:	af00      	add	r7, sp, #0
 80041be:	6078      	str	r0, [r7, #4]
 80041c0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80041c2:	2300      	movs	r3, #0
 80041c4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80041cc:	2b01      	cmp	r3, #1
 80041ce:	d101      	bne.n	80041d4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80041d0:	2302      	movs	r3, #2
 80041d2:	e065      	b.n	80042a0 <HAL_TIMEx_ConfigBreakDeadTime+0xe8>
 80041d4:	687b      	ldr	r3, [r7, #4]
 80041d6:	2201      	movs	r2, #1
 80041d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80041e2:	683b      	ldr	r3, [r7, #0]
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	4313      	orrs	r3, r2
 80041e8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80041ea:	68fb      	ldr	r3, [r7, #12]
 80041ec:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80041f0:	683b      	ldr	r3, [r7, #0]
 80041f2:	689b      	ldr	r3, [r3, #8]
 80041f4:	4313      	orrs	r3, r2
 80041f6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80041fe:	683b      	ldr	r3, [r7, #0]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	4313      	orrs	r3, r2
 8004204:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 800420c:	683b      	ldr	r3, [r7, #0]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	4313      	orrs	r3, r2
 8004212:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8004214:	68fb      	ldr	r3, [r7, #12]
 8004216:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	691b      	ldr	r3, [r3, #16]
 800421e:	4313      	orrs	r3, r2
 8004220:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004228:	683b      	ldr	r3, [r7, #0]
 800422a:	695b      	ldr	r3, [r3, #20]
 800422c:	4313      	orrs	r3, r2
 800422e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8004230:	68fb      	ldr	r3, [r7, #12]
 8004232:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8004236:	683b      	ldr	r3, [r7, #0]
 8004238:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800423a:	4313      	orrs	r3, r2
 800423c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800423e:	68fb      	ldr	r3, [r7, #12]
 8004240:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8004244:	683b      	ldr	r3, [r7, #0]
 8004246:	699b      	ldr	r3, [r3, #24]
 8004248:	041b      	lsls	r3, r3, #16
 800424a:	4313      	orrs	r3, r2
 800424c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4a16      	ldr	r2, [pc, #88]	@ (80042ac <HAL_TIMEx_ConfigBreakDeadTime+0xf4>)
 8004254:	4293      	cmp	r3, r2
 8004256:	d004      	beq.n	8004262 <HAL_TIMEx_ConfigBreakDeadTime+0xaa>
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	681b      	ldr	r3, [r3, #0]
 800425c:	4a14      	ldr	r2, [pc, #80]	@ (80042b0 <HAL_TIMEx_ConfigBreakDeadTime+0xf8>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d115      	bne.n	800428e <HAL_TIMEx_ConfigBreakDeadTime+0xd6>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8004268:	683b      	ldr	r3, [r7, #0]
 800426a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800426c:	051b      	lsls	r3, r3, #20
 800426e:	4313      	orrs	r3, r2
 8004270:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8004278:	683b      	ldr	r3, [r7, #0]
 800427a:	69db      	ldr	r3, [r3, #28]
 800427c:	4313      	orrs	r3, r2
 800427e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 8004280:	68fb      	ldr	r3, [r7, #12]
 8004282:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004286:	683b      	ldr	r3, [r7, #0]
 8004288:	6a1b      	ldr	r3, [r3, #32]
 800428a:	4313      	orrs	r3, r2
 800428c:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	68fa      	ldr	r2, [r7, #12]
 8004294:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	2200      	movs	r2, #0
 800429a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800429e:	2300      	movs	r3, #0
}
 80042a0:	4618      	mov	r0, r3
 80042a2:	3714      	adds	r7, #20
 80042a4:	46bd      	mov	sp, r7
 80042a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042aa:	4770      	bx	lr
 80042ac:	40010000 	.word	0x40010000
 80042b0:	40010400 	.word	0x40010400

080042b4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042b4:	b580      	push	{r7, lr}
 80042b6:	b082      	sub	sp, #8
 80042b8:	af00      	add	r7, sp, #0
 80042ba:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2b00      	cmp	r3, #0
 80042c0:	d101      	bne.n	80042c6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042c2:	2301      	movs	r3, #1
 80042c4:	e040      	b.n	8004348 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d106      	bne.n	80042dc <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	2200      	movs	r2, #0
 80042d2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7fc fdd6 	bl	8000e88 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2224      	movs	r2, #36	@ 0x24
 80042e0:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	681a      	ldr	r2, [r3, #0]
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	681b      	ldr	r3, [r3, #0]
 80042ec:	f022 0201 	bic.w	r2, r2, #1
 80042f0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042f6:	2b00      	cmp	r3, #0
 80042f8:	d002      	beq.n	8004300 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 80042fa:	6878      	ldr	r0, [r7, #4]
 80042fc:	f000 fb16 	bl	800492c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8004300:	6878      	ldr	r0, [r7, #4]
 8004302:	f000 f8af 	bl	8004464 <UART_SetConfig>
 8004306:	4603      	mov	r3, r0
 8004308:	2b01      	cmp	r3, #1
 800430a:	d101      	bne.n	8004310 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 800430c:	2301      	movs	r3, #1
 800430e:	e01b      	b.n	8004348 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004310:	687b      	ldr	r3, [r7, #4]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	685a      	ldr	r2, [r3, #4]
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800431e:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	681b      	ldr	r3, [r3, #0]
 8004324:	689a      	ldr	r2, [r3, #8]
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	681b      	ldr	r3, [r3, #0]
 800432a:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800432e:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f042 0201 	orr.w	r2, r2, #1
 800433e:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8004340:	6878      	ldr	r0, [r7, #4]
 8004342:	f000 fb95 	bl	8004a70 <UART_CheckIdleState>
 8004346:	4603      	mov	r3, r0
}
 8004348:	4618      	mov	r0, r3
 800434a:	3708      	adds	r7, #8
 800434c:	46bd      	mov	sp, r7
 800434e:	bd80      	pop	{r7, pc}

08004350 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004350:	b580      	push	{r7, lr}
 8004352:	b08a      	sub	sp, #40	@ 0x28
 8004354:	af02      	add	r7, sp, #8
 8004356:	60f8      	str	r0, [r7, #12]
 8004358:	60b9      	str	r1, [r7, #8]
 800435a:	603b      	str	r3, [r7, #0]
 800435c:	4613      	mov	r3, r2
 800435e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004364:	2b20      	cmp	r3, #32
 8004366:	d177      	bne.n	8004458 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8004368:	68bb      	ldr	r3, [r7, #8]
 800436a:	2b00      	cmp	r3, #0
 800436c:	d002      	beq.n	8004374 <HAL_UART_Transmit+0x24>
 800436e:	88fb      	ldrh	r3, [r7, #6]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d101      	bne.n	8004378 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8004374:	2301      	movs	r3, #1
 8004376:	e070      	b.n	800445a <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	2200      	movs	r2, #0
 800437c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004380:	68fb      	ldr	r3, [r7, #12]
 8004382:	2221      	movs	r2, #33	@ 0x21
 8004384:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004386:	f7fc ff61 	bl	800124c <HAL_GetTick>
 800438a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800438c:	68fb      	ldr	r3, [r7, #12]
 800438e:	88fa      	ldrh	r2, [r7, #6]
 8004390:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8004394:	68fb      	ldr	r3, [r7, #12]
 8004396:	88fa      	ldrh	r2, [r7, #6]
 8004398:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800439c:	68fb      	ldr	r3, [r7, #12]
 800439e:	689b      	ldr	r3, [r3, #8]
 80043a0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80043a4:	d108      	bne.n	80043b8 <HAL_UART_Transmit+0x68>
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	691b      	ldr	r3, [r3, #16]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d104      	bne.n	80043b8 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 80043ae:	2300      	movs	r3, #0
 80043b0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80043b2:	68bb      	ldr	r3, [r7, #8]
 80043b4:	61bb      	str	r3, [r7, #24]
 80043b6:	e003      	b.n	80043c0 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 80043b8:	68bb      	ldr	r3, [r7, #8]
 80043ba:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80043bc:	2300      	movs	r3, #0
 80043be:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80043c0:	e02f      	b.n	8004422 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80043c2:	683b      	ldr	r3, [r7, #0]
 80043c4:	9300      	str	r3, [sp, #0]
 80043c6:	697b      	ldr	r3, [r7, #20]
 80043c8:	2200      	movs	r2, #0
 80043ca:	2180      	movs	r1, #128	@ 0x80
 80043cc:	68f8      	ldr	r0, [r7, #12]
 80043ce:	f000 fbf7 	bl	8004bc0 <UART_WaitOnFlagUntilTimeout>
 80043d2:	4603      	mov	r3, r0
 80043d4:	2b00      	cmp	r3, #0
 80043d6:	d004      	beq.n	80043e2 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2220      	movs	r2, #32
 80043dc:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 80043de:	2303      	movs	r3, #3
 80043e0:	e03b      	b.n	800445a <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 80043e2:	69fb      	ldr	r3, [r7, #28]
 80043e4:	2b00      	cmp	r3, #0
 80043e6:	d10b      	bne.n	8004400 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80043e8:	69bb      	ldr	r3, [r7, #24]
 80043ea:	881b      	ldrh	r3, [r3, #0]
 80043ec:	461a      	mov	r2, r3
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80043f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80043f8:	69bb      	ldr	r3, [r7, #24]
 80043fa:	3302      	adds	r3, #2
 80043fc:	61bb      	str	r3, [r7, #24]
 80043fe:	e007      	b.n	8004410 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	781a      	ldrb	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800440a:	69fb      	ldr	r3, [r7, #28]
 800440c:	3301      	adds	r3, #1
 800440e:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004410:	68fb      	ldr	r3, [r7, #12]
 8004412:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004416:	b29b      	uxth	r3, r3
 8004418:	3b01      	subs	r3, #1
 800441a:	b29a      	uxth	r2, r3
 800441c:	68fb      	ldr	r3, [r7, #12]
 800441e:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 8004428:	b29b      	uxth	r3, r3
 800442a:	2b00      	cmp	r3, #0
 800442c:	d1c9      	bne.n	80043c2 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800442e:	683b      	ldr	r3, [r7, #0]
 8004430:	9300      	str	r3, [sp, #0]
 8004432:	697b      	ldr	r3, [r7, #20]
 8004434:	2200      	movs	r2, #0
 8004436:	2140      	movs	r1, #64	@ 0x40
 8004438:	68f8      	ldr	r0, [r7, #12]
 800443a:	f000 fbc1 	bl	8004bc0 <UART_WaitOnFlagUntilTimeout>
 800443e:	4603      	mov	r3, r0
 8004440:	2b00      	cmp	r3, #0
 8004442:	d004      	beq.n	800444e <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004444:	68fb      	ldr	r3, [r7, #12]
 8004446:	2220      	movs	r2, #32
 8004448:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 800444a:	2303      	movs	r3, #3
 800444c:	e005      	b.n	800445a <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	2220      	movs	r2, #32
 8004452:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 8004454:	2300      	movs	r3, #0
 8004456:	e000      	b.n	800445a <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 8004458:	2302      	movs	r3, #2
  }
}
 800445a:	4618      	mov	r0, r3
 800445c:	3720      	adds	r7, #32
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}
	...

08004464 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004464:	b580      	push	{r7, lr}
 8004466:	b088      	sub	sp, #32
 8004468:	af00      	add	r7, sp, #0
 800446a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800446c:	2300      	movs	r3, #0
 800446e:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	689a      	ldr	r2, [r3, #8]
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	691b      	ldr	r3, [r3, #16]
 8004478:	431a      	orrs	r2, r3
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	695b      	ldr	r3, [r3, #20]
 800447e:	431a      	orrs	r2, r3
 8004480:	687b      	ldr	r3, [r7, #4]
 8004482:	69db      	ldr	r3, [r3, #28]
 8004484:	4313      	orrs	r3, r2
 8004486:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8004488:	687b      	ldr	r3, [r7, #4]
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	681a      	ldr	r2, [r3, #0]
 800448e:	4ba6      	ldr	r3, [pc, #664]	@ (8004728 <UART_SetConfig+0x2c4>)
 8004490:	4013      	ands	r3, r2
 8004492:	687a      	ldr	r2, [r7, #4]
 8004494:	6812      	ldr	r2, [r2, #0]
 8004496:	6979      	ldr	r1, [r7, #20]
 8004498:	430b      	orrs	r3, r1
 800449a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	685b      	ldr	r3, [r3, #4]
 80044a2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80044a6:	687b      	ldr	r3, [r7, #4]
 80044a8:	68da      	ldr	r2, [r3, #12]
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	430a      	orrs	r2, r1
 80044b0:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	699b      	ldr	r3, [r3, #24]
 80044b6:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	6a1b      	ldr	r3, [r3, #32]
 80044bc:	697a      	ldr	r2, [r7, #20]
 80044be:	4313      	orrs	r3, r2
 80044c0:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	689b      	ldr	r3, [r3, #8]
 80044c8:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	697a      	ldr	r2, [r7, #20]
 80044d2:	430a      	orrs	r2, r1
 80044d4:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a94      	ldr	r2, [pc, #592]	@ (800472c <UART_SetConfig+0x2c8>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d120      	bne.n	8004522 <UART_SetConfig+0xbe>
 80044e0:	4b93      	ldr	r3, [pc, #588]	@ (8004730 <UART_SetConfig+0x2cc>)
 80044e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044e6:	f003 0303 	and.w	r3, r3, #3
 80044ea:	2b03      	cmp	r3, #3
 80044ec:	d816      	bhi.n	800451c <UART_SetConfig+0xb8>
 80044ee:	a201      	add	r2, pc, #4	@ (adr r2, 80044f4 <UART_SetConfig+0x90>)
 80044f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80044f4:	08004505 	.word	0x08004505
 80044f8:	08004511 	.word	0x08004511
 80044fc:	0800450b 	.word	0x0800450b
 8004500:	08004517 	.word	0x08004517
 8004504:	2301      	movs	r3, #1
 8004506:	77fb      	strb	r3, [r7, #31]
 8004508:	e150      	b.n	80047ac <UART_SetConfig+0x348>
 800450a:	2302      	movs	r3, #2
 800450c:	77fb      	strb	r3, [r7, #31]
 800450e:	e14d      	b.n	80047ac <UART_SetConfig+0x348>
 8004510:	2304      	movs	r3, #4
 8004512:	77fb      	strb	r3, [r7, #31]
 8004514:	e14a      	b.n	80047ac <UART_SetConfig+0x348>
 8004516:	2308      	movs	r3, #8
 8004518:	77fb      	strb	r3, [r7, #31]
 800451a:	e147      	b.n	80047ac <UART_SetConfig+0x348>
 800451c:	2310      	movs	r3, #16
 800451e:	77fb      	strb	r3, [r7, #31]
 8004520:	e144      	b.n	80047ac <UART_SetConfig+0x348>
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	4a83      	ldr	r2, [pc, #524]	@ (8004734 <UART_SetConfig+0x2d0>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d132      	bne.n	8004592 <UART_SetConfig+0x12e>
 800452c:	4b80      	ldr	r3, [pc, #512]	@ (8004730 <UART_SetConfig+0x2cc>)
 800452e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004532:	f003 030c 	and.w	r3, r3, #12
 8004536:	2b0c      	cmp	r3, #12
 8004538:	d828      	bhi.n	800458c <UART_SetConfig+0x128>
 800453a:	a201      	add	r2, pc, #4	@ (adr r2, 8004540 <UART_SetConfig+0xdc>)
 800453c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004540:	08004575 	.word	0x08004575
 8004544:	0800458d 	.word	0x0800458d
 8004548:	0800458d 	.word	0x0800458d
 800454c:	0800458d 	.word	0x0800458d
 8004550:	08004581 	.word	0x08004581
 8004554:	0800458d 	.word	0x0800458d
 8004558:	0800458d 	.word	0x0800458d
 800455c:	0800458d 	.word	0x0800458d
 8004560:	0800457b 	.word	0x0800457b
 8004564:	0800458d 	.word	0x0800458d
 8004568:	0800458d 	.word	0x0800458d
 800456c:	0800458d 	.word	0x0800458d
 8004570:	08004587 	.word	0x08004587
 8004574:	2300      	movs	r3, #0
 8004576:	77fb      	strb	r3, [r7, #31]
 8004578:	e118      	b.n	80047ac <UART_SetConfig+0x348>
 800457a:	2302      	movs	r3, #2
 800457c:	77fb      	strb	r3, [r7, #31]
 800457e:	e115      	b.n	80047ac <UART_SetConfig+0x348>
 8004580:	2304      	movs	r3, #4
 8004582:	77fb      	strb	r3, [r7, #31]
 8004584:	e112      	b.n	80047ac <UART_SetConfig+0x348>
 8004586:	2308      	movs	r3, #8
 8004588:	77fb      	strb	r3, [r7, #31]
 800458a:	e10f      	b.n	80047ac <UART_SetConfig+0x348>
 800458c:	2310      	movs	r3, #16
 800458e:	77fb      	strb	r3, [r7, #31]
 8004590:	e10c      	b.n	80047ac <UART_SetConfig+0x348>
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a68      	ldr	r2, [pc, #416]	@ (8004738 <UART_SetConfig+0x2d4>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d120      	bne.n	80045de <UART_SetConfig+0x17a>
 800459c:	4b64      	ldr	r3, [pc, #400]	@ (8004730 <UART_SetConfig+0x2cc>)
 800459e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045a2:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80045a6:	2b30      	cmp	r3, #48	@ 0x30
 80045a8:	d013      	beq.n	80045d2 <UART_SetConfig+0x16e>
 80045aa:	2b30      	cmp	r3, #48	@ 0x30
 80045ac:	d814      	bhi.n	80045d8 <UART_SetConfig+0x174>
 80045ae:	2b20      	cmp	r3, #32
 80045b0:	d009      	beq.n	80045c6 <UART_SetConfig+0x162>
 80045b2:	2b20      	cmp	r3, #32
 80045b4:	d810      	bhi.n	80045d8 <UART_SetConfig+0x174>
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d002      	beq.n	80045c0 <UART_SetConfig+0x15c>
 80045ba:	2b10      	cmp	r3, #16
 80045bc:	d006      	beq.n	80045cc <UART_SetConfig+0x168>
 80045be:	e00b      	b.n	80045d8 <UART_SetConfig+0x174>
 80045c0:	2300      	movs	r3, #0
 80045c2:	77fb      	strb	r3, [r7, #31]
 80045c4:	e0f2      	b.n	80047ac <UART_SetConfig+0x348>
 80045c6:	2302      	movs	r3, #2
 80045c8:	77fb      	strb	r3, [r7, #31]
 80045ca:	e0ef      	b.n	80047ac <UART_SetConfig+0x348>
 80045cc:	2304      	movs	r3, #4
 80045ce:	77fb      	strb	r3, [r7, #31]
 80045d0:	e0ec      	b.n	80047ac <UART_SetConfig+0x348>
 80045d2:	2308      	movs	r3, #8
 80045d4:	77fb      	strb	r3, [r7, #31]
 80045d6:	e0e9      	b.n	80047ac <UART_SetConfig+0x348>
 80045d8:	2310      	movs	r3, #16
 80045da:	77fb      	strb	r3, [r7, #31]
 80045dc:	e0e6      	b.n	80047ac <UART_SetConfig+0x348>
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	4a56      	ldr	r2, [pc, #344]	@ (800473c <UART_SetConfig+0x2d8>)
 80045e4:	4293      	cmp	r3, r2
 80045e6:	d120      	bne.n	800462a <UART_SetConfig+0x1c6>
 80045e8:	4b51      	ldr	r3, [pc, #324]	@ (8004730 <UART_SetConfig+0x2cc>)
 80045ea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ee:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80045f2:	2bc0      	cmp	r3, #192	@ 0xc0
 80045f4:	d013      	beq.n	800461e <UART_SetConfig+0x1ba>
 80045f6:	2bc0      	cmp	r3, #192	@ 0xc0
 80045f8:	d814      	bhi.n	8004624 <UART_SetConfig+0x1c0>
 80045fa:	2b80      	cmp	r3, #128	@ 0x80
 80045fc:	d009      	beq.n	8004612 <UART_SetConfig+0x1ae>
 80045fe:	2b80      	cmp	r3, #128	@ 0x80
 8004600:	d810      	bhi.n	8004624 <UART_SetConfig+0x1c0>
 8004602:	2b00      	cmp	r3, #0
 8004604:	d002      	beq.n	800460c <UART_SetConfig+0x1a8>
 8004606:	2b40      	cmp	r3, #64	@ 0x40
 8004608:	d006      	beq.n	8004618 <UART_SetConfig+0x1b4>
 800460a:	e00b      	b.n	8004624 <UART_SetConfig+0x1c0>
 800460c:	2300      	movs	r3, #0
 800460e:	77fb      	strb	r3, [r7, #31]
 8004610:	e0cc      	b.n	80047ac <UART_SetConfig+0x348>
 8004612:	2302      	movs	r3, #2
 8004614:	77fb      	strb	r3, [r7, #31]
 8004616:	e0c9      	b.n	80047ac <UART_SetConfig+0x348>
 8004618:	2304      	movs	r3, #4
 800461a:	77fb      	strb	r3, [r7, #31]
 800461c:	e0c6      	b.n	80047ac <UART_SetConfig+0x348>
 800461e:	2308      	movs	r3, #8
 8004620:	77fb      	strb	r3, [r7, #31]
 8004622:	e0c3      	b.n	80047ac <UART_SetConfig+0x348>
 8004624:	2310      	movs	r3, #16
 8004626:	77fb      	strb	r3, [r7, #31]
 8004628:	e0c0      	b.n	80047ac <UART_SetConfig+0x348>
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	4a44      	ldr	r2, [pc, #272]	@ (8004740 <UART_SetConfig+0x2dc>)
 8004630:	4293      	cmp	r3, r2
 8004632:	d125      	bne.n	8004680 <UART_SetConfig+0x21c>
 8004634:	4b3e      	ldr	r3, [pc, #248]	@ (8004730 <UART_SetConfig+0x2cc>)
 8004636:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800463a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800463e:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004642:	d017      	beq.n	8004674 <UART_SetConfig+0x210>
 8004644:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004648:	d817      	bhi.n	800467a <UART_SetConfig+0x216>
 800464a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800464e:	d00b      	beq.n	8004668 <UART_SetConfig+0x204>
 8004650:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004654:	d811      	bhi.n	800467a <UART_SetConfig+0x216>
 8004656:	2b00      	cmp	r3, #0
 8004658:	d003      	beq.n	8004662 <UART_SetConfig+0x1fe>
 800465a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800465e:	d006      	beq.n	800466e <UART_SetConfig+0x20a>
 8004660:	e00b      	b.n	800467a <UART_SetConfig+0x216>
 8004662:	2300      	movs	r3, #0
 8004664:	77fb      	strb	r3, [r7, #31]
 8004666:	e0a1      	b.n	80047ac <UART_SetConfig+0x348>
 8004668:	2302      	movs	r3, #2
 800466a:	77fb      	strb	r3, [r7, #31]
 800466c:	e09e      	b.n	80047ac <UART_SetConfig+0x348>
 800466e:	2304      	movs	r3, #4
 8004670:	77fb      	strb	r3, [r7, #31]
 8004672:	e09b      	b.n	80047ac <UART_SetConfig+0x348>
 8004674:	2308      	movs	r3, #8
 8004676:	77fb      	strb	r3, [r7, #31]
 8004678:	e098      	b.n	80047ac <UART_SetConfig+0x348>
 800467a:	2310      	movs	r3, #16
 800467c:	77fb      	strb	r3, [r7, #31]
 800467e:	e095      	b.n	80047ac <UART_SetConfig+0x348>
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	4a2f      	ldr	r2, [pc, #188]	@ (8004744 <UART_SetConfig+0x2e0>)
 8004686:	4293      	cmp	r3, r2
 8004688:	d125      	bne.n	80046d6 <UART_SetConfig+0x272>
 800468a:	4b29      	ldr	r3, [pc, #164]	@ (8004730 <UART_SetConfig+0x2cc>)
 800468c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004690:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8004694:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8004698:	d017      	beq.n	80046ca <UART_SetConfig+0x266>
 800469a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800469e:	d817      	bhi.n	80046d0 <UART_SetConfig+0x26c>
 80046a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046a4:	d00b      	beq.n	80046be <UART_SetConfig+0x25a>
 80046a6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80046aa:	d811      	bhi.n	80046d0 <UART_SetConfig+0x26c>
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d003      	beq.n	80046b8 <UART_SetConfig+0x254>
 80046b0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80046b4:	d006      	beq.n	80046c4 <UART_SetConfig+0x260>
 80046b6:	e00b      	b.n	80046d0 <UART_SetConfig+0x26c>
 80046b8:	2301      	movs	r3, #1
 80046ba:	77fb      	strb	r3, [r7, #31]
 80046bc:	e076      	b.n	80047ac <UART_SetConfig+0x348>
 80046be:	2302      	movs	r3, #2
 80046c0:	77fb      	strb	r3, [r7, #31]
 80046c2:	e073      	b.n	80047ac <UART_SetConfig+0x348>
 80046c4:	2304      	movs	r3, #4
 80046c6:	77fb      	strb	r3, [r7, #31]
 80046c8:	e070      	b.n	80047ac <UART_SetConfig+0x348>
 80046ca:	2308      	movs	r3, #8
 80046cc:	77fb      	strb	r3, [r7, #31]
 80046ce:	e06d      	b.n	80047ac <UART_SetConfig+0x348>
 80046d0:	2310      	movs	r3, #16
 80046d2:	77fb      	strb	r3, [r7, #31]
 80046d4:	e06a      	b.n	80047ac <UART_SetConfig+0x348>
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	681b      	ldr	r3, [r3, #0]
 80046da:	4a1b      	ldr	r2, [pc, #108]	@ (8004748 <UART_SetConfig+0x2e4>)
 80046dc:	4293      	cmp	r3, r2
 80046de:	d138      	bne.n	8004752 <UART_SetConfig+0x2ee>
 80046e0:	4b13      	ldr	r3, [pc, #76]	@ (8004730 <UART_SetConfig+0x2cc>)
 80046e2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046e6:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 80046ea:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80046ee:	d017      	beq.n	8004720 <UART_SetConfig+0x2bc>
 80046f0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80046f4:	d82a      	bhi.n	800474c <UART_SetConfig+0x2e8>
 80046f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80046fa:	d00b      	beq.n	8004714 <UART_SetConfig+0x2b0>
 80046fc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004700:	d824      	bhi.n	800474c <UART_SetConfig+0x2e8>
 8004702:	2b00      	cmp	r3, #0
 8004704:	d003      	beq.n	800470e <UART_SetConfig+0x2aa>
 8004706:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800470a:	d006      	beq.n	800471a <UART_SetConfig+0x2b6>
 800470c:	e01e      	b.n	800474c <UART_SetConfig+0x2e8>
 800470e:	2300      	movs	r3, #0
 8004710:	77fb      	strb	r3, [r7, #31]
 8004712:	e04b      	b.n	80047ac <UART_SetConfig+0x348>
 8004714:	2302      	movs	r3, #2
 8004716:	77fb      	strb	r3, [r7, #31]
 8004718:	e048      	b.n	80047ac <UART_SetConfig+0x348>
 800471a:	2304      	movs	r3, #4
 800471c:	77fb      	strb	r3, [r7, #31]
 800471e:	e045      	b.n	80047ac <UART_SetConfig+0x348>
 8004720:	2308      	movs	r3, #8
 8004722:	77fb      	strb	r3, [r7, #31]
 8004724:	e042      	b.n	80047ac <UART_SetConfig+0x348>
 8004726:	bf00      	nop
 8004728:	efff69f3 	.word	0xefff69f3
 800472c:	40011000 	.word	0x40011000
 8004730:	40023800 	.word	0x40023800
 8004734:	40004400 	.word	0x40004400
 8004738:	40004800 	.word	0x40004800
 800473c:	40004c00 	.word	0x40004c00
 8004740:	40005000 	.word	0x40005000
 8004744:	40011400 	.word	0x40011400
 8004748:	40007800 	.word	0x40007800
 800474c:	2310      	movs	r3, #16
 800474e:	77fb      	strb	r3, [r7, #31]
 8004750:	e02c      	b.n	80047ac <UART_SetConfig+0x348>
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	681b      	ldr	r3, [r3, #0]
 8004756:	4a72      	ldr	r2, [pc, #456]	@ (8004920 <UART_SetConfig+0x4bc>)
 8004758:	4293      	cmp	r3, r2
 800475a:	d125      	bne.n	80047a8 <UART_SetConfig+0x344>
 800475c:	4b71      	ldr	r3, [pc, #452]	@ (8004924 <UART_SetConfig+0x4c0>)
 800475e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004762:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8004766:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 800476a:	d017      	beq.n	800479c <UART_SetConfig+0x338>
 800476c:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8004770:	d817      	bhi.n	80047a2 <UART_SetConfig+0x33e>
 8004772:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004776:	d00b      	beq.n	8004790 <UART_SetConfig+0x32c>
 8004778:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800477c:	d811      	bhi.n	80047a2 <UART_SetConfig+0x33e>
 800477e:	2b00      	cmp	r3, #0
 8004780:	d003      	beq.n	800478a <UART_SetConfig+0x326>
 8004782:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004786:	d006      	beq.n	8004796 <UART_SetConfig+0x332>
 8004788:	e00b      	b.n	80047a2 <UART_SetConfig+0x33e>
 800478a:	2300      	movs	r3, #0
 800478c:	77fb      	strb	r3, [r7, #31]
 800478e:	e00d      	b.n	80047ac <UART_SetConfig+0x348>
 8004790:	2302      	movs	r3, #2
 8004792:	77fb      	strb	r3, [r7, #31]
 8004794:	e00a      	b.n	80047ac <UART_SetConfig+0x348>
 8004796:	2304      	movs	r3, #4
 8004798:	77fb      	strb	r3, [r7, #31]
 800479a:	e007      	b.n	80047ac <UART_SetConfig+0x348>
 800479c:	2308      	movs	r3, #8
 800479e:	77fb      	strb	r3, [r7, #31]
 80047a0:	e004      	b.n	80047ac <UART_SetConfig+0x348>
 80047a2:	2310      	movs	r3, #16
 80047a4:	77fb      	strb	r3, [r7, #31]
 80047a6:	e001      	b.n	80047ac <UART_SetConfig+0x348>
 80047a8:	2310      	movs	r3, #16
 80047aa:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80047ac:	687b      	ldr	r3, [r7, #4]
 80047ae:	69db      	ldr	r3, [r3, #28]
 80047b0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80047b4:	d15b      	bne.n	800486e <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 80047b6:	7ffb      	ldrb	r3, [r7, #31]
 80047b8:	2b08      	cmp	r3, #8
 80047ba:	d828      	bhi.n	800480e <UART_SetConfig+0x3aa>
 80047bc:	a201      	add	r2, pc, #4	@ (adr r2, 80047c4 <UART_SetConfig+0x360>)
 80047be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80047c2:	bf00      	nop
 80047c4:	080047e9 	.word	0x080047e9
 80047c8:	080047f1 	.word	0x080047f1
 80047cc:	080047f9 	.word	0x080047f9
 80047d0:	0800480f 	.word	0x0800480f
 80047d4:	080047ff 	.word	0x080047ff
 80047d8:	0800480f 	.word	0x0800480f
 80047dc:	0800480f 	.word	0x0800480f
 80047e0:	0800480f 	.word	0x0800480f
 80047e4:	08004807 	.word	0x08004807
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80047e8:	f7fe f8b4 	bl	8002954 <HAL_RCC_GetPCLK1Freq>
 80047ec:	61b8      	str	r0, [r7, #24]
        break;
 80047ee:	e013      	b.n	8004818 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80047f0:	f7fe f8c4 	bl	800297c <HAL_RCC_GetPCLK2Freq>
 80047f4:	61b8      	str	r0, [r7, #24]
        break;
 80047f6:	e00f      	b.n	8004818 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80047f8:	4b4b      	ldr	r3, [pc, #300]	@ (8004928 <UART_SetConfig+0x4c4>)
 80047fa:	61bb      	str	r3, [r7, #24]
        break;
 80047fc:	e00c      	b.n	8004818 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80047fe:	f7fd ff99 	bl	8002734 <HAL_RCC_GetSysClockFreq>
 8004802:	61b8      	str	r0, [r7, #24]
        break;
 8004804:	e008      	b.n	8004818 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004806:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800480a:	61bb      	str	r3, [r7, #24]
        break;
 800480c:	e004      	b.n	8004818 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 800480e:	2300      	movs	r3, #0
 8004810:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8004812:	2301      	movs	r3, #1
 8004814:	77bb      	strb	r3, [r7, #30]
        break;
 8004816:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8004818:	69bb      	ldr	r3, [r7, #24]
 800481a:	2b00      	cmp	r3, #0
 800481c:	d074      	beq.n	8004908 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 800481e:	69bb      	ldr	r3, [r7, #24]
 8004820:	005a      	lsls	r2, r3, #1
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	685b      	ldr	r3, [r3, #4]
 8004826:	085b      	lsrs	r3, r3, #1
 8004828:	441a      	add	r2, r3
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	685b      	ldr	r3, [r3, #4]
 800482e:	fbb2 f3f3 	udiv	r3, r2, r3
 8004832:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004834:	693b      	ldr	r3, [r7, #16]
 8004836:	2b0f      	cmp	r3, #15
 8004838:	d916      	bls.n	8004868 <UART_SetConfig+0x404>
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004840:	d212      	bcs.n	8004868 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8004842:	693b      	ldr	r3, [r7, #16]
 8004844:	b29b      	uxth	r3, r3
 8004846:	f023 030f 	bic.w	r3, r3, #15
 800484a:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800484c:	693b      	ldr	r3, [r7, #16]
 800484e:	085b      	lsrs	r3, r3, #1
 8004850:	b29b      	uxth	r3, r3
 8004852:	f003 0307 	and.w	r3, r3, #7
 8004856:	b29a      	uxth	r2, r3
 8004858:	89fb      	ldrh	r3, [r7, #14]
 800485a:	4313      	orrs	r3, r2
 800485c:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	681b      	ldr	r3, [r3, #0]
 8004862:	89fa      	ldrh	r2, [r7, #14]
 8004864:	60da      	str	r2, [r3, #12]
 8004866:	e04f      	b.n	8004908 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004868:	2301      	movs	r3, #1
 800486a:	77bb      	strb	r3, [r7, #30]
 800486c:	e04c      	b.n	8004908 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 800486e:	7ffb      	ldrb	r3, [r7, #31]
 8004870:	2b08      	cmp	r3, #8
 8004872:	d828      	bhi.n	80048c6 <UART_SetConfig+0x462>
 8004874:	a201      	add	r2, pc, #4	@ (adr r2, 800487c <UART_SetConfig+0x418>)
 8004876:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800487a:	bf00      	nop
 800487c:	080048a1 	.word	0x080048a1
 8004880:	080048a9 	.word	0x080048a9
 8004884:	080048b1 	.word	0x080048b1
 8004888:	080048c7 	.word	0x080048c7
 800488c:	080048b7 	.word	0x080048b7
 8004890:	080048c7 	.word	0x080048c7
 8004894:	080048c7 	.word	0x080048c7
 8004898:	080048c7 	.word	0x080048c7
 800489c:	080048bf 	.word	0x080048bf
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80048a0:	f7fe f858 	bl	8002954 <HAL_RCC_GetPCLK1Freq>
 80048a4:	61b8      	str	r0, [r7, #24]
        break;
 80048a6:	e013      	b.n	80048d0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80048a8:	f7fe f868 	bl	800297c <HAL_RCC_GetPCLK2Freq>
 80048ac:	61b8      	str	r0, [r7, #24]
        break;
 80048ae:	e00f      	b.n	80048d0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80048b0:	4b1d      	ldr	r3, [pc, #116]	@ (8004928 <UART_SetConfig+0x4c4>)
 80048b2:	61bb      	str	r3, [r7, #24]
        break;
 80048b4:	e00c      	b.n	80048d0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80048b6:	f7fd ff3d 	bl	8002734 <HAL_RCC_GetSysClockFreq>
 80048ba:	61b8      	str	r0, [r7, #24]
        break;
 80048bc:	e008      	b.n	80048d0 <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80048be:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80048c2:	61bb      	str	r3, [r7, #24]
        break;
 80048c4:	e004      	b.n	80048d0 <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 80048c6:	2300      	movs	r3, #0
 80048c8:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 80048ca:	2301      	movs	r3, #1
 80048cc:	77bb      	strb	r3, [r7, #30]
        break;
 80048ce:	bf00      	nop
    }

    if (pclk != 0U)
 80048d0:	69bb      	ldr	r3, [r7, #24]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d018      	beq.n	8004908 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	685b      	ldr	r3, [r3, #4]
 80048da:	085a      	lsrs	r2, r3, #1
 80048dc:	69bb      	ldr	r3, [r7, #24]
 80048de:	441a      	add	r2, r3
 80048e0:	687b      	ldr	r3, [r7, #4]
 80048e2:	685b      	ldr	r3, [r3, #4]
 80048e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e8:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80048ea:	693b      	ldr	r3, [r7, #16]
 80048ec:	2b0f      	cmp	r3, #15
 80048ee:	d909      	bls.n	8004904 <UART_SetConfig+0x4a0>
 80048f0:	693b      	ldr	r3, [r7, #16]
 80048f2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80048f6:	d205      	bcs.n	8004904 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80048f8:	693b      	ldr	r3, [r7, #16]
 80048fa:	b29a      	uxth	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	681b      	ldr	r3, [r3, #0]
 8004900:	60da      	str	r2, [r3, #12]
 8004902:	e001      	b.n	8004908 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8004904:	2301      	movs	r3, #1
 8004906:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	2200      	movs	r2, #0
 800490c:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2200      	movs	r2, #0
 8004912:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8004914:	7fbb      	ldrb	r3, [r7, #30]
}
 8004916:	4618      	mov	r0, r3
 8004918:	3720      	adds	r7, #32
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}
 800491e:	bf00      	nop
 8004920:	40007c00 	.word	0x40007c00
 8004924:	40023800 	.word	0x40023800
 8004928:	00f42400 	.word	0x00f42400

0800492c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800492c:	b480      	push	{r7}
 800492e:	b083      	sub	sp, #12
 8004930:	af00      	add	r7, sp, #0
 8004932:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004938:	f003 0308 	and.w	r3, r3, #8
 800493c:	2b00      	cmp	r3, #0
 800493e:	d00a      	beq.n	8004956 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	681b      	ldr	r3, [r3, #0]
 8004944:	685b      	ldr	r3, [r3, #4]
 8004946:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800494a:	687b      	ldr	r3, [r7, #4]
 800494c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	681b      	ldr	r3, [r3, #0]
 8004952:	430a      	orrs	r2, r1
 8004954:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800495a:	f003 0301 	and.w	r3, r3, #1
 800495e:	2b00      	cmp	r3, #0
 8004960:	d00a      	beq.n	8004978 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	681b      	ldr	r3, [r3, #0]
 8004966:	685b      	ldr	r3, [r3, #4]
 8004968:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	681b      	ldr	r3, [r3, #0]
 8004974:	430a      	orrs	r2, r1
 8004976:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800497c:	f003 0302 	and.w	r3, r3, #2
 8004980:	2b00      	cmp	r3, #0
 8004982:	d00a      	beq.n	800499a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004984:	687b      	ldr	r3, [r7, #4]
 8004986:	681b      	ldr	r3, [r3, #0]
 8004988:	685b      	ldr	r3, [r3, #4]
 800498a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800498e:	687b      	ldr	r3, [r7, #4]
 8004990:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	681b      	ldr	r3, [r3, #0]
 8004996:	430a      	orrs	r2, r1
 8004998:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800499e:	f003 0304 	and.w	r3, r3, #4
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d00a      	beq.n	80049bc <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	685b      	ldr	r3, [r3, #4]
 80049ac:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80049b0:	687b      	ldr	r3, [r7, #4]
 80049b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	430a      	orrs	r2, r1
 80049ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049c0:	f003 0310 	and.w	r3, r3, #16
 80049c4:	2b00      	cmp	r3, #0
 80049c6:	d00a      	beq.n	80049de <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	689b      	ldr	r3, [r3, #8]
 80049ce:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	681b      	ldr	r3, [r3, #0]
 80049da:	430a      	orrs	r2, r1
 80049dc:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80049e2:	f003 0320 	and.w	r3, r3, #32
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d00a      	beq.n	8004a00 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	681b      	ldr	r3, [r3, #0]
 80049ee:	689b      	ldr	r3, [r3, #8]
 80049f0:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	681b      	ldr	r3, [r3, #0]
 80049fc:	430a      	orrs	r2, r1
 80049fe:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a04:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004a08:	2b00      	cmp	r3, #0
 8004a0a:	d01a      	beq.n	8004a42 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	685b      	ldr	r3, [r3, #4]
 8004a12:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8004a16:	687b      	ldr	r3, [r7, #4]
 8004a18:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	430a      	orrs	r2, r1
 8004a20:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004a26:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004a2a:	d10a      	bne.n	8004a42 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	685b      	ldr	r3, [r3, #4]
 8004a32:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	430a      	orrs	r2, r1
 8004a40:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a46:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004a4a:	2b00      	cmp	r3, #0
 8004a4c:	d00a      	beq.n	8004a64 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	685b      	ldr	r3, [r3, #4]
 8004a54:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	681b      	ldr	r3, [r3, #0]
 8004a60:	430a      	orrs	r2, r1
 8004a62:	605a      	str	r2, [r3, #4]
  }
}
 8004a64:	bf00      	nop
 8004a66:	370c      	adds	r7, #12
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a6e:	4770      	bx	lr

08004a70 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004a70:	b580      	push	{r7, lr}
 8004a72:	b098      	sub	sp, #96	@ 0x60
 8004a74:	af02      	add	r7, sp, #8
 8004a76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004a80:	f7fc fbe4 	bl	800124c <HAL_GetTick>
 8004a84:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	681b      	ldr	r3, [r3, #0]
 8004a8c:	f003 0308 	and.w	r3, r3, #8
 8004a90:	2b08      	cmp	r3, #8
 8004a92:	d12e      	bne.n	8004af2 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004a94:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004a98:	9300      	str	r3, [sp, #0]
 8004a9a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8004aa2:	6878      	ldr	r0, [r7, #4]
 8004aa4:	f000 f88c 	bl	8004bc0 <UART_WaitOnFlagUntilTimeout>
 8004aa8:	4603      	mov	r3, r0
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d021      	beq.n	8004af2 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ab4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004ab6:	e853 3f00 	ldrex	r3, [r3]
 8004aba:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8004abc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004abe:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004ac2:	653b      	str	r3, [r7, #80]	@ 0x50
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	461a      	mov	r2, r3
 8004aca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8004acc:	647b      	str	r3, [r7, #68]	@ 0x44
 8004ace:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004ad0:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8004ad2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004ad4:	e841 2300 	strex	r3, r2, [r1]
 8004ad8:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8004ada:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004adc:	2b00      	cmp	r3, #0
 8004ade:	d1e6      	bne.n	8004aae <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8004ae0:	687b      	ldr	r3, [r7, #4]
 8004ae2:	2220      	movs	r2, #32
 8004ae4:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	2200      	movs	r2, #0
 8004aea:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004aee:	2303      	movs	r3, #3
 8004af0:	e062      	b.n	8004bb8 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	f003 0304 	and.w	r3, r3, #4
 8004afc:	2b04      	cmp	r3, #4
 8004afe:	d149      	bne.n	8004b94 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004b00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8004b04:	9300      	str	r3, [sp, #0]
 8004b06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8004b08:	2200      	movs	r2, #0
 8004b0a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004b0e:	6878      	ldr	r0, [r7, #4]
 8004b10:	f000 f856 	bl	8004bc0 <UART_WaitOnFlagUntilTimeout>
 8004b14:	4603      	mov	r3, r0
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d03c      	beq.n	8004b94 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	681b      	ldr	r3, [r3, #0]
 8004b1e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004b22:	e853 3f00 	ldrex	r3, [r3]
 8004b26:	623b      	str	r3, [r7, #32]
   return(result);
 8004b28:	6a3b      	ldr	r3, [r7, #32]
 8004b2a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004b2e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	681b      	ldr	r3, [r3, #0]
 8004b34:	461a      	mov	r2, r3
 8004b36:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004b38:	633b      	str	r3, [r7, #48]	@ 0x30
 8004b3a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b3c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004b3e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004b40:	e841 2300 	strex	r3, r2, [r1]
 8004b44:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8004b46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d1e6      	bne.n	8004b1a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	3308      	adds	r3, #8
 8004b52:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004b54:	693b      	ldr	r3, [r7, #16]
 8004b56:	e853 3f00 	ldrex	r3, [r3]
 8004b5a:	60fb      	str	r3, [r7, #12]
   return(result);
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	f023 0301 	bic.w	r3, r3, #1
 8004b62:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	3308      	adds	r3, #8
 8004b6a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004b6c:	61fa      	str	r2, [r7, #28]
 8004b6e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b70:	69b9      	ldr	r1, [r7, #24]
 8004b72:	69fa      	ldr	r2, [r7, #28]
 8004b74:	e841 2300 	strex	r3, r2, [r1]
 8004b78:	617b      	str	r3, [r7, #20]
   return(result);
 8004b7a:	697b      	ldr	r3, [r7, #20]
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	d1e5      	bne.n	8004b4c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	2220      	movs	r2, #32
 8004b84:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	2200      	movs	r2, #0
 8004b8c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004b90:	2303      	movs	r3, #3
 8004b92:	e011      	b.n	8004bb8 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2220      	movs	r2, #32
 8004b98:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 8004b9a:	687b      	ldr	r3, [r7, #4]
 8004b9c:	2220      	movs	r2, #32
 8004b9e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ba2:	687b      	ldr	r3, [r7, #4]
 8004ba4:	2200      	movs	r2, #0
 8004ba6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	2200      	movs	r2, #0
 8004bb2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8004bb6:	2300      	movs	r3, #0
}
 8004bb8:	4618      	mov	r0, r3
 8004bba:	3758      	adds	r7, #88	@ 0x58
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	bd80      	pop	{r7, pc}

08004bc0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004bc0:	b580      	push	{r7, lr}
 8004bc2:	b084      	sub	sp, #16
 8004bc4:	af00      	add	r7, sp, #0
 8004bc6:	60f8      	str	r0, [r7, #12]
 8004bc8:	60b9      	str	r1, [r7, #8]
 8004bca:	603b      	str	r3, [r7, #0]
 8004bcc:	4613      	mov	r3, r2
 8004bce:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bd0:	e04f      	b.n	8004c72 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bd2:	69bb      	ldr	r3, [r7, #24]
 8004bd4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bd8:	d04b      	beq.n	8004c72 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bda:	f7fc fb37 	bl	800124c <HAL_GetTick>
 8004bde:	4602      	mov	r2, r0
 8004be0:	683b      	ldr	r3, [r7, #0]
 8004be2:	1ad3      	subs	r3, r2, r3
 8004be4:	69ba      	ldr	r2, [r7, #24]
 8004be6:	429a      	cmp	r2, r3
 8004be8:	d302      	bcc.n	8004bf0 <UART_WaitOnFlagUntilTimeout+0x30>
 8004bea:	69bb      	ldr	r3, [r7, #24]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d101      	bne.n	8004bf4 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	e04e      	b.n	8004c92 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004bf4:	68fb      	ldr	r3, [r7, #12]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	f003 0304 	and.w	r3, r3, #4
 8004bfe:	2b00      	cmp	r3, #0
 8004c00:	d037      	beq.n	8004c72 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c02:	68bb      	ldr	r3, [r7, #8]
 8004c04:	2b80      	cmp	r3, #128	@ 0x80
 8004c06:	d034      	beq.n	8004c72 <UART_WaitOnFlagUntilTimeout+0xb2>
 8004c08:	68bb      	ldr	r3, [r7, #8]
 8004c0a:	2b40      	cmp	r3, #64	@ 0x40
 8004c0c:	d031      	beq.n	8004c72 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	69db      	ldr	r3, [r3, #28]
 8004c14:	f003 0308 	and.w	r3, r3, #8
 8004c18:	2b08      	cmp	r3, #8
 8004c1a:	d110      	bne.n	8004c3e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004c1c:	68fb      	ldr	r3, [r7, #12]
 8004c1e:	681b      	ldr	r3, [r3, #0]
 8004c20:	2208      	movs	r2, #8
 8004c22:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c24:	68f8      	ldr	r0, [r7, #12]
 8004c26:	f000 f838 	bl	8004c9a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	2208      	movs	r2, #8
 8004c2e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c32:	68fb      	ldr	r3, [r7, #12]
 8004c34:	2200      	movs	r2, #0
 8004c36:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8004c3a:	2301      	movs	r3, #1
 8004c3c:	e029      	b.n	8004c92 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004c3e:	68fb      	ldr	r3, [r7, #12]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	69db      	ldr	r3, [r3, #28]
 8004c44:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c48:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004c4c:	d111      	bne.n	8004c72 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004c56:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c58:	68f8      	ldr	r0, [r7, #12]
 8004c5a:	f000 f81e 	bl	8004c9a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2220      	movs	r2, #32
 8004c62:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2200      	movs	r2, #0
 8004c6a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 8004c6e:	2303      	movs	r3, #3
 8004c70:	e00f      	b.n	8004c92 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c72:	68fb      	ldr	r3, [r7, #12]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	69da      	ldr	r2, [r3, #28]
 8004c78:	68bb      	ldr	r3, [r7, #8]
 8004c7a:	4013      	ands	r3, r2
 8004c7c:	68ba      	ldr	r2, [r7, #8]
 8004c7e:	429a      	cmp	r2, r3
 8004c80:	bf0c      	ite	eq
 8004c82:	2301      	moveq	r3, #1
 8004c84:	2300      	movne	r3, #0
 8004c86:	b2db      	uxtb	r3, r3
 8004c88:	461a      	mov	r2, r3
 8004c8a:	79fb      	ldrb	r3, [r7, #7]
 8004c8c:	429a      	cmp	r2, r3
 8004c8e:	d0a0      	beq.n	8004bd2 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c90:	2300      	movs	r3, #0
}
 8004c92:	4618      	mov	r0, r3
 8004c94:	3710      	adds	r7, #16
 8004c96:	46bd      	mov	sp, r7
 8004c98:	bd80      	pop	{r7, pc}

08004c9a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004c9a:	b480      	push	{r7}
 8004c9c:	b095      	sub	sp, #84	@ 0x54
 8004c9e:	af00      	add	r7, sp, #0
 8004ca0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	681b      	ldr	r3, [r3, #0]
 8004ca6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004ca8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004caa:	e853 3f00 	ldrex	r3, [r3]
 8004cae:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004cb0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004cb2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004cb6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004cb8:	687b      	ldr	r3, [r7, #4]
 8004cba:	681b      	ldr	r3, [r3, #0]
 8004cbc:	461a      	mov	r2, r3
 8004cbe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8004cc0:	643b      	str	r3, [r7, #64]	@ 0x40
 8004cc2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cc4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004cc6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004cc8:	e841 2300 	strex	r3, r2, [r1]
 8004ccc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004cce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004cd0:	2b00      	cmp	r3, #0
 8004cd2:	d1e6      	bne.n	8004ca2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	3308      	adds	r3, #8
 8004cda:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cdc:	6a3b      	ldr	r3, [r7, #32]
 8004cde:	e853 3f00 	ldrex	r3, [r3]
 8004ce2:	61fb      	str	r3, [r7, #28]
   return(result);
 8004ce4:	69fb      	ldr	r3, [r7, #28]
 8004ce6:	f023 0301 	bic.w	r3, r3, #1
 8004cea:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	3308      	adds	r3, #8
 8004cf2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004cf4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004cf6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004cf8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004cfa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004cfc:	e841 2300 	strex	r3, r2, [r1]
 8004d00:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004d04:	2b00      	cmp	r3, #0
 8004d06:	d1e5      	bne.n	8004cd4 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004d0c:	2b01      	cmp	r3, #1
 8004d0e:	d118      	bne.n	8004d42 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d16:	68fb      	ldr	r3, [r7, #12]
 8004d18:	e853 3f00 	ldrex	r3, [r3]
 8004d1c:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d1e:	68bb      	ldr	r3, [r7, #8]
 8004d20:	f023 0310 	bic.w	r3, r3, #16
 8004d24:	647b      	str	r3, [r7, #68]	@ 0x44
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	461a      	mov	r2, r3
 8004d2c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004d2e:	61bb      	str	r3, [r7, #24]
 8004d30:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d32:	6979      	ldr	r1, [r7, #20]
 8004d34:	69ba      	ldr	r2, [r7, #24]
 8004d36:	e841 2300 	strex	r3, r2, [r1]
 8004d3a:	613b      	str	r3, [r7, #16]
   return(result);
 8004d3c:	693b      	ldr	r3, [r7, #16]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d1e6      	bne.n	8004d10 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2220      	movs	r2, #32
 8004d46:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	2200      	movs	r2, #0
 8004d54:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004d56:	bf00      	nop
 8004d58:	3754      	adds	r7, #84	@ 0x54
 8004d5a:	46bd      	mov	sp, r7
 8004d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d60:	4770      	bx	lr

08004d62 <__cvt>:
 8004d62:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d64:	ed2d 8b02 	vpush	{d8}
 8004d68:	eeb0 8b40 	vmov.f64	d8, d0
 8004d6c:	b085      	sub	sp, #20
 8004d6e:	4617      	mov	r7, r2
 8004d70:	9d0d      	ldr	r5, [sp, #52]	@ 0x34
 8004d72:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8004d74:	ee18 2a90 	vmov	r2, s17
 8004d78:	f025 0520 	bic.w	r5, r5, #32
 8004d7c:	2a00      	cmp	r2, #0
 8004d7e:	bfb6      	itet	lt
 8004d80:	222d      	movlt	r2, #45	@ 0x2d
 8004d82:	2200      	movge	r2, #0
 8004d84:	eeb1 8b40 	vneglt.f64	d8, d0
 8004d88:	2d46      	cmp	r5, #70	@ 0x46
 8004d8a:	460c      	mov	r4, r1
 8004d8c:	701a      	strb	r2, [r3, #0]
 8004d8e:	d004      	beq.n	8004d9a <__cvt+0x38>
 8004d90:	2d45      	cmp	r5, #69	@ 0x45
 8004d92:	d100      	bne.n	8004d96 <__cvt+0x34>
 8004d94:	3401      	adds	r4, #1
 8004d96:	2102      	movs	r1, #2
 8004d98:	e000      	b.n	8004d9c <__cvt+0x3a>
 8004d9a:	2103      	movs	r1, #3
 8004d9c:	ab03      	add	r3, sp, #12
 8004d9e:	9301      	str	r3, [sp, #4]
 8004da0:	ab02      	add	r3, sp, #8
 8004da2:	9300      	str	r3, [sp, #0]
 8004da4:	4622      	mov	r2, r4
 8004da6:	4633      	mov	r3, r6
 8004da8:	eeb0 0b48 	vmov.f64	d0, d8
 8004dac:	f000 fe40 	bl	8005a30 <_dtoa_r>
 8004db0:	2d47      	cmp	r5, #71	@ 0x47
 8004db2:	d114      	bne.n	8004dde <__cvt+0x7c>
 8004db4:	07fb      	lsls	r3, r7, #31
 8004db6:	d50a      	bpl.n	8004dce <__cvt+0x6c>
 8004db8:	1902      	adds	r2, r0, r4
 8004dba:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004dbe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dc2:	bf08      	it	eq
 8004dc4:	9203      	streq	r2, [sp, #12]
 8004dc6:	2130      	movs	r1, #48	@ 0x30
 8004dc8:	9b03      	ldr	r3, [sp, #12]
 8004dca:	4293      	cmp	r3, r2
 8004dcc:	d319      	bcc.n	8004e02 <__cvt+0xa0>
 8004dce:	9b03      	ldr	r3, [sp, #12]
 8004dd0:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8004dd2:	1a1b      	subs	r3, r3, r0
 8004dd4:	6013      	str	r3, [r2, #0]
 8004dd6:	b005      	add	sp, #20
 8004dd8:	ecbd 8b02 	vpop	{d8}
 8004ddc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004dde:	2d46      	cmp	r5, #70	@ 0x46
 8004de0:	eb00 0204 	add.w	r2, r0, r4
 8004de4:	d1e9      	bne.n	8004dba <__cvt+0x58>
 8004de6:	7803      	ldrb	r3, [r0, #0]
 8004de8:	2b30      	cmp	r3, #48	@ 0x30
 8004dea:	d107      	bne.n	8004dfc <__cvt+0x9a>
 8004dec:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8004df0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004df4:	bf1c      	itt	ne
 8004df6:	f1c4 0401 	rsbne	r4, r4, #1
 8004dfa:	6034      	strne	r4, [r6, #0]
 8004dfc:	6833      	ldr	r3, [r6, #0]
 8004dfe:	441a      	add	r2, r3
 8004e00:	e7db      	b.n	8004dba <__cvt+0x58>
 8004e02:	1c5c      	adds	r4, r3, #1
 8004e04:	9403      	str	r4, [sp, #12]
 8004e06:	7019      	strb	r1, [r3, #0]
 8004e08:	e7de      	b.n	8004dc8 <__cvt+0x66>

08004e0a <__exponent>:
 8004e0a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004e0c:	2900      	cmp	r1, #0
 8004e0e:	bfba      	itte	lt
 8004e10:	4249      	neglt	r1, r1
 8004e12:	232d      	movlt	r3, #45	@ 0x2d
 8004e14:	232b      	movge	r3, #43	@ 0x2b
 8004e16:	2909      	cmp	r1, #9
 8004e18:	7002      	strb	r2, [r0, #0]
 8004e1a:	7043      	strb	r3, [r0, #1]
 8004e1c:	dd29      	ble.n	8004e72 <__exponent+0x68>
 8004e1e:	f10d 0307 	add.w	r3, sp, #7
 8004e22:	461d      	mov	r5, r3
 8004e24:	270a      	movs	r7, #10
 8004e26:	461a      	mov	r2, r3
 8004e28:	fbb1 f6f7 	udiv	r6, r1, r7
 8004e2c:	fb07 1416 	mls	r4, r7, r6, r1
 8004e30:	3430      	adds	r4, #48	@ 0x30
 8004e32:	f802 4c01 	strb.w	r4, [r2, #-1]
 8004e36:	460c      	mov	r4, r1
 8004e38:	2c63      	cmp	r4, #99	@ 0x63
 8004e3a:	f103 33ff 	add.w	r3, r3, #4294967295
 8004e3e:	4631      	mov	r1, r6
 8004e40:	dcf1      	bgt.n	8004e26 <__exponent+0x1c>
 8004e42:	3130      	adds	r1, #48	@ 0x30
 8004e44:	1e94      	subs	r4, r2, #2
 8004e46:	f803 1c01 	strb.w	r1, [r3, #-1]
 8004e4a:	1c41      	adds	r1, r0, #1
 8004e4c:	4623      	mov	r3, r4
 8004e4e:	42ab      	cmp	r3, r5
 8004e50:	d30a      	bcc.n	8004e68 <__exponent+0x5e>
 8004e52:	f10d 0309 	add.w	r3, sp, #9
 8004e56:	1a9b      	subs	r3, r3, r2
 8004e58:	42ac      	cmp	r4, r5
 8004e5a:	bf88      	it	hi
 8004e5c:	2300      	movhi	r3, #0
 8004e5e:	3302      	adds	r3, #2
 8004e60:	4403      	add	r3, r0
 8004e62:	1a18      	subs	r0, r3, r0
 8004e64:	b003      	add	sp, #12
 8004e66:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004e68:	f813 6b01 	ldrb.w	r6, [r3], #1
 8004e6c:	f801 6f01 	strb.w	r6, [r1, #1]!
 8004e70:	e7ed      	b.n	8004e4e <__exponent+0x44>
 8004e72:	2330      	movs	r3, #48	@ 0x30
 8004e74:	3130      	adds	r1, #48	@ 0x30
 8004e76:	7083      	strb	r3, [r0, #2]
 8004e78:	70c1      	strb	r1, [r0, #3]
 8004e7a:	1d03      	adds	r3, r0, #4
 8004e7c:	e7f1      	b.n	8004e62 <__exponent+0x58>
	...

08004e80 <_printf_float>:
 8004e80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004e84:	b08d      	sub	sp, #52	@ 0x34
 8004e86:	460c      	mov	r4, r1
 8004e88:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8004e8c:	4616      	mov	r6, r2
 8004e8e:	461f      	mov	r7, r3
 8004e90:	4605      	mov	r5, r0
 8004e92:	f000 fccb 	bl	800582c <_localeconv_r>
 8004e96:	f8d0 b000 	ldr.w	fp, [r0]
 8004e9a:	4658      	mov	r0, fp
 8004e9c:	f7fb fa20 	bl	80002e0 <strlen>
 8004ea0:	2300      	movs	r3, #0
 8004ea2:	930a      	str	r3, [sp, #40]	@ 0x28
 8004ea4:	f8d8 3000 	ldr.w	r3, [r8]
 8004ea8:	f894 9018 	ldrb.w	r9, [r4, #24]
 8004eac:	6822      	ldr	r2, [r4, #0]
 8004eae:	9005      	str	r0, [sp, #20]
 8004eb0:	3307      	adds	r3, #7
 8004eb2:	f023 0307 	bic.w	r3, r3, #7
 8004eb6:	f103 0108 	add.w	r1, r3, #8
 8004eba:	f8c8 1000 	str.w	r1, [r8]
 8004ebe:	ed93 0b00 	vldr	d0, [r3]
 8004ec2:	ed9f 6b97 	vldr	d6, [pc, #604]	@ 8005120 <_printf_float+0x2a0>
 8004ec6:	eeb0 7bc0 	vabs.f64	d7, d0
 8004eca:	eeb4 7b46 	vcmp.f64	d7, d6
 8004ece:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ed2:	ed84 0b12 	vstr	d0, [r4, #72]	@ 0x48
 8004ed6:	dd24      	ble.n	8004f22 <_printf_float+0xa2>
 8004ed8:	eeb5 0bc0 	vcmpe.f64	d0, #0.0
 8004edc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ee0:	d502      	bpl.n	8004ee8 <_printf_float+0x68>
 8004ee2:	232d      	movs	r3, #45	@ 0x2d
 8004ee4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004ee8:	498f      	ldr	r1, [pc, #572]	@ (8005128 <_printf_float+0x2a8>)
 8004eea:	4b90      	ldr	r3, [pc, #576]	@ (800512c <_printf_float+0x2ac>)
 8004eec:	f1b9 0f47 	cmp.w	r9, #71	@ 0x47
 8004ef0:	bf94      	ite	ls
 8004ef2:	4688      	movls	r8, r1
 8004ef4:	4698      	movhi	r8, r3
 8004ef6:	f022 0204 	bic.w	r2, r2, #4
 8004efa:	2303      	movs	r3, #3
 8004efc:	6123      	str	r3, [r4, #16]
 8004efe:	6022      	str	r2, [r4, #0]
 8004f00:	f04f 0a00 	mov.w	sl, #0
 8004f04:	9700      	str	r7, [sp, #0]
 8004f06:	4633      	mov	r3, r6
 8004f08:	aa0b      	add	r2, sp, #44	@ 0x2c
 8004f0a:	4621      	mov	r1, r4
 8004f0c:	4628      	mov	r0, r5
 8004f0e:	f000 f9d1 	bl	80052b4 <_printf_common>
 8004f12:	3001      	adds	r0, #1
 8004f14:	f040 8089 	bne.w	800502a <_printf_float+0x1aa>
 8004f18:	f04f 30ff 	mov.w	r0, #4294967295
 8004f1c:	b00d      	add	sp, #52	@ 0x34
 8004f1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004f22:	eeb4 0b40 	vcmp.f64	d0, d0
 8004f26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f2a:	d709      	bvc.n	8004f40 <_printf_float+0xc0>
 8004f2c:	ee10 3a90 	vmov	r3, s1
 8004f30:	2b00      	cmp	r3, #0
 8004f32:	bfbc      	itt	lt
 8004f34:	232d      	movlt	r3, #45	@ 0x2d
 8004f36:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8004f3a:	497d      	ldr	r1, [pc, #500]	@ (8005130 <_printf_float+0x2b0>)
 8004f3c:	4b7d      	ldr	r3, [pc, #500]	@ (8005134 <_printf_float+0x2b4>)
 8004f3e:	e7d5      	b.n	8004eec <_printf_float+0x6c>
 8004f40:	6863      	ldr	r3, [r4, #4]
 8004f42:	1c59      	adds	r1, r3, #1
 8004f44:	f009 0adf 	and.w	sl, r9, #223	@ 0xdf
 8004f48:	d139      	bne.n	8004fbe <_printf_float+0x13e>
 8004f4a:	2306      	movs	r3, #6
 8004f4c:	6063      	str	r3, [r4, #4]
 8004f4e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8004f52:	2300      	movs	r3, #0
 8004f54:	6022      	str	r2, [r4, #0]
 8004f56:	9303      	str	r3, [sp, #12]
 8004f58:	ab0a      	add	r3, sp, #40	@ 0x28
 8004f5a:	e9cd 9301 	strd	r9, r3, [sp, #4]
 8004f5e:	ab09      	add	r3, sp, #36	@ 0x24
 8004f60:	9300      	str	r3, [sp, #0]
 8004f62:	6861      	ldr	r1, [r4, #4]
 8004f64:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8004f68:	4628      	mov	r0, r5
 8004f6a:	f7ff fefa 	bl	8004d62 <__cvt>
 8004f6e:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004f72:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8004f74:	4680      	mov	r8, r0
 8004f76:	d129      	bne.n	8004fcc <_printf_float+0x14c>
 8004f78:	1cc8      	adds	r0, r1, #3
 8004f7a:	db02      	blt.n	8004f82 <_printf_float+0x102>
 8004f7c:	6863      	ldr	r3, [r4, #4]
 8004f7e:	4299      	cmp	r1, r3
 8004f80:	dd41      	ble.n	8005006 <_printf_float+0x186>
 8004f82:	f1a9 0902 	sub.w	r9, r9, #2
 8004f86:	fa5f f989 	uxtb.w	r9, r9
 8004f8a:	3901      	subs	r1, #1
 8004f8c:	464a      	mov	r2, r9
 8004f8e:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8004f92:	9109      	str	r1, [sp, #36]	@ 0x24
 8004f94:	f7ff ff39 	bl	8004e0a <__exponent>
 8004f98:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8004f9a:	1813      	adds	r3, r2, r0
 8004f9c:	2a01      	cmp	r2, #1
 8004f9e:	4682      	mov	sl, r0
 8004fa0:	6123      	str	r3, [r4, #16]
 8004fa2:	dc02      	bgt.n	8004faa <_printf_float+0x12a>
 8004fa4:	6822      	ldr	r2, [r4, #0]
 8004fa6:	07d2      	lsls	r2, r2, #31
 8004fa8:	d501      	bpl.n	8004fae <_printf_float+0x12e>
 8004faa:	3301      	adds	r3, #1
 8004fac:	6123      	str	r3, [r4, #16]
 8004fae:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8004fb2:	2b00      	cmp	r3, #0
 8004fb4:	d0a6      	beq.n	8004f04 <_printf_float+0x84>
 8004fb6:	232d      	movs	r3, #45	@ 0x2d
 8004fb8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004fbc:	e7a2      	b.n	8004f04 <_printf_float+0x84>
 8004fbe:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8004fc2:	d1c4      	bne.n	8004f4e <_printf_float+0xce>
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d1c2      	bne.n	8004f4e <_printf_float+0xce>
 8004fc8:	2301      	movs	r3, #1
 8004fca:	e7bf      	b.n	8004f4c <_printf_float+0xcc>
 8004fcc:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8004fd0:	d9db      	bls.n	8004f8a <_printf_float+0x10a>
 8004fd2:	f1b9 0f66 	cmp.w	r9, #102	@ 0x66
 8004fd6:	d118      	bne.n	800500a <_printf_float+0x18a>
 8004fd8:	2900      	cmp	r1, #0
 8004fda:	6863      	ldr	r3, [r4, #4]
 8004fdc:	dd0b      	ble.n	8004ff6 <_printf_float+0x176>
 8004fde:	6121      	str	r1, [r4, #16]
 8004fe0:	b913      	cbnz	r3, 8004fe8 <_printf_float+0x168>
 8004fe2:	6822      	ldr	r2, [r4, #0]
 8004fe4:	07d0      	lsls	r0, r2, #31
 8004fe6:	d502      	bpl.n	8004fee <_printf_float+0x16e>
 8004fe8:	3301      	adds	r3, #1
 8004fea:	440b      	add	r3, r1
 8004fec:	6123      	str	r3, [r4, #16]
 8004fee:	65a1      	str	r1, [r4, #88]	@ 0x58
 8004ff0:	f04f 0a00 	mov.w	sl, #0
 8004ff4:	e7db      	b.n	8004fae <_printf_float+0x12e>
 8004ff6:	b913      	cbnz	r3, 8004ffe <_printf_float+0x17e>
 8004ff8:	6822      	ldr	r2, [r4, #0]
 8004ffa:	07d2      	lsls	r2, r2, #31
 8004ffc:	d501      	bpl.n	8005002 <_printf_float+0x182>
 8004ffe:	3302      	adds	r3, #2
 8005000:	e7f4      	b.n	8004fec <_printf_float+0x16c>
 8005002:	2301      	movs	r3, #1
 8005004:	e7f2      	b.n	8004fec <_printf_float+0x16c>
 8005006:	f04f 0967 	mov.w	r9, #103	@ 0x67
 800500a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800500c:	4299      	cmp	r1, r3
 800500e:	db05      	blt.n	800501c <_printf_float+0x19c>
 8005010:	6823      	ldr	r3, [r4, #0]
 8005012:	6121      	str	r1, [r4, #16]
 8005014:	07d8      	lsls	r0, r3, #31
 8005016:	d5ea      	bpl.n	8004fee <_printf_float+0x16e>
 8005018:	1c4b      	adds	r3, r1, #1
 800501a:	e7e7      	b.n	8004fec <_printf_float+0x16c>
 800501c:	2900      	cmp	r1, #0
 800501e:	bfd4      	ite	le
 8005020:	f1c1 0202 	rsble	r2, r1, #2
 8005024:	2201      	movgt	r2, #1
 8005026:	4413      	add	r3, r2
 8005028:	e7e0      	b.n	8004fec <_printf_float+0x16c>
 800502a:	6823      	ldr	r3, [r4, #0]
 800502c:	055a      	lsls	r2, r3, #21
 800502e:	d407      	bmi.n	8005040 <_printf_float+0x1c0>
 8005030:	6923      	ldr	r3, [r4, #16]
 8005032:	4642      	mov	r2, r8
 8005034:	4631      	mov	r1, r6
 8005036:	4628      	mov	r0, r5
 8005038:	47b8      	blx	r7
 800503a:	3001      	adds	r0, #1
 800503c:	d12a      	bne.n	8005094 <_printf_float+0x214>
 800503e:	e76b      	b.n	8004f18 <_printf_float+0x98>
 8005040:	f1b9 0f65 	cmp.w	r9, #101	@ 0x65
 8005044:	f240 80e0 	bls.w	8005208 <_printf_float+0x388>
 8005048:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800504c:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8005050:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005054:	d133      	bne.n	80050be <_printf_float+0x23e>
 8005056:	4a38      	ldr	r2, [pc, #224]	@ (8005138 <_printf_float+0x2b8>)
 8005058:	2301      	movs	r3, #1
 800505a:	4631      	mov	r1, r6
 800505c:	4628      	mov	r0, r5
 800505e:	47b8      	blx	r7
 8005060:	3001      	adds	r0, #1
 8005062:	f43f af59 	beq.w	8004f18 <_printf_float+0x98>
 8005066:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800506a:	4543      	cmp	r3, r8
 800506c:	db02      	blt.n	8005074 <_printf_float+0x1f4>
 800506e:	6823      	ldr	r3, [r4, #0]
 8005070:	07d8      	lsls	r0, r3, #31
 8005072:	d50f      	bpl.n	8005094 <_printf_float+0x214>
 8005074:	9b05      	ldr	r3, [sp, #20]
 8005076:	465a      	mov	r2, fp
 8005078:	4631      	mov	r1, r6
 800507a:	4628      	mov	r0, r5
 800507c:	47b8      	blx	r7
 800507e:	3001      	adds	r0, #1
 8005080:	f43f af4a 	beq.w	8004f18 <_printf_float+0x98>
 8005084:	f04f 0900 	mov.w	r9, #0
 8005088:	f108 38ff 	add.w	r8, r8, #4294967295
 800508c:	f104 0a1a 	add.w	sl, r4, #26
 8005090:	45c8      	cmp	r8, r9
 8005092:	dc09      	bgt.n	80050a8 <_printf_float+0x228>
 8005094:	6823      	ldr	r3, [r4, #0]
 8005096:	079b      	lsls	r3, r3, #30
 8005098:	f100 8107 	bmi.w	80052aa <_printf_float+0x42a>
 800509c:	68e0      	ldr	r0, [r4, #12]
 800509e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80050a0:	4298      	cmp	r0, r3
 80050a2:	bfb8      	it	lt
 80050a4:	4618      	movlt	r0, r3
 80050a6:	e739      	b.n	8004f1c <_printf_float+0x9c>
 80050a8:	2301      	movs	r3, #1
 80050aa:	4652      	mov	r2, sl
 80050ac:	4631      	mov	r1, r6
 80050ae:	4628      	mov	r0, r5
 80050b0:	47b8      	blx	r7
 80050b2:	3001      	adds	r0, #1
 80050b4:	f43f af30 	beq.w	8004f18 <_printf_float+0x98>
 80050b8:	f109 0901 	add.w	r9, r9, #1
 80050bc:	e7e8      	b.n	8005090 <_printf_float+0x210>
 80050be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050c0:	2b00      	cmp	r3, #0
 80050c2:	dc3b      	bgt.n	800513c <_printf_float+0x2bc>
 80050c4:	4a1c      	ldr	r2, [pc, #112]	@ (8005138 <_printf_float+0x2b8>)
 80050c6:	2301      	movs	r3, #1
 80050c8:	4631      	mov	r1, r6
 80050ca:	4628      	mov	r0, r5
 80050cc:	47b8      	blx	r7
 80050ce:	3001      	adds	r0, #1
 80050d0:	f43f af22 	beq.w	8004f18 <_printf_float+0x98>
 80050d4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80050d8:	ea59 0303 	orrs.w	r3, r9, r3
 80050dc:	d102      	bne.n	80050e4 <_printf_float+0x264>
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	07d9      	lsls	r1, r3, #31
 80050e2:	d5d7      	bpl.n	8005094 <_printf_float+0x214>
 80050e4:	9b05      	ldr	r3, [sp, #20]
 80050e6:	465a      	mov	r2, fp
 80050e8:	4631      	mov	r1, r6
 80050ea:	4628      	mov	r0, r5
 80050ec:	47b8      	blx	r7
 80050ee:	3001      	adds	r0, #1
 80050f0:	f43f af12 	beq.w	8004f18 <_printf_float+0x98>
 80050f4:	f04f 0a00 	mov.w	sl, #0
 80050f8:	f104 0b1a 	add.w	fp, r4, #26
 80050fc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80050fe:	425b      	negs	r3, r3
 8005100:	4553      	cmp	r3, sl
 8005102:	dc01      	bgt.n	8005108 <_printf_float+0x288>
 8005104:	464b      	mov	r3, r9
 8005106:	e794      	b.n	8005032 <_printf_float+0x1b2>
 8005108:	2301      	movs	r3, #1
 800510a:	465a      	mov	r2, fp
 800510c:	4631      	mov	r1, r6
 800510e:	4628      	mov	r0, r5
 8005110:	47b8      	blx	r7
 8005112:	3001      	adds	r0, #1
 8005114:	f43f af00 	beq.w	8004f18 <_printf_float+0x98>
 8005118:	f10a 0a01 	add.w	sl, sl, #1
 800511c:	e7ee      	b.n	80050fc <_printf_float+0x27c>
 800511e:	bf00      	nop
 8005120:	ffffffff 	.word	0xffffffff
 8005124:	7fefffff 	.word	0x7fefffff
 8005128:	08007928 	.word	0x08007928
 800512c:	0800792c 	.word	0x0800792c
 8005130:	08007930 	.word	0x08007930
 8005134:	08007934 	.word	0x08007934
 8005138:	08007938 	.word	0x08007938
 800513c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800513e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8005142:	4553      	cmp	r3, sl
 8005144:	bfa8      	it	ge
 8005146:	4653      	movge	r3, sl
 8005148:	2b00      	cmp	r3, #0
 800514a:	4699      	mov	r9, r3
 800514c:	dc37      	bgt.n	80051be <_printf_float+0x33e>
 800514e:	2300      	movs	r3, #0
 8005150:	9307      	str	r3, [sp, #28]
 8005152:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005156:	f104 021a 	add.w	r2, r4, #26
 800515a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800515c:	9907      	ldr	r1, [sp, #28]
 800515e:	9306      	str	r3, [sp, #24]
 8005160:	eba3 0309 	sub.w	r3, r3, r9
 8005164:	428b      	cmp	r3, r1
 8005166:	dc31      	bgt.n	80051cc <_printf_float+0x34c>
 8005168:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800516a:	459a      	cmp	sl, r3
 800516c:	dc3b      	bgt.n	80051e6 <_printf_float+0x366>
 800516e:	6823      	ldr	r3, [r4, #0]
 8005170:	07da      	lsls	r2, r3, #31
 8005172:	d438      	bmi.n	80051e6 <_printf_float+0x366>
 8005174:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005176:	ebaa 0903 	sub.w	r9, sl, r3
 800517a:	9b06      	ldr	r3, [sp, #24]
 800517c:	ebaa 0303 	sub.w	r3, sl, r3
 8005180:	4599      	cmp	r9, r3
 8005182:	bfa8      	it	ge
 8005184:	4699      	movge	r9, r3
 8005186:	f1b9 0f00 	cmp.w	r9, #0
 800518a:	dc34      	bgt.n	80051f6 <_printf_float+0x376>
 800518c:	f04f 0800 	mov.w	r8, #0
 8005190:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8005194:	f104 0b1a 	add.w	fp, r4, #26
 8005198:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800519a:	ebaa 0303 	sub.w	r3, sl, r3
 800519e:	eba3 0309 	sub.w	r3, r3, r9
 80051a2:	4543      	cmp	r3, r8
 80051a4:	f77f af76 	ble.w	8005094 <_printf_float+0x214>
 80051a8:	2301      	movs	r3, #1
 80051aa:	465a      	mov	r2, fp
 80051ac:	4631      	mov	r1, r6
 80051ae:	4628      	mov	r0, r5
 80051b0:	47b8      	blx	r7
 80051b2:	3001      	adds	r0, #1
 80051b4:	f43f aeb0 	beq.w	8004f18 <_printf_float+0x98>
 80051b8:	f108 0801 	add.w	r8, r8, #1
 80051bc:	e7ec      	b.n	8005198 <_printf_float+0x318>
 80051be:	4642      	mov	r2, r8
 80051c0:	4631      	mov	r1, r6
 80051c2:	4628      	mov	r0, r5
 80051c4:	47b8      	blx	r7
 80051c6:	3001      	adds	r0, #1
 80051c8:	d1c1      	bne.n	800514e <_printf_float+0x2ce>
 80051ca:	e6a5      	b.n	8004f18 <_printf_float+0x98>
 80051cc:	2301      	movs	r3, #1
 80051ce:	4631      	mov	r1, r6
 80051d0:	4628      	mov	r0, r5
 80051d2:	9206      	str	r2, [sp, #24]
 80051d4:	47b8      	blx	r7
 80051d6:	3001      	adds	r0, #1
 80051d8:	f43f ae9e 	beq.w	8004f18 <_printf_float+0x98>
 80051dc:	9b07      	ldr	r3, [sp, #28]
 80051de:	9a06      	ldr	r2, [sp, #24]
 80051e0:	3301      	adds	r3, #1
 80051e2:	9307      	str	r3, [sp, #28]
 80051e4:	e7b9      	b.n	800515a <_printf_float+0x2da>
 80051e6:	9b05      	ldr	r3, [sp, #20]
 80051e8:	465a      	mov	r2, fp
 80051ea:	4631      	mov	r1, r6
 80051ec:	4628      	mov	r0, r5
 80051ee:	47b8      	blx	r7
 80051f0:	3001      	adds	r0, #1
 80051f2:	d1bf      	bne.n	8005174 <_printf_float+0x2f4>
 80051f4:	e690      	b.n	8004f18 <_printf_float+0x98>
 80051f6:	9a06      	ldr	r2, [sp, #24]
 80051f8:	464b      	mov	r3, r9
 80051fa:	4442      	add	r2, r8
 80051fc:	4631      	mov	r1, r6
 80051fe:	4628      	mov	r0, r5
 8005200:	47b8      	blx	r7
 8005202:	3001      	adds	r0, #1
 8005204:	d1c2      	bne.n	800518c <_printf_float+0x30c>
 8005206:	e687      	b.n	8004f18 <_printf_float+0x98>
 8005208:	f8dd 9028 	ldr.w	r9, [sp, #40]	@ 0x28
 800520c:	f1b9 0f01 	cmp.w	r9, #1
 8005210:	dc01      	bgt.n	8005216 <_printf_float+0x396>
 8005212:	07db      	lsls	r3, r3, #31
 8005214:	d536      	bpl.n	8005284 <_printf_float+0x404>
 8005216:	2301      	movs	r3, #1
 8005218:	4642      	mov	r2, r8
 800521a:	4631      	mov	r1, r6
 800521c:	4628      	mov	r0, r5
 800521e:	47b8      	blx	r7
 8005220:	3001      	adds	r0, #1
 8005222:	f43f ae79 	beq.w	8004f18 <_printf_float+0x98>
 8005226:	9b05      	ldr	r3, [sp, #20]
 8005228:	465a      	mov	r2, fp
 800522a:	4631      	mov	r1, r6
 800522c:	4628      	mov	r0, r5
 800522e:	47b8      	blx	r7
 8005230:	3001      	adds	r0, #1
 8005232:	f43f ae71 	beq.w	8004f18 <_printf_float+0x98>
 8005236:	ed94 7b12 	vldr	d7, [r4, #72]	@ 0x48
 800523a:	eeb5 7b40 	vcmp.f64	d7, #0.0
 800523e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005242:	f109 39ff 	add.w	r9, r9, #4294967295
 8005246:	d018      	beq.n	800527a <_printf_float+0x3fa>
 8005248:	464b      	mov	r3, r9
 800524a:	f108 0201 	add.w	r2, r8, #1
 800524e:	4631      	mov	r1, r6
 8005250:	4628      	mov	r0, r5
 8005252:	47b8      	blx	r7
 8005254:	3001      	adds	r0, #1
 8005256:	d10c      	bne.n	8005272 <_printf_float+0x3f2>
 8005258:	e65e      	b.n	8004f18 <_printf_float+0x98>
 800525a:	2301      	movs	r3, #1
 800525c:	465a      	mov	r2, fp
 800525e:	4631      	mov	r1, r6
 8005260:	4628      	mov	r0, r5
 8005262:	47b8      	blx	r7
 8005264:	3001      	adds	r0, #1
 8005266:	f43f ae57 	beq.w	8004f18 <_printf_float+0x98>
 800526a:	f108 0801 	add.w	r8, r8, #1
 800526e:	45c8      	cmp	r8, r9
 8005270:	dbf3      	blt.n	800525a <_printf_float+0x3da>
 8005272:	4653      	mov	r3, sl
 8005274:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8005278:	e6dc      	b.n	8005034 <_printf_float+0x1b4>
 800527a:	f04f 0800 	mov.w	r8, #0
 800527e:	f104 0b1a 	add.w	fp, r4, #26
 8005282:	e7f4      	b.n	800526e <_printf_float+0x3ee>
 8005284:	2301      	movs	r3, #1
 8005286:	4642      	mov	r2, r8
 8005288:	e7e1      	b.n	800524e <_printf_float+0x3ce>
 800528a:	2301      	movs	r3, #1
 800528c:	464a      	mov	r2, r9
 800528e:	4631      	mov	r1, r6
 8005290:	4628      	mov	r0, r5
 8005292:	47b8      	blx	r7
 8005294:	3001      	adds	r0, #1
 8005296:	f43f ae3f 	beq.w	8004f18 <_printf_float+0x98>
 800529a:	f108 0801 	add.w	r8, r8, #1
 800529e:	68e3      	ldr	r3, [r4, #12]
 80052a0:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80052a2:	1a5b      	subs	r3, r3, r1
 80052a4:	4543      	cmp	r3, r8
 80052a6:	dcf0      	bgt.n	800528a <_printf_float+0x40a>
 80052a8:	e6f8      	b.n	800509c <_printf_float+0x21c>
 80052aa:	f04f 0800 	mov.w	r8, #0
 80052ae:	f104 0919 	add.w	r9, r4, #25
 80052b2:	e7f4      	b.n	800529e <_printf_float+0x41e>

080052b4 <_printf_common>:
 80052b4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80052b8:	4616      	mov	r6, r2
 80052ba:	4698      	mov	r8, r3
 80052bc:	688a      	ldr	r2, [r1, #8]
 80052be:	690b      	ldr	r3, [r1, #16]
 80052c0:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80052c4:	4293      	cmp	r3, r2
 80052c6:	bfb8      	it	lt
 80052c8:	4613      	movlt	r3, r2
 80052ca:	6033      	str	r3, [r6, #0]
 80052cc:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80052d0:	4607      	mov	r7, r0
 80052d2:	460c      	mov	r4, r1
 80052d4:	b10a      	cbz	r2, 80052da <_printf_common+0x26>
 80052d6:	3301      	adds	r3, #1
 80052d8:	6033      	str	r3, [r6, #0]
 80052da:	6823      	ldr	r3, [r4, #0]
 80052dc:	0699      	lsls	r1, r3, #26
 80052de:	bf42      	ittt	mi
 80052e0:	6833      	ldrmi	r3, [r6, #0]
 80052e2:	3302      	addmi	r3, #2
 80052e4:	6033      	strmi	r3, [r6, #0]
 80052e6:	6825      	ldr	r5, [r4, #0]
 80052e8:	f015 0506 	ands.w	r5, r5, #6
 80052ec:	d106      	bne.n	80052fc <_printf_common+0x48>
 80052ee:	f104 0a19 	add.w	sl, r4, #25
 80052f2:	68e3      	ldr	r3, [r4, #12]
 80052f4:	6832      	ldr	r2, [r6, #0]
 80052f6:	1a9b      	subs	r3, r3, r2
 80052f8:	42ab      	cmp	r3, r5
 80052fa:	dc26      	bgt.n	800534a <_printf_common+0x96>
 80052fc:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005300:	6822      	ldr	r2, [r4, #0]
 8005302:	3b00      	subs	r3, #0
 8005304:	bf18      	it	ne
 8005306:	2301      	movne	r3, #1
 8005308:	0692      	lsls	r2, r2, #26
 800530a:	d42b      	bmi.n	8005364 <_printf_common+0xb0>
 800530c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005310:	4641      	mov	r1, r8
 8005312:	4638      	mov	r0, r7
 8005314:	47c8      	blx	r9
 8005316:	3001      	adds	r0, #1
 8005318:	d01e      	beq.n	8005358 <_printf_common+0xa4>
 800531a:	6823      	ldr	r3, [r4, #0]
 800531c:	6922      	ldr	r2, [r4, #16]
 800531e:	f003 0306 	and.w	r3, r3, #6
 8005322:	2b04      	cmp	r3, #4
 8005324:	bf02      	ittt	eq
 8005326:	68e5      	ldreq	r5, [r4, #12]
 8005328:	6833      	ldreq	r3, [r6, #0]
 800532a:	1aed      	subeq	r5, r5, r3
 800532c:	68a3      	ldr	r3, [r4, #8]
 800532e:	bf0c      	ite	eq
 8005330:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005334:	2500      	movne	r5, #0
 8005336:	4293      	cmp	r3, r2
 8005338:	bfc4      	itt	gt
 800533a:	1a9b      	subgt	r3, r3, r2
 800533c:	18ed      	addgt	r5, r5, r3
 800533e:	2600      	movs	r6, #0
 8005340:	341a      	adds	r4, #26
 8005342:	42b5      	cmp	r5, r6
 8005344:	d11a      	bne.n	800537c <_printf_common+0xc8>
 8005346:	2000      	movs	r0, #0
 8005348:	e008      	b.n	800535c <_printf_common+0xa8>
 800534a:	2301      	movs	r3, #1
 800534c:	4652      	mov	r2, sl
 800534e:	4641      	mov	r1, r8
 8005350:	4638      	mov	r0, r7
 8005352:	47c8      	blx	r9
 8005354:	3001      	adds	r0, #1
 8005356:	d103      	bne.n	8005360 <_printf_common+0xac>
 8005358:	f04f 30ff 	mov.w	r0, #4294967295
 800535c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005360:	3501      	adds	r5, #1
 8005362:	e7c6      	b.n	80052f2 <_printf_common+0x3e>
 8005364:	18e1      	adds	r1, r4, r3
 8005366:	1c5a      	adds	r2, r3, #1
 8005368:	2030      	movs	r0, #48	@ 0x30
 800536a:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800536e:	4422      	add	r2, r4
 8005370:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005374:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005378:	3302      	adds	r3, #2
 800537a:	e7c7      	b.n	800530c <_printf_common+0x58>
 800537c:	2301      	movs	r3, #1
 800537e:	4622      	mov	r2, r4
 8005380:	4641      	mov	r1, r8
 8005382:	4638      	mov	r0, r7
 8005384:	47c8      	blx	r9
 8005386:	3001      	adds	r0, #1
 8005388:	d0e6      	beq.n	8005358 <_printf_common+0xa4>
 800538a:	3601      	adds	r6, #1
 800538c:	e7d9      	b.n	8005342 <_printf_common+0x8e>
	...

08005390 <_printf_i>:
 8005390:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005394:	7e0f      	ldrb	r7, [r1, #24]
 8005396:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8005398:	2f78      	cmp	r7, #120	@ 0x78
 800539a:	4691      	mov	r9, r2
 800539c:	4680      	mov	r8, r0
 800539e:	460c      	mov	r4, r1
 80053a0:	469a      	mov	sl, r3
 80053a2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80053a6:	d807      	bhi.n	80053b8 <_printf_i+0x28>
 80053a8:	2f62      	cmp	r7, #98	@ 0x62
 80053aa:	d80a      	bhi.n	80053c2 <_printf_i+0x32>
 80053ac:	2f00      	cmp	r7, #0
 80053ae:	f000 80d2 	beq.w	8005556 <_printf_i+0x1c6>
 80053b2:	2f58      	cmp	r7, #88	@ 0x58
 80053b4:	f000 80b9 	beq.w	800552a <_printf_i+0x19a>
 80053b8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80053bc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80053c0:	e03a      	b.n	8005438 <_printf_i+0xa8>
 80053c2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80053c6:	2b15      	cmp	r3, #21
 80053c8:	d8f6      	bhi.n	80053b8 <_printf_i+0x28>
 80053ca:	a101      	add	r1, pc, #4	@ (adr r1, 80053d0 <_printf_i+0x40>)
 80053cc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80053d0:	08005429 	.word	0x08005429
 80053d4:	0800543d 	.word	0x0800543d
 80053d8:	080053b9 	.word	0x080053b9
 80053dc:	080053b9 	.word	0x080053b9
 80053e0:	080053b9 	.word	0x080053b9
 80053e4:	080053b9 	.word	0x080053b9
 80053e8:	0800543d 	.word	0x0800543d
 80053ec:	080053b9 	.word	0x080053b9
 80053f0:	080053b9 	.word	0x080053b9
 80053f4:	080053b9 	.word	0x080053b9
 80053f8:	080053b9 	.word	0x080053b9
 80053fc:	0800553d 	.word	0x0800553d
 8005400:	08005467 	.word	0x08005467
 8005404:	080054f7 	.word	0x080054f7
 8005408:	080053b9 	.word	0x080053b9
 800540c:	080053b9 	.word	0x080053b9
 8005410:	0800555f 	.word	0x0800555f
 8005414:	080053b9 	.word	0x080053b9
 8005418:	08005467 	.word	0x08005467
 800541c:	080053b9 	.word	0x080053b9
 8005420:	080053b9 	.word	0x080053b9
 8005424:	080054ff 	.word	0x080054ff
 8005428:	6833      	ldr	r3, [r6, #0]
 800542a:	1d1a      	adds	r2, r3, #4
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	6032      	str	r2, [r6, #0]
 8005430:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005434:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005438:	2301      	movs	r3, #1
 800543a:	e09d      	b.n	8005578 <_printf_i+0x1e8>
 800543c:	6833      	ldr	r3, [r6, #0]
 800543e:	6820      	ldr	r0, [r4, #0]
 8005440:	1d19      	adds	r1, r3, #4
 8005442:	6031      	str	r1, [r6, #0]
 8005444:	0606      	lsls	r6, r0, #24
 8005446:	d501      	bpl.n	800544c <_printf_i+0xbc>
 8005448:	681d      	ldr	r5, [r3, #0]
 800544a:	e003      	b.n	8005454 <_printf_i+0xc4>
 800544c:	0645      	lsls	r5, r0, #25
 800544e:	d5fb      	bpl.n	8005448 <_printf_i+0xb8>
 8005450:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005454:	2d00      	cmp	r5, #0
 8005456:	da03      	bge.n	8005460 <_printf_i+0xd0>
 8005458:	232d      	movs	r3, #45	@ 0x2d
 800545a:	426d      	negs	r5, r5
 800545c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005460:	4859      	ldr	r0, [pc, #356]	@ (80055c8 <_printf_i+0x238>)
 8005462:	230a      	movs	r3, #10
 8005464:	e011      	b.n	800548a <_printf_i+0xfa>
 8005466:	6821      	ldr	r1, [r4, #0]
 8005468:	6833      	ldr	r3, [r6, #0]
 800546a:	0608      	lsls	r0, r1, #24
 800546c:	f853 5b04 	ldr.w	r5, [r3], #4
 8005470:	d402      	bmi.n	8005478 <_printf_i+0xe8>
 8005472:	0649      	lsls	r1, r1, #25
 8005474:	bf48      	it	mi
 8005476:	b2ad      	uxthmi	r5, r5
 8005478:	2f6f      	cmp	r7, #111	@ 0x6f
 800547a:	4853      	ldr	r0, [pc, #332]	@ (80055c8 <_printf_i+0x238>)
 800547c:	6033      	str	r3, [r6, #0]
 800547e:	bf14      	ite	ne
 8005480:	230a      	movne	r3, #10
 8005482:	2308      	moveq	r3, #8
 8005484:	2100      	movs	r1, #0
 8005486:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800548a:	6866      	ldr	r6, [r4, #4]
 800548c:	60a6      	str	r6, [r4, #8]
 800548e:	2e00      	cmp	r6, #0
 8005490:	bfa2      	ittt	ge
 8005492:	6821      	ldrge	r1, [r4, #0]
 8005494:	f021 0104 	bicge.w	r1, r1, #4
 8005498:	6021      	strge	r1, [r4, #0]
 800549a:	b90d      	cbnz	r5, 80054a0 <_printf_i+0x110>
 800549c:	2e00      	cmp	r6, #0
 800549e:	d04b      	beq.n	8005538 <_printf_i+0x1a8>
 80054a0:	4616      	mov	r6, r2
 80054a2:	fbb5 f1f3 	udiv	r1, r5, r3
 80054a6:	fb03 5711 	mls	r7, r3, r1, r5
 80054aa:	5dc7      	ldrb	r7, [r0, r7]
 80054ac:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80054b0:	462f      	mov	r7, r5
 80054b2:	42bb      	cmp	r3, r7
 80054b4:	460d      	mov	r5, r1
 80054b6:	d9f4      	bls.n	80054a2 <_printf_i+0x112>
 80054b8:	2b08      	cmp	r3, #8
 80054ba:	d10b      	bne.n	80054d4 <_printf_i+0x144>
 80054bc:	6823      	ldr	r3, [r4, #0]
 80054be:	07df      	lsls	r7, r3, #31
 80054c0:	d508      	bpl.n	80054d4 <_printf_i+0x144>
 80054c2:	6923      	ldr	r3, [r4, #16]
 80054c4:	6861      	ldr	r1, [r4, #4]
 80054c6:	4299      	cmp	r1, r3
 80054c8:	bfde      	ittt	le
 80054ca:	2330      	movle	r3, #48	@ 0x30
 80054cc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80054d0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80054d4:	1b92      	subs	r2, r2, r6
 80054d6:	6122      	str	r2, [r4, #16]
 80054d8:	f8cd a000 	str.w	sl, [sp]
 80054dc:	464b      	mov	r3, r9
 80054de:	aa03      	add	r2, sp, #12
 80054e0:	4621      	mov	r1, r4
 80054e2:	4640      	mov	r0, r8
 80054e4:	f7ff fee6 	bl	80052b4 <_printf_common>
 80054e8:	3001      	adds	r0, #1
 80054ea:	d14a      	bne.n	8005582 <_printf_i+0x1f2>
 80054ec:	f04f 30ff 	mov.w	r0, #4294967295
 80054f0:	b004      	add	sp, #16
 80054f2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80054f6:	6823      	ldr	r3, [r4, #0]
 80054f8:	f043 0320 	orr.w	r3, r3, #32
 80054fc:	6023      	str	r3, [r4, #0]
 80054fe:	4833      	ldr	r0, [pc, #204]	@ (80055cc <_printf_i+0x23c>)
 8005500:	2778      	movs	r7, #120	@ 0x78
 8005502:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005506:	6823      	ldr	r3, [r4, #0]
 8005508:	6831      	ldr	r1, [r6, #0]
 800550a:	061f      	lsls	r7, r3, #24
 800550c:	f851 5b04 	ldr.w	r5, [r1], #4
 8005510:	d402      	bmi.n	8005518 <_printf_i+0x188>
 8005512:	065f      	lsls	r7, r3, #25
 8005514:	bf48      	it	mi
 8005516:	b2ad      	uxthmi	r5, r5
 8005518:	6031      	str	r1, [r6, #0]
 800551a:	07d9      	lsls	r1, r3, #31
 800551c:	bf44      	itt	mi
 800551e:	f043 0320 	orrmi.w	r3, r3, #32
 8005522:	6023      	strmi	r3, [r4, #0]
 8005524:	b11d      	cbz	r5, 800552e <_printf_i+0x19e>
 8005526:	2310      	movs	r3, #16
 8005528:	e7ac      	b.n	8005484 <_printf_i+0xf4>
 800552a:	4827      	ldr	r0, [pc, #156]	@ (80055c8 <_printf_i+0x238>)
 800552c:	e7e9      	b.n	8005502 <_printf_i+0x172>
 800552e:	6823      	ldr	r3, [r4, #0]
 8005530:	f023 0320 	bic.w	r3, r3, #32
 8005534:	6023      	str	r3, [r4, #0]
 8005536:	e7f6      	b.n	8005526 <_printf_i+0x196>
 8005538:	4616      	mov	r6, r2
 800553a:	e7bd      	b.n	80054b8 <_printf_i+0x128>
 800553c:	6833      	ldr	r3, [r6, #0]
 800553e:	6825      	ldr	r5, [r4, #0]
 8005540:	6961      	ldr	r1, [r4, #20]
 8005542:	1d18      	adds	r0, r3, #4
 8005544:	6030      	str	r0, [r6, #0]
 8005546:	062e      	lsls	r6, r5, #24
 8005548:	681b      	ldr	r3, [r3, #0]
 800554a:	d501      	bpl.n	8005550 <_printf_i+0x1c0>
 800554c:	6019      	str	r1, [r3, #0]
 800554e:	e002      	b.n	8005556 <_printf_i+0x1c6>
 8005550:	0668      	lsls	r0, r5, #25
 8005552:	d5fb      	bpl.n	800554c <_printf_i+0x1bc>
 8005554:	8019      	strh	r1, [r3, #0]
 8005556:	2300      	movs	r3, #0
 8005558:	6123      	str	r3, [r4, #16]
 800555a:	4616      	mov	r6, r2
 800555c:	e7bc      	b.n	80054d8 <_printf_i+0x148>
 800555e:	6833      	ldr	r3, [r6, #0]
 8005560:	1d1a      	adds	r2, r3, #4
 8005562:	6032      	str	r2, [r6, #0]
 8005564:	681e      	ldr	r6, [r3, #0]
 8005566:	6862      	ldr	r2, [r4, #4]
 8005568:	2100      	movs	r1, #0
 800556a:	4630      	mov	r0, r6
 800556c:	f7fa fe68 	bl	8000240 <memchr>
 8005570:	b108      	cbz	r0, 8005576 <_printf_i+0x1e6>
 8005572:	1b80      	subs	r0, r0, r6
 8005574:	6060      	str	r0, [r4, #4]
 8005576:	6863      	ldr	r3, [r4, #4]
 8005578:	6123      	str	r3, [r4, #16]
 800557a:	2300      	movs	r3, #0
 800557c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8005580:	e7aa      	b.n	80054d8 <_printf_i+0x148>
 8005582:	6923      	ldr	r3, [r4, #16]
 8005584:	4632      	mov	r2, r6
 8005586:	4649      	mov	r1, r9
 8005588:	4640      	mov	r0, r8
 800558a:	47d0      	blx	sl
 800558c:	3001      	adds	r0, #1
 800558e:	d0ad      	beq.n	80054ec <_printf_i+0x15c>
 8005590:	6823      	ldr	r3, [r4, #0]
 8005592:	079b      	lsls	r3, r3, #30
 8005594:	d413      	bmi.n	80055be <_printf_i+0x22e>
 8005596:	68e0      	ldr	r0, [r4, #12]
 8005598:	9b03      	ldr	r3, [sp, #12]
 800559a:	4298      	cmp	r0, r3
 800559c:	bfb8      	it	lt
 800559e:	4618      	movlt	r0, r3
 80055a0:	e7a6      	b.n	80054f0 <_printf_i+0x160>
 80055a2:	2301      	movs	r3, #1
 80055a4:	4632      	mov	r2, r6
 80055a6:	4649      	mov	r1, r9
 80055a8:	4640      	mov	r0, r8
 80055aa:	47d0      	blx	sl
 80055ac:	3001      	adds	r0, #1
 80055ae:	d09d      	beq.n	80054ec <_printf_i+0x15c>
 80055b0:	3501      	adds	r5, #1
 80055b2:	68e3      	ldr	r3, [r4, #12]
 80055b4:	9903      	ldr	r1, [sp, #12]
 80055b6:	1a5b      	subs	r3, r3, r1
 80055b8:	42ab      	cmp	r3, r5
 80055ba:	dcf2      	bgt.n	80055a2 <_printf_i+0x212>
 80055bc:	e7eb      	b.n	8005596 <_printf_i+0x206>
 80055be:	2500      	movs	r5, #0
 80055c0:	f104 0619 	add.w	r6, r4, #25
 80055c4:	e7f5      	b.n	80055b2 <_printf_i+0x222>
 80055c6:	bf00      	nop
 80055c8:	0800793a 	.word	0x0800793a
 80055cc:	0800794b 	.word	0x0800794b

080055d0 <std>:
 80055d0:	2300      	movs	r3, #0
 80055d2:	b510      	push	{r4, lr}
 80055d4:	4604      	mov	r4, r0
 80055d6:	e9c0 3300 	strd	r3, r3, [r0]
 80055da:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80055de:	6083      	str	r3, [r0, #8]
 80055e0:	8181      	strh	r1, [r0, #12]
 80055e2:	6643      	str	r3, [r0, #100]	@ 0x64
 80055e4:	81c2      	strh	r2, [r0, #14]
 80055e6:	6183      	str	r3, [r0, #24]
 80055e8:	4619      	mov	r1, r3
 80055ea:	2208      	movs	r2, #8
 80055ec:	305c      	adds	r0, #92	@ 0x5c
 80055ee:	f000 f914 	bl	800581a <memset>
 80055f2:	4b0d      	ldr	r3, [pc, #52]	@ (8005628 <std+0x58>)
 80055f4:	6263      	str	r3, [r4, #36]	@ 0x24
 80055f6:	4b0d      	ldr	r3, [pc, #52]	@ (800562c <std+0x5c>)
 80055f8:	62a3      	str	r3, [r4, #40]	@ 0x28
 80055fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005630 <std+0x60>)
 80055fc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80055fe:	4b0d      	ldr	r3, [pc, #52]	@ (8005634 <std+0x64>)
 8005600:	6323      	str	r3, [r4, #48]	@ 0x30
 8005602:	4b0d      	ldr	r3, [pc, #52]	@ (8005638 <std+0x68>)
 8005604:	6224      	str	r4, [r4, #32]
 8005606:	429c      	cmp	r4, r3
 8005608:	d006      	beq.n	8005618 <std+0x48>
 800560a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800560e:	4294      	cmp	r4, r2
 8005610:	d002      	beq.n	8005618 <std+0x48>
 8005612:	33d0      	adds	r3, #208	@ 0xd0
 8005614:	429c      	cmp	r4, r3
 8005616:	d105      	bne.n	8005624 <std+0x54>
 8005618:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800561c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005620:	f000 b978 	b.w	8005914 <__retarget_lock_init_recursive>
 8005624:	bd10      	pop	{r4, pc}
 8005626:	bf00      	nop
 8005628:	08005795 	.word	0x08005795
 800562c:	080057b7 	.word	0x080057b7
 8005630:	080057ef 	.word	0x080057ef
 8005634:	08005813 	.word	0x08005813
 8005638:	20000314 	.word	0x20000314

0800563c <stdio_exit_handler>:
 800563c:	4a02      	ldr	r2, [pc, #8]	@ (8005648 <stdio_exit_handler+0xc>)
 800563e:	4903      	ldr	r1, [pc, #12]	@ (800564c <stdio_exit_handler+0x10>)
 8005640:	4803      	ldr	r0, [pc, #12]	@ (8005650 <stdio_exit_handler+0x14>)
 8005642:	f000 b869 	b.w	8005718 <_fwalk_sglue>
 8005646:	bf00      	nop
 8005648:	2000000c 	.word	0x2000000c
 800564c:	08007199 	.word	0x08007199
 8005650:	2000001c 	.word	0x2000001c

08005654 <cleanup_stdio>:
 8005654:	6841      	ldr	r1, [r0, #4]
 8005656:	4b0c      	ldr	r3, [pc, #48]	@ (8005688 <cleanup_stdio+0x34>)
 8005658:	4299      	cmp	r1, r3
 800565a:	b510      	push	{r4, lr}
 800565c:	4604      	mov	r4, r0
 800565e:	d001      	beq.n	8005664 <cleanup_stdio+0x10>
 8005660:	f001 fd9a 	bl	8007198 <_fflush_r>
 8005664:	68a1      	ldr	r1, [r4, #8]
 8005666:	4b09      	ldr	r3, [pc, #36]	@ (800568c <cleanup_stdio+0x38>)
 8005668:	4299      	cmp	r1, r3
 800566a:	d002      	beq.n	8005672 <cleanup_stdio+0x1e>
 800566c:	4620      	mov	r0, r4
 800566e:	f001 fd93 	bl	8007198 <_fflush_r>
 8005672:	68e1      	ldr	r1, [r4, #12]
 8005674:	4b06      	ldr	r3, [pc, #24]	@ (8005690 <cleanup_stdio+0x3c>)
 8005676:	4299      	cmp	r1, r3
 8005678:	d004      	beq.n	8005684 <cleanup_stdio+0x30>
 800567a:	4620      	mov	r0, r4
 800567c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005680:	f001 bd8a 	b.w	8007198 <_fflush_r>
 8005684:	bd10      	pop	{r4, pc}
 8005686:	bf00      	nop
 8005688:	20000314 	.word	0x20000314
 800568c:	2000037c 	.word	0x2000037c
 8005690:	200003e4 	.word	0x200003e4

08005694 <global_stdio_init.part.0>:
 8005694:	b510      	push	{r4, lr}
 8005696:	4b0b      	ldr	r3, [pc, #44]	@ (80056c4 <global_stdio_init.part.0+0x30>)
 8005698:	4c0b      	ldr	r4, [pc, #44]	@ (80056c8 <global_stdio_init.part.0+0x34>)
 800569a:	4a0c      	ldr	r2, [pc, #48]	@ (80056cc <global_stdio_init.part.0+0x38>)
 800569c:	601a      	str	r2, [r3, #0]
 800569e:	4620      	mov	r0, r4
 80056a0:	2200      	movs	r2, #0
 80056a2:	2104      	movs	r1, #4
 80056a4:	f7ff ff94 	bl	80055d0 <std>
 80056a8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 80056ac:	2201      	movs	r2, #1
 80056ae:	2109      	movs	r1, #9
 80056b0:	f7ff ff8e 	bl	80055d0 <std>
 80056b4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 80056b8:	2202      	movs	r2, #2
 80056ba:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056be:	2112      	movs	r1, #18
 80056c0:	f7ff bf86 	b.w	80055d0 <std>
 80056c4:	2000044c 	.word	0x2000044c
 80056c8:	20000314 	.word	0x20000314
 80056cc:	0800563d 	.word	0x0800563d

080056d0 <__sfp_lock_acquire>:
 80056d0:	4801      	ldr	r0, [pc, #4]	@ (80056d8 <__sfp_lock_acquire+0x8>)
 80056d2:	f000 b920 	b.w	8005916 <__retarget_lock_acquire_recursive>
 80056d6:	bf00      	nop
 80056d8:	20000455 	.word	0x20000455

080056dc <__sfp_lock_release>:
 80056dc:	4801      	ldr	r0, [pc, #4]	@ (80056e4 <__sfp_lock_release+0x8>)
 80056de:	f000 b91b 	b.w	8005918 <__retarget_lock_release_recursive>
 80056e2:	bf00      	nop
 80056e4:	20000455 	.word	0x20000455

080056e8 <__sinit>:
 80056e8:	b510      	push	{r4, lr}
 80056ea:	4604      	mov	r4, r0
 80056ec:	f7ff fff0 	bl	80056d0 <__sfp_lock_acquire>
 80056f0:	6a23      	ldr	r3, [r4, #32]
 80056f2:	b11b      	cbz	r3, 80056fc <__sinit+0x14>
 80056f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80056f8:	f7ff bff0 	b.w	80056dc <__sfp_lock_release>
 80056fc:	4b04      	ldr	r3, [pc, #16]	@ (8005710 <__sinit+0x28>)
 80056fe:	6223      	str	r3, [r4, #32]
 8005700:	4b04      	ldr	r3, [pc, #16]	@ (8005714 <__sinit+0x2c>)
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	2b00      	cmp	r3, #0
 8005706:	d1f5      	bne.n	80056f4 <__sinit+0xc>
 8005708:	f7ff ffc4 	bl	8005694 <global_stdio_init.part.0>
 800570c:	e7f2      	b.n	80056f4 <__sinit+0xc>
 800570e:	bf00      	nop
 8005710:	08005655 	.word	0x08005655
 8005714:	2000044c 	.word	0x2000044c

08005718 <_fwalk_sglue>:
 8005718:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800571c:	4607      	mov	r7, r0
 800571e:	4688      	mov	r8, r1
 8005720:	4614      	mov	r4, r2
 8005722:	2600      	movs	r6, #0
 8005724:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005728:	f1b9 0901 	subs.w	r9, r9, #1
 800572c:	d505      	bpl.n	800573a <_fwalk_sglue+0x22>
 800572e:	6824      	ldr	r4, [r4, #0]
 8005730:	2c00      	cmp	r4, #0
 8005732:	d1f7      	bne.n	8005724 <_fwalk_sglue+0xc>
 8005734:	4630      	mov	r0, r6
 8005736:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800573a:	89ab      	ldrh	r3, [r5, #12]
 800573c:	2b01      	cmp	r3, #1
 800573e:	d907      	bls.n	8005750 <_fwalk_sglue+0x38>
 8005740:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005744:	3301      	adds	r3, #1
 8005746:	d003      	beq.n	8005750 <_fwalk_sglue+0x38>
 8005748:	4629      	mov	r1, r5
 800574a:	4638      	mov	r0, r7
 800574c:	47c0      	blx	r8
 800574e:	4306      	orrs	r6, r0
 8005750:	3568      	adds	r5, #104	@ 0x68
 8005752:	e7e9      	b.n	8005728 <_fwalk_sglue+0x10>

08005754 <siprintf>:
 8005754:	b40e      	push	{r1, r2, r3}
 8005756:	b500      	push	{lr}
 8005758:	b09c      	sub	sp, #112	@ 0x70
 800575a:	ab1d      	add	r3, sp, #116	@ 0x74
 800575c:	9002      	str	r0, [sp, #8]
 800575e:	9006      	str	r0, [sp, #24]
 8005760:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8005764:	4809      	ldr	r0, [pc, #36]	@ (800578c <siprintf+0x38>)
 8005766:	9107      	str	r1, [sp, #28]
 8005768:	9104      	str	r1, [sp, #16]
 800576a:	4909      	ldr	r1, [pc, #36]	@ (8005790 <siprintf+0x3c>)
 800576c:	f853 2b04 	ldr.w	r2, [r3], #4
 8005770:	9105      	str	r1, [sp, #20]
 8005772:	6800      	ldr	r0, [r0, #0]
 8005774:	9301      	str	r3, [sp, #4]
 8005776:	a902      	add	r1, sp, #8
 8005778:	f001 fb8e 	bl	8006e98 <_svfiprintf_r>
 800577c:	9b02      	ldr	r3, [sp, #8]
 800577e:	2200      	movs	r2, #0
 8005780:	701a      	strb	r2, [r3, #0]
 8005782:	b01c      	add	sp, #112	@ 0x70
 8005784:	f85d eb04 	ldr.w	lr, [sp], #4
 8005788:	b003      	add	sp, #12
 800578a:	4770      	bx	lr
 800578c:	20000018 	.word	0x20000018
 8005790:	ffff0208 	.word	0xffff0208

08005794 <__sread>:
 8005794:	b510      	push	{r4, lr}
 8005796:	460c      	mov	r4, r1
 8005798:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800579c:	f000 f86c 	bl	8005878 <_read_r>
 80057a0:	2800      	cmp	r0, #0
 80057a2:	bfab      	itete	ge
 80057a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80057a6:	89a3      	ldrhlt	r3, [r4, #12]
 80057a8:	181b      	addge	r3, r3, r0
 80057aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80057ae:	bfac      	ite	ge
 80057b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80057b2:	81a3      	strhlt	r3, [r4, #12]
 80057b4:	bd10      	pop	{r4, pc}

080057b6 <__swrite>:
 80057b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80057ba:	461f      	mov	r7, r3
 80057bc:	898b      	ldrh	r3, [r1, #12]
 80057be:	05db      	lsls	r3, r3, #23
 80057c0:	4605      	mov	r5, r0
 80057c2:	460c      	mov	r4, r1
 80057c4:	4616      	mov	r6, r2
 80057c6:	d505      	bpl.n	80057d4 <__swrite+0x1e>
 80057c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057cc:	2302      	movs	r3, #2
 80057ce:	2200      	movs	r2, #0
 80057d0:	f000 f840 	bl	8005854 <_lseek_r>
 80057d4:	89a3      	ldrh	r3, [r4, #12]
 80057d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80057da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80057de:	81a3      	strh	r3, [r4, #12]
 80057e0:	4632      	mov	r2, r6
 80057e2:	463b      	mov	r3, r7
 80057e4:	4628      	mov	r0, r5
 80057e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80057ea:	f000 b857 	b.w	800589c <_write_r>

080057ee <__sseek>:
 80057ee:	b510      	push	{r4, lr}
 80057f0:	460c      	mov	r4, r1
 80057f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80057f6:	f000 f82d 	bl	8005854 <_lseek_r>
 80057fa:	1c43      	adds	r3, r0, #1
 80057fc:	89a3      	ldrh	r3, [r4, #12]
 80057fe:	bf15      	itete	ne
 8005800:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005802:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005806:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800580a:	81a3      	strheq	r3, [r4, #12]
 800580c:	bf18      	it	ne
 800580e:	81a3      	strhne	r3, [r4, #12]
 8005810:	bd10      	pop	{r4, pc}

08005812 <__sclose>:
 8005812:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005816:	f000 b80d 	b.w	8005834 <_close_r>

0800581a <memset>:
 800581a:	4402      	add	r2, r0
 800581c:	4603      	mov	r3, r0
 800581e:	4293      	cmp	r3, r2
 8005820:	d100      	bne.n	8005824 <memset+0xa>
 8005822:	4770      	bx	lr
 8005824:	f803 1b01 	strb.w	r1, [r3], #1
 8005828:	e7f9      	b.n	800581e <memset+0x4>
	...

0800582c <_localeconv_r>:
 800582c:	4800      	ldr	r0, [pc, #0]	@ (8005830 <_localeconv_r+0x4>)
 800582e:	4770      	bx	lr
 8005830:	20000158 	.word	0x20000158

08005834 <_close_r>:
 8005834:	b538      	push	{r3, r4, r5, lr}
 8005836:	4d06      	ldr	r5, [pc, #24]	@ (8005850 <_close_r+0x1c>)
 8005838:	2300      	movs	r3, #0
 800583a:	4604      	mov	r4, r0
 800583c:	4608      	mov	r0, r1
 800583e:	602b      	str	r3, [r5, #0]
 8005840:	f7fb fc0d 	bl	800105e <_close>
 8005844:	1c43      	adds	r3, r0, #1
 8005846:	d102      	bne.n	800584e <_close_r+0x1a>
 8005848:	682b      	ldr	r3, [r5, #0]
 800584a:	b103      	cbz	r3, 800584e <_close_r+0x1a>
 800584c:	6023      	str	r3, [r4, #0]
 800584e:	bd38      	pop	{r3, r4, r5, pc}
 8005850:	20000450 	.word	0x20000450

08005854 <_lseek_r>:
 8005854:	b538      	push	{r3, r4, r5, lr}
 8005856:	4d07      	ldr	r5, [pc, #28]	@ (8005874 <_lseek_r+0x20>)
 8005858:	4604      	mov	r4, r0
 800585a:	4608      	mov	r0, r1
 800585c:	4611      	mov	r1, r2
 800585e:	2200      	movs	r2, #0
 8005860:	602a      	str	r2, [r5, #0]
 8005862:	461a      	mov	r2, r3
 8005864:	f7fb fc22 	bl	80010ac <_lseek>
 8005868:	1c43      	adds	r3, r0, #1
 800586a:	d102      	bne.n	8005872 <_lseek_r+0x1e>
 800586c:	682b      	ldr	r3, [r5, #0]
 800586e:	b103      	cbz	r3, 8005872 <_lseek_r+0x1e>
 8005870:	6023      	str	r3, [r4, #0]
 8005872:	bd38      	pop	{r3, r4, r5, pc}
 8005874:	20000450 	.word	0x20000450

08005878 <_read_r>:
 8005878:	b538      	push	{r3, r4, r5, lr}
 800587a:	4d07      	ldr	r5, [pc, #28]	@ (8005898 <_read_r+0x20>)
 800587c:	4604      	mov	r4, r0
 800587e:	4608      	mov	r0, r1
 8005880:	4611      	mov	r1, r2
 8005882:	2200      	movs	r2, #0
 8005884:	602a      	str	r2, [r5, #0]
 8005886:	461a      	mov	r2, r3
 8005888:	f7fb fbb0 	bl	8000fec <_read>
 800588c:	1c43      	adds	r3, r0, #1
 800588e:	d102      	bne.n	8005896 <_read_r+0x1e>
 8005890:	682b      	ldr	r3, [r5, #0]
 8005892:	b103      	cbz	r3, 8005896 <_read_r+0x1e>
 8005894:	6023      	str	r3, [r4, #0]
 8005896:	bd38      	pop	{r3, r4, r5, pc}
 8005898:	20000450 	.word	0x20000450

0800589c <_write_r>:
 800589c:	b538      	push	{r3, r4, r5, lr}
 800589e:	4d07      	ldr	r5, [pc, #28]	@ (80058bc <_write_r+0x20>)
 80058a0:	4604      	mov	r4, r0
 80058a2:	4608      	mov	r0, r1
 80058a4:	4611      	mov	r1, r2
 80058a6:	2200      	movs	r2, #0
 80058a8:	602a      	str	r2, [r5, #0]
 80058aa:	461a      	mov	r2, r3
 80058ac:	f7fb fbbb 	bl	8001026 <_write>
 80058b0:	1c43      	adds	r3, r0, #1
 80058b2:	d102      	bne.n	80058ba <_write_r+0x1e>
 80058b4:	682b      	ldr	r3, [r5, #0]
 80058b6:	b103      	cbz	r3, 80058ba <_write_r+0x1e>
 80058b8:	6023      	str	r3, [r4, #0]
 80058ba:	bd38      	pop	{r3, r4, r5, pc}
 80058bc:	20000450 	.word	0x20000450

080058c0 <__errno>:
 80058c0:	4b01      	ldr	r3, [pc, #4]	@ (80058c8 <__errno+0x8>)
 80058c2:	6818      	ldr	r0, [r3, #0]
 80058c4:	4770      	bx	lr
 80058c6:	bf00      	nop
 80058c8:	20000018 	.word	0x20000018

080058cc <__libc_init_array>:
 80058cc:	b570      	push	{r4, r5, r6, lr}
 80058ce:	4d0d      	ldr	r5, [pc, #52]	@ (8005904 <__libc_init_array+0x38>)
 80058d0:	4c0d      	ldr	r4, [pc, #52]	@ (8005908 <__libc_init_array+0x3c>)
 80058d2:	1b64      	subs	r4, r4, r5
 80058d4:	10a4      	asrs	r4, r4, #2
 80058d6:	2600      	movs	r6, #0
 80058d8:	42a6      	cmp	r6, r4
 80058da:	d109      	bne.n	80058f0 <__libc_init_array+0x24>
 80058dc:	4d0b      	ldr	r5, [pc, #44]	@ (800590c <__libc_init_array+0x40>)
 80058de:	4c0c      	ldr	r4, [pc, #48]	@ (8005910 <__libc_init_array+0x44>)
 80058e0:	f001 fff8 	bl	80078d4 <_init>
 80058e4:	1b64      	subs	r4, r4, r5
 80058e6:	10a4      	asrs	r4, r4, #2
 80058e8:	2600      	movs	r6, #0
 80058ea:	42a6      	cmp	r6, r4
 80058ec:	d105      	bne.n	80058fa <__libc_init_array+0x2e>
 80058ee:	bd70      	pop	{r4, r5, r6, pc}
 80058f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80058f4:	4798      	blx	r3
 80058f6:	3601      	adds	r6, #1
 80058f8:	e7ee      	b.n	80058d8 <__libc_init_array+0xc>
 80058fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80058fe:	4798      	blx	r3
 8005900:	3601      	adds	r6, #1
 8005902:	e7f2      	b.n	80058ea <__libc_init_array+0x1e>
 8005904:	08007ca0 	.word	0x08007ca0
 8005908:	08007ca0 	.word	0x08007ca0
 800590c:	08007ca0 	.word	0x08007ca0
 8005910:	08007ca4 	.word	0x08007ca4

08005914 <__retarget_lock_init_recursive>:
 8005914:	4770      	bx	lr

08005916 <__retarget_lock_acquire_recursive>:
 8005916:	4770      	bx	lr

08005918 <__retarget_lock_release_recursive>:
 8005918:	4770      	bx	lr

0800591a <quorem>:
 800591a:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800591e:	6903      	ldr	r3, [r0, #16]
 8005920:	690c      	ldr	r4, [r1, #16]
 8005922:	42a3      	cmp	r3, r4
 8005924:	4607      	mov	r7, r0
 8005926:	db7e      	blt.n	8005a26 <quorem+0x10c>
 8005928:	3c01      	subs	r4, #1
 800592a:	f101 0814 	add.w	r8, r1, #20
 800592e:	00a3      	lsls	r3, r4, #2
 8005930:	f100 0514 	add.w	r5, r0, #20
 8005934:	9300      	str	r3, [sp, #0]
 8005936:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800593a:	9301      	str	r3, [sp, #4]
 800593c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005940:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005944:	3301      	adds	r3, #1
 8005946:	429a      	cmp	r2, r3
 8005948:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800594c:	fbb2 f6f3 	udiv	r6, r2, r3
 8005950:	d32e      	bcc.n	80059b0 <quorem+0x96>
 8005952:	f04f 0a00 	mov.w	sl, #0
 8005956:	46c4      	mov	ip, r8
 8005958:	46ae      	mov	lr, r5
 800595a:	46d3      	mov	fp, sl
 800595c:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005960:	b298      	uxth	r0, r3
 8005962:	fb06 a000 	mla	r0, r6, r0, sl
 8005966:	0c02      	lsrs	r2, r0, #16
 8005968:	0c1b      	lsrs	r3, r3, #16
 800596a:	fb06 2303 	mla	r3, r6, r3, r2
 800596e:	f8de 2000 	ldr.w	r2, [lr]
 8005972:	b280      	uxth	r0, r0
 8005974:	b292      	uxth	r2, r2
 8005976:	1a12      	subs	r2, r2, r0
 8005978:	445a      	add	r2, fp
 800597a:	f8de 0000 	ldr.w	r0, [lr]
 800597e:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005982:	b29b      	uxth	r3, r3
 8005984:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005988:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800598c:	b292      	uxth	r2, r2
 800598e:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005992:	45e1      	cmp	r9, ip
 8005994:	f84e 2b04 	str.w	r2, [lr], #4
 8005998:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800599c:	d2de      	bcs.n	800595c <quorem+0x42>
 800599e:	9b00      	ldr	r3, [sp, #0]
 80059a0:	58eb      	ldr	r3, [r5, r3]
 80059a2:	b92b      	cbnz	r3, 80059b0 <quorem+0x96>
 80059a4:	9b01      	ldr	r3, [sp, #4]
 80059a6:	3b04      	subs	r3, #4
 80059a8:	429d      	cmp	r5, r3
 80059aa:	461a      	mov	r2, r3
 80059ac:	d32f      	bcc.n	8005a0e <quorem+0xf4>
 80059ae:	613c      	str	r4, [r7, #16]
 80059b0:	4638      	mov	r0, r7
 80059b2:	f001 f90d 	bl	8006bd0 <__mcmp>
 80059b6:	2800      	cmp	r0, #0
 80059b8:	db25      	blt.n	8005a06 <quorem+0xec>
 80059ba:	4629      	mov	r1, r5
 80059bc:	2000      	movs	r0, #0
 80059be:	f858 2b04 	ldr.w	r2, [r8], #4
 80059c2:	f8d1 c000 	ldr.w	ip, [r1]
 80059c6:	fa1f fe82 	uxth.w	lr, r2
 80059ca:	fa1f f38c 	uxth.w	r3, ip
 80059ce:	eba3 030e 	sub.w	r3, r3, lr
 80059d2:	4403      	add	r3, r0
 80059d4:	0c12      	lsrs	r2, r2, #16
 80059d6:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80059da:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80059de:	b29b      	uxth	r3, r3
 80059e0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80059e4:	45c1      	cmp	r9, r8
 80059e6:	f841 3b04 	str.w	r3, [r1], #4
 80059ea:	ea4f 4022 	mov.w	r0, r2, asr #16
 80059ee:	d2e6      	bcs.n	80059be <quorem+0xa4>
 80059f0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80059f4:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80059f8:	b922      	cbnz	r2, 8005a04 <quorem+0xea>
 80059fa:	3b04      	subs	r3, #4
 80059fc:	429d      	cmp	r5, r3
 80059fe:	461a      	mov	r2, r3
 8005a00:	d30b      	bcc.n	8005a1a <quorem+0x100>
 8005a02:	613c      	str	r4, [r7, #16]
 8005a04:	3601      	adds	r6, #1
 8005a06:	4630      	mov	r0, r6
 8005a08:	b003      	add	sp, #12
 8005a0a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005a0e:	6812      	ldr	r2, [r2, #0]
 8005a10:	3b04      	subs	r3, #4
 8005a12:	2a00      	cmp	r2, #0
 8005a14:	d1cb      	bne.n	80059ae <quorem+0x94>
 8005a16:	3c01      	subs	r4, #1
 8005a18:	e7c6      	b.n	80059a8 <quorem+0x8e>
 8005a1a:	6812      	ldr	r2, [r2, #0]
 8005a1c:	3b04      	subs	r3, #4
 8005a1e:	2a00      	cmp	r2, #0
 8005a20:	d1ef      	bne.n	8005a02 <quorem+0xe8>
 8005a22:	3c01      	subs	r4, #1
 8005a24:	e7ea      	b.n	80059fc <quorem+0xe2>
 8005a26:	2000      	movs	r0, #0
 8005a28:	e7ee      	b.n	8005a08 <quorem+0xee>
 8005a2a:	0000      	movs	r0, r0
 8005a2c:	0000      	movs	r0, r0
	...

08005a30 <_dtoa_r>:
 8005a30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005a34:	ed2d 8b02 	vpush	{d8}
 8005a38:	69c7      	ldr	r7, [r0, #28]
 8005a3a:	b091      	sub	sp, #68	@ 0x44
 8005a3c:	ed8d 0b02 	vstr	d0, [sp, #8]
 8005a40:	ec55 4b10 	vmov	r4, r5, d0
 8005a44:	9e1c      	ldr	r6, [sp, #112]	@ 0x70
 8005a46:	9107      	str	r1, [sp, #28]
 8005a48:	4681      	mov	r9, r0
 8005a4a:	9209      	str	r2, [sp, #36]	@ 0x24
 8005a4c:	930d      	str	r3, [sp, #52]	@ 0x34
 8005a4e:	b97f      	cbnz	r7, 8005a70 <_dtoa_r+0x40>
 8005a50:	2010      	movs	r0, #16
 8005a52:	f000 fd8d 	bl	8006570 <malloc>
 8005a56:	4602      	mov	r2, r0
 8005a58:	f8c9 001c 	str.w	r0, [r9, #28]
 8005a5c:	b920      	cbnz	r0, 8005a68 <_dtoa_r+0x38>
 8005a5e:	4ba0      	ldr	r3, [pc, #640]	@ (8005ce0 <_dtoa_r+0x2b0>)
 8005a60:	21ef      	movs	r1, #239	@ 0xef
 8005a62:	48a0      	ldr	r0, [pc, #640]	@ (8005ce4 <_dtoa_r+0x2b4>)
 8005a64:	f001 fbf8 	bl	8007258 <__assert_func>
 8005a68:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005a6c:	6007      	str	r7, [r0, #0]
 8005a6e:	60c7      	str	r7, [r0, #12]
 8005a70:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005a74:	6819      	ldr	r1, [r3, #0]
 8005a76:	b159      	cbz	r1, 8005a90 <_dtoa_r+0x60>
 8005a78:	685a      	ldr	r2, [r3, #4]
 8005a7a:	604a      	str	r2, [r1, #4]
 8005a7c:	2301      	movs	r3, #1
 8005a7e:	4093      	lsls	r3, r2
 8005a80:	608b      	str	r3, [r1, #8]
 8005a82:	4648      	mov	r0, r9
 8005a84:	f000 fe6a 	bl	800675c <_Bfree>
 8005a88:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005a8c:	2200      	movs	r2, #0
 8005a8e:	601a      	str	r2, [r3, #0]
 8005a90:	1e2b      	subs	r3, r5, #0
 8005a92:	bfbb      	ittet	lt
 8005a94:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005a98:	9303      	strlt	r3, [sp, #12]
 8005a9a:	2300      	movge	r3, #0
 8005a9c:	2201      	movlt	r2, #1
 8005a9e:	bfac      	ite	ge
 8005aa0:	6033      	strge	r3, [r6, #0]
 8005aa2:	6032      	strlt	r2, [r6, #0]
 8005aa4:	4b90      	ldr	r3, [pc, #576]	@ (8005ce8 <_dtoa_r+0x2b8>)
 8005aa6:	9e03      	ldr	r6, [sp, #12]
 8005aa8:	43b3      	bics	r3, r6
 8005aaa:	d110      	bne.n	8005ace <_dtoa_r+0x9e>
 8005aac:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005aae:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005ab2:	6013      	str	r3, [r2, #0]
 8005ab4:	f3c6 0313 	ubfx	r3, r6, #0, #20
 8005ab8:	4323      	orrs	r3, r4
 8005aba:	f000 84de 	beq.w	800647a <_dtoa_r+0xa4a>
 8005abe:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005ac0:	4f8a      	ldr	r7, [pc, #552]	@ (8005cec <_dtoa_r+0x2bc>)
 8005ac2:	2b00      	cmp	r3, #0
 8005ac4:	f000 84e0 	beq.w	8006488 <_dtoa_r+0xa58>
 8005ac8:	1cfb      	adds	r3, r7, #3
 8005aca:	f000 bcdb 	b.w	8006484 <_dtoa_r+0xa54>
 8005ace:	ed9d 8b02 	vldr	d8, [sp, #8]
 8005ad2:	eeb5 8b40 	vcmp.f64	d8, #0.0
 8005ad6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005ada:	d10a      	bne.n	8005af2 <_dtoa_r+0xc2>
 8005adc:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005ade:	2301      	movs	r3, #1
 8005ae0:	6013      	str	r3, [r2, #0]
 8005ae2:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005ae4:	b113      	cbz	r3, 8005aec <_dtoa_r+0xbc>
 8005ae6:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8005ae8:	4b81      	ldr	r3, [pc, #516]	@ (8005cf0 <_dtoa_r+0x2c0>)
 8005aea:	6013      	str	r3, [r2, #0]
 8005aec:	4f81      	ldr	r7, [pc, #516]	@ (8005cf4 <_dtoa_r+0x2c4>)
 8005aee:	f000 bccb 	b.w	8006488 <_dtoa_r+0xa58>
 8005af2:	aa0e      	add	r2, sp, #56	@ 0x38
 8005af4:	a90f      	add	r1, sp, #60	@ 0x3c
 8005af6:	4648      	mov	r0, r9
 8005af8:	eeb0 0b48 	vmov.f64	d0, d8
 8005afc:	f001 f918 	bl	8006d30 <__d2b>
 8005b00:	f3c6 530a 	ubfx	r3, r6, #20, #11
 8005b04:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8005b06:	9001      	str	r0, [sp, #4]
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d045      	beq.n	8005b98 <_dtoa_r+0x168>
 8005b0c:	eeb0 7b48 	vmov.f64	d7, d8
 8005b10:	ee18 1a90 	vmov	r1, s17
 8005b14:	f3c1 0113 	ubfx	r1, r1, #0, #20
 8005b18:	f041 517f 	orr.w	r1, r1, #1069547520	@ 0x3fc00000
 8005b1c:	f441 1140 	orr.w	r1, r1, #3145728	@ 0x300000
 8005b20:	f2a3 33ff 	subw	r3, r3, #1023	@ 0x3ff
 8005b24:	2500      	movs	r5, #0
 8005b26:	ee07 1a90 	vmov	s15, r1
 8005b2a:	eeb7 6b08 	vmov.f64	d6, #120	@ 0x3fc00000  1.5
 8005b2e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8005cc8 <_dtoa_r+0x298>
 8005b32:	ee37 7b46 	vsub.f64	d7, d7, d6
 8005b36:	ed9f 6b66 	vldr	d6, [pc, #408]	@ 8005cd0 <_dtoa_r+0x2a0>
 8005b3a:	eea7 6b05 	vfma.f64	d6, d7, d5
 8005b3e:	ed9f 5b66 	vldr	d5, [pc, #408]	@ 8005cd8 <_dtoa_r+0x2a8>
 8005b42:	ee07 3a90 	vmov	s15, r3
 8005b46:	eeb8 4be7 	vcvt.f64.s32	d4, s15
 8005b4a:	eeb0 7b46 	vmov.f64	d7, d6
 8005b4e:	eea4 7b05 	vfma.f64	d7, d4, d5
 8005b52:	eefd 6bc7 	vcvt.s32.f64	s13, d7
 8005b56:	eeb5 7bc0 	vcmpe.f64	d7, #0.0
 8005b5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b5e:	ee16 8a90 	vmov	r8, s13
 8005b62:	d508      	bpl.n	8005b76 <_dtoa_r+0x146>
 8005b64:	eeb8 6be6 	vcvt.f64.s32	d6, s13
 8005b68:	eeb4 6b47 	vcmp.f64	d6, d7
 8005b6c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b70:	bf18      	it	ne
 8005b72:	f108 38ff 	addne.w	r8, r8, #4294967295
 8005b76:	f1b8 0f16 	cmp.w	r8, #22
 8005b7a:	d82b      	bhi.n	8005bd4 <_dtoa_r+0x1a4>
 8005b7c:	495e      	ldr	r1, [pc, #376]	@ (8005cf8 <_dtoa_r+0x2c8>)
 8005b7e:	eb01 01c8 	add.w	r1, r1, r8, lsl #3
 8005b82:	ed91 7b00 	vldr	d7, [r1]
 8005b86:	eeb4 8bc7 	vcmpe.f64	d8, d7
 8005b8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b8e:	d501      	bpl.n	8005b94 <_dtoa_r+0x164>
 8005b90:	f108 38ff 	add.w	r8, r8, #4294967295
 8005b94:	2100      	movs	r1, #0
 8005b96:	e01e      	b.n	8005bd6 <_dtoa_r+0x1a6>
 8005b98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8005b9a:	4413      	add	r3, r2
 8005b9c:	f203 4132 	addw	r1, r3, #1074	@ 0x432
 8005ba0:	2920      	cmp	r1, #32
 8005ba2:	bfc1      	itttt	gt
 8005ba4:	f1c1 0140 	rsbgt	r1, r1, #64	@ 0x40
 8005ba8:	408e      	lslgt	r6, r1
 8005baa:	f203 4112 	addwgt	r1, r3, #1042	@ 0x412
 8005bae:	fa24 f101 	lsrgt.w	r1, r4, r1
 8005bb2:	bfd6      	itet	le
 8005bb4:	f1c1 0120 	rsble	r1, r1, #32
 8005bb8:	4331      	orrgt	r1, r6
 8005bba:	fa04 f101 	lslle.w	r1, r4, r1
 8005bbe:	ee07 1a90 	vmov	s15, r1
 8005bc2:	eeb8 7b67 	vcvt.f64.u32	d7, s15
 8005bc6:	3b01      	subs	r3, #1
 8005bc8:	ee17 1a90 	vmov	r1, s15
 8005bcc:	2501      	movs	r5, #1
 8005bce:	f1a1 71f8 	sub.w	r1, r1, #32505856	@ 0x1f00000
 8005bd2:	e7a8      	b.n	8005b26 <_dtoa_r+0xf6>
 8005bd4:	2101      	movs	r1, #1
 8005bd6:	1ad2      	subs	r2, r2, r3
 8005bd8:	1e53      	subs	r3, r2, #1
 8005bda:	9306      	str	r3, [sp, #24]
 8005bdc:	bf45      	ittet	mi
 8005bde:	f1c2 0301 	rsbmi	r3, r2, #1
 8005be2:	9305      	strmi	r3, [sp, #20]
 8005be4:	2300      	movpl	r3, #0
 8005be6:	2300      	movmi	r3, #0
 8005be8:	bf4c      	ite	mi
 8005bea:	9306      	strmi	r3, [sp, #24]
 8005bec:	9305      	strpl	r3, [sp, #20]
 8005bee:	f1b8 0f00 	cmp.w	r8, #0
 8005bf2:	910c      	str	r1, [sp, #48]	@ 0x30
 8005bf4:	db18      	blt.n	8005c28 <_dtoa_r+0x1f8>
 8005bf6:	9b06      	ldr	r3, [sp, #24]
 8005bf8:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 8005bfc:	4443      	add	r3, r8
 8005bfe:	9306      	str	r3, [sp, #24]
 8005c00:	2300      	movs	r3, #0
 8005c02:	9a07      	ldr	r2, [sp, #28]
 8005c04:	2a09      	cmp	r2, #9
 8005c06:	d849      	bhi.n	8005c9c <_dtoa_r+0x26c>
 8005c08:	2a05      	cmp	r2, #5
 8005c0a:	bfc4      	itt	gt
 8005c0c:	3a04      	subgt	r2, #4
 8005c0e:	9207      	strgt	r2, [sp, #28]
 8005c10:	9a07      	ldr	r2, [sp, #28]
 8005c12:	f1a2 0202 	sub.w	r2, r2, #2
 8005c16:	bfcc      	ite	gt
 8005c18:	2400      	movgt	r4, #0
 8005c1a:	2401      	movle	r4, #1
 8005c1c:	2a03      	cmp	r2, #3
 8005c1e:	d848      	bhi.n	8005cb2 <_dtoa_r+0x282>
 8005c20:	e8df f002 	tbb	[pc, r2]
 8005c24:	3a2c2e0b 	.word	0x3a2c2e0b
 8005c28:	9b05      	ldr	r3, [sp, #20]
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	eba3 0308 	sub.w	r3, r3, r8
 8005c30:	9305      	str	r3, [sp, #20]
 8005c32:	920a      	str	r2, [sp, #40]	@ 0x28
 8005c34:	f1c8 0300 	rsb	r3, r8, #0
 8005c38:	e7e3      	b.n	8005c02 <_dtoa_r+0x1d2>
 8005c3a:	2200      	movs	r2, #0
 8005c3c:	9208      	str	r2, [sp, #32]
 8005c3e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c40:	2a00      	cmp	r2, #0
 8005c42:	dc39      	bgt.n	8005cb8 <_dtoa_r+0x288>
 8005c44:	f04f 0b01 	mov.w	fp, #1
 8005c48:	46da      	mov	sl, fp
 8005c4a:	465a      	mov	r2, fp
 8005c4c:	f8cd b024 	str.w	fp, [sp, #36]	@ 0x24
 8005c50:	f8d9 701c 	ldr.w	r7, [r9, #28]
 8005c54:	2100      	movs	r1, #0
 8005c56:	2004      	movs	r0, #4
 8005c58:	f100 0614 	add.w	r6, r0, #20
 8005c5c:	4296      	cmp	r6, r2
 8005c5e:	d930      	bls.n	8005cc2 <_dtoa_r+0x292>
 8005c60:	6079      	str	r1, [r7, #4]
 8005c62:	4648      	mov	r0, r9
 8005c64:	9304      	str	r3, [sp, #16]
 8005c66:	f000 fd39 	bl	80066dc <_Balloc>
 8005c6a:	9b04      	ldr	r3, [sp, #16]
 8005c6c:	4607      	mov	r7, r0
 8005c6e:	2800      	cmp	r0, #0
 8005c70:	d146      	bne.n	8005d00 <_dtoa_r+0x2d0>
 8005c72:	4b22      	ldr	r3, [pc, #136]	@ (8005cfc <_dtoa_r+0x2cc>)
 8005c74:	4602      	mov	r2, r0
 8005c76:	f240 11af 	movw	r1, #431	@ 0x1af
 8005c7a:	e6f2      	b.n	8005a62 <_dtoa_r+0x32>
 8005c7c:	2201      	movs	r2, #1
 8005c7e:	e7dd      	b.n	8005c3c <_dtoa_r+0x20c>
 8005c80:	2200      	movs	r2, #0
 8005c82:	9208      	str	r2, [sp, #32]
 8005c84:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8005c86:	eb08 0b02 	add.w	fp, r8, r2
 8005c8a:	f10b 0a01 	add.w	sl, fp, #1
 8005c8e:	4652      	mov	r2, sl
 8005c90:	2a01      	cmp	r2, #1
 8005c92:	bfb8      	it	lt
 8005c94:	2201      	movlt	r2, #1
 8005c96:	e7db      	b.n	8005c50 <_dtoa_r+0x220>
 8005c98:	2201      	movs	r2, #1
 8005c9a:	e7f2      	b.n	8005c82 <_dtoa_r+0x252>
 8005c9c:	2401      	movs	r4, #1
 8005c9e:	2200      	movs	r2, #0
 8005ca0:	e9cd 2407 	strd	r2, r4, [sp, #28]
 8005ca4:	f04f 3bff 	mov.w	fp, #4294967295
 8005ca8:	2100      	movs	r1, #0
 8005caa:	46da      	mov	sl, fp
 8005cac:	2212      	movs	r2, #18
 8005cae:	9109      	str	r1, [sp, #36]	@ 0x24
 8005cb0:	e7ce      	b.n	8005c50 <_dtoa_r+0x220>
 8005cb2:	2201      	movs	r2, #1
 8005cb4:	9208      	str	r2, [sp, #32]
 8005cb6:	e7f5      	b.n	8005ca4 <_dtoa_r+0x274>
 8005cb8:	f8dd b024 	ldr.w	fp, [sp, #36]	@ 0x24
 8005cbc:	46da      	mov	sl, fp
 8005cbe:	465a      	mov	r2, fp
 8005cc0:	e7c6      	b.n	8005c50 <_dtoa_r+0x220>
 8005cc2:	3101      	adds	r1, #1
 8005cc4:	0040      	lsls	r0, r0, #1
 8005cc6:	e7c7      	b.n	8005c58 <_dtoa_r+0x228>
 8005cc8:	636f4361 	.word	0x636f4361
 8005ccc:	3fd287a7 	.word	0x3fd287a7
 8005cd0:	8b60c8b3 	.word	0x8b60c8b3
 8005cd4:	3fc68a28 	.word	0x3fc68a28
 8005cd8:	509f79fb 	.word	0x509f79fb
 8005cdc:	3fd34413 	.word	0x3fd34413
 8005ce0:	08007969 	.word	0x08007969
 8005ce4:	08007980 	.word	0x08007980
 8005ce8:	7ff00000 	.word	0x7ff00000
 8005cec:	08007965 	.word	0x08007965
 8005cf0:	08007939 	.word	0x08007939
 8005cf4:	08007938 	.word	0x08007938
 8005cf8:	08007a78 	.word	0x08007a78
 8005cfc:	080079d8 	.word	0x080079d8
 8005d00:	f8d9 201c 	ldr.w	r2, [r9, #28]
 8005d04:	f1ba 0f0e 	cmp.w	sl, #14
 8005d08:	6010      	str	r0, [r2, #0]
 8005d0a:	d86f      	bhi.n	8005dec <_dtoa_r+0x3bc>
 8005d0c:	2c00      	cmp	r4, #0
 8005d0e:	d06d      	beq.n	8005dec <_dtoa_r+0x3bc>
 8005d10:	f1b8 0f00 	cmp.w	r8, #0
 8005d14:	f340 80c2 	ble.w	8005e9c <_dtoa_r+0x46c>
 8005d18:	4aca      	ldr	r2, [pc, #808]	@ (8006044 <_dtoa_r+0x614>)
 8005d1a:	f008 010f 	and.w	r1, r8, #15
 8005d1e:	eb02 02c1 	add.w	r2, r2, r1, lsl #3
 8005d22:	f418 7f80 	tst.w	r8, #256	@ 0x100
 8005d26:	ed92 7b00 	vldr	d7, [r2]
 8005d2a:	ea4f 1128 	mov.w	r1, r8, asr #4
 8005d2e:	f000 80a9 	beq.w	8005e84 <_dtoa_r+0x454>
 8005d32:	4ac5      	ldr	r2, [pc, #788]	@ (8006048 <_dtoa_r+0x618>)
 8005d34:	ed92 6b08 	vldr	d6, [r2, #32]
 8005d38:	ee88 6b06 	vdiv.f64	d6, d8, d6
 8005d3c:	ed8d 6b02 	vstr	d6, [sp, #8]
 8005d40:	f001 010f 	and.w	r1, r1, #15
 8005d44:	2203      	movs	r2, #3
 8005d46:	48c0      	ldr	r0, [pc, #768]	@ (8006048 <_dtoa_r+0x618>)
 8005d48:	2900      	cmp	r1, #0
 8005d4a:	f040 809d 	bne.w	8005e88 <_dtoa_r+0x458>
 8005d4e:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005d52:	ee86 7b07 	vdiv.f64	d7, d6, d7
 8005d56:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005d5a:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8005d5c:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005d60:	2900      	cmp	r1, #0
 8005d62:	f000 80c1 	beq.w	8005ee8 <_dtoa_r+0x4b8>
 8005d66:	eeb7 6b00 	vmov.f64	d6, #112	@ 0x3f800000  1.0
 8005d6a:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d72:	f140 80b9 	bpl.w	8005ee8 <_dtoa_r+0x4b8>
 8005d76:	f1ba 0f00 	cmp.w	sl, #0
 8005d7a:	f000 80b5 	beq.w	8005ee8 <_dtoa_r+0x4b8>
 8005d7e:	f1bb 0f00 	cmp.w	fp, #0
 8005d82:	dd31      	ble.n	8005de8 <_dtoa_r+0x3b8>
 8005d84:	eeb2 6b04 	vmov.f64	d6, #36	@ 0x41200000  10.0
 8005d88:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005d8c:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005d90:	f108 31ff 	add.w	r1, r8, #4294967295
 8005d94:	9104      	str	r1, [sp, #16]
 8005d96:	3201      	adds	r2, #1
 8005d98:	465c      	mov	r4, fp
 8005d9a:	ed9d 6b02 	vldr	d6, [sp, #8]
 8005d9e:	eeb1 5b0c 	vmov.f64	d5, #28	@ 0x40e00000  7.0
 8005da2:	ee07 2a90 	vmov	s15, r2
 8005da6:	eeb8 7be7 	vcvt.f64.s32	d7, s15
 8005daa:	eea7 5b06 	vfma.f64	d5, d7, d6
 8005dae:	ee15 2a90 	vmov	r2, s11
 8005db2:	ec51 0b15 	vmov	r0, r1, d5
 8005db6:	f1a2 7150 	sub.w	r1, r2, #54525952	@ 0x3400000
 8005dba:	2c00      	cmp	r4, #0
 8005dbc:	f040 8098 	bne.w	8005ef0 <_dtoa_r+0x4c0>
 8005dc0:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8005dc4:	ee36 6b47 	vsub.f64	d6, d6, d7
 8005dc8:	ec41 0b17 	vmov	d7, r0, r1
 8005dcc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005dd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005dd4:	f300 8261 	bgt.w	800629a <_dtoa_r+0x86a>
 8005dd8:	eeb1 7b47 	vneg.f64	d7, d7
 8005ddc:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005de4:	f100 80f5 	bmi.w	8005fd2 <_dtoa_r+0x5a2>
 8005de8:	ed8d 8b02 	vstr	d8, [sp, #8]
 8005dec:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8005dee:	2a00      	cmp	r2, #0
 8005df0:	f2c0 812c 	blt.w	800604c <_dtoa_r+0x61c>
 8005df4:	f1b8 0f0e 	cmp.w	r8, #14
 8005df8:	f300 8128 	bgt.w	800604c <_dtoa_r+0x61c>
 8005dfc:	4b91      	ldr	r3, [pc, #580]	@ (8006044 <_dtoa_r+0x614>)
 8005dfe:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005e02:	ed93 6b00 	vldr	d6, [r3]
 8005e06:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005e08:	2b00      	cmp	r3, #0
 8005e0a:	da03      	bge.n	8005e14 <_dtoa_r+0x3e4>
 8005e0c:	f1ba 0f00 	cmp.w	sl, #0
 8005e10:	f340 80d2 	ble.w	8005fb8 <_dtoa_r+0x588>
 8005e14:	eeb2 4b04 	vmov.f64	d4, #36	@ 0x41200000  10.0
 8005e18:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e1c:	463e      	mov	r6, r7
 8005e1e:	ee87 5b06 	vdiv.f64	d5, d7, d6
 8005e22:	eebd 5bc5 	vcvt.s32.f64	s10, d5
 8005e26:	ee15 3a10 	vmov	r3, s10
 8005e2a:	3330      	adds	r3, #48	@ 0x30
 8005e2c:	f806 3b01 	strb.w	r3, [r6], #1
 8005e30:	1bf3      	subs	r3, r6, r7
 8005e32:	459a      	cmp	sl, r3
 8005e34:	eeb8 3bc5 	vcvt.f64.s32	d3, s10
 8005e38:	eea3 7b46 	vfms.f64	d7, d3, d6
 8005e3c:	f040 80f8 	bne.w	8006030 <_dtoa_r+0x600>
 8005e40:	ee37 7b07 	vadd.f64	d7, d7, d7
 8005e44:	eeb4 7bc6 	vcmpe.f64	d7, d6
 8005e48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e4c:	f300 80dd 	bgt.w	800600a <_dtoa_r+0x5da>
 8005e50:	eeb4 7b46 	vcmp.f64	d7, d6
 8005e54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e58:	d104      	bne.n	8005e64 <_dtoa_r+0x434>
 8005e5a:	ee15 3a10 	vmov	r3, s10
 8005e5e:	07db      	lsls	r3, r3, #31
 8005e60:	f100 80d3 	bmi.w	800600a <_dtoa_r+0x5da>
 8005e64:	9901      	ldr	r1, [sp, #4]
 8005e66:	4648      	mov	r0, r9
 8005e68:	f000 fc78 	bl	800675c <_Bfree>
 8005e6c:	2300      	movs	r3, #0
 8005e6e:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8005e70:	7033      	strb	r3, [r6, #0]
 8005e72:	f108 0301 	add.w	r3, r8, #1
 8005e76:	6013      	str	r3, [r2, #0]
 8005e78:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	f000 8304 	beq.w	8006488 <_dtoa_r+0xa58>
 8005e80:	601e      	str	r6, [r3, #0]
 8005e82:	e301      	b.n	8006488 <_dtoa_r+0xa58>
 8005e84:	2202      	movs	r2, #2
 8005e86:	e75e      	b.n	8005d46 <_dtoa_r+0x316>
 8005e88:	07cc      	lsls	r4, r1, #31
 8005e8a:	d504      	bpl.n	8005e96 <_dtoa_r+0x466>
 8005e8c:	ed90 6b00 	vldr	d6, [r0]
 8005e90:	3201      	adds	r2, #1
 8005e92:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005e96:	1049      	asrs	r1, r1, #1
 8005e98:	3008      	adds	r0, #8
 8005e9a:	e755      	b.n	8005d48 <_dtoa_r+0x318>
 8005e9c:	d022      	beq.n	8005ee4 <_dtoa_r+0x4b4>
 8005e9e:	f1c8 0100 	rsb	r1, r8, #0
 8005ea2:	4a68      	ldr	r2, [pc, #416]	@ (8006044 <_dtoa_r+0x614>)
 8005ea4:	f001 000f 	and.w	r0, r1, #15
 8005ea8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8005eac:	ed92 7b00 	vldr	d7, [r2]
 8005eb0:	ee28 7b07 	vmul.f64	d7, d8, d7
 8005eb4:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005eb8:	4863      	ldr	r0, [pc, #396]	@ (8006048 <_dtoa_r+0x618>)
 8005eba:	1109      	asrs	r1, r1, #4
 8005ebc:	2400      	movs	r4, #0
 8005ebe:	2202      	movs	r2, #2
 8005ec0:	b929      	cbnz	r1, 8005ece <_dtoa_r+0x49e>
 8005ec2:	2c00      	cmp	r4, #0
 8005ec4:	f43f af49 	beq.w	8005d5a <_dtoa_r+0x32a>
 8005ec8:	ed8d 7b02 	vstr	d7, [sp, #8]
 8005ecc:	e745      	b.n	8005d5a <_dtoa_r+0x32a>
 8005ece:	07ce      	lsls	r6, r1, #31
 8005ed0:	d505      	bpl.n	8005ede <_dtoa_r+0x4ae>
 8005ed2:	ed90 6b00 	vldr	d6, [r0]
 8005ed6:	3201      	adds	r2, #1
 8005ed8:	2401      	movs	r4, #1
 8005eda:	ee27 7b06 	vmul.f64	d7, d7, d6
 8005ede:	1049      	asrs	r1, r1, #1
 8005ee0:	3008      	adds	r0, #8
 8005ee2:	e7ed      	b.n	8005ec0 <_dtoa_r+0x490>
 8005ee4:	2202      	movs	r2, #2
 8005ee6:	e738      	b.n	8005d5a <_dtoa_r+0x32a>
 8005ee8:	f8cd 8010 	str.w	r8, [sp, #16]
 8005eec:	4654      	mov	r4, sl
 8005eee:	e754      	b.n	8005d9a <_dtoa_r+0x36a>
 8005ef0:	4a54      	ldr	r2, [pc, #336]	@ (8006044 <_dtoa_r+0x614>)
 8005ef2:	eb02 02c4 	add.w	r2, r2, r4, lsl #3
 8005ef6:	ed12 4b02 	vldr	d4, [r2, #-8]
 8005efa:	9a08      	ldr	r2, [sp, #32]
 8005efc:	ec41 0b17 	vmov	d7, r0, r1
 8005f00:	443c      	add	r4, r7
 8005f02:	b34a      	cbz	r2, 8005f58 <_dtoa_r+0x528>
 8005f04:	eeb6 3b00 	vmov.f64	d3, #96	@ 0x3f000000  0.5
 8005f08:	eeb7 2b00 	vmov.f64	d2, #112	@ 0x3f800000  1.0
 8005f0c:	463e      	mov	r6, r7
 8005f0e:	ee83 5b04 	vdiv.f64	d5, d3, d4
 8005f12:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8005f16:	ee35 7b47 	vsub.f64	d7, d5, d7
 8005f1a:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005f1e:	ee14 2a90 	vmov	r2, s9
 8005f22:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005f26:	3230      	adds	r2, #48	@ 0x30
 8005f28:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005f2c:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005f30:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f34:	f806 2b01 	strb.w	r2, [r6], #1
 8005f38:	d438      	bmi.n	8005fac <_dtoa_r+0x57c>
 8005f3a:	ee32 5b46 	vsub.f64	d5, d2, d6
 8005f3e:	eeb4 5bc7 	vcmpe.f64	d5, d7
 8005f42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f46:	d462      	bmi.n	800600e <_dtoa_r+0x5de>
 8005f48:	42a6      	cmp	r6, r4
 8005f4a:	f43f af4d 	beq.w	8005de8 <_dtoa_r+0x3b8>
 8005f4e:	ee27 7b03 	vmul.f64	d7, d7, d3
 8005f52:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005f56:	e7e0      	b.n	8005f1a <_dtoa_r+0x4ea>
 8005f58:	4621      	mov	r1, r4
 8005f5a:	463e      	mov	r6, r7
 8005f5c:	ee27 7b04 	vmul.f64	d7, d7, d4
 8005f60:	eeb2 3b04 	vmov.f64	d3, #36	@ 0x41200000  10.0
 8005f64:	eefd 4bc6 	vcvt.s32.f64	s9, d6
 8005f68:	ee14 2a90 	vmov	r2, s9
 8005f6c:	3230      	adds	r2, #48	@ 0x30
 8005f6e:	f806 2b01 	strb.w	r2, [r6], #1
 8005f72:	42a6      	cmp	r6, r4
 8005f74:	eeb8 5be4 	vcvt.f64.s32	d5, s9
 8005f78:	ee36 6b45 	vsub.f64	d6, d6, d5
 8005f7c:	d119      	bne.n	8005fb2 <_dtoa_r+0x582>
 8005f7e:	eeb6 5b00 	vmov.f64	d5, #96	@ 0x3f000000  0.5
 8005f82:	ee37 4b05 	vadd.f64	d4, d7, d5
 8005f86:	eeb4 6bc4 	vcmpe.f64	d6, d4
 8005f8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f8e:	dc3e      	bgt.n	800600e <_dtoa_r+0x5de>
 8005f90:	ee35 5b47 	vsub.f64	d5, d5, d7
 8005f94:	eeb4 6bc5 	vcmpe.f64	d6, d5
 8005f98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005f9c:	f57f af24 	bpl.w	8005de8 <_dtoa_r+0x3b8>
 8005fa0:	460e      	mov	r6, r1
 8005fa2:	3901      	subs	r1, #1
 8005fa4:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8005fa8:	2b30      	cmp	r3, #48	@ 0x30
 8005faa:	d0f9      	beq.n	8005fa0 <_dtoa_r+0x570>
 8005fac:	f8dd 8010 	ldr.w	r8, [sp, #16]
 8005fb0:	e758      	b.n	8005e64 <_dtoa_r+0x434>
 8005fb2:	ee26 6b03 	vmul.f64	d6, d6, d3
 8005fb6:	e7d5      	b.n	8005f64 <_dtoa_r+0x534>
 8005fb8:	d10b      	bne.n	8005fd2 <_dtoa_r+0x5a2>
 8005fba:	eeb1 7b04 	vmov.f64	d7, #20	@ 0x40a00000  5.0
 8005fbe:	ee26 6b07 	vmul.f64	d6, d6, d7
 8005fc2:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005fc6:	eeb4 6bc7 	vcmpe.f64	d6, d7
 8005fca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005fce:	f2c0 8161 	blt.w	8006294 <_dtoa_r+0x864>
 8005fd2:	2400      	movs	r4, #0
 8005fd4:	4625      	mov	r5, r4
 8005fd6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fd8:	43db      	mvns	r3, r3
 8005fda:	9304      	str	r3, [sp, #16]
 8005fdc:	463e      	mov	r6, r7
 8005fde:	f04f 0800 	mov.w	r8, #0
 8005fe2:	4621      	mov	r1, r4
 8005fe4:	4648      	mov	r0, r9
 8005fe6:	f000 fbb9 	bl	800675c <_Bfree>
 8005fea:	2d00      	cmp	r5, #0
 8005fec:	d0de      	beq.n	8005fac <_dtoa_r+0x57c>
 8005fee:	f1b8 0f00 	cmp.w	r8, #0
 8005ff2:	d005      	beq.n	8006000 <_dtoa_r+0x5d0>
 8005ff4:	45a8      	cmp	r8, r5
 8005ff6:	d003      	beq.n	8006000 <_dtoa_r+0x5d0>
 8005ff8:	4641      	mov	r1, r8
 8005ffa:	4648      	mov	r0, r9
 8005ffc:	f000 fbae 	bl	800675c <_Bfree>
 8006000:	4629      	mov	r1, r5
 8006002:	4648      	mov	r0, r9
 8006004:	f000 fbaa 	bl	800675c <_Bfree>
 8006008:	e7d0      	b.n	8005fac <_dtoa_r+0x57c>
 800600a:	f8cd 8010 	str.w	r8, [sp, #16]
 800600e:	4633      	mov	r3, r6
 8006010:	461e      	mov	r6, r3
 8006012:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006016:	2a39      	cmp	r2, #57	@ 0x39
 8006018:	d106      	bne.n	8006028 <_dtoa_r+0x5f8>
 800601a:	429f      	cmp	r7, r3
 800601c:	d1f8      	bne.n	8006010 <_dtoa_r+0x5e0>
 800601e:	9a04      	ldr	r2, [sp, #16]
 8006020:	3201      	adds	r2, #1
 8006022:	9204      	str	r2, [sp, #16]
 8006024:	2230      	movs	r2, #48	@ 0x30
 8006026:	703a      	strb	r2, [r7, #0]
 8006028:	781a      	ldrb	r2, [r3, #0]
 800602a:	3201      	adds	r2, #1
 800602c:	701a      	strb	r2, [r3, #0]
 800602e:	e7bd      	b.n	8005fac <_dtoa_r+0x57c>
 8006030:	ee27 7b04 	vmul.f64	d7, d7, d4
 8006034:	eeb5 7b40 	vcmp.f64	d7, #0.0
 8006038:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800603c:	f47f aeef 	bne.w	8005e1e <_dtoa_r+0x3ee>
 8006040:	e710      	b.n	8005e64 <_dtoa_r+0x434>
 8006042:	bf00      	nop
 8006044:	08007a78 	.word	0x08007a78
 8006048:	08007a50 	.word	0x08007a50
 800604c:	9908      	ldr	r1, [sp, #32]
 800604e:	2900      	cmp	r1, #0
 8006050:	f000 80e3 	beq.w	800621a <_dtoa_r+0x7ea>
 8006054:	9907      	ldr	r1, [sp, #28]
 8006056:	2901      	cmp	r1, #1
 8006058:	f300 80c8 	bgt.w	80061ec <_dtoa_r+0x7bc>
 800605c:	2d00      	cmp	r5, #0
 800605e:	f000 80c1 	beq.w	80061e4 <_dtoa_r+0x7b4>
 8006062:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8006066:	9e05      	ldr	r6, [sp, #20]
 8006068:	461c      	mov	r4, r3
 800606a:	9304      	str	r3, [sp, #16]
 800606c:	9b05      	ldr	r3, [sp, #20]
 800606e:	4413      	add	r3, r2
 8006070:	9305      	str	r3, [sp, #20]
 8006072:	9b06      	ldr	r3, [sp, #24]
 8006074:	2101      	movs	r1, #1
 8006076:	4413      	add	r3, r2
 8006078:	4648      	mov	r0, r9
 800607a:	9306      	str	r3, [sp, #24]
 800607c:	f000 fc22 	bl	80068c4 <__i2b>
 8006080:	9b04      	ldr	r3, [sp, #16]
 8006082:	4605      	mov	r5, r0
 8006084:	b166      	cbz	r6, 80060a0 <_dtoa_r+0x670>
 8006086:	9a06      	ldr	r2, [sp, #24]
 8006088:	2a00      	cmp	r2, #0
 800608a:	dd09      	ble.n	80060a0 <_dtoa_r+0x670>
 800608c:	42b2      	cmp	r2, r6
 800608e:	9905      	ldr	r1, [sp, #20]
 8006090:	bfa8      	it	ge
 8006092:	4632      	movge	r2, r6
 8006094:	1a89      	subs	r1, r1, r2
 8006096:	9105      	str	r1, [sp, #20]
 8006098:	9906      	ldr	r1, [sp, #24]
 800609a:	1ab6      	subs	r6, r6, r2
 800609c:	1a8a      	subs	r2, r1, r2
 800609e:	9206      	str	r2, [sp, #24]
 80060a0:	b1fb      	cbz	r3, 80060e2 <_dtoa_r+0x6b2>
 80060a2:	9a08      	ldr	r2, [sp, #32]
 80060a4:	2a00      	cmp	r2, #0
 80060a6:	f000 80bc 	beq.w	8006222 <_dtoa_r+0x7f2>
 80060aa:	b19c      	cbz	r4, 80060d4 <_dtoa_r+0x6a4>
 80060ac:	4629      	mov	r1, r5
 80060ae:	4622      	mov	r2, r4
 80060b0:	4648      	mov	r0, r9
 80060b2:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060b4:	f000 fcc6 	bl	8006a44 <__pow5mult>
 80060b8:	9a01      	ldr	r2, [sp, #4]
 80060ba:	4601      	mov	r1, r0
 80060bc:	4605      	mov	r5, r0
 80060be:	4648      	mov	r0, r9
 80060c0:	f000 fc16 	bl	80068f0 <__multiply>
 80060c4:	9901      	ldr	r1, [sp, #4]
 80060c6:	9004      	str	r0, [sp, #16]
 80060c8:	4648      	mov	r0, r9
 80060ca:	f000 fb47 	bl	800675c <_Bfree>
 80060ce:	9a04      	ldr	r2, [sp, #16]
 80060d0:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80060d2:	9201      	str	r2, [sp, #4]
 80060d4:	1b1a      	subs	r2, r3, r4
 80060d6:	d004      	beq.n	80060e2 <_dtoa_r+0x6b2>
 80060d8:	9901      	ldr	r1, [sp, #4]
 80060da:	4648      	mov	r0, r9
 80060dc:	f000 fcb2 	bl	8006a44 <__pow5mult>
 80060e0:	9001      	str	r0, [sp, #4]
 80060e2:	2101      	movs	r1, #1
 80060e4:	4648      	mov	r0, r9
 80060e6:	f000 fbed 	bl	80068c4 <__i2b>
 80060ea:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80060ec:	4604      	mov	r4, r0
 80060ee:	2b00      	cmp	r3, #0
 80060f0:	f000 81d0 	beq.w	8006494 <_dtoa_r+0xa64>
 80060f4:	461a      	mov	r2, r3
 80060f6:	4601      	mov	r1, r0
 80060f8:	4648      	mov	r0, r9
 80060fa:	f000 fca3 	bl	8006a44 <__pow5mult>
 80060fe:	9b07      	ldr	r3, [sp, #28]
 8006100:	2b01      	cmp	r3, #1
 8006102:	4604      	mov	r4, r0
 8006104:	f300 8095 	bgt.w	8006232 <_dtoa_r+0x802>
 8006108:	9b02      	ldr	r3, [sp, #8]
 800610a:	2b00      	cmp	r3, #0
 800610c:	f040 808b 	bne.w	8006226 <_dtoa_r+0x7f6>
 8006110:	9b03      	ldr	r3, [sp, #12]
 8006112:	f3c3 0213 	ubfx	r2, r3, #0, #20
 8006116:	2a00      	cmp	r2, #0
 8006118:	f040 8087 	bne.w	800622a <_dtoa_r+0x7fa>
 800611c:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8006120:	0d12      	lsrs	r2, r2, #20
 8006122:	0512      	lsls	r2, r2, #20
 8006124:	2a00      	cmp	r2, #0
 8006126:	f000 8082 	beq.w	800622e <_dtoa_r+0x7fe>
 800612a:	9b05      	ldr	r3, [sp, #20]
 800612c:	3301      	adds	r3, #1
 800612e:	9305      	str	r3, [sp, #20]
 8006130:	9b06      	ldr	r3, [sp, #24]
 8006132:	3301      	adds	r3, #1
 8006134:	9306      	str	r3, [sp, #24]
 8006136:	2301      	movs	r3, #1
 8006138:	930b      	str	r3, [sp, #44]	@ 0x2c
 800613a:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800613c:	2b00      	cmp	r3, #0
 800613e:	f000 81af 	beq.w	80064a0 <_dtoa_r+0xa70>
 8006142:	6922      	ldr	r2, [r4, #16]
 8006144:	eb04 0282 	add.w	r2, r4, r2, lsl #2
 8006148:	6910      	ldr	r0, [r2, #16]
 800614a:	f000 fb6f 	bl	800682c <__hi0bits>
 800614e:	f1c0 0020 	rsb	r0, r0, #32
 8006152:	9b06      	ldr	r3, [sp, #24]
 8006154:	4418      	add	r0, r3
 8006156:	f010 001f 	ands.w	r0, r0, #31
 800615a:	d076      	beq.n	800624a <_dtoa_r+0x81a>
 800615c:	f1c0 0220 	rsb	r2, r0, #32
 8006160:	2a04      	cmp	r2, #4
 8006162:	dd69      	ble.n	8006238 <_dtoa_r+0x808>
 8006164:	9b05      	ldr	r3, [sp, #20]
 8006166:	f1c0 001c 	rsb	r0, r0, #28
 800616a:	4403      	add	r3, r0
 800616c:	9305      	str	r3, [sp, #20]
 800616e:	9b06      	ldr	r3, [sp, #24]
 8006170:	4406      	add	r6, r0
 8006172:	4403      	add	r3, r0
 8006174:	9306      	str	r3, [sp, #24]
 8006176:	9b05      	ldr	r3, [sp, #20]
 8006178:	2b00      	cmp	r3, #0
 800617a:	dd05      	ble.n	8006188 <_dtoa_r+0x758>
 800617c:	9901      	ldr	r1, [sp, #4]
 800617e:	461a      	mov	r2, r3
 8006180:	4648      	mov	r0, r9
 8006182:	f000 fcb9 	bl	8006af8 <__lshift>
 8006186:	9001      	str	r0, [sp, #4]
 8006188:	9b06      	ldr	r3, [sp, #24]
 800618a:	2b00      	cmp	r3, #0
 800618c:	dd05      	ble.n	800619a <_dtoa_r+0x76a>
 800618e:	4621      	mov	r1, r4
 8006190:	461a      	mov	r2, r3
 8006192:	4648      	mov	r0, r9
 8006194:	f000 fcb0 	bl	8006af8 <__lshift>
 8006198:	4604      	mov	r4, r0
 800619a:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800619c:	2b00      	cmp	r3, #0
 800619e:	d056      	beq.n	800624e <_dtoa_r+0x81e>
 80061a0:	9801      	ldr	r0, [sp, #4]
 80061a2:	4621      	mov	r1, r4
 80061a4:	f000 fd14 	bl	8006bd0 <__mcmp>
 80061a8:	2800      	cmp	r0, #0
 80061aa:	da50      	bge.n	800624e <_dtoa_r+0x81e>
 80061ac:	f108 33ff 	add.w	r3, r8, #4294967295
 80061b0:	9304      	str	r3, [sp, #16]
 80061b2:	9901      	ldr	r1, [sp, #4]
 80061b4:	2300      	movs	r3, #0
 80061b6:	220a      	movs	r2, #10
 80061b8:	4648      	mov	r0, r9
 80061ba:	f000 faf1 	bl	80067a0 <__multadd>
 80061be:	9b08      	ldr	r3, [sp, #32]
 80061c0:	9001      	str	r0, [sp, #4]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	f000 816e 	beq.w	80064a4 <_dtoa_r+0xa74>
 80061c8:	4629      	mov	r1, r5
 80061ca:	2300      	movs	r3, #0
 80061cc:	220a      	movs	r2, #10
 80061ce:	4648      	mov	r0, r9
 80061d0:	f000 fae6 	bl	80067a0 <__multadd>
 80061d4:	f1bb 0f00 	cmp.w	fp, #0
 80061d8:	4605      	mov	r5, r0
 80061da:	dc64      	bgt.n	80062a6 <_dtoa_r+0x876>
 80061dc:	9b07      	ldr	r3, [sp, #28]
 80061de:	2b02      	cmp	r3, #2
 80061e0:	dc3e      	bgt.n	8006260 <_dtoa_r+0x830>
 80061e2:	e060      	b.n	80062a6 <_dtoa_r+0x876>
 80061e4:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80061e6:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80061ea:	e73c      	b.n	8006066 <_dtoa_r+0x636>
 80061ec:	f10a 34ff 	add.w	r4, sl, #4294967295
 80061f0:	42a3      	cmp	r3, r4
 80061f2:	bfbf      	itttt	lt
 80061f4:	1ae2      	sublt	r2, r4, r3
 80061f6:	9b0a      	ldrlt	r3, [sp, #40]	@ 0x28
 80061f8:	189b      	addlt	r3, r3, r2
 80061fa:	930a      	strlt	r3, [sp, #40]	@ 0x28
 80061fc:	bfae      	itee	ge
 80061fe:	1b1c      	subge	r4, r3, r4
 8006200:	4623      	movlt	r3, r4
 8006202:	2400      	movlt	r4, #0
 8006204:	f1ba 0f00 	cmp.w	sl, #0
 8006208:	bfb5      	itete	lt
 800620a:	9a05      	ldrlt	r2, [sp, #20]
 800620c:	9e05      	ldrge	r6, [sp, #20]
 800620e:	eba2 060a 	sublt.w	r6, r2, sl
 8006212:	4652      	movge	r2, sl
 8006214:	bfb8      	it	lt
 8006216:	2200      	movlt	r2, #0
 8006218:	e727      	b.n	800606a <_dtoa_r+0x63a>
 800621a:	9e05      	ldr	r6, [sp, #20]
 800621c:	9d08      	ldr	r5, [sp, #32]
 800621e:	461c      	mov	r4, r3
 8006220:	e730      	b.n	8006084 <_dtoa_r+0x654>
 8006222:	461a      	mov	r2, r3
 8006224:	e758      	b.n	80060d8 <_dtoa_r+0x6a8>
 8006226:	2300      	movs	r3, #0
 8006228:	e786      	b.n	8006138 <_dtoa_r+0x708>
 800622a:	9b02      	ldr	r3, [sp, #8]
 800622c:	e784      	b.n	8006138 <_dtoa_r+0x708>
 800622e:	920b      	str	r2, [sp, #44]	@ 0x2c
 8006230:	e783      	b.n	800613a <_dtoa_r+0x70a>
 8006232:	2300      	movs	r3, #0
 8006234:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006236:	e784      	b.n	8006142 <_dtoa_r+0x712>
 8006238:	d09d      	beq.n	8006176 <_dtoa_r+0x746>
 800623a:	9b05      	ldr	r3, [sp, #20]
 800623c:	321c      	adds	r2, #28
 800623e:	4413      	add	r3, r2
 8006240:	9305      	str	r3, [sp, #20]
 8006242:	9b06      	ldr	r3, [sp, #24]
 8006244:	4416      	add	r6, r2
 8006246:	4413      	add	r3, r2
 8006248:	e794      	b.n	8006174 <_dtoa_r+0x744>
 800624a:	4602      	mov	r2, r0
 800624c:	e7f5      	b.n	800623a <_dtoa_r+0x80a>
 800624e:	f1ba 0f00 	cmp.w	sl, #0
 8006252:	f8cd 8010 	str.w	r8, [sp, #16]
 8006256:	46d3      	mov	fp, sl
 8006258:	dc21      	bgt.n	800629e <_dtoa_r+0x86e>
 800625a:	9b07      	ldr	r3, [sp, #28]
 800625c:	2b02      	cmp	r3, #2
 800625e:	dd1e      	ble.n	800629e <_dtoa_r+0x86e>
 8006260:	f1bb 0f00 	cmp.w	fp, #0
 8006264:	f47f aeb7 	bne.w	8005fd6 <_dtoa_r+0x5a6>
 8006268:	4621      	mov	r1, r4
 800626a:	465b      	mov	r3, fp
 800626c:	2205      	movs	r2, #5
 800626e:	4648      	mov	r0, r9
 8006270:	f000 fa96 	bl	80067a0 <__multadd>
 8006274:	4601      	mov	r1, r0
 8006276:	4604      	mov	r4, r0
 8006278:	9801      	ldr	r0, [sp, #4]
 800627a:	f000 fca9 	bl	8006bd0 <__mcmp>
 800627e:	2800      	cmp	r0, #0
 8006280:	f77f aea9 	ble.w	8005fd6 <_dtoa_r+0x5a6>
 8006284:	463e      	mov	r6, r7
 8006286:	2331      	movs	r3, #49	@ 0x31
 8006288:	f806 3b01 	strb.w	r3, [r6], #1
 800628c:	9b04      	ldr	r3, [sp, #16]
 800628e:	3301      	adds	r3, #1
 8006290:	9304      	str	r3, [sp, #16]
 8006292:	e6a4      	b.n	8005fde <_dtoa_r+0x5ae>
 8006294:	f8cd 8010 	str.w	r8, [sp, #16]
 8006298:	4654      	mov	r4, sl
 800629a:	4625      	mov	r5, r4
 800629c:	e7f2      	b.n	8006284 <_dtoa_r+0x854>
 800629e:	9b08      	ldr	r3, [sp, #32]
 80062a0:	2b00      	cmp	r3, #0
 80062a2:	f000 8103 	beq.w	80064ac <_dtoa_r+0xa7c>
 80062a6:	2e00      	cmp	r6, #0
 80062a8:	dd05      	ble.n	80062b6 <_dtoa_r+0x886>
 80062aa:	4629      	mov	r1, r5
 80062ac:	4632      	mov	r2, r6
 80062ae:	4648      	mov	r0, r9
 80062b0:	f000 fc22 	bl	8006af8 <__lshift>
 80062b4:	4605      	mov	r5, r0
 80062b6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	d058      	beq.n	800636e <_dtoa_r+0x93e>
 80062bc:	6869      	ldr	r1, [r5, #4]
 80062be:	4648      	mov	r0, r9
 80062c0:	f000 fa0c 	bl	80066dc <_Balloc>
 80062c4:	4606      	mov	r6, r0
 80062c6:	b928      	cbnz	r0, 80062d4 <_dtoa_r+0x8a4>
 80062c8:	4b82      	ldr	r3, [pc, #520]	@ (80064d4 <_dtoa_r+0xaa4>)
 80062ca:	4602      	mov	r2, r0
 80062cc:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80062d0:	f7ff bbc7 	b.w	8005a62 <_dtoa_r+0x32>
 80062d4:	692a      	ldr	r2, [r5, #16]
 80062d6:	3202      	adds	r2, #2
 80062d8:	0092      	lsls	r2, r2, #2
 80062da:	f105 010c 	add.w	r1, r5, #12
 80062de:	300c      	adds	r0, #12
 80062e0:	f000 ffac 	bl	800723c <memcpy>
 80062e4:	2201      	movs	r2, #1
 80062e6:	4631      	mov	r1, r6
 80062e8:	4648      	mov	r0, r9
 80062ea:	f000 fc05 	bl	8006af8 <__lshift>
 80062ee:	1c7b      	adds	r3, r7, #1
 80062f0:	9305      	str	r3, [sp, #20]
 80062f2:	eb07 030b 	add.w	r3, r7, fp
 80062f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80062f8:	9b02      	ldr	r3, [sp, #8]
 80062fa:	f003 0301 	and.w	r3, r3, #1
 80062fe:	46a8      	mov	r8, r5
 8006300:	9308      	str	r3, [sp, #32]
 8006302:	4605      	mov	r5, r0
 8006304:	9b05      	ldr	r3, [sp, #20]
 8006306:	9801      	ldr	r0, [sp, #4]
 8006308:	4621      	mov	r1, r4
 800630a:	f103 3bff 	add.w	fp, r3, #4294967295
 800630e:	f7ff fb04 	bl	800591a <quorem>
 8006312:	4641      	mov	r1, r8
 8006314:	9002      	str	r0, [sp, #8]
 8006316:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 800631a:	9801      	ldr	r0, [sp, #4]
 800631c:	f000 fc58 	bl	8006bd0 <__mcmp>
 8006320:	462a      	mov	r2, r5
 8006322:	9006      	str	r0, [sp, #24]
 8006324:	4621      	mov	r1, r4
 8006326:	4648      	mov	r0, r9
 8006328:	f000 fc6e 	bl	8006c08 <__mdiff>
 800632c:	68c2      	ldr	r2, [r0, #12]
 800632e:	4606      	mov	r6, r0
 8006330:	b9fa      	cbnz	r2, 8006372 <_dtoa_r+0x942>
 8006332:	4601      	mov	r1, r0
 8006334:	9801      	ldr	r0, [sp, #4]
 8006336:	f000 fc4b 	bl	8006bd0 <__mcmp>
 800633a:	4602      	mov	r2, r0
 800633c:	4631      	mov	r1, r6
 800633e:	4648      	mov	r0, r9
 8006340:	920a      	str	r2, [sp, #40]	@ 0x28
 8006342:	f000 fa0b 	bl	800675c <_Bfree>
 8006346:	9b07      	ldr	r3, [sp, #28]
 8006348:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800634a:	9e05      	ldr	r6, [sp, #20]
 800634c:	ea43 0102 	orr.w	r1, r3, r2
 8006350:	9b08      	ldr	r3, [sp, #32]
 8006352:	4319      	orrs	r1, r3
 8006354:	d10f      	bne.n	8006376 <_dtoa_r+0x946>
 8006356:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 800635a:	d028      	beq.n	80063ae <_dtoa_r+0x97e>
 800635c:	9b06      	ldr	r3, [sp, #24]
 800635e:	2b00      	cmp	r3, #0
 8006360:	dd02      	ble.n	8006368 <_dtoa_r+0x938>
 8006362:	9b02      	ldr	r3, [sp, #8]
 8006364:	f103 0a31 	add.w	sl, r3, #49	@ 0x31
 8006368:	f88b a000 	strb.w	sl, [fp]
 800636c:	e639      	b.n	8005fe2 <_dtoa_r+0x5b2>
 800636e:	4628      	mov	r0, r5
 8006370:	e7bd      	b.n	80062ee <_dtoa_r+0x8be>
 8006372:	2201      	movs	r2, #1
 8006374:	e7e2      	b.n	800633c <_dtoa_r+0x90c>
 8006376:	9b06      	ldr	r3, [sp, #24]
 8006378:	2b00      	cmp	r3, #0
 800637a:	db04      	blt.n	8006386 <_dtoa_r+0x956>
 800637c:	9907      	ldr	r1, [sp, #28]
 800637e:	430b      	orrs	r3, r1
 8006380:	9908      	ldr	r1, [sp, #32]
 8006382:	430b      	orrs	r3, r1
 8006384:	d120      	bne.n	80063c8 <_dtoa_r+0x998>
 8006386:	2a00      	cmp	r2, #0
 8006388:	ddee      	ble.n	8006368 <_dtoa_r+0x938>
 800638a:	9901      	ldr	r1, [sp, #4]
 800638c:	2201      	movs	r2, #1
 800638e:	4648      	mov	r0, r9
 8006390:	f000 fbb2 	bl	8006af8 <__lshift>
 8006394:	4621      	mov	r1, r4
 8006396:	9001      	str	r0, [sp, #4]
 8006398:	f000 fc1a 	bl	8006bd0 <__mcmp>
 800639c:	2800      	cmp	r0, #0
 800639e:	dc03      	bgt.n	80063a8 <_dtoa_r+0x978>
 80063a0:	d1e2      	bne.n	8006368 <_dtoa_r+0x938>
 80063a2:	f01a 0f01 	tst.w	sl, #1
 80063a6:	d0df      	beq.n	8006368 <_dtoa_r+0x938>
 80063a8:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80063ac:	d1d9      	bne.n	8006362 <_dtoa_r+0x932>
 80063ae:	2339      	movs	r3, #57	@ 0x39
 80063b0:	f88b 3000 	strb.w	r3, [fp]
 80063b4:	4633      	mov	r3, r6
 80063b6:	461e      	mov	r6, r3
 80063b8:	3b01      	subs	r3, #1
 80063ba:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80063be:	2a39      	cmp	r2, #57	@ 0x39
 80063c0:	d053      	beq.n	800646a <_dtoa_r+0xa3a>
 80063c2:	3201      	adds	r2, #1
 80063c4:	701a      	strb	r2, [r3, #0]
 80063c6:	e60c      	b.n	8005fe2 <_dtoa_r+0x5b2>
 80063c8:	2a00      	cmp	r2, #0
 80063ca:	dd07      	ble.n	80063dc <_dtoa_r+0x9ac>
 80063cc:	f1ba 0f39 	cmp.w	sl, #57	@ 0x39
 80063d0:	d0ed      	beq.n	80063ae <_dtoa_r+0x97e>
 80063d2:	f10a 0301 	add.w	r3, sl, #1
 80063d6:	f88b 3000 	strb.w	r3, [fp]
 80063da:	e602      	b.n	8005fe2 <_dtoa_r+0x5b2>
 80063dc:	9b05      	ldr	r3, [sp, #20]
 80063de:	9a05      	ldr	r2, [sp, #20]
 80063e0:	f803 ac01 	strb.w	sl, [r3, #-1]
 80063e4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80063e6:	4293      	cmp	r3, r2
 80063e8:	d029      	beq.n	800643e <_dtoa_r+0xa0e>
 80063ea:	9901      	ldr	r1, [sp, #4]
 80063ec:	2300      	movs	r3, #0
 80063ee:	220a      	movs	r2, #10
 80063f0:	4648      	mov	r0, r9
 80063f2:	f000 f9d5 	bl	80067a0 <__multadd>
 80063f6:	45a8      	cmp	r8, r5
 80063f8:	9001      	str	r0, [sp, #4]
 80063fa:	f04f 0300 	mov.w	r3, #0
 80063fe:	f04f 020a 	mov.w	r2, #10
 8006402:	4641      	mov	r1, r8
 8006404:	4648      	mov	r0, r9
 8006406:	d107      	bne.n	8006418 <_dtoa_r+0x9e8>
 8006408:	f000 f9ca 	bl	80067a0 <__multadd>
 800640c:	4680      	mov	r8, r0
 800640e:	4605      	mov	r5, r0
 8006410:	9b05      	ldr	r3, [sp, #20]
 8006412:	3301      	adds	r3, #1
 8006414:	9305      	str	r3, [sp, #20]
 8006416:	e775      	b.n	8006304 <_dtoa_r+0x8d4>
 8006418:	f000 f9c2 	bl	80067a0 <__multadd>
 800641c:	4629      	mov	r1, r5
 800641e:	4680      	mov	r8, r0
 8006420:	2300      	movs	r3, #0
 8006422:	220a      	movs	r2, #10
 8006424:	4648      	mov	r0, r9
 8006426:	f000 f9bb 	bl	80067a0 <__multadd>
 800642a:	4605      	mov	r5, r0
 800642c:	e7f0      	b.n	8006410 <_dtoa_r+0x9e0>
 800642e:	f1bb 0f00 	cmp.w	fp, #0
 8006432:	bfcc      	ite	gt
 8006434:	465e      	movgt	r6, fp
 8006436:	2601      	movle	r6, #1
 8006438:	443e      	add	r6, r7
 800643a:	f04f 0800 	mov.w	r8, #0
 800643e:	9901      	ldr	r1, [sp, #4]
 8006440:	2201      	movs	r2, #1
 8006442:	4648      	mov	r0, r9
 8006444:	f000 fb58 	bl	8006af8 <__lshift>
 8006448:	4621      	mov	r1, r4
 800644a:	9001      	str	r0, [sp, #4]
 800644c:	f000 fbc0 	bl	8006bd0 <__mcmp>
 8006450:	2800      	cmp	r0, #0
 8006452:	dcaf      	bgt.n	80063b4 <_dtoa_r+0x984>
 8006454:	d102      	bne.n	800645c <_dtoa_r+0xa2c>
 8006456:	f01a 0f01 	tst.w	sl, #1
 800645a:	d1ab      	bne.n	80063b4 <_dtoa_r+0x984>
 800645c:	4633      	mov	r3, r6
 800645e:	461e      	mov	r6, r3
 8006460:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006464:	2a30      	cmp	r2, #48	@ 0x30
 8006466:	d0fa      	beq.n	800645e <_dtoa_r+0xa2e>
 8006468:	e5bb      	b.n	8005fe2 <_dtoa_r+0x5b2>
 800646a:	429f      	cmp	r7, r3
 800646c:	d1a3      	bne.n	80063b6 <_dtoa_r+0x986>
 800646e:	9b04      	ldr	r3, [sp, #16]
 8006470:	3301      	adds	r3, #1
 8006472:	9304      	str	r3, [sp, #16]
 8006474:	2331      	movs	r3, #49	@ 0x31
 8006476:	703b      	strb	r3, [r7, #0]
 8006478:	e5b3      	b.n	8005fe2 <_dtoa_r+0x5b2>
 800647a:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800647c:	4f16      	ldr	r7, [pc, #88]	@ (80064d8 <_dtoa_r+0xaa8>)
 800647e:	b11b      	cbz	r3, 8006488 <_dtoa_r+0xa58>
 8006480:	f107 0308 	add.w	r3, r7, #8
 8006484:	9a1d      	ldr	r2, [sp, #116]	@ 0x74
 8006486:	6013      	str	r3, [r2, #0]
 8006488:	4638      	mov	r0, r7
 800648a:	b011      	add	sp, #68	@ 0x44
 800648c:	ecbd 8b02 	vpop	{d8}
 8006490:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006494:	9b07      	ldr	r3, [sp, #28]
 8006496:	2b01      	cmp	r3, #1
 8006498:	f77f ae36 	ble.w	8006108 <_dtoa_r+0x6d8>
 800649c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800649e:	930b      	str	r3, [sp, #44]	@ 0x2c
 80064a0:	2001      	movs	r0, #1
 80064a2:	e656      	b.n	8006152 <_dtoa_r+0x722>
 80064a4:	f1bb 0f00 	cmp.w	fp, #0
 80064a8:	f77f aed7 	ble.w	800625a <_dtoa_r+0x82a>
 80064ac:	463e      	mov	r6, r7
 80064ae:	9801      	ldr	r0, [sp, #4]
 80064b0:	4621      	mov	r1, r4
 80064b2:	f7ff fa32 	bl	800591a <quorem>
 80064b6:	f100 0a30 	add.w	sl, r0, #48	@ 0x30
 80064ba:	f806 ab01 	strb.w	sl, [r6], #1
 80064be:	1bf2      	subs	r2, r6, r7
 80064c0:	4593      	cmp	fp, r2
 80064c2:	ddb4      	ble.n	800642e <_dtoa_r+0x9fe>
 80064c4:	9901      	ldr	r1, [sp, #4]
 80064c6:	2300      	movs	r3, #0
 80064c8:	220a      	movs	r2, #10
 80064ca:	4648      	mov	r0, r9
 80064cc:	f000 f968 	bl	80067a0 <__multadd>
 80064d0:	9001      	str	r0, [sp, #4]
 80064d2:	e7ec      	b.n	80064ae <_dtoa_r+0xa7e>
 80064d4:	080079d8 	.word	0x080079d8
 80064d8:	0800795c 	.word	0x0800795c

080064dc <_free_r>:
 80064dc:	b538      	push	{r3, r4, r5, lr}
 80064de:	4605      	mov	r5, r0
 80064e0:	2900      	cmp	r1, #0
 80064e2:	d041      	beq.n	8006568 <_free_r+0x8c>
 80064e4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064e8:	1f0c      	subs	r4, r1, #4
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	bfb8      	it	lt
 80064ee:	18e4      	addlt	r4, r4, r3
 80064f0:	f000 f8e8 	bl	80066c4 <__malloc_lock>
 80064f4:	4a1d      	ldr	r2, [pc, #116]	@ (800656c <_free_r+0x90>)
 80064f6:	6813      	ldr	r3, [r2, #0]
 80064f8:	b933      	cbnz	r3, 8006508 <_free_r+0x2c>
 80064fa:	6063      	str	r3, [r4, #4]
 80064fc:	6014      	str	r4, [r2, #0]
 80064fe:	4628      	mov	r0, r5
 8006500:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006504:	f000 b8e4 	b.w	80066d0 <__malloc_unlock>
 8006508:	42a3      	cmp	r3, r4
 800650a:	d908      	bls.n	800651e <_free_r+0x42>
 800650c:	6820      	ldr	r0, [r4, #0]
 800650e:	1821      	adds	r1, r4, r0
 8006510:	428b      	cmp	r3, r1
 8006512:	bf01      	itttt	eq
 8006514:	6819      	ldreq	r1, [r3, #0]
 8006516:	685b      	ldreq	r3, [r3, #4]
 8006518:	1809      	addeq	r1, r1, r0
 800651a:	6021      	streq	r1, [r4, #0]
 800651c:	e7ed      	b.n	80064fa <_free_r+0x1e>
 800651e:	461a      	mov	r2, r3
 8006520:	685b      	ldr	r3, [r3, #4]
 8006522:	b10b      	cbz	r3, 8006528 <_free_r+0x4c>
 8006524:	42a3      	cmp	r3, r4
 8006526:	d9fa      	bls.n	800651e <_free_r+0x42>
 8006528:	6811      	ldr	r1, [r2, #0]
 800652a:	1850      	adds	r0, r2, r1
 800652c:	42a0      	cmp	r0, r4
 800652e:	d10b      	bne.n	8006548 <_free_r+0x6c>
 8006530:	6820      	ldr	r0, [r4, #0]
 8006532:	4401      	add	r1, r0
 8006534:	1850      	adds	r0, r2, r1
 8006536:	4283      	cmp	r3, r0
 8006538:	6011      	str	r1, [r2, #0]
 800653a:	d1e0      	bne.n	80064fe <_free_r+0x22>
 800653c:	6818      	ldr	r0, [r3, #0]
 800653e:	685b      	ldr	r3, [r3, #4]
 8006540:	6053      	str	r3, [r2, #4]
 8006542:	4408      	add	r0, r1
 8006544:	6010      	str	r0, [r2, #0]
 8006546:	e7da      	b.n	80064fe <_free_r+0x22>
 8006548:	d902      	bls.n	8006550 <_free_r+0x74>
 800654a:	230c      	movs	r3, #12
 800654c:	602b      	str	r3, [r5, #0]
 800654e:	e7d6      	b.n	80064fe <_free_r+0x22>
 8006550:	6820      	ldr	r0, [r4, #0]
 8006552:	1821      	adds	r1, r4, r0
 8006554:	428b      	cmp	r3, r1
 8006556:	bf04      	itt	eq
 8006558:	6819      	ldreq	r1, [r3, #0]
 800655a:	685b      	ldreq	r3, [r3, #4]
 800655c:	6063      	str	r3, [r4, #4]
 800655e:	bf04      	itt	eq
 8006560:	1809      	addeq	r1, r1, r0
 8006562:	6021      	streq	r1, [r4, #0]
 8006564:	6054      	str	r4, [r2, #4]
 8006566:	e7ca      	b.n	80064fe <_free_r+0x22>
 8006568:	bd38      	pop	{r3, r4, r5, pc}
 800656a:	bf00      	nop
 800656c:	2000045c 	.word	0x2000045c

08006570 <malloc>:
 8006570:	4b02      	ldr	r3, [pc, #8]	@ (800657c <malloc+0xc>)
 8006572:	4601      	mov	r1, r0
 8006574:	6818      	ldr	r0, [r3, #0]
 8006576:	f000 b825 	b.w	80065c4 <_malloc_r>
 800657a:	bf00      	nop
 800657c:	20000018 	.word	0x20000018

08006580 <sbrk_aligned>:
 8006580:	b570      	push	{r4, r5, r6, lr}
 8006582:	4e0f      	ldr	r6, [pc, #60]	@ (80065c0 <sbrk_aligned+0x40>)
 8006584:	460c      	mov	r4, r1
 8006586:	6831      	ldr	r1, [r6, #0]
 8006588:	4605      	mov	r5, r0
 800658a:	b911      	cbnz	r1, 8006592 <sbrk_aligned+0x12>
 800658c:	f000 fe46 	bl	800721c <_sbrk_r>
 8006590:	6030      	str	r0, [r6, #0]
 8006592:	4621      	mov	r1, r4
 8006594:	4628      	mov	r0, r5
 8006596:	f000 fe41 	bl	800721c <_sbrk_r>
 800659a:	1c43      	adds	r3, r0, #1
 800659c:	d103      	bne.n	80065a6 <sbrk_aligned+0x26>
 800659e:	f04f 34ff 	mov.w	r4, #4294967295
 80065a2:	4620      	mov	r0, r4
 80065a4:	bd70      	pop	{r4, r5, r6, pc}
 80065a6:	1cc4      	adds	r4, r0, #3
 80065a8:	f024 0403 	bic.w	r4, r4, #3
 80065ac:	42a0      	cmp	r0, r4
 80065ae:	d0f8      	beq.n	80065a2 <sbrk_aligned+0x22>
 80065b0:	1a21      	subs	r1, r4, r0
 80065b2:	4628      	mov	r0, r5
 80065b4:	f000 fe32 	bl	800721c <_sbrk_r>
 80065b8:	3001      	adds	r0, #1
 80065ba:	d1f2      	bne.n	80065a2 <sbrk_aligned+0x22>
 80065bc:	e7ef      	b.n	800659e <sbrk_aligned+0x1e>
 80065be:	bf00      	nop
 80065c0:	20000458 	.word	0x20000458

080065c4 <_malloc_r>:
 80065c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065c8:	1ccd      	adds	r5, r1, #3
 80065ca:	f025 0503 	bic.w	r5, r5, #3
 80065ce:	3508      	adds	r5, #8
 80065d0:	2d0c      	cmp	r5, #12
 80065d2:	bf38      	it	cc
 80065d4:	250c      	movcc	r5, #12
 80065d6:	2d00      	cmp	r5, #0
 80065d8:	4606      	mov	r6, r0
 80065da:	db01      	blt.n	80065e0 <_malloc_r+0x1c>
 80065dc:	42a9      	cmp	r1, r5
 80065de:	d904      	bls.n	80065ea <_malloc_r+0x26>
 80065e0:	230c      	movs	r3, #12
 80065e2:	6033      	str	r3, [r6, #0]
 80065e4:	2000      	movs	r0, #0
 80065e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80066c0 <_malloc_r+0xfc>
 80065ee:	f000 f869 	bl	80066c4 <__malloc_lock>
 80065f2:	f8d8 3000 	ldr.w	r3, [r8]
 80065f6:	461c      	mov	r4, r3
 80065f8:	bb44      	cbnz	r4, 800664c <_malloc_r+0x88>
 80065fa:	4629      	mov	r1, r5
 80065fc:	4630      	mov	r0, r6
 80065fe:	f7ff ffbf 	bl	8006580 <sbrk_aligned>
 8006602:	1c43      	adds	r3, r0, #1
 8006604:	4604      	mov	r4, r0
 8006606:	d158      	bne.n	80066ba <_malloc_r+0xf6>
 8006608:	f8d8 4000 	ldr.w	r4, [r8]
 800660c:	4627      	mov	r7, r4
 800660e:	2f00      	cmp	r7, #0
 8006610:	d143      	bne.n	800669a <_malloc_r+0xd6>
 8006612:	2c00      	cmp	r4, #0
 8006614:	d04b      	beq.n	80066ae <_malloc_r+0xea>
 8006616:	6823      	ldr	r3, [r4, #0]
 8006618:	4639      	mov	r1, r7
 800661a:	4630      	mov	r0, r6
 800661c:	eb04 0903 	add.w	r9, r4, r3
 8006620:	f000 fdfc 	bl	800721c <_sbrk_r>
 8006624:	4581      	cmp	r9, r0
 8006626:	d142      	bne.n	80066ae <_malloc_r+0xea>
 8006628:	6821      	ldr	r1, [r4, #0]
 800662a:	1a6d      	subs	r5, r5, r1
 800662c:	4629      	mov	r1, r5
 800662e:	4630      	mov	r0, r6
 8006630:	f7ff ffa6 	bl	8006580 <sbrk_aligned>
 8006634:	3001      	adds	r0, #1
 8006636:	d03a      	beq.n	80066ae <_malloc_r+0xea>
 8006638:	6823      	ldr	r3, [r4, #0]
 800663a:	442b      	add	r3, r5
 800663c:	6023      	str	r3, [r4, #0]
 800663e:	f8d8 3000 	ldr.w	r3, [r8]
 8006642:	685a      	ldr	r2, [r3, #4]
 8006644:	bb62      	cbnz	r2, 80066a0 <_malloc_r+0xdc>
 8006646:	f8c8 7000 	str.w	r7, [r8]
 800664a:	e00f      	b.n	800666c <_malloc_r+0xa8>
 800664c:	6822      	ldr	r2, [r4, #0]
 800664e:	1b52      	subs	r2, r2, r5
 8006650:	d420      	bmi.n	8006694 <_malloc_r+0xd0>
 8006652:	2a0b      	cmp	r2, #11
 8006654:	d917      	bls.n	8006686 <_malloc_r+0xc2>
 8006656:	1961      	adds	r1, r4, r5
 8006658:	42a3      	cmp	r3, r4
 800665a:	6025      	str	r5, [r4, #0]
 800665c:	bf18      	it	ne
 800665e:	6059      	strne	r1, [r3, #4]
 8006660:	6863      	ldr	r3, [r4, #4]
 8006662:	bf08      	it	eq
 8006664:	f8c8 1000 	streq.w	r1, [r8]
 8006668:	5162      	str	r2, [r4, r5]
 800666a:	604b      	str	r3, [r1, #4]
 800666c:	4630      	mov	r0, r6
 800666e:	f000 f82f 	bl	80066d0 <__malloc_unlock>
 8006672:	f104 000b 	add.w	r0, r4, #11
 8006676:	1d23      	adds	r3, r4, #4
 8006678:	f020 0007 	bic.w	r0, r0, #7
 800667c:	1ac2      	subs	r2, r0, r3
 800667e:	bf1c      	itt	ne
 8006680:	1a1b      	subne	r3, r3, r0
 8006682:	50a3      	strne	r3, [r4, r2]
 8006684:	e7af      	b.n	80065e6 <_malloc_r+0x22>
 8006686:	6862      	ldr	r2, [r4, #4]
 8006688:	42a3      	cmp	r3, r4
 800668a:	bf0c      	ite	eq
 800668c:	f8c8 2000 	streq.w	r2, [r8]
 8006690:	605a      	strne	r2, [r3, #4]
 8006692:	e7eb      	b.n	800666c <_malloc_r+0xa8>
 8006694:	4623      	mov	r3, r4
 8006696:	6864      	ldr	r4, [r4, #4]
 8006698:	e7ae      	b.n	80065f8 <_malloc_r+0x34>
 800669a:	463c      	mov	r4, r7
 800669c:	687f      	ldr	r7, [r7, #4]
 800669e:	e7b6      	b.n	800660e <_malloc_r+0x4a>
 80066a0:	461a      	mov	r2, r3
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	42a3      	cmp	r3, r4
 80066a6:	d1fb      	bne.n	80066a0 <_malloc_r+0xdc>
 80066a8:	2300      	movs	r3, #0
 80066aa:	6053      	str	r3, [r2, #4]
 80066ac:	e7de      	b.n	800666c <_malloc_r+0xa8>
 80066ae:	230c      	movs	r3, #12
 80066b0:	6033      	str	r3, [r6, #0]
 80066b2:	4630      	mov	r0, r6
 80066b4:	f000 f80c 	bl	80066d0 <__malloc_unlock>
 80066b8:	e794      	b.n	80065e4 <_malloc_r+0x20>
 80066ba:	6005      	str	r5, [r0, #0]
 80066bc:	e7d6      	b.n	800666c <_malloc_r+0xa8>
 80066be:	bf00      	nop
 80066c0:	2000045c 	.word	0x2000045c

080066c4 <__malloc_lock>:
 80066c4:	4801      	ldr	r0, [pc, #4]	@ (80066cc <__malloc_lock+0x8>)
 80066c6:	f7ff b926 	b.w	8005916 <__retarget_lock_acquire_recursive>
 80066ca:	bf00      	nop
 80066cc:	20000454 	.word	0x20000454

080066d0 <__malloc_unlock>:
 80066d0:	4801      	ldr	r0, [pc, #4]	@ (80066d8 <__malloc_unlock+0x8>)
 80066d2:	f7ff b921 	b.w	8005918 <__retarget_lock_release_recursive>
 80066d6:	bf00      	nop
 80066d8:	20000454 	.word	0x20000454

080066dc <_Balloc>:
 80066dc:	b570      	push	{r4, r5, r6, lr}
 80066de:	69c6      	ldr	r6, [r0, #28]
 80066e0:	4604      	mov	r4, r0
 80066e2:	460d      	mov	r5, r1
 80066e4:	b976      	cbnz	r6, 8006704 <_Balloc+0x28>
 80066e6:	2010      	movs	r0, #16
 80066e8:	f7ff ff42 	bl	8006570 <malloc>
 80066ec:	4602      	mov	r2, r0
 80066ee:	61e0      	str	r0, [r4, #28]
 80066f0:	b920      	cbnz	r0, 80066fc <_Balloc+0x20>
 80066f2:	4b18      	ldr	r3, [pc, #96]	@ (8006754 <_Balloc+0x78>)
 80066f4:	4818      	ldr	r0, [pc, #96]	@ (8006758 <_Balloc+0x7c>)
 80066f6:	216b      	movs	r1, #107	@ 0x6b
 80066f8:	f000 fdae 	bl	8007258 <__assert_func>
 80066fc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006700:	6006      	str	r6, [r0, #0]
 8006702:	60c6      	str	r6, [r0, #12]
 8006704:	69e6      	ldr	r6, [r4, #28]
 8006706:	68f3      	ldr	r3, [r6, #12]
 8006708:	b183      	cbz	r3, 800672c <_Balloc+0x50>
 800670a:	69e3      	ldr	r3, [r4, #28]
 800670c:	68db      	ldr	r3, [r3, #12]
 800670e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006712:	b9b8      	cbnz	r0, 8006744 <_Balloc+0x68>
 8006714:	2101      	movs	r1, #1
 8006716:	fa01 f605 	lsl.w	r6, r1, r5
 800671a:	1d72      	adds	r2, r6, #5
 800671c:	0092      	lsls	r2, r2, #2
 800671e:	4620      	mov	r0, r4
 8006720:	f000 fdb8 	bl	8007294 <_calloc_r>
 8006724:	b160      	cbz	r0, 8006740 <_Balloc+0x64>
 8006726:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800672a:	e00e      	b.n	800674a <_Balloc+0x6e>
 800672c:	2221      	movs	r2, #33	@ 0x21
 800672e:	2104      	movs	r1, #4
 8006730:	4620      	mov	r0, r4
 8006732:	f000 fdaf 	bl	8007294 <_calloc_r>
 8006736:	69e3      	ldr	r3, [r4, #28]
 8006738:	60f0      	str	r0, [r6, #12]
 800673a:	68db      	ldr	r3, [r3, #12]
 800673c:	2b00      	cmp	r3, #0
 800673e:	d1e4      	bne.n	800670a <_Balloc+0x2e>
 8006740:	2000      	movs	r0, #0
 8006742:	bd70      	pop	{r4, r5, r6, pc}
 8006744:	6802      	ldr	r2, [r0, #0]
 8006746:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800674a:	2300      	movs	r3, #0
 800674c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006750:	e7f7      	b.n	8006742 <_Balloc+0x66>
 8006752:	bf00      	nop
 8006754:	08007969 	.word	0x08007969
 8006758:	080079e9 	.word	0x080079e9

0800675c <_Bfree>:
 800675c:	b570      	push	{r4, r5, r6, lr}
 800675e:	69c6      	ldr	r6, [r0, #28]
 8006760:	4605      	mov	r5, r0
 8006762:	460c      	mov	r4, r1
 8006764:	b976      	cbnz	r6, 8006784 <_Bfree+0x28>
 8006766:	2010      	movs	r0, #16
 8006768:	f7ff ff02 	bl	8006570 <malloc>
 800676c:	4602      	mov	r2, r0
 800676e:	61e8      	str	r0, [r5, #28]
 8006770:	b920      	cbnz	r0, 800677c <_Bfree+0x20>
 8006772:	4b09      	ldr	r3, [pc, #36]	@ (8006798 <_Bfree+0x3c>)
 8006774:	4809      	ldr	r0, [pc, #36]	@ (800679c <_Bfree+0x40>)
 8006776:	218f      	movs	r1, #143	@ 0x8f
 8006778:	f000 fd6e 	bl	8007258 <__assert_func>
 800677c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006780:	6006      	str	r6, [r0, #0]
 8006782:	60c6      	str	r6, [r0, #12]
 8006784:	b13c      	cbz	r4, 8006796 <_Bfree+0x3a>
 8006786:	69eb      	ldr	r3, [r5, #28]
 8006788:	6862      	ldr	r2, [r4, #4]
 800678a:	68db      	ldr	r3, [r3, #12]
 800678c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006790:	6021      	str	r1, [r4, #0]
 8006792:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006796:	bd70      	pop	{r4, r5, r6, pc}
 8006798:	08007969 	.word	0x08007969
 800679c:	080079e9 	.word	0x080079e9

080067a0 <__multadd>:
 80067a0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80067a4:	690d      	ldr	r5, [r1, #16]
 80067a6:	4607      	mov	r7, r0
 80067a8:	460c      	mov	r4, r1
 80067aa:	461e      	mov	r6, r3
 80067ac:	f101 0c14 	add.w	ip, r1, #20
 80067b0:	2000      	movs	r0, #0
 80067b2:	f8dc 3000 	ldr.w	r3, [ip]
 80067b6:	b299      	uxth	r1, r3
 80067b8:	fb02 6101 	mla	r1, r2, r1, r6
 80067bc:	0c1e      	lsrs	r6, r3, #16
 80067be:	0c0b      	lsrs	r3, r1, #16
 80067c0:	fb02 3306 	mla	r3, r2, r6, r3
 80067c4:	b289      	uxth	r1, r1
 80067c6:	3001      	adds	r0, #1
 80067c8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80067cc:	4285      	cmp	r5, r0
 80067ce:	f84c 1b04 	str.w	r1, [ip], #4
 80067d2:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80067d6:	dcec      	bgt.n	80067b2 <__multadd+0x12>
 80067d8:	b30e      	cbz	r6, 800681e <__multadd+0x7e>
 80067da:	68a3      	ldr	r3, [r4, #8]
 80067dc:	42ab      	cmp	r3, r5
 80067de:	dc19      	bgt.n	8006814 <__multadd+0x74>
 80067e0:	6861      	ldr	r1, [r4, #4]
 80067e2:	4638      	mov	r0, r7
 80067e4:	3101      	adds	r1, #1
 80067e6:	f7ff ff79 	bl	80066dc <_Balloc>
 80067ea:	4680      	mov	r8, r0
 80067ec:	b928      	cbnz	r0, 80067fa <__multadd+0x5a>
 80067ee:	4602      	mov	r2, r0
 80067f0:	4b0c      	ldr	r3, [pc, #48]	@ (8006824 <__multadd+0x84>)
 80067f2:	480d      	ldr	r0, [pc, #52]	@ (8006828 <__multadd+0x88>)
 80067f4:	21ba      	movs	r1, #186	@ 0xba
 80067f6:	f000 fd2f 	bl	8007258 <__assert_func>
 80067fa:	6922      	ldr	r2, [r4, #16]
 80067fc:	3202      	adds	r2, #2
 80067fe:	f104 010c 	add.w	r1, r4, #12
 8006802:	0092      	lsls	r2, r2, #2
 8006804:	300c      	adds	r0, #12
 8006806:	f000 fd19 	bl	800723c <memcpy>
 800680a:	4621      	mov	r1, r4
 800680c:	4638      	mov	r0, r7
 800680e:	f7ff ffa5 	bl	800675c <_Bfree>
 8006812:	4644      	mov	r4, r8
 8006814:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006818:	3501      	adds	r5, #1
 800681a:	615e      	str	r6, [r3, #20]
 800681c:	6125      	str	r5, [r4, #16]
 800681e:	4620      	mov	r0, r4
 8006820:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006824:	080079d8 	.word	0x080079d8
 8006828:	080079e9 	.word	0x080079e9

0800682c <__hi0bits>:
 800682c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006830:	4603      	mov	r3, r0
 8006832:	bf36      	itet	cc
 8006834:	0403      	lslcc	r3, r0, #16
 8006836:	2000      	movcs	r0, #0
 8006838:	2010      	movcc	r0, #16
 800683a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800683e:	bf3c      	itt	cc
 8006840:	021b      	lslcc	r3, r3, #8
 8006842:	3008      	addcc	r0, #8
 8006844:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006848:	bf3c      	itt	cc
 800684a:	011b      	lslcc	r3, r3, #4
 800684c:	3004      	addcc	r0, #4
 800684e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006852:	bf3c      	itt	cc
 8006854:	009b      	lslcc	r3, r3, #2
 8006856:	3002      	addcc	r0, #2
 8006858:	2b00      	cmp	r3, #0
 800685a:	db05      	blt.n	8006868 <__hi0bits+0x3c>
 800685c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006860:	f100 0001 	add.w	r0, r0, #1
 8006864:	bf08      	it	eq
 8006866:	2020      	moveq	r0, #32
 8006868:	4770      	bx	lr

0800686a <__lo0bits>:
 800686a:	6803      	ldr	r3, [r0, #0]
 800686c:	4602      	mov	r2, r0
 800686e:	f013 0007 	ands.w	r0, r3, #7
 8006872:	d00b      	beq.n	800688c <__lo0bits+0x22>
 8006874:	07d9      	lsls	r1, r3, #31
 8006876:	d421      	bmi.n	80068bc <__lo0bits+0x52>
 8006878:	0798      	lsls	r0, r3, #30
 800687a:	bf49      	itett	mi
 800687c:	085b      	lsrmi	r3, r3, #1
 800687e:	089b      	lsrpl	r3, r3, #2
 8006880:	2001      	movmi	r0, #1
 8006882:	6013      	strmi	r3, [r2, #0]
 8006884:	bf5c      	itt	pl
 8006886:	6013      	strpl	r3, [r2, #0]
 8006888:	2002      	movpl	r0, #2
 800688a:	4770      	bx	lr
 800688c:	b299      	uxth	r1, r3
 800688e:	b909      	cbnz	r1, 8006894 <__lo0bits+0x2a>
 8006890:	0c1b      	lsrs	r3, r3, #16
 8006892:	2010      	movs	r0, #16
 8006894:	b2d9      	uxtb	r1, r3
 8006896:	b909      	cbnz	r1, 800689c <__lo0bits+0x32>
 8006898:	3008      	adds	r0, #8
 800689a:	0a1b      	lsrs	r3, r3, #8
 800689c:	0719      	lsls	r1, r3, #28
 800689e:	bf04      	itt	eq
 80068a0:	091b      	lsreq	r3, r3, #4
 80068a2:	3004      	addeq	r0, #4
 80068a4:	0799      	lsls	r1, r3, #30
 80068a6:	bf04      	itt	eq
 80068a8:	089b      	lsreq	r3, r3, #2
 80068aa:	3002      	addeq	r0, #2
 80068ac:	07d9      	lsls	r1, r3, #31
 80068ae:	d403      	bmi.n	80068b8 <__lo0bits+0x4e>
 80068b0:	085b      	lsrs	r3, r3, #1
 80068b2:	f100 0001 	add.w	r0, r0, #1
 80068b6:	d003      	beq.n	80068c0 <__lo0bits+0x56>
 80068b8:	6013      	str	r3, [r2, #0]
 80068ba:	4770      	bx	lr
 80068bc:	2000      	movs	r0, #0
 80068be:	4770      	bx	lr
 80068c0:	2020      	movs	r0, #32
 80068c2:	4770      	bx	lr

080068c4 <__i2b>:
 80068c4:	b510      	push	{r4, lr}
 80068c6:	460c      	mov	r4, r1
 80068c8:	2101      	movs	r1, #1
 80068ca:	f7ff ff07 	bl	80066dc <_Balloc>
 80068ce:	4602      	mov	r2, r0
 80068d0:	b928      	cbnz	r0, 80068de <__i2b+0x1a>
 80068d2:	4b05      	ldr	r3, [pc, #20]	@ (80068e8 <__i2b+0x24>)
 80068d4:	4805      	ldr	r0, [pc, #20]	@ (80068ec <__i2b+0x28>)
 80068d6:	f240 1145 	movw	r1, #325	@ 0x145
 80068da:	f000 fcbd 	bl	8007258 <__assert_func>
 80068de:	2301      	movs	r3, #1
 80068e0:	6144      	str	r4, [r0, #20]
 80068e2:	6103      	str	r3, [r0, #16]
 80068e4:	bd10      	pop	{r4, pc}
 80068e6:	bf00      	nop
 80068e8:	080079d8 	.word	0x080079d8
 80068ec:	080079e9 	.word	0x080079e9

080068f0 <__multiply>:
 80068f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80068f4:	4614      	mov	r4, r2
 80068f6:	690a      	ldr	r2, [r1, #16]
 80068f8:	6923      	ldr	r3, [r4, #16]
 80068fa:	429a      	cmp	r2, r3
 80068fc:	bfa8      	it	ge
 80068fe:	4623      	movge	r3, r4
 8006900:	460f      	mov	r7, r1
 8006902:	bfa4      	itt	ge
 8006904:	460c      	movge	r4, r1
 8006906:	461f      	movge	r7, r3
 8006908:	f8d4 a010 	ldr.w	sl, [r4, #16]
 800690c:	f8d7 9010 	ldr.w	r9, [r7, #16]
 8006910:	68a3      	ldr	r3, [r4, #8]
 8006912:	6861      	ldr	r1, [r4, #4]
 8006914:	eb0a 0609 	add.w	r6, sl, r9
 8006918:	42b3      	cmp	r3, r6
 800691a:	b085      	sub	sp, #20
 800691c:	bfb8      	it	lt
 800691e:	3101      	addlt	r1, #1
 8006920:	f7ff fedc 	bl	80066dc <_Balloc>
 8006924:	b930      	cbnz	r0, 8006934 <__multiply+0x44>
 8006926:	4602      	mov	r2, r0
 8006928:	4b44      	ldr	r3, [pc, #272]	@ (8006a3c <__multiply+0x14c>)
 800692a:	4845      	ldr	r0, [pc, #276]	@ (8006a40 <__multiply+0x150>)
 800692c:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006930:	f000 fc92 	bl	8007258 <__assert_func>
 8006934:	f100 0514 	add.w	r5, r0, #20
 8006938:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800693c:	462b      	mov	r3, r5
 800693e:	2200      	movs	r2, #0
 8006940:	4543      	cmp	r3, r8
 8006942:	d321      	bcc.n	8006988 <__multiply+0x98>
 8006944:	f107 0114 	add.w	r1, r7, #20
 8006948:	f104 0214 	add.w	r2, r4, #20
 800694c:	eb02 028a 	add.w	r2, r2, sl, lsl #2
 8006950:	eb01 0389 	add.w	r3, r1, r9, lsl #2
 8006954:	9302      	str	r3, [sp, #8]
 8006956:	1b13      	subs	r3, r2, r4
 8006958:	3b15      	subs	r3, #21
 800695a:	f023 0303 	bic.w	r3, r3, #3
 800695e:	3304      	adds	r3, #4
 8006960:	f104 0715 	add.w	r7, r4, #21
 8006964:	42ba      	cmp	r2, r7
 8006966:	bf38      	it	cc
 8006968:	2304      	movcc	r3, #4
 800696a:	9301      	str	r3, [sp, #4]
 800696c:	9b02      	ldr	r3, [sp, #8]
 800696e:	9103      	str	r1, [sp, #12]
 8006970:	428b      	cmp	r3, r1
 8006972:	d80c      	bhi.n	800698e <__multiply+0x9e>
 8006974:	2e00      	cmp	r6, #0
 8006976:	dd03      	ble.n	8006980 <__multiply+0x90>
 8006978:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800697c:	2b00      	cmp	r3, #0
 800697e:	d05b      	beq.n	8006a38 <__multiply+0x148>
 8006980:	6106      	str	r6, [r0, #16]
 8006982:	b005      	add	sp, #20
 8006984:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006988:	f843 2b04 	str.w	r2, [r3], #4
 800698c:	e7d8      	b.n	8006940 <__multiply+0x50>
 800698e:	f8b1 a000 	ldrh.w	sl, [r1]
 8006992:	f1ba 0f00 	cmp.w	sl, #0
 8006996:	d024      	beq.n	80069e2 <__multiply+0xf2>
 8006998:	f104 0e14 	add.w	lr, r4, #20
 800699c:	46a9      	mov	r9, r5
 800699e:	f04f 0c00 	mov.w	ip, #0
 80069a2:	f85e 7b04 	ldr.w	r7, [lr], #4
 80069a6:	f8d9 3000 	ldr.w	r3, [r9]
 80069aa:	fa1f fb87 	uxth.w	fp, r7
 80069ae:	b29b      	uxth	r3, r3
 80069b0:	fb0a 330b 	mla	r3, sl, fp, r3
 80069b4:	ea4f 4b17 	mov.w	fp, r7, lsr #16
 80069b8:	f8d9 7000 	ldr.w	r7, [r9]
 80069bc:	4463      	add	r3, ip
 80069be:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80069c2:	fb0a c70b 	mla	r7, sl, fp, ip
 80069c6:	eb07 4713 	add.w	r7, r7, r3, lsr #16
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 80069d0:	4572      	cmp	r2, lr
 80069d2:	f849 3b04 	str.w	r3, [r9], #4
 80069d6:	ea4f 4c17 	mov.w	ip, r7, lsr #16
 80069da:	d8e2      	bhi.n	80069a2 <__multiply+0xb2>
 80069dc:	9b01      	ldr	r3, [sp, #4]
 80069de:	f845 c003 	str.w	ip, [r5, r3]
 80069e2:	9b03      	ldr	r3, [sp, #12]
 80069e4:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80069e8:	3104      	adds	r1, #4
 80069ea:	f1b9 0f00 	cmp.w	r9, #0
 80069ee:	d021      	beq.n	8006a34 <__multiply+0x144>
 80069f0:	682b      	ldr	r3, [r5, #0]
 80069f2:	f104 0c14 	add.w	ip, r4, #20
 80069f6:	46ae      	mov	lr, r5
 80069f8:	f04f 0a00 	mov.w	sl, #0
 80069fc:	f8bc b000 	ldrh.w	fp, [ip]
 8006a00:	f8be 7002 	ldrh.w	r7, [lr, #2]
 8006a04:	fb09 770b 	mla	r7, r9, fp, r7
 8006a08:	4457      	add	r7, sl
 8006a0a:	b29b      	uxth	r3, r3
 8006a0c:	ea43 4307 	orr.w	r3, r3, r7, lsl #16
 8006a10:	f84e 3b04 	str.w	r3, [lr], #4
 8006a14:	f85c 3b04 	ldr.w	r3, [ip], #4
 8006a18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a1c:	f8be 3000 	ldrh.w	r3, [lr]
 8006a20:	fb09 330a 	mla	r3, r9, sl, r3
 8006a24:	eb03 4317 	add.w	r3, r3, r7, lsr #16
 8006a28:	4562      	cmp	r2, ip
 8006a2a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006a2e:	d8e5      	bhi.n	80069fc <__multiply+0x10c>
 8006a30:	9f01      	ldr	r7, [sp, #4]
 8006a32:	51eb      	str	r3, [r5, r7]
 8006a34:	3504      	adds	r5, #4
 8006a36:	e799      	b.n	800696c <__multiply+0x7c>
 8006a38:	3e01      	subs	r6, #1
 8006a3a:	e79b      	b.n	8006974 <__multiply+0x84>
 8006a3c:	080079d8 	.word	0x080079d8
 8006a40:	080079e9 	.word	0x080079e9

08006a44 <__pow5mult>:
 8006a44:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006a48:	4615      	mov	r5, r2
 8006a4a:	f012 0203 	ands.w	r2, r2, #3
 8006a4e:	4607      	mov	r7, r0
 8006a50:	460e      	mov	r6, r1
 8006a52:	d007      	beq.n	8006a64 <__pow5mult+0x20>
 8006a54:	4c25      	ldr	r4, [pc, #148]	@ (8006aec <__pow5mult+0xa8>)
 8006a56:	3a01      	subs	r2, #1
 8006a58:	2300      	movs	r3, #0
 8006a5a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006a5e:	f7ff fe9f 	bl	80067a0 <__multadd>
 8006a62:	4606      	mov	r6, r0
 8006a64:	10ad      	asrs	r5, r5, #2
 8006a66:	d03d      	beq.n	8006ae4 <__pow5mult+0xa0>
 8006a68:	69fc      	ldr	r4, [r7, #28]
 8006a6a:	b97c      	cbnz	r4, 8006a8c <__pow5mult+0x48>
 8006a6c:	2010      	movs	r0, #16
 8006a6e:	f7ff fd7f 	bl	8006570 <malloc>
 8006a72:	4602      	mov	r2, r0
 8006a74:	61f8      	str	r0, [r7, #28]
 8006a76:	b928      	cbnz	r0, 8006a84 <__pow5mult+0x40>
 8006a78:	4b1d      	ldr	r3, [pc, #116]	@ (8006af0 <__pow5mult+0xac>)
 8006a7a:	481e      	ldr	r0, [pc, #120]	@ (8006af4 <__pow5mult+0xb0>)
 8006a7c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006a80:	f000 fbea 	bl	8007258 <__assert_func>
 8006a84:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006a88:	6004      	str	r4, [r0, #0]
 8006a8a:	60c4      	str	r4, [r0, #12]
 8006a8c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006a90:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006a94:	b94c      	cbnz	r4, 8006aaa <__pow5mult+0x66>
 8006a96:	f240 2171 	movw	r1, #625	@ 0x271
 8006a9a:	4638      	mov	r0, r7
 8006a9c:	f7ff ff12 	bl	80068c4 <__i2b>
 8006aa0:	2300      	movs	r3, #0
 8006aa2:	f8c8 0008 	str.w	r0, [r8, #8]
 8006aa6:	4604      	mov	r4, r0
 8006aa8:	6003      	str	r3, [r0, #0]
 8006aaa:	f04f 0900 	mov.w	r9, #0
 8006aae:	07eb      	lsls	r3, r5, #31
 8006ab0:	d50a      	bpl.n	8006ac8 <__pow5mult+0x84>
 8006ab2:	4631      	mov	r1, r6
 8006ab4:	4622      	mov	r2, r4
 8006ab6:	4638      	mov	r0, r7
 8006ab8:	f7ff ff1a 	bl	80068f0 <__multiply>
 8006abc:	4631      	mov	r1, r6
 8006abe:	4680      	mov	r8, r0
 8006ac0:	4638      	mov	r0, r7
 8006ac2:	f7ff fe4b 	bl	800675c <_Bfree>
 8006ac6:	4646      	mov	r6, r8
 8006ac8:	106d      	asrs	r5, r5, #1
 8006aca:	d00b      	beq.n	8006ae4 <__pow5mult+0xa0>
 8006acc:	6820      	ldr	r0, [r4, #0]
 8006ace:	b938      	cbnz	r0, 8006ae0 <__pow5mult+0x9c>
 8006ad0:	4622      	mov	r2, r4
 8006ad2:	4621      	mov	r1, r4
 8006ad4:	4638      	mov	r0, r7
 8006ad6:	f7ff ff0b 	bl	80068f0 <__multiply>
 8006ada:	6020      	str	r0, [r4, #0]
 8006adc:	f8c0 9000 	str.w	r9, [r0]
 8006ae0:	4604      	mov	r4, r0
 8006ae2:	e7e4      	b.n	8006aae <__pow5mult+0x6a>
 8006ae4:	4630      	mov	r0, r6
 8006ae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aea:	bf00      	nop
 8006aec:	08007a44 	.word	0x08007a44
 8006af0:	08007969 	.word	0x08007969
 8006af4:	080079e9 	.word	0x080079e9

08006af8 <__lshift>:
 8006af8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006afc:	460c      	mov	r4, r1
 8006afe:	6849      	ldr	r1, [r1, #4]
 8006b00:	6923      	ldr	r3, [r4, #16]
 8006b02:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006b06:	68a3      	ldr	r3, [r4, #8]
 8006b08:	4607      	mov	r7, r0
 8006b0a:	4691      	mov	r9, r2
 8006b0c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006b10:	f108 0601 	add.w	r6, r8, #1
 8006b14:	42b3      	cmp	r3, r6
 8006b16:	db0b      	blt.n	8006b30 <__lshift+0x38>
 8006b18:	4638      	mov	r0, r7
 8006b1a:	f7ff fddf 	bl	80066dc <_Balloc>
 8006b1e:	4605      	mov	r5, r0
 8006b20:	b948      	cbnz	r0, 8006b36 <__lshift+0x3e>
 8006b22:	4602      	mov	r2, r0
 8006b24:	4b28      	ldr	r3, [pc, #160]	@ (8006bc8 <__lshift+0xd0>)
 8006b26:	4829      	ldr	r0, [pc, #164]	@ (8006bcc <__lshift+0xd4>)
 8006b28:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8006b2c:	f000 fb94 	bl	8007258 <__assert_func>
 8006b30:	3101      	adds	r1, #1
 8006b32:	005b      	lsls	r3, r3, #1
 8006b34:	e7ee      	b.n	8006b14 <__lshift+0x1c>
 8006b36:	2300      	movs	r3, #0
 8006b38:	f100 0114 	add.w	r1, r0, #20
 8006b3c:	f100 0210 	add.w	r2, r0, #16
 8006b40:	4618      	mov	r0, r3
 8006b42:	4553      	cmp	r3, sl
 8006b44:	db33      	blt.n	8006bae <__lshift+0xb6>
 8006b46:	6920      	ldr	r0, [r4, #16]
 8006b48:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006b4c:	f104 0314 	add.w	r3, r4, #20
 8006b50:	f019 091f 	ands.w	r9, r9, #31
 8006b54:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006b58:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8006b5c:	d02b      	beq.n	8006bb6 <__lshift+0xbe>
 8006b5e:	f1c9 0e20 	rsb	lr, r9, #32
 8006b62:	468a      	mov	sl, r1
 8006b64:	2200      	movs	r2, #0
 8006b66:	6818      	ldr	r0, [r3, #0]
 8006b68:	fa00 f009 	lsl.w	r0, r0, r9
 8006b6c:	4310      	orrs	r0, r2
 8006b6e:	f84a 0b04 	str.w	r0, [sl], #4
 8006b72:	f853 2b04 	ldr.w	r2, [r3], #4
 8006b76:	459c      	cmp	ip, r3
 8006b78:	fa22 f20e 	lsr.w	r2, r2, lr
 8006b7c:	d8f3      	bhi.n	8006b66 <__lshift+0x6e>
 8006b7e:	ebac 0304 	sub.w	r3, ip, r4
 8006b82:	3b15      	subs	r3, #21
 8006b84:	f023 0303 	bic.w	r3, r3, #3
 8006b88:	3304      	adds	r3, #4
 8006b8a:	f104 0015 	add.w	r0, r4, #21
 8006b8e:	4584      	cmp	ip, r0
 8006b90:	bf38      	it	cc
 8006b92:	2304      	movcc	r3, #4
 8006b94:	50ca      	str	r2, [r1, r3]
 8006b96:	b10a      	cbz	r2, 8006b9c <__lshift+0xa4>
 8006b98:	f108 0602 	add.w	r6, r8, #2
 8006b9c:	3e01      	subs	r6, #1
 8006b9e:	4638      	mov	r0, r7
 8006ba0:	612e      	str	r6, [r5, #16]
 8006ba2:	4621      	mov	r1, r4
 8006ba4:	f7ff fdda 	bl	800675c <_Bfree>
 8006ba8:	4628      	mov	r0, r5
 8006baa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006bae:	f842 0f04 	str.w	r0, [r2, #4]!
 8006bb2:	3301      	adds	r3, #1
 8006bb4:	e7c5      	b.n	8006b42 <__lshift+0x4a>
 8006bb6:	3904      	subs	r1, #4
 8006bb8:	f853 2b04 	ldr.w	r2, [r3], #4
 8006bbc:	f841 2f04 	str.w	r2, [r1, #4]!
 8006bc0:	459c      	cmp	ip, r3
 8006bc2:	d8f9      	bhi.n	8006bb8 <__lshift+0xc0>
 8006bc4:	e7ea      	b.n	8006b9c <__lshift+0xa4>
 8006bc6:	bf00      	nop
 8006bc8:	080079d8 	.word	0x080079d8
 8006bcc:	080079e9 	.word	0x080079e9

08006bd0 <__mcmp>:
 8006bd0:	690a      	ldr	r2, [r1, #16]
 8006bd2:	4603      	mov	r3, r0
 8006bd4:	6900      	ldr	r0, [r0, #16]
 8006bd6:	1a80      	subs	r0, r0, r2
 8006bd8:	b530      	push	{r4, r5, lr}
 8006bda:	d10e      	bne.n	8006bfa <__mcmp+0x2a>
 8006bdc:	3314      	adds	r3, #20
 8006bde:	3114      	adds	r1, #20
 8006be0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8006be4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8006be8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8006bec:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8006bf0:	4295      	cmp	r5, r2
 8006bf2:	d003      	beq.n	8006bfc <__mcmp+0x2c>
 8006bf4:	d205      	bcs.n	8006c02 <__mcmp+0x32>
 8006bf6:	f04f 30ff 	mov.w	r0, #4294967295
 8006bfa:	bd30      	pop	{r4, r5, pc}
 8006bfc:	42a3      	cmp	r3, r4
 8006bfe:	d3f3      	bcc.n	8006be8 <__mcmp+0x18>
 8006c00:	e7fb      	b.n	8006bfa <__mcmp+0x2a>
 8006c02:	2001      	movs	r0, #1
 8006c04:	e7f9      	b.n	8006bfa <__mcmp+0x2a>
	...

08006c08 <__mdiff>:
 8006c08:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c0c:	4689      	mov	r9, r1
 8006c0e:	4606      	mov	r6, r0
 8006c10:	4611      	mov	r1, r2
 8006c12:	4648      	mov	r0, r9
 8006c14:	4614      	mov	r4, r2
 8006c16:	f7ff ffdb 	bl	8006bd0 <__mcmp>
 8006c1a:	1e05      	subs	r5, r0, #0
 8006c1c:	d112      	bne.n	8006c44 <__mdiff+0x3c>
 8006c1e:	4629      	mov	r1, r5
 8006c20:	4630      	mov	r0, r6
 8006c22:	f7ff fd5b 	bl	80066dc <_Balloc>
 8006c26:	4602      	mov	r2, r0
 8006c28:	b928      	cbnz	r0, 8006c36 <__mdiff+0x2e>
 8006c2a:	4b3f      	ldr	r3, [pc, #252]	@ (8006d28 <__mdiff+0x120>)
 8006c2c:	f240 2137 	movw	r1, #567	@ 0x237
 8006c30:	483e      	ldr	r0, [pc, #248]	@ (8006d2c <__mdiff+0x124>)
 8006c32:	f000 fb11 	bl	8007258 <__assert_func>
 8006c36:	2301      	movs	r3, #1
 8006c38:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006c3c:	4610      	mov	r0, r2
 8006c3e:	b003      	add	sp, #12
 8006c40:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006c44:	bfbc      	itt	lt
 8006c46:	464b      	movlt	r3, r9
 8006c48:	46a1      	movlt	r9, r4
 8006c4a:	4630      	mov	r0, r6
 8006c4c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8006c50:	bfba      	itte	lt
 8006c52:	461c      	movlt	r4, r3
 8006c54:	2501      	movlt	r5, #1
 8006c56:	2500      	movge	r5, #0
 8006c58:	f7ff fd40 	bl	80066dc <_Balloc>
 8006c5c:	4602      	mov	r2, r0
 8006c5e:	b918      	cbnz	r0, 8006c68 <__mdiff+0x60>
 8006c60:	4b31      	ldr	r3, [pc, #196]	@ (8006d28 <__mdiff+0x120>)
 8006c62:	f240 2145 	movw	r1, #581	@ 0x245
 8006c66:	e7e3      	b.n	8006c30 <__mdiff+0x28>
 8006c68:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8006c6c:	6926      	ldr	r6, [r4, #16]
 8006c6e:	60c5      	str	r5, [r0, #12]
 8006c70:	f109 0310 	add.w	r3, r9, #16
 8006c74:	f109 0514 	add.w	r5, r9, #20
 8006c78:	f104 0e14 	add.w	lr, r4, #20
 8006c7c:	f100 0b14 	add.w	fp, r0, #20
 8006c80:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8006c84:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8006c88:	9301      	str	r3, [sp, #4]
 8006c8a:	46d9      	mov	r9, fp
 8006c8c:	f04f 0c00 	mov.w	ip, #0
 8006c90:	9b01      	ldr	r3, [sp, #4]
 8006c92:	f85e 0b04 	ldr.w	r0, [lr], #4
 8006c96:	f853 af04 	ldr.w	sl, [r3, #4]!
 8006c9a:	9301      	str	r3, [sp, #4]
 8006c9c:	fa1f f38a 	uxth.w	r3, sl
 8006ca0:	4619      	mov	r1, r3
 8006ca2:	b283      	uxth	r3, r0
 8006ca4:	1acb      	subs	r3, r1, r3
 8006ca6:	0c00      	lsrs	r0, r0, #16
 8006ca8:	4463      	add	r3, ip
 8006caa:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8006cae:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8006cb2:	b29b      	uxth	r3, r3
 8006cb4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8006cb8:	4576      	cmp	r6, lr
 8006cba:	f849 3b04 	str.w	r3, [r9], #4
 8006cbe:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006cc2:	d8e5      	bhi.n	8006c90 <__mdiff+0x88>
 8006cc4:	1b33      	subs	r3, r6, r4
 8006cc6:	3b15      	subs	r3, #21
 8006cc8:	f023 0303 	bic.w	r3, r3, #3
 8006ccc:	3415      	adds	r4, #21
 8006cce:	3304      	adds	r3, #4
 8006cd0:	42a6      	cmp	r6, r4
 8006cd2:	bf38      	it	cc
 8006cd4:	2304      	movcc	r3, #4
 8006cd6:	441d      	add	r5, r3
 8006cd8:	445b      	add	r3, fp
 8006cda:	461e      	mov	r6, r3
 8006cdc:	462c      	mov	r4, r5
 8006cde:	4544      	cmp	r4, r8
 8006ce0:	d30e      	bcc.n	8006d00 <__mdiff+0xf8>
 8006ce2:	f108 0103 	add.w	r1, r8, #3
 8006ce6:	1b49      	subs	r1, r1, r5
 8006ce8:	f021 0103 	bic.w	r1, r1, #3
 8006cec:	3d03      	subs	r5, #3
 8006cee:	45a8      	cmp	r8, r5
 8006cf0:	bf38      	it	cc
 8006cf2:	2100      	movcc	r1, #0
 8006cf4:	440b      	add	r3, r1
 8006cf6:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8006cfa:	b191      	cbz	r1, 8006d22 <__mdiff+0x11a>
 8006cfc:	6117      	str	r7, [r2, #16]
 8006cfe:	e79d      	b.n	8006c3c <__mdiff+0x34>
 8006d00:	f854 1b04 	ldr.w	r1, [r4], #4
 8006d04:	46e6      	mov	lr, ip
 8006d06:	0c08      	lsrs	r0, r1, #16
 8006d08:	fa1c fc81 	uxtah	ip, ip, r1
 8006d0c:	4471      	add	r1, lr
 8006d0e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8006d12:	b289      	uxth	r1, r1
 8006d14:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8006d18:	f846 1b04 	str.w	r1, [r6], #4
 8006d1c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8006d20:	e7dd      	b.n	8006cde <__mdiff+0xd6>
 8006d22:	3f01      	subs	r7, #1
 8006d24:	e7e7      	b.n	8006cf6 <__mdiff+0xee>
 8006d26:	bf00      	nop
 8006d28:	080079d8 	.word	0x080079d8
 8006d2c:	080079e9 	.word	0x080079e9

08006d30 <__d2b>:
 8006d30:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8006d34:	460f      	mov	r7, r1
 8006d36:	2101      	movs	r1, #1
 8006d38:	ec59 8b10 	vmov	r8, r9, d0
 8006d3c:	4616      	mov	r6, r2
 8006d3e:	f7ff fccd 	bl	80066dc <_Balloc>
 8006d42:	4604      	mov	r4, r0
 8006d44:	b930      	cbnz	r0, 8006d54 <__d2b+0x24>
 8006d46:	4602      	mov	r2, r0
 8006d48:	4b23      	ldr	r3, [pc, #140]	@ (8006dd8 <__d2b+0xa8>)
 8006d4a:	4824      	ldr	r0, [pc, #144]	@ (8006ddc <__d2b+0xac>)
 8006d4c:	f240 310f 	movw	r1, #783	@ 0x30f
 8006d50:	f000 fa82 	bl	8007258 <__assert_func>
 8006d54:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8006d58:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8006d5c:	b10d      	cbz	r5, 8006d62 <__d2b+0x32>
 8006d5e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006d62:	9301      	str	r3, [sp, #4]
 8006d64:	f1b8 0300 	subs.w	r3, r8, #0
 8006d68:	d023      	beq.n	8006db2 <__d2b+0x82>
 8006d6a:	4668      	mov	r0, sp
 8006d6c:	9300      	str	r3, [sp, #0]
 8006d6e:	f7ff fd7c 	bl	800686a <__lo0bits>
 8006d72:	e9dd 1200 	ldrd	r1, r2, [sp]
 8006d76:	b1d0      	cbz	r0, 8006dae <__d2b+0x7e>
 8006d78:	f1c0 0320 	rsb	r3, r0, #32
 8006d7c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d80:	430b      	orrs	r3, r1
 8006d82:	40c2      	lsrs	r2, r0
 8006d84:	6163      	str	r3, [r4, #20]
 8006d86:	9201      	str	r2, [sp, #4]
 8006d88:	9b01      	ldr	r3, [sp, #4]
 8006d8a:	61a3      	str	r3, [r4, #24]
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	bf0c      	ite	eq
 8006d90:	2201      	moveq	r2, #1
 8006d92:	2202      	movne	r2, #2
 8006d94:	6122      	str	r2, [r4, #16]
 8006d96:	b1a5      	cbz	r5, 8006dc2 <__d2b+0x92>
 8006d98:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8006d9c:	4405      	add	r5, r0
 8006d9e:	603d      	str	r5, [r7, #0]
 8006da0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8006da4:	6030      	str	r0, [r6, #0]
 8006da6:	4620      	mov	r0, r4
 8006da8:	b003      	add	sp, #12
 8006daa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006dae:	6161      	str	r1, [r4, #20]
 8006db0:	e7ea      	b.n	8006d88 <__d2b+0x58>
 8006db2:	a801      	add	r0, sp, #4
 8006db4:	f7ff fd59 	bl	800686a <__lo0bits>
 8006db8:	9b01      	ldr	r3, [sp, #4]
 8006dba:	6163      	str	r3, [r4, #20]
 8006dbc:	3020      	adds	r0, #32
 8006dbe:	2201      	movs	r2, #1
 8006dc0:	e7e8      	b.n	8006d94 <__d2b+0x64>
 8006dc2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006dc6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8006dca:	6038      	str	r0, [r7, #0]
 8006dcc:	6918      	ldr	r0, [r3, #16]
 8006dce:	f7ff fd2d 	bl	800682c <__hi0bits>
 8006dd2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006dd6:	e7e5      	b.n	8006da4 <__d2b+0x74>
 8006dd8:	080079d8 	.word	0x080079d8
 8006ddc:	080079e9 	.word	0x080079e9

08006de0 <__ssputs_r>:
 8006de0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006de4:	688e      	ldr	r6, [r1, #8]
 8006de6:	461f      	mov	r7, r3
 8006de8:	42be      	cmp	r6, r7
 8006dea:	680b      	ldr	r3, [r1, #0]
 8006dec:	4682      	mov	sl, r0
 8006dee:	460c      	mov	r4, r1
 8006df0:	4690      	mov	r8, r2
 8006df2:	d82d      	bhi.n	8006e50 <__ssputs_r+0x70>
 8006df4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006df8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8006dfc:	d026      	beq.n	8006e4c <__ssputs_r+0x6c>
 8006dfe:	6965      	ldr	r5, [r4, #20]
 8006e00:	6909      	ldr	r1, [r1, #16]
 8006e02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006e06:	eba3 0901 	sub.w	r9, r3, r1
 8006e0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006e0e:	1c7b      	adds	r3, r7, #1
 8006e10:	444b      	add	r3, r9
 8006e12:	106d      	asrs	r5, r5, #1
 8006e14:	429d      	cmp	r5, r3
 8006e16:	bf38      	it	cc
 8006e18:	461d      	movcc	r5, r3
 8006e1a:	0553      	lsls	r3, r2, #21
 8006e1c:	d527      	bpl.n	8006e6e <__ssputs_r+0x8e>
 8006e1e:	4629      	mov	r1, r5
 8006e20:	f7ff fbd0 	bl	80065c4 <_malloc_r>
 8006e24:	4606      	mov	r6, r0
 8006e26:	b360      	cbz	r0, 8006e82 <__ssputs_r+0xa2>
 8006e28:	6921      	ldr	r1, [r4, #16]
 8006e2a:	464a      	mov	r2, r9
 8006e2c:	f000 fa06 	bl	800723c <memcpy>
 8006e30:	89a3      	ldrh	r3, [r4, #12]
 8006e32:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006e36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e3a:	81a3      	strh	r3, [r4, #12]
 8006e3c:	6126      	str	r6, [r4, #16]
 8006e3e:	6165      	str	r5, [r4, #20]
 8006e40:	444e      	add	r6, r9
 8006e42:	eba5 0509 	sub.w	r5, r5, r9
 8006e46:	6026      	str	r6, [r4, #0]
 8006e48:	60a5      	str	r5, [r4, #8]
 8006e4a:	463e      	mov	r6, r7
 8006e4c:	42be      	cmp	r6, r7
 8006e4e:	d900      	bls.n	8006e52 <__ssputs_r+0x72>
 8006e50:	463e      	mov	r6, r7
 8006e52:	6820      	ldr	r0, [r4, #0]
 8006e54:	4632      	mov	r2, r6
 8006e56:	4641      	mov	r1, r8
 8006e58:	f000 f9c6 	bl	80071e8 <memmove>
 8006e5c:	68a3      	ldr	r3, [r4, #8]
 8006e5e:	1b9b      	subs	r3, r3, r6
 8006e60:	60a3      	str	r3, [r4, #8]
 8006e62:	6823      	ldr	r3, [r4, #0]
 8006e64:	4433      	add	r3, r6
 8006e66:	6023      	str	r3, [r4, #0]
 8006e68:	2000      	movs	r0, #0
 8006e6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e6e:	462a      	mov	r2, r5
 8006e70:	f000 fa36 	bl	80072e0 <_realloc_r>
 8006e74:	4606      	mov	r6, r0
 8006e76:	2800      	cmp	r0, #0
 8006e78:	d1e0      	bne.n	8006e3c <__ssputs_r+0x5c>
 8006e7a:	6921      	ldr	r1, [r4, #16]
 8006e7c:	4650      	mov	r0, sl
 8006e7e:	f7ff fb2d 	bl	80064dc <_free_r>
 8006e82:	230c      	movs	r3, #12
 8006e84:	f8ca 3000 	str.w	r3, [sl]
 8006e88:	89a3      	ldrh	r3, [r4, #12]
 8006e8a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006e8e:	81a3      	strh	r3, [r4, #12]
 8006e90:	f04f 30ff 	mov.w	r0, #4294967295
 8006e94:	e7e9      	b.n	8006e6a <__ssputs_r+0x8a>
	...

08006e98 <_svfiprintf_r>:
 8006e98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e9c:	4698      	mov	r8, r3
 8006e9e:	898b      	ldrh	r3, [r1, #12]
 8006ea0:	061b      	lsls	r3, r3, #24
 8006ea2:	b09d      	sub	sp, #116	@ 0x74
 8006ea4:	4607      	mov	r7, r0
 8006ea6:	460d      	mov	r5, r1
 8006ea8:	4614      	mov	r4, r2
 8006eaa:	d510      	bpl.n	8006ece <_svfiprintf_r+0x36>
 8006eac:	690b      	ldr	r3, [r1, #16]
 8006eae:	b973      	cbnz	r3, 8006ece <_svfiprintf_r+0x36>
 8006eb0:	2140      	movs	r1, #64	@ 0x40
 8006eb2:	f7ff fb87 	bl	80065c4 <_malloc_r>
 8006eb6:	6028      	str	r0, [r5, #0]
 8006eb8:	6128      	str	r0, [r5, #16]
 8006eba:	b930      	cbnz	r0, 8006eca <_svfiprintf_r+0x32>
 8006ebc:	230c      	movs	r3, #12
 8006ebe:	603b      	str	r3, [r7, #0]
 8006ec0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ec4:	b01d      	add	sp, #116	@ 0x74
 8006ec6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006eca:	2340      	movs	r3, #64	@ 0x40
 8006ecc:	616b      	str	r3, [r5, #20]
 8006ece:	2300      	movs	r3, #0
 8006ed0:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ed2:	2320      	movs	r3, #32
 8006ed4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006ed8:	f8cd 800c 	str.w	r8, [sp, #12]
 8006edc:	2330      	movs	r3, #48	@ 0x30
 8006ede:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800707c <_svfiprintf_r+0x1e4>
 8006ee2:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006ee6:	f04f 0901 	mov.w	r9, #1
 8006eea:	4623      	mov	r3, r4
 8006eec:	469a      	mov	sl, r3
 8006eee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006ef2:	b10a      	cbz	r2, 8006ef8 <_svfiprintf_r+0x60>
 8006ef4:	2a25      	cmp	r2, #37	@ 0x25
 8006ef6:	d1f9      	bne.n	8006eec <_svfiprintf_r+0x54>
 8006ef8:	ebba 0b04 	subs.w	fp, sl, r4
 8006efc:	d00b      	beq.n	8006f16 <_svfiprintf_r+0x7e>
 8006efe:	465b      	mov	r3, fp
 8006f00:	4622      	mov	r2, r4
 8006f02:	4629      	mov	r1, r5
 8006f04:	4638      	mov	r0, r7
 8006f06:	f7ff ff6b 	bl	8006de0 <__ssputs_r>
 8006f0a:	3001      	adds	r0, #1
 8006f0c:	f000 80a7 	beq.w	800705e <_svfiprintf_r+0x1c6>
 8006f10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006f12:	445a      	add	r2, fp
 8006f14:	9209      	str	r2, [sp, #36]	@ 0x24
 8006f16:	f89a 3000 	ldrb.w	r3, [sl]
 8006f1a:	2b00      	cmp	r3, #0
 8006f1c:	f000 809f 	beq.w	800705e <_svfiprintf_r+0x1c6>
 8006f20:	2300      	movs	r3, #0
 8006f22:	f04f 32ff 	mov.w	r2, #4294967295
 8006f26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006f2a:	f10a 0a01 	add.w	sl, sl, #1
 8006f2e:	9304      	str	r3, [sp, #16]
 8006f30:	9307      	str	r3, [sp, #28]
 8006f32:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006f36:	931a      	str	r3, [sp, #104]	@ 0x68
 8006f38:	4654      	mov	r4, sl
 8006f3a:	2205      	movs	r2, #5
 8006f3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f40:	484e      	ldr	r0, [pc, #312]	@ (800707c <_svfiprintf_r+0x1e4>)
 8006f42:	f7f9 f97d 	bl	8000240 <memchr>
 8006f46:	9a04      	ldr	r2, [sp, #16]
 8006f48:	b9d8      	cbnz	r0, 8006f82 <_svfiprintf_r+0xea>
 8006f4a:	06d0      	lsls	r0, r2, #27
 8006f4c:	bf44      	itt	mi
 8006f4e:	2320      	movmi	r3, #32
 8006f50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f54:	0711      	lsls	r1, r2, #28
 8006f56:	bf44      	itt	mi
 8006f58:	232b      	movmi	r3, #43	@ 0x2b
 8006f5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006f5e:	f89a 3000 	ldrb.w	r3, [sl]
 8006f62:	2b2a      	cmp	r3, #42	@ 0x2a
 8006f64:	d015      	beq.n	8006f92 <_svfiprintf_r+0xfa>
 8006f66:	9a07      	ldr	r2, [sp, #28]
 8006f68:	4654      	mov	r4, sl
 8006f6a:	2000      	movs	r0, #0
 8006f6c:	f04f 0c0a 	mov.w	ip, #10
 8006f70:	4621      	mov	r1, r4
 8006f72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006f76:	3b30      	subs	r3, #48	@ 0x30
 8006f78:	2b09      	cmp	r3, #9
 8006f7a:	d94b      	bls.n	8007014 <_svfiprintf_r+0x17c>
 8006f7c:	b1b0      	cbz	r0, 8006fac <_svfiprintf_r+0x114>
 8006f7e:	9207      	str	r2, [sp, #28]
 8006f80:	e014      	b.n	8006fac <_svfiprintf_r+0x114>
 8006f82:	eba0 0308 	sub.w	r3, r0, r8
 8006f86:	fa09 f303 	lsl.w	r3, r9, r3
 8006f8a:	4313      	orrs	r3, r2
 8006f8c:	9304      	str	r3, [sp, #16]
 8006f8e:	46a2      	mov	sl, r4
 8006f90:	e7d2      	b.n	8006f38 <_svfiprintf_r+0xa0>
 8006f92:	9b03      	ldr	r3, [sp, #12]
 8006f94:	1d19      	adds	r1, r3, #4
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	9103      	str	r1, [sp, #12]
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	bfbb      	ittet	lt
 8006f9e:	425b      	neglt	r3, r3
 8006fa0:	f042 0202 	orrlt.w	r2, r2, #2
 8006fa4:	9307      	strge	r3, [sp, #28]
 8006fa6:	9307      	strlt	r3, [sp, #28]
 8006fa8:	bfb8      	it	lt
 8006faa:	9204      	strlt	r2, [sp, #16]
 8006fac:	7823      	ldrb	r3, [r4, #0]
 8006fae:	2b2e      	cmp	r3, #46	@ 0x2e
 8006fb0:	d10a      	bne.n	8006fc8 <_svfiprintf_r+0x130>
 8006fb2:	7863      	ldrb	r3, [r4, #1]
 8006fb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8006fb6:	d132      	bne.n	800701e <_svfiprintf_r+0x186>
 8006fb8:	9b03      	ldr	r3, [sp, #12]
 8006fba:	1d1a      	adds	r2, r3, #4
 8006fbc:	681b      	ldr	r3, [r3, #0]
 8006fbe:	9203      	str	r2, [sp, #12]
 8006fc0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006fc4:	3402      	adds	r4, #2
 8006fc6:	9305      	str	r3, [sp, #20]
 8006fc8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800708c <_svfiprintf_r+0x1f4>
 8006fcc:	7821      	ldrb	r1, [r4, #0]
 8006fce:	2203      	movs	r2, #3
 8006fd0:	4650      	mov	r0, sl
 8006fd2:	f7f9 f935 	bl	8000240 <memchr>
 8006fd6:	b138      	cbz	r0, 8006fe8 <_svfiprintf_r+0x150>
 8006fd8:	9b04      	ldr	r3, [sp, #16]
 8006fda:	eba0 000a 	sub.w	r0, r0, sl
 8006fde:	2240      	movs	r2, #64	@ 0x40
 8006fe0:	4082      	lsls	r2, r0
 8006fe2:	4313      	orrs	r3, r2
 8006fe4:	3401      	adds	r4, #1
 8006fe6:	9304      	str	r3, [sp, #16]
 8006fe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006fec:	4824      	ldr	r0, [pc, #144]	@ (8007080 <_svfiprintf_r+0x1e8>)
 8006fee:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006ff2:	2206      	movs	r2, #6
 8006ff4:	f7f9 f924 	bl	8000240 <memchr>
 8006ff8:	2800      	cmp	r0, #0
 8006ffa:	d036      	beq.n	800706a <_svfiprintf_r+0x1d2>
 8006ffc:	4b21      	ldr	r3, [pc, #132]	@ (8007084 <_svfiprintf_r+0x1ec>)
 8006ffe:	bb1b      	cbnz	r3, 8007048 <_svfiprintf_r+0x1b0>
 8007000:	9b03      	ldr	r3, [sp, #12]
 8007002:	3307      	adds	r3, #7
 8007004:	f023 0307 	bic.w	r3, r3, #7
 8007008:	3308      	adds	r3, #8
 800700a:	9303      	str	r3, [sp, #12]
 800700c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800700e:	4433      	add	r3, r6
 8007010:	9309      	str	r3, [sp, #36]	@ 0x24
 8007012:	e76a      	b.n	8006eea <_svfiprintf_r+0x52>
 8007014:	fb0c 3202 	mla	r2, ip, r2, r3
 8007018:	460c      	mov	r4, r1
 800701a:	2001      	movs	r0, #1
 800701c:	e7a8      	b.n	8006f70 <_svfiprintf_r+0xd8>
 800701e:	2300      	movs	r3, #0
 8007020:	3401      	adds	r4, #1
 8007022:	9305      	str	r3, [sp, #20]
 8007024:	4619      	mov	r1, r3
 8007026:	f04f 0c0a 	mov.w	ip, #10
 800702a:	4620      	mov	r0, r4
 800702c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8007030:	3a30      	subs	r2, #48	@ 0x30
 8007032:	2a09      	cmp	r2, #9
 8007034:	d903      	bls.n	800703e <_svfiprintf_r+0x1a6>
 8007036:	2b00      	cmp	r3, #0
 8007038:	d0c6      	beq.n	8006fc8 <_svfiprintf_r+0x130>
 800703a:	9105      	str	r1, [sp, #20]
 800703c:	e7c4      	b.n	8006fc8 <_svfiprintf_r+0x130>
 800703e:	fb0c 2101 	mla	r1, ip, r1, r2
 8007042:	4604      	mov	r4, r0
 8007044:	2301      	movs	r3, #1
 8007046:	e7f0      	b.n	800702a <_svfiprintf_r+0x192>
 8007048:	ab03      	add	r3, sp, #12
 800704a:	9300      	str	r3, [sp, #0]
 800704c:	462a      	mov	r2, r5
 800704e:	4b0e      	ldr	r3, [pc, #56]	@ (8007088 <_svfiprintf_r+0x1f0>)
 8007050:	a904      	add	r1, sp, #16
 8007052:	4638      	mov	r0, r7
 8007054:	f7fd ff14 	bl	8004e80 <_printf_float>
 8007058:	1c42      	adds	r2, r0, #1
 800705a:	4606      	mov	r6, r0
 800705c:	d1d6      	bne.n	800700c <_svfiprintf_r+0x174>
 800705e:	89ab      	ldrh	r3, [r5, #12]
 8007060:	065b      	lsls	r3, r3, #25
 8007062:	f53f af2d 	bmi.w	8006ec0 <_svfiprintf_r+0x28>
 8007066:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007068:	e72c      	b.n	8006ec4 <_svfiprintf_r+0x2c>
 800706a:	ab03      	add	r3, sp, #12
 800706c:	9300      	str	r3, [sp, #0]
 800706e:	462a      	mov	r2, r5
 8007070:	4b05      	ldr	r3, [pc, #20]	@ (8007088 <_svfiprintf_r+0x1f0>)
 8007072:	a904      	add	r1, sp, #16
 8007074:	4638      	mov	r0, r7
 8007076:	f7fe f98b 	bl	8005390 <_printf_i>
 800707a:	e7ed      	b.n	8007058 <_svfiprintf_r+0x1c0>
 800707c:	08007b40 	.word	0x08007b40
 8007080:	08007b4a 	.word	0x08007b4a
 8007084:	08004e81 	.word	0x08004e81
 8007088:	08006de1 	.word	0x08006de1
 800708c:	08007b46 	.word	0x08007b46

08007090 <__sflush_r>:
 8007090:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007094:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007098:	0716      	lsls	r6, r2, #28
 800709a:	4605      	mov	r5, r0
 800709c:	460c      	mov	r4, r1
 800709e:	d454      	bmi.n	800714a <__sflush_r+0xba>
 80070a0:	684b      	ldr	r3, [r1, #4]
 80070a2:	2b00      	cmp	r3, #0
 80070a4:	dc02      	bgt.n	80070ac <__sflush_r+0x1c>
 80070a6:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80070a8:	2b00      	cmp	r3, #0
 80070aa:	dd48      	ble.n	800713e <__sflush_r+0xae>
 80070ac:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80070ae:	2e00      	cmp	r6, #0
 80070b0:	d045      	beq.n	800713e <__sflush_r+0xae>
 80070b2:	2300      	movs	r3, #0
 80070b4:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80070b8:	682f      	ldr	r7, [r5, #0]
 80070ba:	6a21      	ldr	r1, [r4, #32]
 80070bc:	602b      	str	r3, [r5, #0]
 80070be:	d030      	beq.n	8007122 <__sflush_r+0x92>
 80070c0:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80070c2:	89a3      	ldrh	r3, [r4, #12]
 80070c4:	0759      	lsls	r1, r3, #29
 80070c6:	d505      	bpl.n	80070d4 <__sflush_r+0x44>
 80070c8:	6863      	ldr	r3, [r4, #4]
 80070ca:	1ad2      	subs	r2, r2, r3
 80070cc:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80070ce:	b10b      	cbz	r3, 80070d4 <__sflush_r+0x44>
 80070d0:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80070d2:	1ad2      	subs	r2, r2, r3
 80070d4:	2300      	movs	r3, #0
 80070d6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80070d8:	6a21      	ldr	r1, [r4, #32]
 80070da:	4628      	mov	r0, r5
 80070dc:	47b0      	blx	r6
 80070de:	1c43      	adds	r3, r0, #1
 80070e0:	89a3      	ldrh	r3, [r4, #12]
 80070e2:	d106      	bne.n	80070f2 <__sflush_r+0x62>
 80070e4:	6829      	ldr	r1, [r5, #0]
 80070e6:	291d      	cmp	r1, #29
 80070e8:	d82b      	bhi.n	8007142 <__sflush_r+0xb2>
 80070ea:	4a2a      	ldr	r2, [pc, #168]	@ (8007194 <__sflush_r+0x104>)
 80070ec:	410a      	asrs	r2, r1
 80070ee:	07d6      	lsls	r6, r2, #31
 80070f0:	d427      	bmi.n	8007142 <__sflush_r+0xb2>
 80070f2:	2200      	movs	r2, #0
 80070f4:	6062      	str	r2, [r4, #4]
 80070f6:	04d9      	lsls	r1, r3, #19
 80070f8:	6922      	ldr	r2, [r4, #16]
 80070fa:	6022      	str	r2, [r4, #0]
 80070fc:	d504      	bpl.n	8007108 <__sflush_r+0x78>
 80070fe:	1c42      	adds	r2, r0, #1
 8007100:	d101      	bne.n	8007106 <__sflush_r+0x76>
 8007102:	682b      	ldr	r3, [r5, #0]
 8007104:	b903      	cbnz	r3, 8007108 <__sflush_r+0x78>
 8007106:	6560      	str	r0, [r4, #84]	@ 0x54
 8007108:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800710a:	602f      	str	r7, [r5, #0]
 800710c:	b1b9      	cbz	r1, 800713e <__sflush_r+0xae>
 800710e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007112:	4299      	cmp	r1, r3
 8007114:	d002      	beq.n	800711c <__sflush_r+0x8c>
 8007116:	4628      	mov	r0, r5
 8007118:	f7ff f9e0 	bl	80064dc <_free_r>
 800711c:	2300      	movs	r3, #0
 800711e:	6363      	str	r3, [r4, #52]	@ 0x34
 8007120:	e00d      	b.n	800713e <__sflush_r+0xae>
 8007122:	2301      	movs	r3, #1
 8007124:	4628      	mov	r0, r5
 8007126:	47b0      	blx	r6
 8007128:	4602      	mov	r2, r0
 800712a:	1c50      	adds	r0, r2, #1
 800712c:	d1c9      	bne.n	80070c2 <__sflush_r+0x32>
 800712e:	682b      	ldr	r3, [r5, #0]
 8007130:	2b00      	cmp	r3, #0
 8007132:	d0c6      	beq.n	80070c2 <__sflush_r+0x32>
 8007134:	2b1d      	cmp	r3, #29
 8007136:	d001      	beq.n	800713c <__sflush_r+0xac>
 8007138:	2b16      	cmp	r3, #22
 800713a:	d11e      	bne.n	800717a <__sflush_r+0xea>
 800713c:	602f      	str	r7, [r5, #0]
 800713e:	2000      	movs	r0, #0
 8007140:	e022      	b.n	8007188 <__sflush_r+0xf8>
 8007142:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007146:	b21b      	sxth	r3, r3
 8007148:	e01b      	b.n	8007182 <__sflush_r+0xf2>
 800714a:	690f      	ldr	r7, [r1, #16]
 800714c:	2f00      	cmp	r7, #0
 800714e:	d0f6      	beq.n	800713e <__sflush_r+0xae>
 8007150:	0793      	lsls	r3, r2, #30
 8007152:	680e      	ldr	r6, [r1, #0]
 8007154:	bf08      	it	eq
 8007156:	694b      	ldreq	r3, [r1, #20]
 8007158:	600f      	str	r7, [r1, #0]
 800715a:	bf18      	it	ne
 800715c:	2300      	movne	r3, #0
 800715e:	eba6 0807 	sub.w	r8, r6, r7
 8007162:	608b      	str	r3, [r1, #8]
 8007164:	f1b8 0f00 	cmp.w	r8, #0
 8007168:	dde9      	ble.n	800713e <__sflush_r+0xae>
 800716a:	6a21      	ldr	r1, [r4, #32]
 800716c:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800716e:	4643      	mov	r3, r8
 8007170:	463a      	mov	r2, r7
 8007172:	4628      	mov	r0, r5
 8007174:	47b0      	blx	r6
 8007176:	2800      	cmp	r0, #0
 8007178:	dc08      	bgt.n	800718c <__sflush_r+0xfc>
 800717a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800717e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007182:	81a3      	strh	r3, [r4, #12]
 8007184:	f04f 30ff 	mov.w	r0, #4294967295
 8007188:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800718c:	4407      	add	r7, r0
 800718e:	eba8 0800 	sub.w	r8, r8, r0
 8007192:	e7e7      	b.n	8007164 <__sflush_r+0xd4>
 8007194:	dfbffffe 	.word	0xdfbffffe

08007198 <_fflush_r>:
 8007198:	b538      	push	{r3, r4, r5, lr}
 800719a:	690b      	ldr	r3, [r1, #16]
 800719c:	4605      	mov	r5, r0
 800719e:	460c      	mov	r4, r1
 80071a0:	b913      	cbnz	r3, 80071a8 <_fflush_r+0x10>
 80071a2:	2500      	movs	r5, #0
 80071a4:	4628      	mov	r0, r5
 80071a6:	bd38      	pop	{r3, r4, r5, pc}
 80071a8:	b118      	cbz	r0, 80071b2 <_fflush_r+0x1a>
 80071aa:	6a03      	ldr	r3, [r0, #32]
 80071ac:	b90b      	cbnz	r3, 80071b2 <_fflush_r+0x1a>
 80071ae:	f7fe fa9b 	bl	80056e8 <__sinit>
 80071b2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80071b6:	2b00      	cmp	r3, #0
 80071b8:	d0f3      	beq.n	80071a2 <_fflush_r+0xa>
 80071ba:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80071bc:	07d0      	lsls	r0, r2, #31
 80071be:	d404      	bmi.n	80071ca <_fflush_r+0x32>
 80071c0:	0599      	lsls	r1, r3, #22
 80071c2:	d402      	bmi.n	80071ca <_fflush_r+0x32>
 80071c4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071c6:	f7fe fba6 	bl	8005916 <__retarget_lock_acquire_recursive>
 80071ca:	4628      	mov	r0, r5
 80071cc:	4621      	mov	r1, r4
 80071ce:	f7ff ff5f 	bl	8007090 <__sflush_r>
 80071d2:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80071d4:	07da      	lsls	r2, r3, #31
 80071d6:	4605      	mov	r5, r0
 80071d8:	d4e4      	bmi.n	80071a4 <_fflush_r+0xc>
 80071da:	89a3      	ldrh	r3, [r4, #12]
 80071dc:	059b      	lsls	r3, r3, #22
 80071de:	d4e1      	bmi.n	80071a4 <_fflush_r+0xc>
 80071e0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80071e2:	f7fe fb99 	bl	8005918 <__retarget_lock_release_recursive>
 80071e6:	e7dd      	b.n	80071a4 <_fflush_r+0xc>

080071e8 <memmove>:
 80071e8:	4288      	cmp	r0, r1
 80071ea:	b510      	push	{r4, lr}
 80071ec:	eb01 0402 	add.w	r4, r1, r2
 80071f0:	d902      	bls.n	80071f8 <memmove+0x10>
 80071f2:	4284      	cmp	r4, r0
 80071f4:	4623      	mov	r3, r4
 80071f6:	d807      	bhi.n	8007208 <memmove+0x20>
 80071f8:	1e43      	subs	r3, r0, #1
 80071fa:	42a1      	cmp	r1, r4
 80071fc:	d008      	beq.n	8007210 <memmove+0x28>
 80071fe:	f811 2b01 	ldrb.w	r2, [r1], #1
 8007202:	f803 2f01 	strb.w	r2, [r3, #1]!
 8007206:	e7f8      	b.n	80071fa <memmove+0x12>
 8007208:	4402      	add	r2, r0
 800720a:	4601      	mov	r1, r0
 800720c:	428a      	cmp	r2, r1
 800720e:	d100      	bne.n	8007212 <memmove+0x2a>
 8007210:	bd10      	pop	{r4, pc}
 8007212:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8007216:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800721a:	e7f7      	b.n	800720c <memmove+0x24>

0800721c <_sbrk_r>:
 800721c:	b538      	push	{r3, r4, r5, lr}
 800721e:	4d06      	ldr	r5, [pc, #24]	@ (8007238 <_sbrk_r+0x1c>)
 8007220:	2300      	movs	r3, #0
 8007222:	4604      	mov	r4, r0
 8007224:	4608      	mov	r0, r1
 8007226:	602b      	str	r3, [r5, #0]
 8007228:	f7f9 ff4e 	bl	80010c8 <_sbrk>
 800722c:	1c43      	adds	r3, r0, #1
 800722e:	d102      	bne.n	8007236 <_sbrk_r+0x1a>
 8007230:	682b      	ldr	r3, [r5, #0]
 8007232:	b103      	cbz	r3, 8007236 <_sbrk_r+0x1a>
 8007234:	6023      	str	r3, [r4, #0]
 8007236:	bd38      	pop	{r3, r4, r5, pc}
 8007238:	20000450 	.word	0x20000450

0800723c <memcpy>:
 800723c:	440a      	add	r2, r1
 800723e:	4291      	cmp	r1, r2
 8007240:	f100 33ff 	add.w	r3, r0, #4294967295
 8007244:	d100      	bne.n	8007248 <memcpy+0xc>
 8007246:	4770      	bx	lr
 8007248:	b510      	push	{r4, lr}
 800724a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800724e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007252:	4291      	cmp	r1, r2
 8007254:	d1f9      	bne.n	800724a <memcpy+0xe>
 8007256:	bd10      	pop	{r4, pc}

08007258 <__assert_func>:
 8007258:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800725a:	4614      	mov	r4, r2
 800725c:	461a      	mov	r2, r3
 800725e:	4b09      	ldr	r3, [pc, #36]	@ (8007284 <__assert_func+0x2c>)
 8007260:	681b      	ldr	r3, [r3, #0]
 8007262:	4605      	mov	r5, r0
 8007264:	68d8      	ldr	r0, [r3, #12]
 8007266:	b954      	cbnz	r4, 800727e <__assert_func+0x26>
 8007268:	4b07      	ldr	r3, [pc, #28]	@ (8007288 <__assert_func+0x30>)
 800726a:	461c      	mov	r4, r3
 800726c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007270:	9100      	str	r1, [sp, #0]
 8007272:	462b      	mov	r3, r5
 8007274:	4905      	ldr	r1, [pc, #20]	@ (800728c <__assert_func+0x34>)
 8007276:	f000 f86f 	bl	8007358 <fiprintf>
 800727a:	f000 f87f 	bl	800737c <abort>
 800727e:	4b04      	ldr	r3, [pc, #16]	@ (8007290 <__assert_func+0x38>)
 8007280:	e7f4      	b.n	800726c <__assert_func+0x14>
 8007282:	bf00      	nop
 8007284:	20000018 	.word	0x20000018
 8007288:	08007b96 	.word	0x08007b96
 800728c:	08007b68 	.word	0x08007b68
 8007290:	08007b5b 	.word	0x08007b5b

08007294 <_calloc_r>:
 8007294:	b570      	push	{r4, r5, r6, lr}
 8007296:	fba1 5402 	umull	r5, r4, r1, r2
 800729a:	b93c      	cbnz	r4, 80072ac <_calloc_r+0x18>
 800729c:	4629      	mov	r1, r5
 800729e:	f7ff f991 	bl	80065c4 <_malloc_r>
 80072a2:	4606      	mov	r6, r0
 80072a4:	b928      	cbnz	r0, 80072b2 <_calloc_r+0x1e>
 80072a6:	2600      	movs	r6, #0
 80072a8:	4630      	mov	r0, r6
 80072aa:	bd70      	pop	{r4, r5, r6, pc}
 80072ac:	220c      	movs	r2, #12
 80072ae:	6002      	str	r2, [r0, #0]
 80072b0:	e7f9      	b.n	80072a6 <_calloc_r+0x12>
 80072b2:	462a      	mov	r2, r5
 80072b4:	4621      	mov	r1, r4
 80072b6:	f7fe fab0 	bl	800581a <memset>
 80072ba:	e7f5      	b.n	80072a8 <_calloc_r+0x14>

080072bc <__ascii_mbtowc>:
 80072bc:	b082      	sub	sp, #8
 80072be:	b901      	cbnz	r1, 80072c2 <__ascii_mbtowc+0x6>
 80072c0:	a901      	add	r1, sp, #4
 80072c2:	b142      	cbz	r2, 80072d6 <__ascii_mbtowc+0x1a>
 80072c4:	b14b      	cbz	r3, 80072da <__ascii_mbtowc+0x1e>
 80072c6:	7813      	ldrb	r3, [r2, #0]
 80072c8:	600b      	str	r3, [r1, #0]
 80072ca:	7812      	ldrb	r2, [r2, #0]
 80072cc:	1e10      	subs	r0, r2, #0
 80072ce:	bf18      	it	ne
 80072d0:	2001      	movne	r0, #1
 80072d2:	b002      	add	sp, #8
 80072d4:	4770      	bx	lr
 80072d6:	4610      	mov	r0, r2
 80072d8:	e7fb      	b.n	80072d2 <__ascii_mbtowc+0x16>
 80072da:	f06f 0001 	mvn.w	r0, #1
 80072de:	e7f8      	b.n	80072d2 <__ascii_mbtowc+0x16>

080072e0 <_realloc_r>:
 80072e0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80072e4:	4680      	mov	r8, r0
 80072e6:	4615      	mov	r5, r2
 80072e8:	460c      	mov	r4, r1
 80072ea:	b921      	cbnz	r1, 80072f6 <_realloc_r+0x16>
 80072ec:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80072f0:	4611      	mov	r1, r2
 80072f2:	f7ff b967 	b.w	80065c4 <_malloc_r>
 80072f6:	b92a      	cbnz	r2, 8007304 <_realloc_r+0x24>
 80072f8:	f7ff f8f0 	bl	80064dc <_free_r>
 80072fc:	2400      	movs	r4, #0
 80072fe:	4620      	mov	r0, r4
 8007300:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007304:	f000 f841 	bl	800738a <_malloc_usable_size_r>
 8007308:	4285      	cmp	r5, r0
 800730a:	4606      	mov	r6, r0
 800730c:	d802      	bhi.n	8007314 <_realloc_r+0x34>
 800730e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8007312:	d8f4      	bhi.n	80072fe <_realloc_r+0x1e>
 8007314:	4629      	mov	r1, r5
 8007316:	4640      	mov	r0, r8
 8007318:	f7ff f954 	bl	80065c4 <_malloc_r>
 800731c:	4607      	mov	r7, r0
 800731e:	2800      	cmp	r0, #0
 8007320:	d0ec      	beq.n	80072fc <_realloc_r+0x1c>
 8007322:	42b5      	cmp	r5, r6
 8007324:	462a      	mov	r2, r5
 8007326:	4621      	mov	r1, r4
 8007328:	bf28      	it	cs
 800732a:	4632      	movcs	r2, r6
 800732c:	f7ff ff86 	bl	800723c <memcpy>
 8007330:	4621      	mov	r1, r4
 8007332:	4640      	mov	r0, r8
 8007334:	f7ff f8d2 	bl	80064dc <_free_r>
 8007338:	463c      	mov	r4, r7
 800733a:	e7e0      	b.n	80072fe <_realloc_r+0x1e>

0800733c <__ascii_wctomb>:
 800733c:	4603      	mov	r3, r0
 800733e:	4608      	mov	r0, r1
 8007340:	b141      	cbz	r1, 8007354 <__ascii_wctomb+0x18>
 8007342:	2aff      	cmp	r2, #255	@ 0xff
 8007344:	d904      	bls.n	8007350 <__ascii_wctomb+0x14>
 8007346:	228a      	movs	r2, #138	@ 0x8a
 8007348:	601a      	str	r2, [r3, #0]
 800734a:	f04f 30ff 	mov.w	r0, #4294967295
 800734e:	4770      	bx	lr
 8007350:	700a      	strb	r2, [r1, #0]
 8007352:	2001      	movs	r0, #1
 8007354:	4770      	bx	lr
	...

08007358 <fiprintf>:
 8007358:	b40e      	push	{r1, r2, r3}
 800735a:	b503      	push	{r0, r1, lr}
 800735c:	4601      	mov	r1, r0
 800735e:	ab03      	add	r3, sp, #12
 8007360:	4805      	ldr	r0, [pc, #20]	@ (8007378 <fiprintf+0x20>)
 8007362:	f853 2b04 	ldr.w	r2, [r3], #4
 8007366:	6800      	ldr	r0, [r0, #0]
 8007368:	9301      	str	r3, [sp, #4]
 800736a:	f000 f83f 	bl	80073ec <_vfiprintf_r>
 800736e:	b002      	add	sp, #8
 8007370:	f85d eb04 	ldr.w	lr, [sp], #4
 8007374:	b003      	add	sp, #12
 8007376:	4770      	bx	lr
 8007378:	20000018 	.word	0x20000018

0800737c <abort>:
 800737c:	b508      	push	{r3, lr}
 800737e:	2006      	movs	r0, #6
 8007380:	f000 fa08 	bl	8007794 <raise>
 8007384:	2001      	movs	r0, #1
 8007386:	f7f9 fe26 	bl	8000fd6 <_exit>

0800738a <_malloc_usable_size_r>:
 800738a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800738e:	1f18      	subs	r0, r3, #4
 8007390:	2b00      	cmp	r3, #0
 8007392:	bfbc      	itt	lt
 8007394:	580b      	ldrlt	r3, [r1, r0]
 8007396:	18c0      	addlt	r0, r0, r3
 8007398:	4770      	bx	lr

0800739a <__sfputc_r>:
 800739a:	6893      	ldr	r3, [r2, #8]
 800739c:	3b01      	subs	r3, #1
 800739e:	2b00      	cmp	r3, #0
 80073a0:	b410      	push	{r4}
 80073a2:	6093      	str	r3, [r2, #8]
 80073a4:	da08      	bge.n	80073b8 <__sfputc_r+0x1e>
 80073a6:	6994      	ldr	r4, [r2, #24]
 80073a8:	42a3      	cmp	r3, r4
 80073aa:	db01      	blt.n	80073b0 <__sfputc_r+0x16>
 80073ac:	290a      	cmp	r1, #10
 80073ae:	d103      	bne.n	80073b8 <__sfputc_r+0x1e>
 80073b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073b4:	f000 b932 	b.w	800761c <__swbuf_r>
 80073b8:	6813      	ldr	r3, [r2, #0]
 80073ba:	1c58      	adds	r0, r3, #1
 80073bc:	6010      	str	r0, [r2, #0]
 80073be:	7019      	strb	r1, [r3, #0]
 80073c0:	4608      	mov	r0, r1
 80073c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80073c6:	4770      	bx	lr

080073c8 <__sfputs_r>:
 80073c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80073ca:	4606      	mov	r6, r0
 80073cc:	460f      	mov	r7, r1
 80073ce:	4614      	mov	r4, r2
 80073d0:	18d5      	adds	r5, r2, r3
 80073d2:	42ac      	cmp	r4, r5
 80073d4:	d101      	bne.n	80073da <__sfputs_r+0x12>
 80073d6:	2000      	movs	r0, #0
 80073d8:	e007      	b.n	80073ea <__sfputs_r+0x22>
 80073da:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073de:	463a      	mov	r2, r7
 80073e0:	4630      	mov	r0, r6
 80073e2:	f7ff ffda 	bl	800739a <__sfputc_r>
 80073e6:	1c43      	adds	r3, r0, #1
 80073e8:	d1f3      	bne.n	80073d2 <__sfputs_r+0xa>
 80073ea:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

080073ec <_vfiprintf_r>:
 80073ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073f0:	460d      	mov	r5, r1
 80073f2:	b09d      	sub	sp, #116	@ 0x74
 80073f4:	4614      	mov	r4, r2
 80073f6:	4698      	mov	r8, r3
 80073f8:	4606      	mov	r6, r0
 80073fa:	b118      	cbz	r0, 8007404 <_vfiprintf_r+0x18>
 80073fc:	6a03      	ldr	r3, [r0, #32]
 80073fe:	b90b      	cbnz	r3, 8007404 <_vfiprintf_r+0x18>
 8007400:	f7fe f972 	bl	80056e8 <__sinit>
 8007404:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007406:	07d9      	lsls	r1, r3, #31
 8007408:	d405      	bmi.n	8007416 <_vfiprintf_r+0x2a>
 800740a:	89ab      	ldrh	r3, [r5, #12]
 800740c:	059a      	lsls	r2, r3, #22
 800740e:	d402      	bmi.n	8007416 <_vfiprintf_r+0x2a>
 8007410:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007412:	f7fe fa80 	bl	8005916 <__retarget_lock_acquire_recursive>
 8007416:	89ab      	ldrh	r3, [r5, #12]
 8007418:	071b      	lsls	r3, r3, #28
 800741a:	d501      	bpl.n	8007420 <_vfiprintf_r+0x34>
 800741c:	692b      	ldr	r3, [r5, #16]
 800741e:	b99b      	cbnz	r3, 8007448 <_vfiprintf_r+0x5c>
 8007420:	4629      	mov	r1, r5
 8007422:	4630      	mov	r0, r6
 8007424:	f000 f938 	bl	8007698 <__swsetup_r>
 8007428:	b170      	cbz	r0, 8007448 <_vfiprintf_r+0x5c>
 800742a:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800742c:	07dc      	lsls	r4, r3, #31
 800742e:	d504      	bpl.n	800743a <_vfiprintf_r+0x4e>
 8007430:	f04f 30ff 	mov.w	r0, #4294967295
 8007434:	b01d      	add	sp, #116	@ 0x74
 8007436:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800743a:	89ab      	ldrh	r3, [r5, #12]
 800743c:	0598      	lsls	r0, r3, #22
 800743e:	d4f7      	bmi.n	8007430 <_vfiprintf_r+0x44>
 8007440:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007442:	f7fe fa69 	bl	8005918 <__retarget_lock_release_recursive>
 8007446:	e7f3      	b.n	8007430 <_vfiprintf_r+0x44>
 8007448:	2300      	movs	r3, #0
 800744a:	9309      	str	r3, [sp, #36]	@ 0x24
 800744c:	2320      	movs	r3, #32
 800744e:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007452:	f8cd 800c 	str.w	r8, [sp, #12]
 8007456:	2330      	movs	r3, #48	@ 0x30
 8007458:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8007608 <_vfiprintf_r+0x21c>
 800745c:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007460:	f04f 0901 	mov.w	r9, #1
 8007464:	4623      	mov	r3, r4
 8007466:	469a      	mov	sl, r3
 8007468:	f813 2b01 	ldrb.w	r2, [r3], #1
 800746c:	b10a      	cbz	r2, 8007472 <_vfiprintf_r+0x86>
 800746e:	2a25      	cmp	r2, #37	@ 0x25
 8007470:	d1f9      	bne.n	8007466 <_vfiprintf_r+0x7a>
 8007472:	ebba 0b04 	subs.w	fp, sl, r4
 8007476:	d00b      	beq.n	8007490 <_vfiprintf_r+0xa4>
 8007478:	465b      	mov	r3, fp
 800747a:	4622      	mov	r2, r4
 800747c:	4629      	mov	r1, r5
 800747e:	4630      	mov	r0, r6
 8007480:	f7ff ffa2 	bl	80073c8 <__sfputs_r>
 8007484:	3001      	adds	r0, #1
 8007486:	f000 80a7 	beq.w	80075d8 <_vfiprintf_r+0x1ec>
 800748a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800748c:	445a      	add	r2, fp
 800748e:	9209      	str	r2, [sp, #36]	@ 0x24
 8007490:	f89a 3000 	ldrb.w	r3, [sl]
 8007494:	2b00      	cmp	r3, #0
 8007496:	f000 809f 	beq.w	80075d8 <_vfiprintf_r+0x1ec>
 800749a:	2300      	movs	r3, #0
 800749c:	f04f 32ff 	mov.w	r2, #4294967295
 80074a0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80074a4:	f10a 0a01 	add.w	sl, sl, #1
 80074a8:	9304      	str	r3, [sp, #16]
 80074aa:	9307      	str	r3, [sp, #28]
 80074ac:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80074b0:	931a      	str	r3, [sp, #104]	@ 0x68
 80074b2:	4654      	mov	r4, sl
 80074b4:	2205      	movs	r2, #5
 80074b6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074ba:	4853      	ldr	r0, [pc, #332]	@ (8007608 <_vfiprintf_r+0x21c>)
 80074bc:	f7f8 fec0 	bl	8000240 <memchr>
 80074c0:	9a04      	ldr	r2, [sp, #16]
 80074c2:	b9d8      	cbnz	r0, 80074fc <_vfiprintf_r+0x110>
 80074c4:	06d1      	lsls	r1, r2, #27
 80074c6:	bf44      	itt	mi
 80074c8:	2320      	movmi	r3, #32
 80074ca:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074ce:	0713      	lsls	r3, r2, #28
 80074d0:	bf44      	itt	mi
 80074d2:	232b      	movmi	r3, #43	@ 0x2b
 80074d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 80074d8:	f89a 3000 	ldrb.w	r3, [sl]
 80074dc:	2b2a      	cmp	r3, #42	@ 0x2a
 80074de:	d015      	beq.n	800750c <_vfiprintf_r+0x120>
 80074e0:	9a07      	ldr	r2, [sp, #28]
 80074e2:	4654      	mov	r4, sl
 80074e4:	2000      	movs	r0, #0
 80074e6:	f04f 0c0a 	mov.w	ip, #10
 80074ea:	4621      	mov	r1, r4
 80074ec:	f811 3b01 	ldrb.w	r3, [r1], #1
 80074f0:	3b30      	subs	r3, #48	@ 0x30
 80074f2:	2b09      	cmp	r3, #9
 80074f4:	d94b      	bls.n	800758e <_vfiprintf_r+0x1a2>
 80074f6:	b1b0      	cbz	r0, 8007526 <_vfiprintf_r+0x13a>
 80074f8:	9207      	str	r2, [sp, #28]
 80074fa:	e014      	b.n	8007526 <_vfiprintf_r+0x13a>
 80074fc:	eba0 0308 	sub.w	r3, r0, r8
 8007500:	fa09 f303 	lsl.w	r3, r9, r3
 8007504:	4313      	orrs	r3, r2
 8007506:	9304      	str	r3, [sp, #16]
 8007508:	46a2      	mov	sl, r4
 800750a:	e7d2      	b.n	80074b2 <_vfiprintf_r+0xc6>
 800750c:	9b03      	ldr	r3, [sp, #12]
 800750e:	1d19      	adds	r1, r3, #4
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	9103      	str	r1, [sp, #12]
 8007514:	2b00      	cmp	r3, #0
 8007516:	bfbb      	ittet	lt
 8007518:	425b      	neglt	r3, r3
 800751a:	f042 0202 	orrlt.w	r2, r2, #2
 800751e:	9307      	strge	r3, [sp, #28]
 8007520:	9307      	strlt	r3, [sp, #28]
 8007522:	bfb8      	it	lt
 8007524:	9204      	strlt	r2, [sp, #16]
 8007526:	7823      	ldrb	r3, [r4, #0]
 8007528:	2b2e      	cmp	r3, #46	@ 0x2e
 800752a:	d10a      	bne.n	8007542 <_vfiprintf_r+0x156>
 800752c:	7863      	ldrb	r3, [r4, #1]
 800752e:	2b2a      	cmp	r3, #42	@ 0x2a
 8007530:	d132      	bne.n	8007598 <_vfiprintf_r+0x1ac>
 8007532:	9b03      	ldr	r3, [sp, #12]
 8007534:	1d1a      	adds	r2, r3, #4
 8007536:	681b      	ldr	r3, [r3, #0]
 8007538:	9203      	str	r2, [sp, #12]
 800753a:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800753e:	3402      	adds	r4, #2
 8007540:	9305      	str	r3, [sp, #20]
 8007542:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8007618 <_vfiprintf_r+0x22c>
 8007546:	7821      	ldrb	r1, [r4, #0]
 8007548:	2203      	movs	r2, #3
 800754a:	4650      	mov	r0, sl
 800754c:	f7f8 fe78 	bl	8000240 <memchr>
 8007550:	b138      	cbz	r0, 8007562 <_vfiprintf_r+0x176>
 8007552:	9b04      	ldr	r3, [sp, #16]
 8007554:	eba0 000a 	sub.w	r0, r0, sl
 8007558:	2240      	movs	r2, #64	@ 0x40
 800755a:	4082      	lsls	r2, r0
 800755c:	4313      	orrs	r3, r2
 800755e:	3401      	adds	r4, #1
 8007560:	9304      	str	r3, [sp, #16]
 8007562:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007566:	4829      	ldr	r0, [pc, #164]	@ (800760c <_vfiprintf_r+0x220>)
 8007568:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800756c:	2206      	movs	r2, #6
 800756e:	f7f8 fe67 	bl	8000240 <memchr>
 8007572:	2800      	cmp	r0, #0
 8007574:	d03f      	beq.n	80075f6 <_vfiprintf_r+0x20a>
 8007576:	4b26      	ldr	r3, [pc, #152]	@ (8007610 <_vfiprintf_r+0x224>)
 8007578:	bb1b      	cbnz	r3, 80075c2 <_vfiprintf_r+0x1d6>
 800757a:	9b03      	ldr	r3, [sp, #12]
 800757c:	3307      	adds	r3, #7
 800757e:	f023 0307 	bic.w	r3, r3, #7
 8007582:	3308      	adds	r3, #8
 8007584:	9303      	str	r3, [sp, #12]
 8007586:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007588:	443b      	add	r3, r7
 800758a:	9309      	str	r3, [sp, #36]	@ 0x24
 800758c:	e76a      	b.n	8007464 <_vfiprintf_r+0x78>
 800758e:	fb0c 3202 	mla	r2, ip, r2, r3
 8007592:	460c      	mov	r4, r1
 8007594:	2001      	movs	r0, #1
 8007596:	e7a8      	b.n	80074ea <_vfiprintf_r+0xfe>
 8007598:	2300      	movs	r3, #0
 800759a:	3401      	adds	r4, #1
 800759c:	9305      	str	r3, [sp, #20]
 800759e:	4619      	mov	r1, r3
 80075a0:	f04f 0c0a 	mov.w	ip, #10
 80075a4:	4620      	mov	r0, r4
 80075a6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80075aa:	3a30      	subs	r2, #48	@ 0x30
 80075ac:	2a09      	cmp	r2, #9
 80075ae:	d903      	bls.n	80075b8 <_vfiprintf_r+0x1cc>
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d0c6      	beq.n	8007542 <_vfiprintf_r+0x156>
 80075b4:	9105      	str	r1, [sp, #20]
 80075b6:	e7c4      	b.n	8007542 <_vfiprintf_r+0x156>
 80075b8:	fb0c 2101 	mla	r1, ip, r1, r2
 80075bc:	4604      	mov	r4, r0
 80075be:	2301      	movs	r3, #1
 80075c0:	e7f0      	b.n	80075a4 <_vfiprintf_r+0x1b8>
 80075c2:	ab03      	add	r3, sp, #12
 80075c4:	9300      	str	r3, [sp, #0]
 80075c6:	462a      	mov	r2, r5
 80075c8:	4b12      	ldr	r3, [pc, #72]	@ (8007614 <_vfiprintf_r+0x228>)
 80075ca:	a904      	add	r1, sp, #16
 80075cc:	4630      	mov	r0, r6
 80075ce:	f7fd fc57 	bl	8004e80 <_printf_float>
 80075d2:	4607      	mov	r7, r0
 80075d4:	1c78      	adds	r0, r7, #1
 80075d6:	d1d6      	bne.n	8007586 <_vfiprintf_r+0x19a>
 80075d8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80075da:	07d9      	lsls	r1, r3, #31
 80075dc:	d405      	bmi.n	80075ea <_vfiprintf_r+0x1fe>
 80075de:	89ab      	ldrh	r3, [r5, #12]
 80075e0:	059a      	lsls	r2, r3, #22
 80075e2:	d402      	bmi.n	80075ea <_vfiprintf_r+0x1fe>
 80075e4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80075e6:	f7fe f997 	bl	8005918 <__retarget_lock_release_recursive>
 80075ea:	89ab      	ldrh	r3, [r5, #12]
 80075ec:	065b      	lsls	r3, r3, #25
 80075ee:	f53f af1f 	bmi.w	8007430 <_vfiprintf_r+0x44>
 80075f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 80075f4:	e71e      	b.n	8007434 <_vfiprintf_r+0x48>
 80075f6:	ab03      	add	r3, sp, #12
 80075f8:	9300      	str	r3, [sp, #0]
 80075fa:	462a      	mov	r2, r5
 80075fc:	4b05      	ldr	r3, [pc, #20]	@ (8007614 <_vfiprintf_r+0x228>)
 80075fe:	a904      	add	r1, sp, #16
 8007600:	4630      	mov	r0, r6
 8007602:	f7fd fec5 	bl	8005390 <_printf_i>
 8007606:	e7e4      	b.n	80075d2 <_vfiprintf_r+0x1e6>
 8007608:	08007b40 	.word	0x08007b40
 800760c:	08007b4a 	.word	0x08007b4a
 8007610:	08004e81 	.word	0x08004e81
 8007614:	080073c9 	.word	0x080073c9
 8007618:	08007b46 	.word	0x08007b46

0800761c <__swbuf_r>:
 800761c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800761e:	460e      	mov	r6, r1
 8007620:	4614      	mov	r4, r2
 8007622:	4605      	mov	r5, r0
 8007624:	b118      	cbz	r0, 800762e <__swbuf_r+0x12>
 8007626:	6a03      	ldr	r3, [r0, #32]
 8007628:	b90b      	cbnz	r3, 800762e <__swbuf_r+0x12>
 800762a:	f7fe f85d 	bl	80056e8 <__sinit>
 800762e:	69a3      	ldr	r3, [r4, #24]
 8007630:	60a3      	str	r3, [r4, #8]
 8007632:	89a3      	ldrh	r3, [r4, #12]
 8007634:	071a      	lsls	r2, r3, #28
 8007636:	d501      	bpl.n	800763c <__swbuf_r+0x20>
 8007638:	6923      	ldr	r3, [r4, #16]
 800763a:	b943      	cbnz	r3, 800764e <__swbuf_r+0x32>
 800763c:	4621      	mov	r1, r4
 800763e:	4628      	mov	r0, r5
 8007640:	f000 f82a 	bl	8007698 <__swsetup_r>
 8007644:	b118      	cbz	r0, 800764e <__swbuf_r+0x32>
 8007646:	f04f 37ff 	mov.w	r7, #4294967295
 800764a:	4638      	mov	r0, r7
 800764c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800764e:	6823      	ldr	r3, [r4, #0]
 8007650:	6922      	ldr	r2, [r4, #16]
 8007652:	1a98      	subs	r0, r3, r2
 8007654:	6963      	ldr	r3, [r4, #20]
 8007656:	b2f6      	uxtb	r6, r6
 8007658:	4283      	cmp	r3, r0
 800765a:	4637      	mov	r7, r6
 800765c:	dc05      	bgt.n	800766a <__swbuf_r+0x4e>
 800765e:	4621      	mov	r1, r4
 8007660:	4628      	mov	r0, r5
 8007662:	f7ff fd99 	bl	8007198 <_fflush_r>
 8007666:	2800      	cmp	r0, #0
 8007668:	d1ed      	bne.n	8007646 <__swbuf_r+0x2a>
 800766a:	68a3      	ldr	r3, [r4, #8]
 800766c:	3b01      	subs	r3, #1
 800766e:	60a3      	str	r3, [r4, #8]
 8007670:	6823      	ldr	r3, [r4, #0]
 8007672:	1c5a      	adds	r2, r3, #1
 8007674:	6022      	str	r2, [r4, #0]
 8007676:	701e      	strb	r6, [r3, #0]
 8007678:	6962      	ldr	r2, [r4, #20]
 800767a:	1c43      	adds	r3, r0, #1
 800767c:	429a      	cmp	r2, r3
 800767e:	d004      	beq.n	800768a <__swbuf_r+0x6e>
 8007680:	89a3      	ldrh	r3, [r4, #12]
 8007682:	07db      	lsls	r3, r3, #31
 8007684:	d5e1      	bpl.n	800764a <__swbuf_r+0x2e>
 8007686:	2e0a      	cmp	r6, #10
 8007688:	d1df      	bne.n	800764a <__swbuf_r+0x2e>
 800768a:	4621      	mov	r1, r4
 800768c:	4628      	mov	r0, r5
 800768e:	f7ff fd83 	bl	8007198 <_fflush_r>
 8007692:	2800      	cmp	r0, #0
 8007694:	d0d9      	beq.n	800764a <__swbuf_r+0x2e>
 8007696:	e7d6      	b.n	8007646 <__swbuf_r+0x2a>

08007698 <__swsetup_r>:
 8007698:	b538      	push	{r3, r4, r5, lr}
 800769a:	4b29      	ldr	r3, [pc, #164]	@ (8007740 <__swsetup_r+0xa8>)
 800769c:	4605      	mov	r5, r0
 800769e:	6818      	ldr	r0, [r3, #0]
 80076a0:	460c      	mov	r4, r1
 80076a2:	b118      	cbz	r0, 80076ac <__swsetup_r+0x14>
 80076a4:	6a03      	ldr	r3, [r0, #32]
 80076a6:	b90b      	cbnz	r3, 80076ac <__swsetup_r+0x14>
 80076a8:	f7fe f81e 	bl	80056e8 <__sinit>
 80076ac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076b0:	0719      	lsls	r1, r3, #28
 80076b2:	d422      	bmi.n	80076fa <__swsetup_r+0x62>
 80076b4:	06da      	lsls	r2, r3, #27
 80076b6:	d407      	bmi.n	80076c8 <__swsetup_r+0x30>
 80076b8:	2209      	movs	r2, #9
 80076ba:	602a      	str	r2, [r5, #0]
 80076bc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80076c0:	81a3      	strh	r3, [r4, #12]
 80076c2:	f04f 30ff 	mov.w	r0, #4294967295
 80076c6:	e033      	b.n	8007730 <__swsetup_r+0x98>
 80076c8:	0758      	lsls	r0, r3, #29
 80076ca:	d512      	bpl.n	80076f2 <__swsetup_r+0x5a>
 80076cc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80076ce:	b141      	cbz	r1, 80076e2 <__swsetup_r+0x4a>
 80076d0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80076d4:	4299      	cmp	r1, r3
 80076d6:	d002      	beq.n	80076de <__swsetup_r+0x46>
 80076d8:	4628      	mov	r0, r5
 80076da:	f7fe feff 	bl	80064dc <_free_r>
 80076de:	2300      	movs	r3, #0
 80076e0:	6363      	str	r3, [r4, #52]	@ 0x34
 80076e2:	89a3      	ldrh	r3, [r4, #12]
 80076e4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 80076e8:	81a3      	strh	r3, [r4, #12]
 80076ea:	2300      	movs	r3, #0
 80076ec:	6063      	str	r3, [r4, #4]
 80076ee:	6923      	ldr	r3, [r4, #16]
 80076f0:	6023      	str	r3, [r4, #0]
 80076f2:	89a3      	ldrh	r3, [r4, #12]
 80076f4:	f043 0308 	orr.w	r3, r3, #8
 80076f8:	81a3      	strh	r3, [r4, #12]
 80076fa:	6923      	ldr	r3, [r4, #16]
 80076fc:	b94b      	cbnz	r3, 8007712 <__swsetup_r+0x7a>
 80076fe:	89a3      	ldrh	r3, [r4, #12]
 8007700:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007704:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007708:	d003      	beq.n	8007712 <__swsetup_r+0x7a>
 800770a:	4621      	mov	r1, r4
 800770c:	4628      	mov	r0, r5
 800770e:	f000 f883 	bl	8007818 <__smakebuf_r>
 8007712:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007716:	f013 0201 	ands.w	r2, r3, #1
 800771a:	d00a      	beq.n	8007732 <__swsetup_r+0x9a>
 800771c:	2200      	movs	r2, #0
 800771e:	60a2      	str	r2, [r4, #8]
 8007720:	6962      	ldr	r2, [r4, #20]
 8007722:	4252      	negs	r2, r2
 8007724:	61a2      	str	r2, [r4, #24]
 8007726:	6922      	ldr	r2, [r4, #16]
 8007728:	b942      	cbnz	r2, 800773c <__swsetup_r+0xa4>
 800772a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800772e:	d1c5      	bne.n	80076bc <__swsetup_r+0x24>
 8007730:	bd38      	pop	{r3, r4, r5, pc}
 8007732:	0799      	lsls	r1, r3, #30
 8007734:	bf58      	it	pl
 8007736:	6962      	ldrpl	r2, [r4, #20]
 8007738:	60a2      	str	r2, [r4, #8]
 800773a:	e7f4      	b.n	8007726 <__swsetup_r+0x8e>
 800773c:	2000      	movs	r0, #0
 800773e:	e7f7      	b.n	8007730 <__swsetup_r+0x98>
 8007740:	20000018 	.word	0x20000018

08007744 <_raise_r>:
 8007744:	291f      	cmp	r1, #31
 8007746:	b538      	push	{r3, r4, r5, lr}
 8007748:	4605      	mov	r5, r0
 800774a:	460c      	mov	r4, r1
 800774c:	d904      	bls.n	8007758 <_raise_r+0x14>
 800774e:	2316      	movs	r3, #22
 8007750:	6003      	str	r3, [r0, #0]
 8007752:	f04f 30ff 	mov.w	r0, #4294967295
 8007756:	bd38      	pop	{r3, r4, r5, pc}
 8007758:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800775a:	b112      	cbz	r2, 8007762 <_raise_r+0x1e>
 800775c:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007760:	b94b      	cbnz	r3, 8007776 <_raise_r+0x32>
 8007762:	4628      	mov	r0, r5
 8007764:	f000 f830 	bl	80077c8 <_getpid_r>
 8007768:	4622      	mov	r2, r4
 800776a:	4601      	mov	r1, r0
 800776c:	4628      	mov	r0, r5
 800776e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007772:	f000 b817 	b.w	80077a4 <_kill_r>
 8007776:	2b01      	cmp	r3, #1
 8007778:	d00a      	beq.n	8007790 <_raise_r+0x4c>
 800777a:	1c59      	adds	r1, r3, #1
 800777c:	d103      	bne.n	8007786 <_raise_r+0x42>
 800777e:	2316      	movs	r3, #22
 8007780:	6003      	str	r3, [r0, #0]
 8007782:	2001      	movs	r0, #1
 8007784:	e7e7      	b.n	8007756 <_raise_r+0x12>
 8007786:	2100      	movs	r1, #0
 8007788:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800778c:	4620      	mov	r0, r4
 800778e:	4798      	blx	r3
 8007790:	2000      	movs	r0, #0
 8007792:	e7e0      	b.n	8007756 <_raise_r+0x12>

08007794 <raise>:
 8007794:	4b02      	ldr	r3, [pc, #8]	@ (80077a0 <raise+0xc>)
 8007796:	4601      	mov	r1, r0
 8007798:	6818      	ldr	r0, [r3, #0]
 800779a:	f7ff bfd3 	b.w	8007744 <_raise_r>
 800779e:	bf00      	nop
 80077a0:	20000018 	.word	0x20000018

080077a4 <_kill_r>:
 80077a4:	b538      	push	{r3, r4, r5, lr}
 80077a6:	4d07      	ldr	r5, [pc, #28]	@ (80077c4 <_kill_r+0x20>)
 80077a8:	2300      	movs	r3, #0
 80077aa:	4604      	mov	r4, r0
 80077ac:	4608      	mov	r0, r1
 80077ae:	4611      	mov	r1, r2
 80077b0:	602b      	str	r3, [r5, #0]
 80077b2:	f7f9 fc00 	bl	8000fb6 <_kill>
 80077b6:	1c43      	adds	r3, r0, #1
 80077b8:	d102      	bne.n	80077c0 <_kill_r+0x1c>
 80077ba:	682b      	ldr	r3, [r5, #0]
 80077bc:	b103      	cbz	r3, 80077c0 <_kill_r+0x1c>
 80077be:	6023      	str	r3, [r4, #0]
 80077c0:	bd38      	pop	{r3, r4, r5, pc}
 80077c2:	bf00      	nop
 80077c4:	20000450 	.word	0x20000450

080077c8 <_getpid_r>:
 80077c8:	f7f9 bbed 	b.w	8000fa6 <_getpid>

080077cc <__swhatbuf_r>:
 80077cc:	b570      	push	{r4, r5, r6, lr}
 80077ce:	460c      	mov	r4, r1
 80077d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80077d4:	2900      	cmp	r1, #0
 80077d6:	b096      	sub	sp, #88	@ 0x58
 80077d8:	4615      	mov	r5, r2
 80077da:	461e      	mov	r6, r3
 80077dc:	da0d      	bge.n	80077fa <__swhatbuf_r+0x2e>
 80077de:	89a3      	ldrh	r3, [r4, #12]
 80077e0:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80077e4:	f04f 0100 	mov.w	r1, #0
 80077e8:	bf14      	ite	ne
 80077ea:	2340      	movne	r3, #64	@ 0x40
 80077ec:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80077f0:	2000      	movs	r0, #0
 80077f2:	6031      	str	r1, [r6, #0]
 80077f4:	602b      	str	r3, [r5, #0]
 80077f6:	b016      	add	sp, #88	@ 0x58
 80077f8:	bd70      	pop	{r4, r5, r6, pc}
 80077fa:	466a      	mov	r2, sp
 80077fc:	f000 f848 	bl	8007890 <_fstat_r>
 8007800:	2800      	cmp	r0, #0
 8007802:	dbec      	blt.n	80077de <__swhatbuf_r+0x12>
 8007804:	9901      	ldr	r1, [sp, #4]
 8007806:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800780a:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800780e:	4259      	negs	r1, r3
 8007810:	4159      	adcs	r1, r3
 8007812:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007816:	e7eb      	b.n	80077f0 <__swhatbuf_r+0x24>

08007818 <__smakebuf_r>:
 8007818:	898b      	ldrh	r3, [r1, #12]
 800781a:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800781c:	079d      	lsls	r5, r3, #30
 800781e:	4606      	mov	r6, r0
 8007820:	460c      	mov	r4, r1
 8007822:	d507      	bpl.n	8007834 <__smakebuf_r+0x1c>
 8007824:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007828:	6023      	str	r3, [r4, #0]
 800782a:	6123      	str	r3, [r4, #16]
 800782c:	2301      	movs	r3, #1
 800782e:	6163      	str	r3, [r4, #20]
 8007830:	b003      	add	sp, #12
 8007832:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007834:	ab01      	add	r3, sp, #4
 8007836:	466a      	mov	r2, sp
 8007838:	f7ff ffc8 	bl	80077cc <__swhatbuf_r>
 800783c:	9f00      	ldr	r7, [sp, #0]
 800783e:	4605      	mov	r5, r0
 8007840:	4639      	mov	r1, r7
 8007842:	4630      	mov	r0, r6
 8007844:	f7fe febe 	bl	80065c4 <_malloc_r>
 8007848:	b948      	cbnz	r0, 800785e <__smakebuf_r+0x46>
 800784a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800784e:	059a      	lsls	r2, r3, #22
 8007850:	d4ee      	bmi.n	8007830 <__smakebuf_r+0x18>
 8007852:	f023 0303 	bic.w	r3, r3, #3
 8007856:	f043 0302 	orr.w	r3, r3, #2
 800785a:	81a3      	strh	r3, [r4, #12]
 800785c:	e7e2      	b.n	8007824 <__smakebuf_r+0xc>
 800785e:	89a3      	ldrh	r3, [r4, #12]
 8007860:	6020      	str	r0, [r4, #0]
 8007862:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007866:	81a3      	strh	r3, [r4, #12]
 8007868:	9b01      	ldr	r3, [sp, #4]
 800786a:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800786e:	b15b      	cbz	r3, 8007888 <__smakebuf_r+0x70>
 8007870:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007874:	4630      	mov	r0, r6
 8007876:	f000 f81d 	bl	80078b4 <_isatty_r>
 800787a:	b128      	cbz	r0, 8007888 <__smakebuf_r+0x70>
 800787c:	89a3      	ldrh	r3, [r4, #12]
 800787e:	f023 0303 	bic.w	r3, r3, #3
 8007882:	f043 0301 	orr.w	r3, r3, #1
 8007886:	81a3      	strh	r3, [r4, #12]
 8007888:	89a3      	ldrh	r3, [r4, #12]
 800788a:	431d      	orrs	r5, r3
 800788c:	81a5      	strh	r5, [r4, #12]
 800788e:	e7cf      	b.n	8007830 <__smakebuf_r+0x18>

08007890 <_fstat_r>:
 8007890:	b538      	push	{r3, r4, r5, lr}
 8007892:	4d07      	ldr	r5, [pc, #28]	@ (80078b0 <_fstat_r+0x20>)
 8007894:	2300      	movs	r3, #0
 8007896:	4604      	mov	r4, r0
 8007898:	4608      	mov	r0, r1
 800789a:	4611      	mov	r1, r2
 800789c:	602b      	str	r3, [r5, #0]
 800789e:	f7f9 fbea 	bl	8001076 <_fstat>
 80078a2:	1c43      	adds	r3, r0, #1
 80078a4:	d102      	bne.n	80078ac <_fstat_r+0x1c>
 80078a6:	682b      	ldr	r3, [r5, #0]
 80078a8:	b103      	cbz	r3, 80078ac <_fstat_r+0x1c>
 80078aa:	6023      	str	r3, [r4, #0]
 80078ac:	bd38      	pop	{r3, r4, r5, pc}
 80078ae:	bf00      	nop
 80078b0:	20000450 	.word	0x20000450

080078b4 <_isatty_r>:
 80078b4:	b538      	push	{r3, r4, r5, lr}
 80078b6:	4d06      	ldr	r5, [pc, #24]	@ (80078d0 <_isatty_r+0x1c>)
 80078b8:	2300      	movs	r3, #0
 80078ba:	4604      	mov	r4, r0
 80078bc:	4608      	mov	r0, r1
 80078be:	602b      	str	r3, [r5, #0]
 80078c0:	f7f9 fbe9 	bl	8001096 <_isatty>
 80078c4:	1c43      	adds	r3, r0, #1
 80078c6:	d102      	bne.n	80078ce <_isatty_r+0x1a>
 80078c8:	682b      	ldr	r3, [r5, #0]
 80078ca:	b103      	cbz	r3, 80078ce <_isatty_r+0x1a>
 80078cc:	6023      	str	r3, [r4, #0]
 80078ce:	bd38      	pop	{r3, r4, r5, pc}
 80078d0:	20000450 	.word	0x20000450

080078d4 <_init>:
 80078d4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078d6:	bf00      	nop
 80078d8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078da:	bc08      	pop	{r3}
 80078dc:	469e      	mov	lr, r3
 80078de:	4770      	bx	lr

080078e0 <_fini>:
 80078e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80078e2:	bf00      	nop
 80078e4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80078e6:	bc08      	pop	{r3}
 80078e8:	469e      	mov	lr, r3
 80078ea:	4770      	bx	lr
