--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Install\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 536 paths analyzed, 140 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.140ns.
--------------------------------------------------------------------------------
Slack:                  15.860ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_5 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.107ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_5 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_holder_q_5
    SLICE_X12Y30.D1      net (fanout=2)        0.847   M_myBlinker_hold_time[5]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.107ns (1.387ns logic, 2.720ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack:                  15.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_5 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.092ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_5 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_holder_q_5
    SLICE_X12Y30.D1      net (fanout=2)        0.847   M_myBlinker_hold_time[5]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.092ns (1.363ns logic, 2.729ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  15.931ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_4 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.036ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_4 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_holder_q_4
    SLICE_X12Y30.D3      net (fanout=2)        0.776   M_myBlinker_hold_time[4]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.036ns (1.387ns logic, 2.649ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  15.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_2 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.027ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_2 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.CQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_holder_q_2
    SLICE_X12Y30.D2      net (fanout=2)        0.767   M_myBlinker_hold_time[2]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      4.027ns (1.387ns logic, 2.640ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  15.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_4 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.021ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_4 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_holder_q_4
    SLICE_X12Y30.D3      net (fanout=2)        0.776   M_myBlinker_hold_time[4]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.021ns (1.363ns logic, 2.658ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack:                  15.951ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_2 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.012ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_2 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.CQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_holder_q_2
    SLICE_X12Y30.D2      net (fanout=2)        0.767   M_myBlinker_hold_time[2]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      4.012ns (1.363ns logic, 2.649ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Slack:                  16.052ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_5 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.915ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_5 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_holder_q_5
    SLICE_X12Y30.D1      net (fanout=2)        0.847   M_myBlinker_hold_time[5]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.C4      net (fanout=4)        0.390   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.915ns (1.363ns logic, 2.552ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack:                  16.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_4 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.844ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_4 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_holder_q_4
    SLICE_X12Y30.D3      net (fanout=2)        0.776   M_myBlinker_hold_time[4]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.C4      net (fanout=4)        0.390   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.844ns (1.363ns logic, 2.481ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_2 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.835ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_2 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.CQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_holder_q_2
    SLICE_X12Y30.D2      net (fanout=2)        0.767   M_myBlinker_hold_time[2]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.C4      net (fanout=4)        0.390   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.835ns (1.363ns logic, 2.472ns route)
                                                       (35.5% logic, 64.5% route)

--------------------------------------------------------------------------------
Slack:                  16.153ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_12 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.815ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_12 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.AQ      Tcko                  0.525   M_myBlinker_hold_time[15]
                                                       myBlinker/M_holder_q_12
    SLICE_X13Y34.C1      net (fanout=2)        0.902   M_myBlinker_hold_time[12]
    SLICE_X13Y34.C       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
    SLICE_X10Y34.B1      net (fanout=1)        0.963   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.815ns (1.392ns logic, 2.423ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack:                  16.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_12 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.800ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_12 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.AQ      Tcko                  0.525   M_myBlinker_hold_time[15]
                                                       myBlinker/M_holder_q_12
    SLICE_X13Y34.C1      net (fanout=2)        0.902   M_myBlinker_hold_time[12]
    SLICE_X13Y34.C       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
    SLICE_X10Y34.B1      net (fanout=1)        0.963   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.800ns (1.368ns logic, 2.432ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack:                  16.191ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_23 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.781ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.627 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_23 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.DQ      Tcko                  0.525   M_myBlinker_hold_time[23]
                                                       myBlinker/M_holder_q_23
    SLICE_X13Y36.B1      net (fanout=2)        0.935   M_myBlinker_hold_time[23]
    SLICE_X13Y36.B       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B5      net (fanout=1)        0.896   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.781ns (1.392ns logic, 2.389ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Slack:                  16.200ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_3 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.763ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_3 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_holder_q_3
    SLICE_X12Y30.D4      net (fanout=2)        0.503   M_myBlinker_hold_time[3]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.763ns (1.387ns logic, 2.376ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Slack:                  16.206ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_23 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.766ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.627 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_23 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.DQ      Tcko                  0.525   M_myBlinker_hold_time[23]
                                                       myBlinker/M_holder_q_23
    SLICE_X13Y36.B1      net (fanout=2)        0.935   M_myBlinker_hold_time[23]
    SLICE_X13Y36.B       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B5      net (fanout=1)        0.896   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.766ns (1.368ns logic, 2.398ns route)
                                                       (36.3% logic, 63.7% route)

--------------------------------------------------------------------------------
Slack:                  16.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_3 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.748ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_3 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_holder_q_3
    SLICE_X12Y30.D4      net (fanout=2)        0.503   M_myBlinker_hold_time[3]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.748ns (1.363ns logic, 2.385ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  16.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_5 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.740ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_5 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.BQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_holder_q_5
    SLICE_X12Y30.D1      net (fanout=2)        0.847   M_myBlinker_hold_time[5]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.A5      net (fanout=4)        0.215   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.740ns (1.363ns logic, 2.377ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack:                  16.270ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_0 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.693ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_0 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_holder_q_0
    SLICE_X12Y30.D5      net (fanout=2)        0.433   M_myBlinker_hold_time[0]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.693ns (1.387ns logic, 2.306ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  16.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_0 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.678ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_0 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_holder_q_0
    SLICE_X12Y30.D5      net (fanout=2)        0.433   M_myBlinker_hold_time[0]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.678ns (1.363ns logic, 2.315ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  16.298ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_4 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.669ns (Levels of Logic = 3)
  Clock Path Skew:      0.002ns (0.627 - 0.625)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_4 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y32.AQ      Tcko                  0.525   M_myBlinker_hold_time[7]
                                                       myBlinker/M_holder_q_4
    SLICE_X12Y30.D3      net (fanout=2)        0.776   M_myBlinker_hold_time[4]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.A5      net (fanout=4)        0.215   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (1.363ns logic, 2.306ns route)
                                                       (37.1% logic, 62.9% route)

--------------------------------------------------------------------------------
Slack:                  16.303ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_2 (FF)
  Destination:          M_state_q_FSM_FFd1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.660ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_2 to M_state_q_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.CQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_holder_q_2
    SLICE_X12Y30.D2      net (fanout=2)        0.767   M_myBlinker_hold_time[2]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.A5      net (fanout=4)        0.215   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd1-In
                                                       M_state_q_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (1.363ns logic, 2.297ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack:                  16.309ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_14 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.659ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_14 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.525   M_myBlinker_hold_time[15]
                                                       myBlinker/M_holder_q_14
    SLICE_X13Y34.C2      net (fanout=2)        0.746   M_myBlinker_hold_time[14]
    SLICE_X13Y34.C       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
    SLICE_X10Y34.B1      net (fanout=1)        0.963   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.659ns (1.392ns logic, 2.267ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------
Slack:                  16.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_14 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.644ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_14 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.CQ      Tcko                  0.525   M_myBlinker_hold_time[15]
                                                       myBlinker/M_holder_q_14
    SLICE_X13Y34.C2      net (fanout=2)        0.746   M_myBlinker_hold_time[14]
    SLICE_X13Y34.C       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
    SLICE_X10Y34.B1      net (fanout=1)        0.963   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.644ns (1.368ns logic, 2.276ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------
Slack:                  16.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_12 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.623ns (Levels of Logic = 3)
  Clock Path Skew:      0.003ns (0.627 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_12 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y34.AQ      Tcko                  0.525   M_myBlinker_hold_time[15]
                                                       myBlinker/M_holder_q_12
    SLICE_X13Y34.C1      net (fanout=2)        0.902   M_myBlinker_hold_time[12]
    SLICE_X13Y34.C       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
    SLICE_X10Y34.B1      net (fanout=1)        0.963   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>2
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.C4      net (fanout=4)        0.390   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.623ns (1.368ns logic, 2.255ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------
Slack:                  16.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_1 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.597ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_1 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.BQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_holder_q_1
    SLICE_X12Y30.D6      net (fanout=2)        0.337   M_myBlinker_hold_time[1]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.597ns (1.387ns logic, 2.210ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  16.367ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_21 (FF)
  Destination:          M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.605ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.627 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_21 to M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.BQ      Tcko                  0.525   M_myBlinker_hold_time[23]
                                                       myBlinker/M_holder_q_21
    SLICE_X13Y36.B2      net (fanout=2)        0.759   M_myBlinker_hold_time[21]
    SLICE_X13Y36.B       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B5      net (fanout=1)        0.896   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X11Y34.A1      net (fanout=4)        0.558   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X11Y34.CLK     Tas                   0.373   M_state_q_FSM_FFd4
                                                       M_state_q_FSM_FFd4-In
                                                       M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      3.605ns (1.392ns logic, 2.213ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack:                  16.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_1 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.582ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_1 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.BQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_holder_q_1
    SLICE_X12Y30.D6      net (fanout=2)        0.337   M_myBlinker_hold_time[1]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.582ns (1.363ns logic, 2.219ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  16.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_21 (FF)
  Destination:          M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.590ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.627 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_21 to M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.BQ      Tcko                  0.525   M_myBlinker_hold_time[23]
                                                       myBlinker/M_holder_q_21
    SLICE_X13Y36.B2      net (fanout=2)        0.759   M_myBlinker_hold_time[21]
    SLICE_X13Y36.B       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B5      net (fanout=1)        0.896   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.D1      net (fanout=4)        0.567   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd3-In1
                                                       M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (1.368ns logic, 2.222ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  16.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_23 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.589ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.627 - 0.620)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_23 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.DQ      Tcko                  0.525   M_myBlinker_hold_time[23]
                                                       myBlinker/M_holder_q_23
    SLICE_X13Y36.B1      net (fanout=2)        0.935   M_myBlinker_hold_time[23]
    SLICE_X13Y36.B       Tilo                  0.259   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>4
    SLICE_X10Y34.B5      net (fanout=1)        0.896   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>3
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.C4      net (fanout=4)        0.390   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.589ns (1.368ns logic, 2.221ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------
Slack:                  16.392ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_3 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.571ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_3 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.DQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_holder_q_3
    SLICE_X12Y30.D4      net (fanout=2)        0.503   M_myBlinker_hold_time[3]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.C4      net (fanout=4)        0.390   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (1.363ns logic, 2.208ns route)
                                                       (38.2% logic, 61.8% route)

--------------------------------------------------------------------------------
Slack:                  16.462ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myBlinker/M_holder_q_0 (FF)
  Destination:          M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.501ns (Levels of Logic = 3)
  Clock Path Skew:      -0.002ns (0.715 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: myBlinker/M_holder_q_0 to M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y31.AQ      Tcko                  0.525   M_myBlinker_hold_time[3]
                                                       myBlinker/M_holder_q_0
    SLICE_X12Y30.D5      net (fanout=2)        0.433   M_myBlinker_hold_time[0]
    SLICE_X12Y30.D       Tilo                  0.254   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>1
    SLICE_X10Y34.B3      net (fanout=1)        1.315   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o[26]
    SLICE_X10Y34.B       Tilo                  0.235   M_state_q_FSM_FFd3
                                                       M_myBlinker_hold_time[26]_GND_1_o_equal_38_o<26>6
    SLICE_X10Y34.C4      net (fanout=4)        0.390   M_myBlinker_hold_time[26]_GND_1_o_equal_38_o
    SLICE_X10Y34.CLK     Tas                   0.349   M_state_q_FSM_FFd3
                                                       M_state_q_FSM_FFd2-In1
                                                       M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (1.363ns logic, 2.138ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[3]/CLK
  Logical resource: myBlinker/M_holder_q_0/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[3]/CLK
  Logical resource: myBlinker/M_holder_q_1/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[3]/CLK
  Logical resource: myBlinker/M_holder_q_2/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[3]/CLK
  Logical resource: myBlinker/M_holder_q_3/CK
  Location pin: SLICE_X12Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[7]/CLK
  Logical resource: myBlinker/M_holder_q_4/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[7]/CLK
  Logical resource: myBlinker/M_holder_q_5/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[7]/CLK
  Logical resource: myBlinker/M_holder_q_6/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[7]/CLK
  Logical resource: myBlinker/M_holder_q_7/CK
  Location pin: SLICE_X12Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[11]/CLK
  Logical resource: myBlinker/M_holder_q_8/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[11]/CLK
  Logical resource: myBlinker/M_holder_q_9/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[11]/CLK
  Logical resource: myBlinker/M_holder_q_10/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[11]/CLK
  Logical resource: myBlinker/M_holder_q_11/CK
  Location pin: SLICE_X12Y33.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[15]/CLK
  Logical resource: myBlinker/M_holder_q_12/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[15]/CLK
  Logical resource: myBlinker/M_holder_q_13/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[15]/CLK
  Logical resource: myBlinker/M_holder_q_14/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[15]/CLK
  Logical resource: myBlinker/M_holder_q_15/CK
  Location pin: SLICE_X12Y34.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[19]/CLK
  Logical resource: myBlinker/M_holder_q_16/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[19]/CLK
  Logical resource: myBlinker/M_holder_q_17/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[19]/CLK
  Logical resource: myBlinker/M_holder_q_18/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[19]/CLK
  Logical resource: myBlinker/M_holder_q_19/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[23]/CLK
  Logical resource: myBlinker/M_holder_q_20/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[23]/CLK
  Logical resource: myBlinker/M_holder_q_21/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[23]/CLK
  Logical resource: myBlinker/M_holder_q_22/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[23]/CLK
  Logical resource: myBlinker/M_holder_q_23/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[26]/CLK
  Logical resource: myBlinker/M_holder_q_24/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[26]/CLK
  Logical resource: myBlinker/M_holder_q_25/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_myBlinker_hold_time[26]/CLK
  Logical resource: myBlinker/M_holder_q_26/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.524ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.238ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X10Y31.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X10Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.140|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 536 paths, 0 nets, and 108 connections

Design statistics:
   Minimum period:   4.140ns{1}   (Maximum frequency: 241.546MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 07 14:18:02 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



