{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1666282231052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1666282231062 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 20 13:10:30 2022 " "Processing started: Thu Oct 20 13:10:30 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1666282231062 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1666282231062 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste " "Command: quartus_map --read_settings_files=on --write_settings_files=off Mod_Teste -c Mod_Teste" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1666282231062 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1666282231901 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mod_teste (2).v 1 1 " "Found 1 design units, including 1 entities, in source file mod_teste (2).v" { { "Info" "ISGN_ENTITY_NAME" "1 Mod_Teste " "Found entity 1: Mod_Teste" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282232042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282232042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_test2 (2).v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_test2 (2).v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_TEST " "Found entity 1: LCD_TEST" {  } { { "LCD_TEST2 (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/LCD_TEST2 (2).v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282232104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282232104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_controller (2).v 1 1 " "Found 1 design units, including 1 entities, in source file lcd_controller (2).v" { { "Info" "ISGN_ENTITY_NAME" "1 LCD_Controller " "Found entity 1: LCD_Controller" {  } { { "LCD_Controller (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/LCD_Controller (2).v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282232151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282232151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "som_sub.v 1 1 " "Found 1 design units, including 1 entities, in source file som_sub.v" { { "Info" "ISGN_ENTITY_NAME" "1 Som_Sub " "Found entity 1: Som_Sub" {  } { { "Som_Sub.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Som_Sub.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282232213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282232213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_desafio.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_desafio.v" { { "Info" "ISGN_ENTITY_NAME" "1 ULA_Desafio " "Found entity 1: ULA_Desafio" {  } { { "ULA_Desafio.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/ULA_Desafio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282232526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282232526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file display7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 display7seg " "Found entity 1: display7seg" {  } { { "display7seg.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/display7seg.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282232588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282232588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor_clock.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor_clock " "Found entity 1: divisor_clock" {  } { { "divisor_clock.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/divisor_clock.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282232655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282232655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contador_4b.v 1 1 " "Found 1 design units, including 1 entities, in source file contador_4b.v" { { "Info" "ISGN_ENTITY_NAME" "1 contador_4b " "Found entity 1: contador_4b" {  } { { "contador_4b.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/contador_4b.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1666282232710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1666282232710 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Mod_Teste " "Elaborating entity \"Mod_Teste\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1666282232842 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 Mod_Teste (2).v(9) " "Output port \"HEX1\" at Mod_Teste (2).v(9) has no driver" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666282232858 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 Mod_Teste (2).v(9) " "Output port \"HEX2\" at Mod_Teste (2).v(9) has no driver" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666282232858 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 Mod_Teste (2).v(9) " "Output port \"HEX4\" at Mod_Teste (2).v(9) has no driver" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666282232858 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 Mod_Teste (2).v(9) " "Output port \"HEX5\" at Mod_Teste (2).v(9) has no driver" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666282232858 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX6 Mod_Teste (2).v(9) " "Output port \"HEX6\" at Mod_Teste (2).v(9) has no driver" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666282232858 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX7 Mod_Teste (2).v(9) " "Output port \"HEX7\" at Mod_Teste (2).v(9) has no driver" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666282232858 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDG\[8..1\] Mod_Teste (2).v(10) " "Output port \"LEDG\[8..1\]\" at Mod_Teste (2).v(10) has no driver" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666282232858 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR Mod_Teste (2).v(11) " "Output port \"LEDR\" at Mod_Teste (2).v(11) has no driver" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666282232858 "|Mod_Teste"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TXD Mod_Teste (2).v(13) " "Output port \"UART_TXD\" at Mod_Teste (2).v(13) has no driver" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 13 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1666282232858 "|Mod_Teste"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_TEST LCD_TEST:MyLCD " "Elaborating entity \"LCD_TEST\" for hierarchy \"LCD_TEST:MyLCD\"" {  } { { "Mod_Teste (2).v" "MyLCD" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666282232889 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 18 LCD_TEST2 (2).v(60) " "Verilog HDL assignment warning at LCD_TEST2 (2).v(60): truncated value with size 32 to match size of target (18)" {  } { { "LCD_TEST2 (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/LCD_TEST2 (2).v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666282232905 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2 (2).v(69) " "Verilog HDL assignment warning at LCD_TEST2 (2).v(69): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2 (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/LCD_TEST2 (2).v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666282232905 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 LCD_TEST2 (2).v(71) " "Verilog HDL assignment warning at LCD_TEST2 (2).v(71): truncated value with size 32 to match size of target (6)" {  } { { "LCD_TEST2 (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/LCD_TEST2 (2).v" 71 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666282232905 "|Mod_Teste|LCD_TEST:MyLCD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LCD_Controller LCD_TEST:MyLCD\|LCD_Controller:u0 " "Elaborating entity \"LCD_Controller\" for hierarchy \"LCD_TEST:MyLCD\|LCD_Controller:u0\"" {  } { { "LCD_TEST2 (2).v" "u0" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/LCD_TEST2 (2).v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666282232920 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 LCD_Controller (2).v(66) " "Verilog HDL assignment warning at LCD_Controller (2).v(66): truncated value with size 32 to match size of target (5)" {  } { { "LCD_Controller (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/LCD_Controller (2).v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666282232936 "|Mod_Teste|LCD_TEST:MyLCD|LCD_Controller:u0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display7seg display7seg:displayteste " "Elaborating entity \"display7seg\" for hierarchy \"display7seg:displayteste\"" {  } { { "Mod_Teste (2).v" "displayteste" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666282232952 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisor_clock divisor_clock:clock_divisor " "Elaborating entity \"divisor_clock\" for hierarchy \"divisor_clock:clock_divisor\"" {  } { { "Mod_Teste (2).v" "clock_divisor" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666282233014 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 divisor_clock.v(19) " "Verilog HDL assignment warning at divisor_clock.v(19): truncated value with size 32 to match size of target (25)" {  } { { "divisor_clock.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/divisor_clock.v" 19 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666282233045 "|Mod_Teste|divisor_clock:clock_divisor"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contador_4b contador_4b:contador " "Elaborating entity \"contador_4b\" for hierarchy \"contador_4b:contador\"" {  } { { "Mod_Teste (2).v" "contador" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1666282233061 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 contador_4b.v(14) " "Verilog HDL assignment warning at contador_4b.v(14): truncated value with size 32 to match size of target (4)" {  } { { "contador_4b.v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/contador_4b.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1666282233111 "|Mod_Teste|contador_4b:contador"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[0\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[0\]\" and its non-tri-state driver." {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1666282235122 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[1\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[1\]\" and its non-tri-state driver." {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1666282235122 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[2\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[2\]\" and its non-tri-state driver." {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1666282235122 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[3\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[3\]\" and its non-tri-state driver." {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1666282235122 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[4\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[4\]\" and its non-tri-state driver." {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1666282235122 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[5\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[5\]\" and its non-tri-state driver." {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1666282235122 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[6\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[6\]\" and its non-tri-state driver." {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1666282235122 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "LCD_DATA\[7\] " "Inserted always-enabled tri-state buffer between \"LCD_DATA\[7\]\" and its non-tri-state driver." {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 -1 1666282235122 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 -1 1666282235122 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[0\]~synth " "Node \"LCD_DATA\[0\]~synth\"" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282235203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[1\]~synth " "Node \"LCD_DATA\[1\]~synth\"" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282235203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[2\]~synth " "Node \"LCD_DATA\[2\]~synth\"" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282235203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[3\]~synth " "Node \"LCD_DATA\[3\]~synth\"" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282235203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[4\]~synth " "Node \"LCD_DATA\[4\]~synth\"" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282235203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[5\]~synth " "Node \"LCD_DATA\[5\]~synth\"" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282235203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[6\]~synth " "Node \"LCD_DATA\[6\]~synth\"" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282235203 ""} { "Warning" "WMLS_MLS_NODE_NAME" "LCD_DATA\[7\]~synth " "Node \"LCD_DATA\[7\]~synth\"" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 15 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282235203 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1666282235203 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] GND " "Pin \"HEX2\[6\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] GND " "Pin \"HEX4\[6\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] GND " "Pin \"HEX5\[6\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] GND " "Pin \"HEX6\[6\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] GND " "Pin \"HEX7\[6\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX7[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[1\] GND " "Pin \"LEDG\[1\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDG[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[2\] GND " "Pin \"LEDG\[2\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDG[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[3\] GND " "Pin \"LEDG\[3\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDG[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[4\] GND " "Pin \"LEDG\[4\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDG[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[5\] GND " "Pin \"LEDG\[5\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDG[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[6\] GND " "Pin \"LEDG\[6\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDG[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[7\] GND " "Pin \"LEDG\[7\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDG[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDG\[8\] GND " "Pin \"LEDG\[8\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDG[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[10\] GND " "Pin \"LEDR\[10\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[11\] GND " "Pin \"LEDR\[11\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[12\] GND " "Pin \"LEDR\[12\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[13\] GND " "Pin \"LEDR\[13\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[14\] GND " "Pin \"LEDR\[14\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[15\] GND " "Pin \"LEDR\[15\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[16\] GND " "Pin \"LEDR\[16\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[16]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[17\] GND " "Pin \"LEDR\[17\]\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LEDR[17]"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TXD GND " "Pin \"UART_TXD\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|UART_TXD"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_ON VCC " "Pin \"LCD_ON\" is stuck at VCC" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LCD_ON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_BLON VCC " "Pin \"LCD_BLON\" is stuck at VCC" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LCD_BLON"} { "Warning" "WMLS_MLS_STUCK_PIN" "LCD_RW GND " "Pin \"LCD_RW\" is stuck at GND" {  } { { "Mod_Teste (2).v" "" { Text "G:/Meu Drive/UFCG/7ª-8ª Período/Lab. Arquitetura e Sistemas Digitais/Arquitetura 2022.1/Verilog_MIPS/Verilog_MIPS/Sprint02/Mod_Teste (2).v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1666282235206 "|Mod_Teste|LCD_RW"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1666282235206 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "8 " "8 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1666282235411 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1666282236699 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282236699 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "16 " "Design contains 16 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27 " "No output dependent on input pin \"CLOCK_27\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|CLOCK_27"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RXD " "No output dependent on input pin \"UART_RXD\"" {  } {  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1666282237513 "|Mod_Teste|UART_RXD"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1666282237513 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "321 " "Implemented 321 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1666282237521 ""} { "Info" "ICUT_CUT_TM_OPINS" "89 " "Implemented 89 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1666282237521 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "80 " "Implemented 80 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1666282237521 ""} { "Info" "ICUT_CUT_TM_LCELLS" "127 " "Implemented 127 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1666282237521 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1666282237521 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 131 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 131 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4605 " "Peak virtual memory: 4605 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1666282237776 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 20 13:10:37 2022 " "Processing ended: Thu Oct 20 13:10:37 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1666282237776 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1666282237776 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1666282237776 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1666282237776 ""}
