;redcode
;assert 1
	SPL 0, <402
	CMP -201, <-122
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB @-127, 100
	SUB @-127, 100
	SLT 210, 30
	ADD @-127, 100
	MOV -1, <-20
	MOV -1, <-20
	DJN -1, @-20
	SUB @121, 106
	JMN @270, @0
	SUB <0, @1
	JMN @270, @0
	SUB @127, 106
	SPL 0, -40
	SUB @121, 106
	SUB #72, @200
	ADD @-127, 102
	SUB #72, @200
	SPL -7, @-120
	CMP -100, -300
	CMP 620, @912
	ADD -127, 100
	SUB -207, <-182
	SUB @-127, 100
	SLT 210, 30
	SUB #-210, <1
	SUB @-127, 100
	SUB #-210, <1
	SUB #-210, <1
	SUB -102, <-130
	JMZ -1, @-20
	SUB <0, @1
	SUB #0, -40
	MOV -1, <-20
	DJN 1, #442
	SUB #72, @620
	SUB -71, <-20
	SUB 300, 90
	SPL @300, 90
	CMP -201, <-122
	SPL @300, 90
	SPL 0, <402
	MOV -1, <-20
	CMP -441, <-122
	SUB #-210, <1
	MOV @30, 9
	SPL 0, <402
	CMP -201, <-122
