#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sat Feb  1 10:25:11 2020
# Process ID: 295392
# Current directory: Y:/H2020/INF3500/TP2/Lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent297284 Y:\H2020\INF3500\TP2\Lab2\Lab2.xpr
# Log file: Y:/H2020/INF3500/TP2/Lab2/vivado.log
# Journal file: Y:/H2020/INF3500/TP2/Lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/H2020/INF3500/TP2/Lab2/Lab2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Logiciels/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 729.508 ; gain = 155.352
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'Y:/H2020/INF3500/TP2/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'pipeline_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'Y:/H2020/INF3500/TP2/Lab2/Lab2.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj pipeline_tb_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/H2020/INF3500/TP2/Lab2/Lab2.srcs/sources_1/imports/new/ch.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ch'
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/H2020/INF3500/TP2/Lab2/Lab2.srcs/sources_1/imports/labo2-circuits-combinatoires/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "Y:/H2020/INF3500/TP2/Lab2/Lab2.srcs/sources_1/imports/labo2-circuits-combinatoires/top-tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'pipeline_tb'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'Y:/H2020/INF3500/TP2/Lab2/Lab2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Logiciels/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto cdd04550e6f94f19b54b6863c20996ed --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot pipeline_tb_behav xil_defaultlib.pipeline_tb -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.ch [ch_default]
Compiling architecture behavioral of entity xil_defaultlib.maj [maj_default]
Compiling architecture behavioral of entity xil_defaultlib.sigma0 [sigma0_default]
Compiling architecture behavioral of entity xil_defaultlib.sigma1 [sigma1_default]
Compiling architecture behavioral of entity xil_defaultlib.sigma2 [sigma2_default]
Compiling architecture behavioral of entity xil_defaultlib.sigma3 [sigma3_default]
Compiling architecture top of entity xil_defaultlib.top [top_default]
Compiling architecture pipeline_tb of entity xil_defaultlib.pipeline_tb
Built simulation snapshot pipeline_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source Y:/H2020/INF3500/TP2/Lab2/Lab2.sim/sim_1/behav/xsim/xsim.dir/pipeline_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Sat Feb  1 10:26:03 2020...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 736.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'Y:/H2020/INF3500/TP2/Lab2/Lab2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "pipeline_tb_behav -key {Behavioral:sim_1:Functional:pipeline_tb} -tclbatch {pipeline_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source pipeline_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Error: Simulation successful
Time: 640 ns  Iteration: 0  Process: /pipeline_tb/line__177  File: Y:/H2020/INF3500/TP2/Lab2/Lab2.srcs/sources_1/imports/labo2-circuits-combinatoires/top-tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'pipeline_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:12 . Memory (MB): peak = 777.297 ; gain = 40.488
save_wave_config {Y:/H2020/INF3500/TP2/Fichiers a tranferer/pipeline_tb_behav.wcfg}
add_files -fileset sim_1 -norecurse {{Y:/H2020/INF3500/TP2/Fichiers a tranferer/pipeline_tb_behav.wcfg}}
set_property xsim.view {{Y:/H2020/INF3500/TP2/Fichiers a tranferer/pipeline_tb_behav.wcfg}} [get_filesets sim_1]
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory Y:/H2020/INF3500/TP2/Lab2/Lab2.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Feb  1 11:57:51 2020] Launched synth_1...
Run output will be captured here: Y:/H2020/INF3500/TP2/Lab2/Lab2.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Feb  1 12:00:19 2020] Launched impl_1...
Run output will be captured here: Y:/H2020/INF3500/TP2/Lab2/Lab2.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Feb  1 12:02:08 2020] Launched impl_1...
Run output will be captured here: Y:/H2020/INF3500/TP2/Lab2/Lab2.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 795.875 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292742080A
set_property PROGRAM.FILE {Y:/H2020/INF3500/TP2/Lab2/Lab2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {Y:/H2020/INF3500/TP2/Lab2/Lab2.runs/impl_1/top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [Y:/H2020/INF3500/TP2/Lab2/Lab2.srcs/constrs_1/imports/labo2-circuits-combinatoires/top.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'clk' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [Y:/H2020/INF3500/TP2/Lab2/Lab2.srcs/constrs_1/imports/labo2-circuits-combinatoires/top.xdc:40]
Finished Parsing XDC File [Y:/H2020/INF3500/TP2/Lab2/Lab2.srcs/constrs_1/imports/labo2-circuits-combinatoires/top.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2056.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:22 ; elapsed = 00:00:26 . Memory (MB): peak = 2176.738 ; gain = 411.539
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Feb  1 12:15:32 2020...
