<def f='llvm/llvm/include/llvm/MC/LaneBitmask.h' l='50' type='bool llvm::LaneBitmask::operator&lt;(llvm::LaneBitmask M) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='102' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='118' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='119' u='c' c='_ZN4llvm14GCNRegPressure3incEjNS_11LaneBitmaskES1_RKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/GCNRegPressure.cpp' l='262' u='c' c='_ZN4llvm15getLiveLaneMaskEjNS_9SlotIndexERKNS_13LiveIntervalsERKNS_19MachineRegisterInfoE'/>
<use f='llvm/llvm/lib/Target/Hexagon/RDFRegisters.h' l='92' u='c' c='_ZNK4llvm3rdf11RegisterRefltERKS1_'/>
