Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Tue Sep 25 22:39:56 2018
| Host         : LAPTOP-07F69O5Q running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file system_wrapper_control_sets_placed.rpt
| Design       : system_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   109 |
| Unused register locations in slices containing registers |   286 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             256 |           98 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             263 |           88 |
| Yes          | No                    | No                     |             774 |          216 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             397 |          101 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                 |                                                                                Enable Signal                                                                               |                                                                Set/Reset Signal                                                               | Slice Load Count | Bel Load Count |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/ADDR_SNG_PORT.bram_addr_int_reg[12]                                       | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/SR[0]                                                    |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                               |                1 |              1 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                               |                1 |              2 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0        |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                  |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                       |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                               |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0        |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0        |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.ALLIN1_ND.READ_REG_GEN[0].GPIO_DBus_i_reg[28]                      |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                 |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0        |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                               | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                    |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                               |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0        |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0        |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                    |                                                                                                                                               |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                           | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                    |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                           | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                    |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/GEN_WR_NO_ECC.bram_we_int[3]_i_1_n_0                     |                2 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_data_sm_ns                                                                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                    |                3 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                            | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_OE_reg[0][0]                                                                                | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i[3]_i_1_n_0                                                                                            | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                     |                1 |              4 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                      |                1 |              5 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                    | system_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                |                2 |              6 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                              | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/p_1_in[31]                                                                                                                       | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/p_1_in[23]                                                                                                                       | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                              | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]       |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                             | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]       |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                             | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/p_1_in[15]                                                                                                                       | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]       |                3 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                       | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                           |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                             | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                             | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                             | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                             | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/brst_cnt[7]_i_1_n_0                                                                   | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                    |                4 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                             | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                2 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                              | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                             | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                             | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                1 |              8 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                2 |              9 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/E[0]                                                                      | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/SR[0]                                                    |                5 |             10 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                    |                                                                                                                                               |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                               |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/p_1_in[3]                                                                                                                        | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |                2 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                               |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                               |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[11]                   |                                                                                                                                               |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[0][0]      |                                                                                                                                               |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                               |                3 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]     |                                                                                                                                               |                4 |             12 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/E[0]                                                                         | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                    |                4 |             13 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/GEN_ARB.I_SNG_PORT/ar_active_re                                                                 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                    |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                               |                5 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                               |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                               |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                               |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/switches/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                    |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/buttons/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR                                                                                     |                4 |             15 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                           |                5 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                               |                7 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                               |                7 |             17 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                               |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                               |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                               |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                               |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                               |                5 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                               |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                               |                4 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                               |                6 |             20 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                               |               10 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                               |                9 |             24 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                               |               11 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[4][0]                   |                                                                                                                                               |               12 |             25 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                    |               16 |             30 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                                            | system_i/led_ip/U0/led_ip_v1_0_S_AXI_inst/slv_reg0[3]_i_1_n_0                                                                                 |               11 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_WR_CHNL/wrdata_reg_ld                                                                         |                                                                                                                                               |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/rd_skid_buf_ld                                                                        | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/I_WRAP_BRST/wrap_burst_total_reg[0]_0                    |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/axi_rdata_en                                                                          | system_i/axi_bram_ctrl_0/U0/gext_inst.abcv4_0_ext_inst/GEN_AXI4.I_FULL_AXI/I_RD_CHNL/GEN_RDATA_NO_ECC.GEN_RDATA[31].axi_rdata_int[31]_i_1_n_0 |                6 |             32 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                               |                6 |             33 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                               |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                               |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                               |                9 |             34 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                               |               11 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                               |                8 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                               |                9 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                               |                7 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                               |                8 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                               |                7 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                               |                8 |             35 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/processing_system7_0_axi_periph/m02_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |               11 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/processing_system7_0_axi_periph/m01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |               13 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            | system_i/processing_system7_0_axi_periph/m00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                             |               11 |             44 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                           |               15 |             52 |
|  system_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                            |                                                                                                                                               |               99 |            257 |
+-----------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                     4 |
| 2      |                     3 |
| 4      |                    25 |
| 5      |                     1 |
| 6      |                     1 |
| 8      |                    20 |
| 9      |                     1 |
| 10     |                     1 |
| 12     |                     9 |
| 13     |                     1 |
| 15     |                     7 |
| 16+    |                    36 |
+--------+-----------------------+


