
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000354                       # Number of seconds simulated
sim_ticks                                   354490500                       # Number of ticks simulated
final_tick                               2261605145000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                              259306684                       # Simulator instruction rate (inst/s)
host_op_rate                                259298544                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              779713796                       # Simulator tick rate (ticks/s)
host_mem_usage                                 751768                       # Number of bytes of host memory used
host_seconds                                     0.45                       # Real time elapsed on the host
sim_insts                                   117884585                       # Number of instructions simulated
sim_ops                                     117884585                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       120128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       217792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst        38656                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data        90944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst       128064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data       640064                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total            1235648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       120128                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst        38656                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst       128064                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        286848                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       593024                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          593024                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         1877                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data         3403                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst          604                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         1421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst         2001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data        10001                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total               19307                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          9266                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               9266                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst    338875090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    614380357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst    109046646                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    256548483                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst    361262149                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data   1805588584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3485701309                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst    338875090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst    109046646                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst    361262149                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        809183885                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      1672891093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1672891093                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      1672891093                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst    338875090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    614380357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst    109046646                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    256548483                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst    361262149                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data   1805588584                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5158592402                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                       576                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     164     47.67%     47.67% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.29%     47.97% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    179     52.03%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                 344                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      164     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.30%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     163     49.70%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                  328                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               138897000     91.89%     91.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.11%     92.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               12095000      8.00%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           151156500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.910615                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.953488                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.27%      0.27% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      3.25%      3.52% # number of callpals executed
system.cpu0.kern.callpal::tbi                       2      0.54%      4.07% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  325     88.08%     92.14% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.27%     92.41% # number of callpals executed
system.cpu0.kern.callpal::rti                      18      4.88%     97.29% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      2.44%     99.73% # number of callpals executed
system.cpu0.kern.callpal::imb                       1      0.27%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                   369                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61914500     75.49%     75.49% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            20102000     24.51%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5022                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          496.411554                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              64909                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5022                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.924930                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data    24.611592                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   471.799962                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.048070                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.921484                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.969554                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          488                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.953125                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           130029                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          130029                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        30560                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          30560                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        25705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         25705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          516                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          516                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          593                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          593                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        56265                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           56265                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        56265                       # number of overall hits
system.cpu0.dcache.overall_hits::total          56265                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2868                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2868                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2136                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2136                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           96                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           96                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           18                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5004                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5004                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5004                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5004                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        33428                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        33428                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        27841                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        27841                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          612                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61269                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61269                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61269                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61269                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.085796                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.085796                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.076721                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.076721                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.156863                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.029460                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.029460                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.081673                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.081673                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.081673                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.081673                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3089                       # number of writebacks
system.cpu0.dcache.writebacks::total             3089                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2481                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.971957                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             338027                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2481                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           136.246272                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst    26.612853                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   485.359104                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.051978                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.947967                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999945                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           334482                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          334482                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       163518                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         163518                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       163518                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          163518                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       163518                       # number of overall hits
system.cpu0.icache.overall_hits::total         163518                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2482                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2482                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2482                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2482                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2482                       # number of overall misses
system.cpu0.icache.overall_misses::total         2482                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       166000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       166000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       166000                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       166000                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       166000                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       166000                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.014952                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.014952                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.014952                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.014952                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.014952                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.014952                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2481                       # number of writebacks
system.cpu0.icache.writebacks::total             2481                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       794                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                      98     47.12%     47.12% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      3      1.44%     48.56% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    107     51.44%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 208                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                       98     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       3      1.52%     51.01% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                      97     48.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  198                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               351540000     98.38%     98.38% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 361000      0.10%     98.48% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31                5425000      1.52%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           357326000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.906542                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.951923                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   58     20.57%     20.92% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.77%     22.70% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  137     48.58%     71.28% # number of callpals executed
system.cpu1.kern.callpal::rdps                      1      0.35%     71.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     24.47%     96.10% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      3.19%     99.29% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.71%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   282                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  4                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 68                      
system.cpu1.kern.mode_good::user                   67                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.552846                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.250000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701031                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          59104500      5.45%      5.45% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8186500      0.75%      6.20% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1017376000     93.80%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2120                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          457.278007                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              49026                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2120                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            23.125472                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    87.247771                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   370.030237                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.170406                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.722715                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.893121                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          457                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.892578                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            78639                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           78639                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        22216                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          22216                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        12771                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         12771                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          436                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          436                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          456                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          456                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        34987                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           34987                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        34987                       # number of overall hits
system.cpu1.dcache.overall_hits::total          34987                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1574                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1574                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          678                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          678                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           41                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           20                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           20                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2252                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2252                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2252                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2252                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        23790                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        13449                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          477                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          476                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        37239                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        37239                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.066162                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.066162                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.050413                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.085954                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.042017                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.060474                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.060474                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          930                       # number of writebacks
system.cpu1.dcache.writebacks::total              930                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1268                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.804072                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs              99894                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1268                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            78.780757                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst   192.348750                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   319.455323                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.375681                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.623936                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          434                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           78                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           273001                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          273001                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       134597                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         134597                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       134597                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          134597                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       134597                       # number of overall hits
system.cpu1.icache.overall_hits::total         134597                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1269                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1269                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1269                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1269                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1269                       # number of overall misses
system.cpu1.icache.overall_misses::total         1269                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       135866                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       135866                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       135866                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       135866                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       135866                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.009340                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.009340                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.009340                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.009340                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1268                       # number of writebacks
system.cpu1.icache.writebacks::total             1268                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               357062500     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           357227000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                1                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          273.125596                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   271.976131                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     1.149465                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.531203                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.002245                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.533448                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          265                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.517578                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           52                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            1                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          127                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          127                       # number of overall hits
system.cpu2.dcache.overall_hits::total            127                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data            2                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            3                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            5                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            5                       # number of overall misses
system.cpu2.dcache.overall_misses::total            5                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu2.dcache.writebacks::total                1                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1204                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     248     50.20%     50.20% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    245     49.60%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 494                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      246     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     245     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  492                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               551011500     98.32%     98.32% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.02%     98.34% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                9321000      1.66%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           560444500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.991935                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.995951                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    3      0.53%      0.53% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      9.33%      9.86% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  393     69.19%     79.05% # number of callpals executed
system.cpu3.kern.callpal::rdps                      1      0.18%     79.23% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.18%     79.40% # number of callpals executed
system.cpu3.kern.callpal::rti                     100     17.61%     97.01% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.64%     99.65% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   568                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         509919500     87.10%     87.10% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75503500     12.90%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12732                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          489.818751                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs             158362                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            12732                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            12.438109                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   171.621276                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   318.197476                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.335198                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.621479                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.956677                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          453                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           355443                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          355443                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        76035                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          76035                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        79956                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         79956                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1170                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1265                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1265                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       155991                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          155991                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       155991                       # number of overall hits
system.cpu3.dcache.overall_hits::total         155991                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5824                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5824                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6919                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6919                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          120                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          120                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           19                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           19                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12743                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12743                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12743                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12743                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        81859                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        86875                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1290                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1284                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       168734                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       168734                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.071147                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.079643                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.079643                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.093023                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.014798                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.075521                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.075521                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8103                       # number of writebacks
system.cpu3.dcache.writebacks::total             8103                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4270                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.871178                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs             253769                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             4270                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            59.430679                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   205.361523                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   306.509656                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.401097                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.598652                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999748                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           47                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          150                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          313                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           906533                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          906533                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       446860                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         446860                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       446860                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          446860                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       446860                       # number of overall hits
system.cpu3.icache.overall_hits::total         446860                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4271                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4271                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4271                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4271                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4271                       # number of overall misses
system.cpu3.icache.overall_misses::total         4271                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       451131                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       451131                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       451131                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       451131                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       451131                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.009467                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.009467                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.009467                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.009467                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4270                       # number of writebacks
system.cpu3.icache.writebacks::total             4270                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  10                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 10                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      20                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total           80                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                       80                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                     21986                       # number of replacements
system.l2.tags.tagsinuse                  4010.278845                       # Cycle average of tags in use
system.l2.tags.total_refs                       17711                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     21986                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.805558                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2139.852710                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.inst        85.132979                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data       193.696200                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.inst         1.416745                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu1.data         2.654518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst        60.582781                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data        47.362952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.inst        19.668524                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data        12.822063                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst   311.481825                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   256.626671                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    89.626058                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   116.073223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst   230.709913                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   442.571683                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.522425                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.inst        0.020784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.047289                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.inst        0.000346                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu1.data        0.000648                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.014791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.011563                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.inst        0.004802                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.003130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.076045                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.062653                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.021881                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.028338                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.056326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.108050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979072                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4049                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          707                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1638                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1694                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.988525                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    441449                       # Number of tag accesses
system.l2.tags.data_accesses                   441449                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks        12123                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            12123                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks         5430                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             5430                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            2                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    5                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  1                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          316                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           86                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data          498                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   900                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          605                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst          665                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst         2270                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               3540                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data          996                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data          652                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data         2231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total              3879                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          605                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         1312                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst          665                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data          738                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst         2270                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2729                       # number of demand (read+write) hits
system.l2.demand_hits::total                     8319                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          605                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         1312                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst          665                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data          738                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst         2270                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2729                       # number of overall hits
system.l2.overall_hits::total                    8319                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data            3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           11                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 20                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            3                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total                8                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         1742                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data          552                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data         6373                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                8667                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         1877                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst          604                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst         2001                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             4482                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         1661                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data          869                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data         3634                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            6164                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         1877                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         3403                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst          604                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         1421                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst         2001                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data        10007                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19313                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         1877                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         3403                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst          604                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         1421                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst         2001                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data        10007                       # number of overall misses
system.l2.overall_misses::total                 19313                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks        12123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        12123                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks         5430                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         5430                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           14                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               25                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total              9                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         2058                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data          638                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data         6871                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              9567                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         2482                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         1269                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         4271                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           8022                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         2657                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         1521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         5865                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         10043                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         2482                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         4715                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         1269                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         2159                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         4271                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data        12736                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                27632                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         2482                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         4715                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         1269                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         2159                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         4271                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data        12736                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               27632                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.785714                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.800000                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.888889                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.846453                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.865204                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.927521                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.905927                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.756245                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.475965                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.468509                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.558714                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.625141                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.571335                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.619608                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.613761                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.756245                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.721739                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.475965                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.658175                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.468509                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.785726                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.698936                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.756245                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.721739                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.475965                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.658175                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.468509                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.785726                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.698936                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 9266                       # number of writebacks
system.l2.writebacks::total                      9266                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadResp              10646                       # Transaction distribution
system.membus.trans_dist::WriteReq                 10                       # Transaction distribution
system.membus.trans_dist::WriteResp                10                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         9266                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8163                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              132                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq             59                       # Transaction distribution
system.membus.trans_dist::UpgradeResp              34                       # Transaction distribution
system.membus.trans_dist::ReadExReq              8698                       # Transaction distribution
system.membus.trans_dist::ReadExResp             8661                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         10646                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave           20                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        56305                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        56325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  56325                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave           80                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port      1828672                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1828752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1828752                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples             36974                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                   36974    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total               36974                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               33926                       # DTB read hits
system.switch_cpus0.dtb.read_misses                90                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses            8138                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              28434                       # DTB write hits
system.switch_cpus0.dtb.write_misses               15                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           4590                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               62360                       # DTB hits
system.switch_cpus0.dtb.data_misses               105                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           12728                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              43649                       # ITB hits
system.switch_cpus0.itb.fetch_misses               94                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          43743                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                  301619                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             165888                       # Number of instructions committed
system.switch_cpus0.committedOps               165888                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       160081                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           246                       # Number of float alu accesses
system.switch_cpus0.num_func_calls               4115                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        17158                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              160081                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  246                       # number of float instructions
system.switch_cpus0.num_int_register_reads       220709                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       112845                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                62624                       # number of memory refs
system.switch_cpus0.num_load_insts              34130                       # Number of load instructions
system.switch_cpus0.num_store_insts             28494                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      230958.708080                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      70660.291920                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.234270                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.765730                       # Percentage of idle cycles
system.switch_cpus0.Branches                    22555                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         2863      1.72%      1.72% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu            95849     57.74%     59.47% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             157      0.09%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     59.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             31      0.02%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     59.58% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           35090     21.14%     80.72% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          28774     17.33%     98.05% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          3236      1.95%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            166000                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               23721                       # DTB read hits
system.switch_cpus1.dtb.read_misses               326                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              13820                       # DTB write hits
system.switch_cpus1.dtb.write_misses               38                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               37541                       # DTB hits
system.switch_cpus1.dtb.data_misses               364                       # DTB misses
system.switch_cpus1.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23252                       # ITB hits
system.switch_cpus1.itb.fetch_misses              125                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23377                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4522803212                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             135481                       # Number of instructions committed
system.switch_cpus1.committedOps               135481                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       130166                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           297                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               2695                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        16016                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              130166                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  297                       # number of float instructions
system.switch_cpus1.num_int_register_reads       172842                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        99144                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                38649                       # number of memory refs
system.switch_cpus1.num_load_insts              24605                       # Number of load instructions
system.switch_cpus1.num_store_insts             14044                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      3655288448.894023                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      867514763.105977                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.191809                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.808191                       # Percentage of idle cycles
system.switch_cpus1.Branches                    19745                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2816      2.07%      2.07% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            86816     63.90%     65.97% # Class of executed instruction
system.switch_cpus1.op_class::IntMult              87      0.06%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             25      0.02%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.05% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.06% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           25655     18.88%     84.94% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          14054     10.34%     95.28% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6410      4.72%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            135866                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4522803098                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4520449135.991915                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2353962.008085                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000520                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999480                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               82681                       # DTB read hits
system.switch_cpus3.dtb.read_misses               372                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              88100                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              170781                       # DTB hits
system.switch_cpus3.dtb.data_misses               478                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             161857                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162009                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4523210291                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             450648                       # Number of instructions committed
system.switch_cpus3.committedOps               450648                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       433704                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8515                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        46908                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              433704                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       624037                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       294555                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               171895                       # number of memory refs
system.switch_cpus3.num_load_insts              83521                       # Number of load instructions
system.switch_cpus3.num_store_insts             88374                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1644087451.556860                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2879122839.443140                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.636522                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.363478                       # Percentage of idle cycles
system.switch_cpus3.Branches                    58289                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9711      2.15%      2.15% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           256300     56.81%     58.97% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             512      0.11%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.08% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.26%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.34% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.39% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           85781     19.01%     78.40% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          88441     19.60%     98.01% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8987      1.99%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            451131                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests        56238                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests        25984                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         6901                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops           6898                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops         5124                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1774                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadResp             18549                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq                10                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp               10                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        12123                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         5430                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            6011                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             131                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq            60                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            191                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             9604                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            9604                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          8022                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        10527                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         6777                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        14693                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         3209                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side         6386                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side           21                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side        11488                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side        37698                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 80272                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       274880                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side       520592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       124160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       203864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       461888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side      1339552                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                2925264                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                           21986                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            78234                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.337488                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.767239                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  61993     79.24%     79.24% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   9845     12.58%     91.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   2982      3.81%     95.64% # Request fanout histogram
system.tol2bus.snoop_fanout::3                   3062      3.91%     99.55% # Request fanout histogram
system.tol2bus.snoop_fanout::4                    352      0.45%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              78234                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.042209                       # Number of seconds simulated
sim_ticks                                 42209463500                       # Number of ticks simulated
final_tick                               2304171145000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                2192677                       # Simulator instruction rate (inst/s)
host_op_rate                                  2192677                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              456319049                       # Simulator tick rate (ticks/s)
host_mem_usage                                 754840                       # Number of bytes of host memory used
host_seconds                                    92.50                       # Real time elapsed on the host
sim_insts                                   202822352                       # Number of instructions simulated
sim_ops                                     202822352                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst        22016                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data        21440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst       135936                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data       243648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      3572480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    141062464                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        40320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        37696                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide        10816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          145146816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst        22016                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst       135936                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      3572480                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        40320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       3770752                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    118255808                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       118255808                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst          344                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data          335                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst         2124                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data         3807                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        55820                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      2204101                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          630                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data          589                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide           169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             2267919                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       1847747                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            1847747                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst       521589                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data       507943                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst      3220510                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data      5772355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     84636944                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data   3341962970                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst       955236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data       893070                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide          256246                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            3438726863                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst       521589                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst      3220510                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     84636944                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst       955236                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         89334279                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks      2801642054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           2801642054                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks      2801642054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst       521589                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data       507943                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst      3220510                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data      5772355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     84636944                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data   3341962970                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst       955236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data       893070                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide         256246                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           6240368916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      46                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1533                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     472     32.66%     32.66% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     72      4.98%     37.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     43      2.98%     40.62% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.07%     40.69% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    857     59.31%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1445                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      472     44.53%     44.53% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      72      6.79%     51.32% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      43      4.06%     55.38% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.09%     55.47% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     472     44.53%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1060                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             42342838000     99.83%     99.83% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                5400000      0.01%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                2107000      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.00%     99.84% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               65853000      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         42416362500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.550758                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.733564                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 1215     85.74%     85.74% # number of callpals executed
system.cpu0.kern.callpal::rdps                     88      6.21%     91.95% # number of callpals executed
system.cpu0.kern.callpal::rti                     114      8.05%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1417                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              116                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements              421                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          470.286971                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              19551                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              421                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            46.439430                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   470.286971                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.918529                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.918529                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          469                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          450                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.916016                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           127307                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          127307                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        39321                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          39321                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        21807                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         21807                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data          758                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total          758                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data          648                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total          648                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data        61128                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total           61128                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data        61128                       # number of overall hits
system.cpu0.dcache.overall_hits::total          61128                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          471                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          471                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          247                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          247                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           38                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           38                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           74                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           74                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          718                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           718                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          718                       # number of overall misses
system.cpu0.dcache.overall_misses::total          718                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        39792                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        39792                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        22054                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        22054                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total          796                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data          722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total          722                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data        61846                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total        61846                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data        61846                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total        61846                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.011837                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.011837                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.011200                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.011200                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.047739                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.047739                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.102493                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.102493                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.011609                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.011609                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.011609                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.011609                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          186                       # number of writebacks
system.cpu0.dcache.writebacks::total              186                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements              749                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs              89184                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              749                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           119.070761                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           26                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           18                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          467                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           390323                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          390323                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       194038                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         194038                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       194038                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          194038                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       194038                       # number of overall hits
system.cpu0.icache.overall_hits::total         194038                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst          749                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          749                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst          749                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           749                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst          749                       # number of overall misses
system.cpu0.icache.overall_misses::total          749                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       194787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       194787                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       194787                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       194787                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       194787                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       194787                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.003845                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.003845                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.003845                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.003845                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.003845                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.003845                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks          749                       # number of writebacks
system.cpu0.icache.writebacks::total              749                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      45                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      1483                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     373     34.19%     34.19% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     43      3.94%     38.13% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.09%     38.22% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    674     61.78%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                1091                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      373     47.28%     47.28% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      43      5.45%     52.72% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.13%     52.85% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     372     47.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  789                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             41712458500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                2107000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               35396000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         41750126000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.551929                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.723190                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   14      1.21%      1.29% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.17%      1.46% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  983     84.67%     86.13% # number of callpals executed
system.cpu1.kern.callpal::rdps                     86      7.41%     93.54% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.09%     93.63% # number of callpals executed
system.cpu1.kern.callpal::rti                      64      5.51%     99.14% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      0.78%     99.91% # number of callpals executed
system.cpu1.kern.callpal::imb                       1      0.09%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  1161                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel               34                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 20                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 45                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 21                      
system.cpu1.kern.mode_good::user                   20                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.617647                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.022222                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.424242                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          65262000     45.04%     45.04% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user            79634500     54.96%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      14                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             5501                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          489.863039                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             102640                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             5501                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            18.658426                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   489.863039                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.956764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.956764                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          489                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          479                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.955078                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           265301                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          265301                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        72633                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          72633                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        49967                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         49967                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          667                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          667                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          734                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          734                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       122600                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          122600                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       122600                       # number of overall hits
system.cpu1.dcache.overall_hits::total         122600                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         3401                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         3401                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         2258                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         2258                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          109                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          109                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           40                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           40                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         5659                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          5659                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         5659                       # number of overall misses
system.cpu1.dcache.overall_misses::total         5659                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        76034                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        76034                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        52225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        52225                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          776                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          774                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          774                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       128259                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       128259                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       128259                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       128259                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.044730                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.044730                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.043236                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.043236                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.140464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.140464                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.051680                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.051680                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.044122                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.044122                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.044122                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.044122                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         3219                       # number of writebacks
system.cpu1.dcache.writebacks::total             3219                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             3149                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.999647                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             498993                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             3149                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           158.460781                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.001847                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.997800                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000004                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999996                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           728029                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          728029                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       359288                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         359288                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       359288                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          359288                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       359288                       # number of overall hits
system.cpu1.icache.overall_hits::total         359288                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         3151                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         3151                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         3151                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          3151                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         3151                       # number of overall misses
system.cpu1.icache.overall_misses::total         3151                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       362439                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       362439                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       362439                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       362439                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       362439                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       362439                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.008694                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.008694                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.008694                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.008694                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.008694                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.008694                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         3149                       # number of writebacks
system.cpu1.icache.writebacks::total             3149                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                     361                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                     77532                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   25046     47.89%     47.89% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                    119      0.23%     48.11% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     43      0.08%     48.20% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     48.20% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  27095     51.80%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               52304                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    23753     49.83%     49.83% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                     119      0.25%     50.08% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      43      0.09%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.17% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   23752     49.83%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                47668                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             38881416500     91.67%     91.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                8508500      0.02%     91.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                2107000      0.00%     91.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 112000      0.00%     91.69% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             3524263500      8.31%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         42416407500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.948375                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.876619                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.911364                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::3                         3      8.82%      8.82% # number of syscalls executed
system.cpu2.kern.syscall::4                         3      8.82%     17.65% # number of syscalls executed
system.cpu2.kern.syscall::6                         1      2.94%     20.59% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     11.76%     32.35% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      2.94%     35.29% # number of syscalls executed
system.cpu2.kern.syscall::48                        1      2.94%     38.24% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      2.94%     41.18% # number of syscalls executed
system.cpu2.kern.syscall::59                        1      2.94%     44.12% # number of syscalls executed
system.cpu2.kern.syscall::71                       15     44.12%     88.24% # number of syscalls executed
system.cpu2.kern.syscall::73                        1      2.94%     91.18% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      2.94%     94.12% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      2.94%     97.06% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      2.94%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    34                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    4      0.01%      0.01% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  136      0.26%      0.26% # number of callpals executed
system.cpu2.kern.callpal::tbi                       5      0.01%      0.27% # number of callpals executed
system.cpu2.kern.callpal::swpipl                44291     83.39%     83.66% # number of callpals executed
system.cpu2.kern.callpal::rdps                    720      1.36%     85.02% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.00%     85.02% # number of callpals executed
system.cpu2.kern.callpal::rti                    7850     14.78%     99.80% # number of callpals executed
system.cpu2.kern.callpal::callsys                  49      0.09%     99.89% # number of callpals executed
system.cpu2.kern.callpal::imb                       2      0.00%     99.90% # number of callpals executed
system.cpu2.kern.callpal::rdunique                 53      0.10%    100.00% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 53112                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel             7985                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               6418                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               6417                      
system.cpu2.kern.mode_good::user                 6418                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.803632                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.891134                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       20434527000     47.31%     47.31% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user         22760458000     52.69%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     136                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          2398306                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.345779                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           29129015                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          2398306                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            12.145662                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data     0.838386                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   510.507393                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.001637                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.997085                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998722                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          159                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          249                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           98                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         65727740                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        65727740                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7624942                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7624942                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     21456407                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      21456407                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        86662                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        86662                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        97464                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        97464                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     29081349                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        29081349                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     29081349                       # number of overall hits
system.cpu2.dcache.overall_hits::total       29081349                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       658653                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       658653                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1729391                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1729391                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        10882                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        10882                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           71                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           71                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      2388044                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       2388044                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      2388044                       # number of overall misses
system.cpu2.dcache.overall_misses::total      2388044                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      8283595                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      8283595                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     23185798                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     23185798                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        97544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        97544                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        97535                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        97535                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     31469393                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     31469393                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     31469393                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     31469393                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.079513                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.079513                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.074588                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.074588                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.111560                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.111560                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000728                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000728                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.075885                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.075885                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.075885                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.075885                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      1793290                       # number of writebacks
system.cpu2.dcache.writebacks::total          1793290                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           195446                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           69432448                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           195446                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs           355.251312                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst     1.573692                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   510.426308                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.003074                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.996926                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          232                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1           15                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3          105                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          120                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        167294212                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       167294212                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     83353937                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       83353937                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     83353937                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        83353937                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     83353937                       # number of overall hits
system.cpu2.icache.overall_hits::total       83353937                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       195446                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       195446                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       195446                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        195446                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       195446                       # number of overall misses
system.cpu2.icache.overall_misses::total       195446                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     83549383                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     83549383                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     83549383                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     83549383                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     83549383                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     83549383                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.002339                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.002339                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.002339                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.002339                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.002339                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.002339                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       195446                       # number of writebacks
system.cpu2.icache.writebacks::total           195446                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      48                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                       933                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     249     29.68%     29.68% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     43      5.13%     34.80% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.36%     35.16% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    544     64.84%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 839                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      249     45.86%     45.86% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      43      7.92%     53.78% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.55%     54.33% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     248     45.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  543                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             41927034000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                2107000      0.01%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               27271500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         41956764000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.455882                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.647199                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      0.34%      0.34% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  749     84.54%     84.88% # number of callpals executed
system.cpu3.kern.callpal::rdps                     89     10.05%     94.92% # number of callpals executed
system.cpu3.kern.callpal::rti                      45      5.08%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   886                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel               48                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              804                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          442.810488                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               4933                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              804                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             6.135572                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   442.810488                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.864864                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.864864                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          442                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            8                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.863281                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            64798                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           64798                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        18738                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          18738                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        11529                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         11529                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          172                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          172                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          162                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          162                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        30267                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           30267                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        30267                       # number of overall hits
system.cpu3.dcache.overall_hits::total          30267                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          832                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          832                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          332                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          332                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           35                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           35                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           36                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           36                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         1164                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          1164                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         1164                       # number of overall misses
system.cpu3.dcache.overall_misses::total         1164                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        19570                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        19570                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        11861                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        11861                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          207                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          198                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          198                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        31431                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        31431                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        31431                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        31431                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.042514                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.042514                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.027991                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.027991                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.169082                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.169082                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.181818                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.181818                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.037034                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.037034                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.037034                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.037034                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          342                       # number of writebacks
system.cpu3.dcache.writebacks::total              342                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1356                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              69886                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1356                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            51.538348                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          497                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           189312                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          189312                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        92622                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          92622                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        92622                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           92622                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        92622                       # number of overall hits
system.cpu3.icache.overall_hits::total          92622                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1356                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1356                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1356                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1356                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1356                       # number of overall misses
system.cpu3.icache.overall_misses::total         1356                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        93978                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        93978                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        93978                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        93978                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        93978                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        93978                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.014429                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.014429                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.014429                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.014429                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.014429                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.014429                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1356                       # number of writebacks
system.cpu3.icache.writebacks::total             1356                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                1381                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                 11354112                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                       1391                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 2025                       # Transaction distribution
system.iobus.trans_dist::ReadResp                2025                       # Transaction distribution
system.iobus.trans_dist::WriteReq              179935                       # Transaction distribution
system.iobus.trans_dist::WriteResp             179935                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         1222                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio          124                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          574                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          724                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio         5712                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         8356                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side       355564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total       355564                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                  363920                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         4888                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio          496                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          791                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          362                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio         3213                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         9750                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side     11357104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total     11357104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                 11366854                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements               177782                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs               177782                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses              1600038                       # Number of tag accesses
system.iocache.tags.data_accesses             1600038                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide          374                       # number of ReadReq misses
system.iocache.ReadReq_misses::total              374                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide       177408                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total       177408                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide          374                       # number of demand (read+write) misses
system.iocache.demand_misses::total               374                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide          374                       # number of overall misses
system.iocache.overall_misses::total              374                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide          374                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total            374                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total       177408                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide          374                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total             374                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide          374                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total            374                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks          177408                       # number of writebacks
system.iocache.writebacks::total               177408                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                   2314579                       # number of replacements
system.l2.tags.tagsinuse                  3973.062999                       # Cycle average of tags in use
system.l2.tags.total_refs                      856635                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2314579                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      0.370104                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2735.919268                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu0.data         0.096763                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.inst         0.003906                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu2.data         0.015783                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu3.data         0.000569                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     1.642973                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     1.626213                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     7.307570                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     8.176601                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   101.819399                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1111.712908                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     2.586187                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     2.154860                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.667949                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu0.data        0.000024                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.inst        0.000001                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu2.data        0.000004                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu3.data        0.000000                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.000401                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.000397                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.001784                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.001996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.024858                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.271414                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000631                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000526                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.969986                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4062                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          426                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          292                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1320                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2024                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.991699                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  44698358                       # Number of tag accesses
system.l2.tags.data_accesses                 44698358                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks      1797037                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total          1797037                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       132495                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           132495                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data            7                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   17                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  5                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data          330                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        81320                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           19                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 81672                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst          405                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst         1027                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       139626                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          726                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             141784                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data           97                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data         1074                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       112607                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          275                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            114053                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst          405                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data          100                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst         1027                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         1404                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       139626                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       193927                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          726                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          294                       # number of demand (read+write) hits
system.l2.demand_hits::total                   337509                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst          405                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data          100                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst         1027                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         1404                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       139626                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       193927                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          726                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          294                       # number of overall hits
system.l2.overall_hits::total                  337509                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          159                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data           38                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           31                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           40                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                268                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           56                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data           18                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data           14                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              113                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data           56                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data         1809                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data      1647895                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          214                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             1649974                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst          344                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst         2124                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        55820                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          630                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            58918                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data          279                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data         1999                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       556262                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          375                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          558915                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst          344                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data          335                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst         2124                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3808                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        55820                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      2204157                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          630                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data          589                       # number of demand (read+write) misses
system.l2.demand_misses::total                2267807                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst          344                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data          335                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst         2124                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3808                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        55820                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      2204157                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          630                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data          589                       # number of overall misses
system.l2.overall_misses::total               2267807                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks      1797037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total      1797037                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       132495                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       132495                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          168                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data           39                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data           38                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           40                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              285                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           58                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data           19                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data           14                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            118                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           59                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data         2139                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1729215                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          233                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           1731646                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst          749                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst         3151                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       195446                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1356                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         200702                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data          376                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data         3073                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       668869                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data          650                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        672968                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst          749                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data          435                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst         3151                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         5212                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       195446                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      2398084                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1356                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data          883                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              2605316                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst          749                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data          435                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst         3151                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         5212                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       195446                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      2398084                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1356                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data          883                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             2605316                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.946429                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.974359                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.815789                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.940351                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.965517                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.947368                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.925926                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.957627                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.949153                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.845722                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.952973                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.918455                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.952836                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.459279                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.674072                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.285603                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.464602                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.293560                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.742021                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.650504                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.831646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.576923                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.830522                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.459279                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.770115                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.674072                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.730622                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.285603                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.919133                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.464602                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.667044                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.870454                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.459279                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.770115                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.674072                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.730622                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.285603                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.919133                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.464602                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.667044                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.870454                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              1670339                       # number of writebacks
system.l2.writebacks::total                   1670339                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                1651                       # Transaction distribution
system.membus.trans_dist::ReadResp             619858                       # Transaction distribution
system.membus.trans_dist::WriteReq               2527                       # Transaction distribution
system.membus.trans_dist::WriteResp              2527                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      1847747                       # Transaction distribution
system.membus.trans_dist::CleanEvict           557469                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              489                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            216                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             422                       # Transaction distribution
system.membus.trans_dist::ReadExReq           1650050                       # Transaction distribution
system.membus.trans_dist::ReadExResp          1649933                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        618207                       # Transaction distribution
system.membus.trans_dist::InvalidateReq        177408                       # Transaction distribution
system.membus.trans_dist::InvalidateResp       177408                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port       533173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total       533173                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         8356                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      6764383                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      6772739                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                7305912                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port     11378048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total     11378048                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         9750                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    252038720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    252048470                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               263426518                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples           4855953                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                 4855953    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             4855953                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               40874                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              23180                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits               64054                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              21845                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          21845                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                84832849                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             194787                       # Number of instructions committed
system.switch_cpus0.committedOps               194787                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       186941                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              13275                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        13283                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              186941                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads       246410                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       145997                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                64242                       # number of memory refs
system.switch_cpus0.num_load_insts              41018                       # Number of load instructions
system.switch_cpus0.num_store_insts             23224                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      84637154.150863                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      195694.849137                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.002307                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.997693                       # Percentage of idle cycles
system.switch_cpus0.Branches                    29724                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass          849      0.44%      0.44% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           120197     61.71%     62.14% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             425      0.22%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.36% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           43184     22.17%     84.53% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          23310     11.97%     96.50% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          6822      3.50%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            194787                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               76680                       # DTB read hits
system.switch_cpus1.dtb.read_misses               129                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses           34510                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              53022                       # DTB write hits
system.switch_cpus1.dtb.write_misses               18                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  10                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          20304                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              129702                       # DTB hits
system.switch_cpus1.dtb.data_misses               147                       # DTB misses
system.switch_cpus1.dtb.data_acv                   10                       # DTB access violations
system.switch_cpus1.dtb.data_accesses           54814                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             172757                       # ITB hits
system.switch_cpus1.itb.fetch_misses              121                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         172878                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                83499849                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             362282                       # Number of instructions committed
system.switch_cpus1.committedOps               362282                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       349887                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           385                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              10533                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        36387                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              349887                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  385                       # number of float instructions
system.switch_cpus1.num_int_register_reads       479138                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       256392                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          220                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               130076                       # number of memory refs
system.switch_cpus1.num_load_insts              76939                       # Number of load instructions
system.switch_cpus1.num_store_insts             53137                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      83141279.750957                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      358569.249043                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.004294                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.995706                       # Percentage of idle cycles
system.switch_cpus1.Branches                    50663                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         5808      1.60%      1.60% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           217271     59.95%     61.55% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             427      0.12%     61.67% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     61.67% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             46      0.01%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     61.68% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           78242     21.59%     83.27% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          53418     14.74%     98.01% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          7224      1.99%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            362439                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits             8380243                       # DTB read hits
system.switch_cpus2.dtb.read_misses              6181                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         3593526                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           23292818                       # DTB write hits
system.switch_cpus2.dtb.write_misses            17749                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       13387219                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            31673061                       # DTB hits
system.switch_cpus2.dtb.data_misses             23930                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses        16980745                       # DTB accesses
system.switch_cpus2.itb.fetch_hits           46327992                       # ITB hits
system.switch_cpus2.itb.fetch_misses              306                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses       46328298                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                84833187                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           83525432                       # Number of instructions committed
system.switch_cpus2.committedOps             83525432                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     76132208                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          5601                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             753246                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      6665414                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            76132208                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 5601                       # number of float instructions
system.switch_cpus2.num_int_register_reads    111431944                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     44637059                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         1298                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         1318                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             31699582                       # number of memory refs
system.switch_cpus2.num_load_insts            8388549                       # Number of load instructions
system.switch_cpus2.num_store_insts          23311033                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      873863.882681                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      83959323.117319                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.989699                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.010301                       # Percentage of idle cycles
system.switch_cpus2.Branches                  7598155                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass      7020493      8.40%      8.40% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         44110347     52.80%     61.20% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           59587      0.07%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           3254      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             50      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv             19      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     61.27% # Class of executed instruction
system.switch_cpus2.op_class::MemRead         8516723     10.19%     71.47% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       23321688     27.91%     99.38% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        517221      0.62%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          83549383                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               19764                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 2                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              24                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              12113                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               31877                       # DTB hits
system.switch_cpus3.dtb.data_misses                 2                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              24                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              10816                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          10816                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                83913576                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              93976                       # Number of instructions committed
system.switch_cpus3.committedOps                93976                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        90202                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               3862                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         7376                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               90202                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads       123745                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        69692                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                31950                       # number of memory refs
system.switch_cpus3.num_load_insts              19783                       # Number of load instructions
system.switch_cpus3.num_store_insts             12167                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      83820208.286460                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      93367.713540                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.001113                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.998887                       # Percentage of idle cycles
system.switch_cpus3.Branches                    12998                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          616      0.66%      0.66% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            56873     60.52%     61.17% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             305      0.32%     61.50% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     61.50% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.01%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     61.51% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           20189     21.48%     82.99% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          12173     12.95%     95.94% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          3811      4.06%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             93978                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      5213304                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      2548730                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       188777                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         263587                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       230232                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        33355                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq               1651                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp            876774                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              2527                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             2527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1797037                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       132495                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          546224                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             465                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           221                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            686                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          1731763                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         1731763                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        200702                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       674421                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side         1797                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side         3502                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side         8443                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side        16399                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side       520249                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      7142306                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3410                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         3150                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               7699256                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side        67072                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side        51038                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side       338688                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side       570088                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     20787392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    268300436                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       131456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side        94332                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              290340502                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2670143                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          7887625                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.099641                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.431608                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                7362167     93.34%     93.34% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 376246      4.77%     98.11% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  47078      0.60%     98.71% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  93006      1.18%     99.88% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   9128      0.12%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            7887625                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.532796                       # Number of seconds simulated
sim_ticks                                532796246500                       # Number of ticks simulated
final_tick                               2836967391500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1374033                       # Simulator instruction rate (inst/s)
host_op_rate                                  1374033                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              215745061                       # Simulator tick rate (ticks/s)
host_mem_usage                                 755864                       # Number of bytes of host memory used
host_seconds                                  2469.56                       # Real time elapsed on the host
sim_insts                                  3393263351                       # Number of instructions simulated
sim_ops                                    3393263351                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst     14865920                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data    150584320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst     11681472                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data    126324224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst     13982592                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data    116961856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst      9721536                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data     59178624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          503300544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst     14865920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst     11681472                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst     13982592                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst      9721536                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      50251520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks    345737984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       345737984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst       232280                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data      2352880                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst       182523                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data      1973816                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst       218478                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data      1827529                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst       151899                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data       924666                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             7864071                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks       5402156                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5402156                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst     27901698                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data    282630219                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst     21924839                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data    237096685                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     26243788                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    219524550                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst     18246255                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data    111071773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             944639808                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst     27901698                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst     21924839                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     26243788                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst     18246255                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         94316580                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       648912199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            648912199                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       648912199                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst     27901698                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data    282630219                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst     21924839                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data    237096685                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     26243788                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    219524550                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst     18246255                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data    111071773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1593552007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      87                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                    135588                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                   13175     37.65%     37.65% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     20      0.06%     37.71% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                    546      1.56%     39.27% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                   2176      6.22%     45.48% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  19078     54.52%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               34995                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                    13175     45.42%     45.42% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      20      0.07%     45.49% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                     546      1.88%     47.37% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                    2176      7.50%     54.87% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                   13092     45.13%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                29009                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            531149544000     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                1500000      0.00%     99.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               26754000      0.01%     99.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30              410136000      0.08%     99.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1183091500      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        532771025500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.686235                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.828947                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         2      0.43%      0.43% # number of syscalls executed
system.cpu0.kern.syscall::17                       22      4.72%      5.15% # number of syscalls executed
system.cpu0.kern.syscall::71                        2      0.43%      5.58% # number of syscalls executed
system.cpu0.kern.syscall::73                        3      0.64%      6.22% # number of syscalls executed
system.cpu0.kern.syscall::74                       74     15.88%     22.10% # number of syscalls executed
system.cpu0.kern.syscall::75                      363     77.90%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                   466                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                 1385      2.94%      2.94% # number of callpals executed
system.cpu0.kern.callpal::swpctx                 2719      5.78%      8.72% # number of callpals executed
system.cpu0.kern.callpal::tbi                      20      0.04%      8.76% # number of callpals executed
system.cpu0.kern.callpal::swpipl                26638     56.58%     65.34% # number of callpals executed
system.cpu0.kern.callpal::rdps                   1547      3.29%     68.63% # number of callpals executed
system.cpu0.kern.callpal::rti                    5621     11.94%     80.57% # number of callpals executed
system.cpu0.kern.callpal::callsys                 557      1.18%     81.75% # number of callpals executed
system.cpu0.kern.callpal::imb                      20      0.04%     81.80% # number of callpals executed
system.cpu0.kern.callpal::rdunique               8570     18.20%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 47077                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             8338                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               5497                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               5497                      
system.cpu0.kern.mode_good::user                 5497                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.659271                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.794651                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       56667123500      9.87%      9.87% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        517323190000     90.13%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                    2719                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          6178586                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          511.158645                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          310233878                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          6178586                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            50.211145                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   511.158645                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.998357                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998357                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          461                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          454                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.900391                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses        638991971                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses       638991971                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    221625967                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      221625967                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     88420900                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      88420900                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        58669                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        58669                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        62442                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        62442                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    310046867                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       310046867                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    310046867                       # number of overall hits
system.cpu0.dcache.overall_hits::total      310046867                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      4757293                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4757293                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      1444246                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      1444246                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        14431                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        14431                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        10496                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        10496                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      6201539                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       6201539                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      6201539                       # number of overall misses
system.cpu0.dcache.overall_misses::total      6201539                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    226383260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    226383260                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     89865146                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     89865146                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        73100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        73100                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        72938                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        72938                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    316248406                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    316248406                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    316248406                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    316248406                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.021014                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.021014                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.016071                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.016071                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.197415                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.197415                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.143903                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.143903                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.019610                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.019610                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.019610                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.019610                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      5097469                       # number of writebacks
system.cpu0.dcache.writebacks::total          5097469                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           497564                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         1006916734                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           497564                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          2023.692900                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          115                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       2090537296                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      2090537296                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   1044522302                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     1044522302                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   1044522302                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      1044522302                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   1044522302                       # number of overall hits
system.cpu0.icache.overall_hits::total     1044522302                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       497564                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       497564                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       497564                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        497564                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       497564                       # number of overall misses
system.cpu0.icache.overall_misses::total       497564                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   1045019866                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   1045019866                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   1045019866                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   1045019866                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   1045019866                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   1045019866                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000476                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000476                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000476                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000476                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000476                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000476                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       497564                       # number of writebacks
system.cpu0.icache.writebacks::total           497564                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                     569                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                    118620                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                   11286     38.13%     38.13% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                    546      1.84%     39.98% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                   2275      7.69%     47.66% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  15491     52.34%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               29598                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                    11286     45.26%     45.26% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                     546      2.19%     47.45% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                    2275      9.12%     56.57% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                   10830     43.43%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                24937                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            531917937500     99.75%     99.75% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               26754000      0.01%     99.76% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30              437051500      0.08%     99.84% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              848847500      0.16%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        533230590500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.699116                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.842523                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         2      0.58%      0.58% # number of syscalls executed
system.cpu1.kern.syscall::17                        8      2.31%      2.89% # number of syscalls executed
system.cpu1.kern.syscall::74                       52     15.03%     17.92% # number of syscalls executed
system.cpu1.kern.syscall::75                      284     82.08%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                   346                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                 1036      2.59%      2.59% # number of callpals executed
system.cpu1.kern.callpal::swpctx                 2670      6.68%      9.27% # number of callpals executed
system.cpu1.kern.callpal::tbi                      20      0.05%      9.32% # number of callpals executed
system.cpu1.kern.callpal::swpipl                21775     54.49%     63.82% # number of callpals executed
system.cpu1.kern.callpal::rdps                   1439      3.60%     67.42% # number of callpals executed
system.cpu1.kern.callpal::rti                    5009     12.54%     79.95% # number of callpals executed
system.cpu1.kern.callpal::callsys                 411      1.03%     80.98% # number of callpals executed
system.cpu1.kern.callpal::imb                      20      0.05%     81.03% # number of callpals executed
system.cpu1.kern.callpal::rdunique               7579     18.97%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 39959                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             6652                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               4426                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle               1027                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               4459                      
system.cpu1.kern.mode_good::user                 4426                      
system.cpu1.kern.mode_good::idle                   33                      
system.cpu1.kern.mode_switch_good::kernel     0.670325                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.032132                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.736720                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        3888398500      0.68%      0.68% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        415342934000     72.93%     73.61% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle        150301581000     26.39%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                    2670                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          4830288                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          501.340841                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          252769446                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          4830288                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            52.330098                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   501.340841                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.979181                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.979181                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          452                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3          442                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.882812                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        520113710                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       520113710                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    179530908                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      179530908                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data     73120382                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      73120382                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        50503                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        50503                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        52107                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        52107                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    252651290                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       252651290                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    252651290                       # number of overall hits
system.cpu1.dcache.overall_hits::total      252651290                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      3616020                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      3616020                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      1237967                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      1237967                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        11029                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        11029                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data         9268                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         9268                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      4853987                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       4853987                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      4853987                       # number of overall misses
system.cpu1.dcache.overall_misses::total      4853987                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    183146928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    183146928                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data     74358349                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     74358349                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        61532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        61532                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        61375                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        61375                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    257505277                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    257505277                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    257505277                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    257505277                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.019744                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.019744                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.016649                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.016649                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.179240                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.179240                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.151006                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.151006                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.018850                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.018850                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.018850                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.018850                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      4122166                       # number of writebacks
system.cpu1.dcache.writebacks::total          4122166                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           395938                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          797223007                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           395938                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          2013.504657                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3          366                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          146                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       1678121426                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      1678121426                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst    838466806                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      838466806                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst    838466806                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       838466806                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst    838466806                       # number of overall hits
system.cpu1.icache.overall_hits::total      838466806                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       395938                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       395938                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       395938                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        395938                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       395938                       # number of overall misses
system.cpu1.icache.overall_misses::total       395938                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst    838862744                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    838862744                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst    838862744                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    838862744                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst    838862744                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    838862744                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000472                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000472                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000472                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000472                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000472                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000472                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       395938                       # number of writebacks
system.cpu1.icache.writebacks::total           395938                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                    1194                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    143822                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   28376     45.03%     45.03% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                    546      0.87%     45.90% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                   1725      2.74%     48.63% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  32369     51.37%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               63016                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    28376     48.51%     48.51% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                     546      0.93%     49.45% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                    1725      2.95%     52.40% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   27844     47.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                58491                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            530741735000     99.61%     99.61% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               26754000      0.01%     99.62% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30              271842000      0.05%     99.67% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             1755790000      0.33%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        532796121000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.860206                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.928193                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         2      0.15%      0.15% # number of syscalls executed
system.cpu2.kern.syscall::71                       12      0.89%      1.04% # number of syscalls executed
system.cpu2.kern.syscall::73                        7      0.52%      1.56% # number of syscalls executed
system.cpu2.kern.syscall::74                      165     12.28%     13.84% # number of syscalls executed
system.cpu2.kern.syscall::75                     1158     86.16%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                  1344                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                 4007      5.18%      5.18% # number of callpals executed
system.cpu2.kern.callpal::swpctx                 2633      3.40%      8.59% # number of callpals executed
system.cpu2.kern.callpal::tbi                      20      0.03%      8.61% # number of callpals executed
system.cpu2.kern.callpal::swpipl                51871     67.07%     75.68% # number of callpals executed
system.cpu2.kern.callpal::rdps                   2422      3.13%     78.81% # number of callpals executed
system.cpu2.kern.callpal::rti                    9332     12.07%     90.88% # number of callpals executed
system.cpu2.kern.callpal::callsys                1377      1.78%     92.66% # number of callpals executed
system.cpu2.kern.callpal::imb                      20      0.03%     92.68% # number of callpals executed
system.cpu2.kern.callpal::rdunique               5658      7.32%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                 77340                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            11965                       # number of protection mode switches
system.cpu2.kern.mode_switch::user               8117                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel               8117                      
system.cpu2.kern.mode_good::user                 8117                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.678395                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.808386                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel      222221076500     41.71%     41.71% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        310575044500     58.29%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                    2633                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          4306294                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          469.730356                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          203986596                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          4306294                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            47.369408                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   469.730356                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.917442                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.917442                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          209                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          299                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses        420735577                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses       420735577                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    140722014                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      140722014                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data     62932611                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      62932611                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        84942                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        84942                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        94892                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        94892                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    203654625                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       203654625                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    203654625                       # number of overall hits
system.cpu2.dcache.overall_hits::total      203654625                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      3069280                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      3069280                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      1260895                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      1260895                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        20495                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        20495                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        10414                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        10414                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      4330175                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       4330175                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      4330175                       # number of overall misses
system.cpu2.dcache.overall_misses::total      4330175                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    143791294                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    143791294                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data     64193506                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     64193506                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       105437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       105437                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       105306                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       105306                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    207984800                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    207984800                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    207984800                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    207984800                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.021345                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.021345                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.019642                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.019642                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.194381                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.194381                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.098893                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.098893                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.020820                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.020820                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.020820                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.020820                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      3687859                       # number of writebacks
system.cpu2.dcache.writebacks::total          3687859                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           485980                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          636158537                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           485980                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          1309.022052                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          402                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           43                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       1289178790                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      1289178790                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst    643860425                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total      643860425                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst    643860425                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total       643860425                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst    643860425                       # number of overall hits
system.cpu2.icache.overall_hits::total      643860425                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       485980                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       485980                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       485980                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        485980                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       485980                       # number of overall misses
system.cpu2.icache.overall_misses::total       485980                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst    644346405                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total    644346405                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst    644346405                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total    644346405                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst    644346405                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total    644346405                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000754                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000754                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000754                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000754                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000754                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000754                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       485980                       # number of writebacks
system.cpu2.icache.writebacks::total           485980                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                    1154                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                    138229                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                   15176     35.86%     35.86% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                    546      1.29%     37.15% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                   4265     10.08%     47.22% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  22337     52.78%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               42324                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                    15176     41.81%     41.81% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                     546      1.50%     43.31% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                    4265     11.75%     55.06% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                   16312     44.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                36299                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            531045162000     99.59%     99.59% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               26754000      0.01%     99.60% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30              488640000      0.09%     99.69% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31             1670122000      0.31%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        533230678000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.730268                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.857646                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         6      1.24%      1.24% # number of syscalls executed
system.cpu3.kern.syscall::17                       20      4.12%      5.36% # number of syscalls executed
system.cpu3.kern.syscall::71                        1      0.21%      5.57% # number of syscalls executed
system.cpu3.kern.syscall::73                        5      1.03%      6.60% # number of syscalls executed
system.cpu3.kern.syscall::74                      453     93.40%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                   485                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                 1443      1.86%      1.86% # number of callpals executed
system.cpu3.kern.callpal::swpctx                 3592      4.62%      6.48% # number of callpals executed
system.cpu3.kern.callpal::tbi                      20      0.03%      6.50% # number of callpals executed
system.cpu3.kern.callpal::swpipl                34204     44.00%     50.50% # number of callpals executed
system.cpu3.kern.callpal::rdps                   1565      2.01%     52.52% # number of callpals executed
system.cpu3.kern.callpal::rti                    5408      6.96%     59.47% # number of callpals executed
system.cpu3.kern.callpal::callsys                1868      2.40%     61.88% # number of callpals executed
system.cpu3.kern.callpal::imb                      20      0.03%     61.90% # number of callpals executed
system.cpu3.kern.callpal::rdunique              29617     38.10%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 77737                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             9000                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               4233                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               4233                      
system.cpu3.kern.mode_good::user                 4233                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.470333                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.639764                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel      244692567000     42.82%     42.82% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        326779688000     57.18%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                    3592                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          1268346                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          501.696880                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          100928527                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          1268346                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            79.574916                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   501.696880                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.979877                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.979877                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          319                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          290                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.623047                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses        205757833                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses       205757833                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data     80681648                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       80681648                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data     20044504                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      20044504                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        86850                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        86850                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        92640                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        92640                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    100726152                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       100726152                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    100726152                       # number of overall hits
system.cpu3.dcache.overall_hits::total      100726152                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       802917                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       802917                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data       493350                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total       493350                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data        17164                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total        17164                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data        10873                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        10873                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      1296267                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       1296267                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      1296267                       # number of overall misses
system.cpu3.dcache.overall_misses::total      1296267                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data     81484565                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     81484565                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data     20537854                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     20537854                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       104014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       104014                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       103513                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       103513                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    102022419                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    102022419                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    102022419                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    102022419                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009854                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009854                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.024021                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.024021                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.165016                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.165016                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.105040                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.105040                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012706                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012706                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012706                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012706                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks       732714                       # number of writebacks
system.cpu3.dcache.writebacks::total           732714                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           347108                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          640577527                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           347108                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          1845.470364                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          399                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          113                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       1325215696                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      1325215696                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst    662087186                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total      662087186                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst    662087186                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total       662087186                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst    662087186                       # number of overall hits
system.cpu3.icache.overall_hits::total      662087186                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       347108                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       347108                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       347108                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        347108                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       347108                       # number of overall misses
system.cpu3.icache.overall_misses::total       347108                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst    662434294                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total    662434294                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst    662434294                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total    662434294                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst    662434294                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total    662434294                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000524                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000524                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000524                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000524                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000524                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000524                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       347108                       # number of writebacks
system.cpu3.icache.writebacks::total           347108                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  122                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 122                       # Transaction distribution
system.iobus.trans_dist::WriteReq               18009                       # Transaction distribution
system.iobus.trans_dist::WriteResp              18009                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        35892                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          162                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          208                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        36262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   36262                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio       143568                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          221                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          104                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total       143893                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   143893                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                  10645513                       # number of replacements
system.l2.tags.tagsinuse                  4016.017088                       # Cycle average of tags in use
system.l2.tags.total_refs                    19297536                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  10645513                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.812739                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     2295.733747                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst    99.981335                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data   517.254965                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst    64.338125                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data   363.560538                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst    62.973923                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data   297.434857                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst    61.644494                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data   253.095104                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.560482                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.024410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.126283                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.015708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.088760                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.015374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.072616                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.015050                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.061791                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.980473                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4080                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          279                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1827                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          714                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1260                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.996094                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 298188188                       # Number of tag accesses
system.l2.tags.data_accesses                298188188                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks     13640208                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         13640208                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       784303                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           784303                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data          870                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus1.data          122                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data          156                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data          318                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1466                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data          475                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus1.data          132                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data          241                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus3.data          206                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total               1054                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data       652494                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data       560809                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data       541166                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data        89560                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               1844029                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst       265284                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst       213415                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       267502                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst       195209                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             941410                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data      3169198                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data      2293983                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data      1940230                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data       256214                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           7659625                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst       265284                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data      3821692                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst       213415                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data      2854792                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       267502                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data      2481396                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst       195209                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data       345774                       # number of demand (read+write) hits
system.l2.demand_hits::total                 10445064                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst       265284                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data      3821692                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst       213415                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data      2854792                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       267502                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data      2481396                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst       195209                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data       345774                       # number of overall hits
system.l2.overall_hits::total                10445064                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data         8533                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data         5261                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data         3479                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data        11009                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total              28282                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data         2802                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data         2640                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data         2468                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data         2507                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total            10417                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data       774895                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data       665712                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       710605                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data       385546                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             2536758                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst       232280                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst       182523                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst       218478                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst       151899                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           785180                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data      1578003                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data      1308112                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data      1116940                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data       539145                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         4542200                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst       232280                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data      2352898                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst       182523                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data      1973824                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst       218478                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data      1827545                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst       151899                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data       924691                       # number of demand (read+write) misses
system.l2.demand_misses::total                7864138                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst       232280                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data      2352898                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst       182523                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data      1973824                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst       218478                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data      1827545                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst       151899                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data       924691                       # number of overall misses
system.l2.overall_misses::total               7864138                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks     13640208                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     13640208                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       784303                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       784303                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data         9403                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data         5383                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data         3635                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data        11327                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total            29748                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data         3277                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data         2772                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data         2709                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data         2713                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total          11471                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data      1427389                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data      1226521                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data      1251771                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data       475106                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           4380787                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst       497564                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst       395938                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       485980                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst       347108                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        1726590                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data      4747201                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data      3602095                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data      3057170                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data       795359                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      12201825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst       497564                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data      6174590                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst       395938                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data      4828616                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       485980                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data      4308941                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst       347108                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data      1270465                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             18309202                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst       497564                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data      6174590                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst       395938                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data      4828616                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       485980                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data      4308941                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst       347108                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data      1270465                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            18309202                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.907476                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data     0.977336                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.957084                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.971925                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.950719                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.855050                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data     0.952381                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.911037                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data     0.924069                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.908116                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.542876                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data     0.542764                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.567680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.811495                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.579064                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.466834                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.460989                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.449562                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.437613                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.454758                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.332407                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.363153                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.365351                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.677864                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.372256                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.466834                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.381061                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.460989                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.408776                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.449562                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.424129                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.437613                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.727837                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.429518                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.466834                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.381061                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.460989                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.408776                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.449562                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.424129                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.437613                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.727837                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.429518                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks              5402156                       # number of writebacks
system.l2.writebacks::total                   5402156                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 122                       # Transaction distribution
system.membus.trans_dist::ReadResp            5327502                       # Transaction distribution
system.membus.trans_dist::WriteReq              18009                       # Transaction distribution
system.membus.trans_dist::WriteResp             18009                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5402156                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1909441                       # Transaction distribution
system.membus.trans_dist::UpgradeReq            40831                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq          39997                       # Transaction distribution
system.membus.trans_dist::UpgradeResp           38766                       # Transaction distribution
system.membus.trans_dist::ReadExReq           2550132                       # Transaction distribution
system.membus.trans_dist::ReadExResp          2536691                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5327380                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave        36262                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     23172774                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total     23209036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               23209036                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave       143893                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    849038528                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    849182421                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               849182421                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples          15288068                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                15288068    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total            15288068                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           226415189                       # DTB read hits
system.switch_cpus0.dtb.read_misses             57747                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       225028729                       # DTB read accesses
system.switch_cpus0.dtb.write_hits           89935694                       # DTB write hits
system.switch_cpus0.dtb.write_misses            10954                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses       86717634                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           316350883                       # DTB hits
system.switch_cpus0.dtb.data_misses             68701                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       311746363                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         1035321265                       # ITB hits
system.switch_cpus0.itb.fetch_misses            17074                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     1035338339                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              1065542060                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         1044951165                       # Number of instructions committed
system.switch_cpus0.committedOps           1044951165                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses    961879436                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses        367621                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             866141                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts     76405656                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts           961879436                       # number of integer instructions
system.switch_cpus0.num_fp_insts               367621                       # number of float instructions
system.switch_cpus0.num_int_register_reads   1420782588                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes    792734613                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads        37698                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes        37811                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            316473135                       # number of memory refs
system.switch_cpus0.num_load_insts          226514229                       # Number of load instructions
system.switch_cpus0.num_store_insts          89958906                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      20554666.132362                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      1044987393.867638                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.980710                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.019290                       # Percentage of idle cycles
system.switch_cpus0.Branches                 82887314                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass     77223628      7.39%      7.39% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu        649333098     62.14%     69.53% # Class of executed instruction
system.switch_cpus0.op_class::IntMult          493304      0.05%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     69.57% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd         324995      0.03%     69.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     69.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt           9806      0.00%     69.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     69.60% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv           3157      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     69.61% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       226657243     21.69%     91.29% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite       89964292      8.61%     99.90% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess       1010343      0.10%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        1045019866                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           183171097                       # DTB read hits
system.switch_cpus1.dtb.read_misses             50682                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       182076079                       # DTB read accesses
system.switch_cpus1.dtb.write_hits           74416800                       # DTB write hits
system.switch_cpus1.dtb.write_misses            10022                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses       71923435                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           257587897                       # DTB hits
system.switch_cpus1.dtb.data_misses             60704                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       253999514                       # DTB accesses
system.switch_cpus1.itb.fetch_hits          831292061                       # ITB hits
system.switch_cpus1.itb.fetch_misses            15143                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses      831307204                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              1066461750                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts          838802040                       # Number of instructions committed
system.switch_cpus1.committedOps            838802040                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses    772057582                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses        363271                       # Number of float alu accesses
system.switch_cpus1.num_func_calls             760195                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts     61395746                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts           772057582                       # number of integer instructions
system.switch_cpus1.num_fp_insts               363271                       # number of float instructions
system.switch_cpus1.num_int_register_reads   1139374288                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes    633868905                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads        54532                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes        54630                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            257697824                       # number of memory refs
system.switch_cpus1.num_load_insts          183259142                       # Number of load instructions
system.switch_cpus1.num_store_insts          74438682                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      226900117.889377                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      839561632.110623                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.787240                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.212760                       # Percentage of idle cycles
system.switch_cpus1.Branches                 66593561                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass     62100464      7.40%      7.40% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu        517278597     61.66%     69.07% # Class of executed instruction
system.switch_cpus1.op_class::IntMult          450248      0.05%     69.12% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     69.12% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd         305346      0.04%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt          15367      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv           4925      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     69.16% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       183375544     21.86%     91.02% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite       74441920      8.87%     99.89% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        890333      0.11%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total         838862744                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           143863802                       # DTB read hits
system.switch_cpus2.dtb.read_misses             32481                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       141046337                       # DTB read accesses
system.switch_cpus2.dtb.write_hits           64300306                       # DTB write hits
system.switch_cpus2.dtb.write_misses            14763                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses       56381894                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           208164108                       # DTB hits
system.switch_cpus2.dtb.data_misses             47244                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       197428231                       # DTB accesses
system.switch_cpus2.itb.fetch_hits          622223319                       # ITB hits
system.switch_cpus2.itb.fetch_misses            17425                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses      622240744                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              1065593687                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts          644299161                       # Number of instructions committed
system.switch_cpus2.committedOps            644299161                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses    593382863                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses        303550                       # Number of float alu accesses
system.switch_cpus2.num_func_calls             919020                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts     46344734                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts           593382863                       # number of integer instructions
system.switch_cpus2.num_fp_insts               303550                       # number of float instructions
system.switch_cpus2.num_int_register_reads    872772229                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes    481025441                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        52795                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        52859                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            208258000                       # number of memory refs
system.switch_cpus2.num_load_insts          143929212                       # Number of load instructions
system.switch_cpus2.num_store_insts          64328788                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      421230328.988692                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      644363358.011308                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.604699                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.395301                       # Percentage of idle cycles
system.switch_cpus2.Branches                 50346800                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass     47421635      7.36%      7.36% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu        386787761     60.03%     67.39% # Class of executed instruction
system.switch_cpus2.op_class::IntMult          391854      0.06%     67.45% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     67.45% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd         248451      0.04%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          15239      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           4694      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     67.49% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       144203036     22.38%     89.87% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite       64340904      9.99%     99.86% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        932831      0.14%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total         644346405                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits            81523662                       # DTB read hits
system.switch_cpus3.dtb.read_misses             38044                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses        79984616                       # DTB read accesses
system.switch_cpus3.dtb.write_hits           20636064                       # DTB write hits
system.switch_cpus3.dtb.write_misses             7617                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses       18859845                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           102159726                       # DTB hits
system.switch_cpus3.dtb.data_misses             45661                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses        98844461                       # DTB accesses
system.switch_cpus3.itb.fetch_hits          654316056                       # ITB hits
system.switch_cpus3.itb.fetch_misses            12119                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses      654328175                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              1066462510                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts          662388633                       # Number of instructions committed
system.switch_cpus3.committedOps            662388633                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses    644522186                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses        216621                       # Number of float alu accesses
system.switch_cpus3.num_func_calls             586927                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts     27838767                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts           644522186                       # number of integer instructions
system.switch_cpus3.num_fp_insts               216621                       # number of float instructions
system.switch_cpus3.num_int_register_reads    988202842                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes    595497462                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads       122612                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes       123593                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            102285235                       # number of memory refs
system.switch_cpus3.num_load_insts           81626623                       # Number of load instructions
system.switch_cpus3.num_store_insts          20658612                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      403476388.860524                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      662986121.139476                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.621668                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.378332                       # Percentage of idle cycles
system.switch_cpus3.Branches                 29052260                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass     16913444      2.55%      2.55% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu        542096103     81.83%     84.39% # Class of executed instruction
system.switch_cpus3.op_class::IntMult           47559      0.01%     84.39% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     84.39% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd          61305      0.01%     84.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     84.40% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt          26659      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv           8868      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     84.41% # Class of executed instruction
system.switch_cpus3.op_class::MemRead        81805122     12.35%     96.76% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite       20664560      3.12%     99.88% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        810674      0.12%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total         662434294                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests     36822832                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17808227                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests      1973077                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops        4332577                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops      3823340                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       509237                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                122                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp          14035341                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq             18009                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp            18009                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     13640208                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       784303                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2618841                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq           42230                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq         41051                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp          83281                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          4394228                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         4394228                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       1726590                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     12308629                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side      1201088                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side     18532401                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       948910                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     14499862                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      1202804                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side     12957814                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side       884681                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side      3877510                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              54105070                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     45025536                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side    723268621                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side     35390208                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    574719312                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side     45876736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side    514116960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side     34404672                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side    129995160                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             2102797205                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        10645513                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples         47486476                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.200836                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.545893                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               40415906     85.11%     85.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                5324301     11.21%     96.32% # Request fanout histogram
system.tol2bus.snoop_fanout::2                1104090      2.33%     98.65% # Request fanout histogram
system.tol2bus.snoop_fanout::3                 564281      1.19%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::4                  77813      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                     85      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              5                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           47486476                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.028068                       # Number of seconds simulated
sim_ticks                                 28067769500                       # Number of ticks simulated
final_tick                               2865035161000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               50341268                       # Simulator instruction rate (inst/s)
host_op_rate                                 50341210                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              409596952                       # Simulator tick rate (ticks/s)
host_mem_usage                                 755864                       # Number of bytes of host memory used
host_seconds                                    68.53                       # Real time elapsed on the host
sim_insts                                  3449644764                       # Number of instructions simulated
sim_ops                                    3449644764                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::switch_cpus0.inst       146624                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus0.data       641408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.inst          384                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus1.data         2752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.inst      2005312                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus2.data     26593728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.inst        45888                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus3.data        98752                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::tsunami.ide          192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           29535040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus0.inst       146624                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus1.inst          384                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus2.inst      2005312                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus3.inst        45888                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       2198208                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     13032192                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        13032192                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus0.inst         2291                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus0.data        10022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.inst            6                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus1.data           43                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.inst        31333                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus2.data       415527                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.inst          717                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus3.data         1543                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::tsunami.ide             3                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              461485                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        203628                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             203628                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus0.inst      5223928                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus0.data     22852119                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.inst        13681                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus1.data        98048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.inst     71445364                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus2.data    947482770                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.inst      1634900                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus3.data      3518342                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::tsunami.ide            6841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1052275992                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus0.inst      5223928                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus1.inst        13681                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus2.inst     71445364                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus3.inst      1634900                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         78317873                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       464311637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            464311637                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       464311637                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.inst      5223928                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus0.data     22852119                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.inst        13681                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus1.data        98048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.inst     71445364                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus2.data    947482770                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.inst      1634900                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus3.data      3518342                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::tsunami.ide           6841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1516587629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           0                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                      0                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                       0                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                             0                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                       0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                          0                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                          nan                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                        nan                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                     nan                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       0.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        0                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                   nan                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                           nan                       # Average gap between requests
system.mem_ctrls.pageHitRate                      nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                        0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                        0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                       0                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                      0                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy                    0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy                    0                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy                    0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy                      0                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower                     0                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT             0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      31                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      2448                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     658     39.17%     39.17% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     92      5.48%     44.64% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                     28      1.67%     46.31% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.06%     46.37% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    901     53.63%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1680                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      656     45.81%     45.81% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      92      6.42%     52.23% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                      28      1.96%     54.19% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.07%     54.26% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     655     45.74%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1432                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0             28009785500     99.70%     99.70% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                6900000      0.02%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                1372000      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 112000      0.00%     99.73% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               74663500      0.27%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total         28092833000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                 0.996960                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.726970                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.852381                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu0.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu0.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu0.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu0.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    3      0.18%      0.18% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   53      3.13%      3.31% # number of callpals executed
system.cpu0.kern.callpal::swpipl                 1339     79.09%     82.40% # number of callpals executed
system.cpu0.kern.callpal::rdps                     60      3.54%     85.94% # number of callpals executed
system.cpu0.kern.callpal::wrusp                     1      0.06%     86.00% # number of callpals executed
system.cpu0.kern.callpal::rti                     220     12.99%     99.00% # number of callpals executed
system.cpu0.kern.callpal::callsys                  15      0.89%     99.88% # number of callpals executed
system.cpu0.kern.callpal::imb                       2      0.12%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1693                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              272                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 96                      
system.cpu0.kern.mode_good::user                   97                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.352941                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.523035                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       29238022500     99.74%     99.74% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            75501500      0.26%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements            12618                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          422.034074                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             231830                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs            13130                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            17.656512                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   422.034074                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.824285                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.824285                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          455                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           472208                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          472208                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       112224                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         112224                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       100526                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        100526                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1969                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1969                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1966                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1966                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       212750                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          212750                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       212750                       # number of overall hits
system.cpu0.dcache.overall_hits::total         212750                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         5791                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         5791                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         7001                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         7001                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          160                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           63                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           63                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12792                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12792                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12792                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12792                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       118015                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       118015                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       107527                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       107527                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         2129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         2129                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         2029                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         2029                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       225542                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       225542                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       225542                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       225542                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.049070                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.049070                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.065109                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.065109                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.075153                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.075153                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.031050                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.031050                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.056717                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.056717                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.056717                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.056717                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8069                       # number of writebacks
system.cpu0.dcache.writebacks::total             8069                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             4663                       # number of replacements
system.cpu0.icache.tags.tagsinuse          511.999981                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs           38392877                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             5175                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          7418.913430                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.999981                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     1.000000                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           48                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          135                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          328                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          1270665                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         1270665                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       628335                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         628335                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       628335                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          628335                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       628335                       # number of overall hits
system.cpu0.icache.overall_hits::total         628335                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         4665                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         4665                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         4665                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          4665                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         4665                       # number of overall misses
system.cpu0.icache.overall_misses::total         4665                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       633000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       633000                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       633000                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       633000                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       633000                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       633000                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007370                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007370                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007370                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007370                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007370                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007370                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         4663                       # number of writebacks
system.cpu0.icache.writebacks::total             4663                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      29                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       488                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     113     26.16%     26.16% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                     28      6.48%     32.64% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.23%     32.87% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    290     67.13%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 432                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      113     44.49%     44.49% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                      28     11.02%     55.51% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.39%     55.91% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     112     44.09%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  254                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0             27869341500     99.94%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                1372000      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.00%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               14565000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total         27885443000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.386207                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.587963                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::swpipl                  374     81.48%     81.48% # number of callpals executed
system.cpu1.kern.callpal::rdps                     56     12.20%     93.68% # number of callpals executed
system.cpu1.kern.callpal::rti                      29      6.32%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   459                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 29                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements               68                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          442.829298                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              42623                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs              480                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            88.797917                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   442.829298                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.864901                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.864901                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          405                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            26530                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           26530                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data         8306                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total           8306                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data         4604                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total          4604                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           90                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           90                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           83                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           83                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        12910                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           12910                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        12910                       # number of overall hits
system.cpu1.dcache.overall_hits::total          12910                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data          100                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total          100                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            3                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            9                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            9                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data          115                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total           115                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data          115                       # number of overall misses
system.cpu1.dcache.overall_misses::total          115                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data         8406                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total         8406                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data         4619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total         4619                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           93                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           92                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        13025                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        13025                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        13025                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        13025                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.011896                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.011896                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.003247                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.003247                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.032258                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.032258                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.097826                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.097826                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008829                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008829                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008829                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008829                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu1.dcache.writebacks::total                5                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements               71                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           41378225                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              583                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         70974.656947                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          510                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses            75701                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses           75701                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst        37744                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total          37744                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst        37744                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total           37744                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst        37744                       # number of overall hits
system.cpu1.icache.overall_hits::total          37744                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           71                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           71                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           71                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            71                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           71                       # number of overall misses
system.cpu1.icache.overall_misses::total           71                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst        37815                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total        37815                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst        37815                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total        37815                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst        37815                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total        37815                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.001878                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.001878                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.001878                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.001878                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.001878                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.001878                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks           71                       # number of writebacks
system.cpu1.icache.writebacks::total               71                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    126393                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   28911     49.59%     49.59% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      6      0.01%     49.60% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                     28      0.05%     49.65% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1      0.00%     49.65% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  29352     50.35%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total               58298                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    28911     49.97%     49.97% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       6      0.01%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                      28      0.05%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1      0.00%     50.03% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   28910     49.97%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                57856                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0             25683637500     92.19%     92.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                 429000      0.00%     92.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                1372000      0.00%     92.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.00%     92.19% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2174796000      7.81%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total         27860399000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.984941                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.992418                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::2                         1      0.01%      0.01% # number of syscalls executed
system.cpu2.kern.syscall::3                         1      0.01%      0.02% # number of syscalls executed
system.cpu2.kern.syscall::4                     11372     99.92%     99.94% # number of syscalls executed
system.cpu2.kern.syscall::6                         2      0.02%     99.96% # number of syscalls executed
system.cpu2.kern.syscall::19                        1      0.01%     99.96% # number of syscalls executed
system.cpu2.kern.syscall::45                        1      0.01%     99.97% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      0.01%     99.98% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      0.01%     99.99% # number of syscalls executed
system.cpu2.kern.syscall::124                       1      0.01%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                 11381                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.00%      0.00% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   47      0.04%      0.05% # number of callpals executed
system.cpu2.kern.callpal::tbi                       2      0.00%      0.05% # number of callpals executed
system.cpu2.kern.callpal::swpipl                46815     44.80%     44.85% # number of callpals executed
system.cpu2.kern.callpal::rdps                   6192      5.93%     50.77% # number of callpals executed
system.cpu2.kern.callpal::rdusp                     1      0.00%     50.77% # number of callpals executed
system.cpu2.kern.callpal::rti                   11448     10.96%     61.73% # number of callpals executed
system.cpu2.kern.callpal::callsys               11390     10.90%     72.63% # number of callpals executed
system.cpu2.kern.callpal::imb                       5      0.00%     72.63% # number of callpals executed
system.cpu2.kern.callpal::rdunique              28597     27.37%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                104498                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            11496                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              11417                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              11418                      
system.cpu2.kern.mode_good::user                11417                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.993215                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.996596                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       24640881500     88.66%     88.66% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user          3150262000     11.34%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      47                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements           685771                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          511.347789                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs           16844538                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs           686169                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            24.548672                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   511.347789                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.998726                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.998726                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses         35735211                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses        35735211                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9688173                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9688173                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6641539                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6641539                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       250389                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       250389                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       258388                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       258388                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16329712                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16329712                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16329712                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16329712                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       467844                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       467844                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data       208603                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total       208603                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data         9666                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total         9666                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           37                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           37                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       676447                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        676447                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       676447                       # number of overall misses
system.cpu2.dcache.overall_misses::total       676447                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10156017                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10156017                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6850142                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6850142                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       260055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       260055                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       258425                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       258425                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17006159                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17006159                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17006159                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17006159                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.046066                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.046066                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.030452                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.030452                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.037169                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.037169                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.000143                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.000143                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.039777                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.039777                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.039777                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.039777                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks       304494                       # number of writebacks
system.cpu2.dcache.writebacks::total           304494                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           858626                       # number of replacements
system.cpu2.icache.tags.tagsinuse          511.998312                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           76365506                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           859138                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            88.886193                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   511.998312                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.999997                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        111959881                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       111959881                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     54691994                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       54691994                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     54691994                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        54691994                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     54691994                       # number of overall hits
system.cpu2.icache.overall_hits::total       54691994                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       858631                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       858631                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       858631                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        858631                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       858631                       # number of overall misses
system.cpu2.icache.overall_misses::total       858631                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     55550625                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     55550625                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     55550625                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     55550625                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     55550625                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     55550625                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.015457                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.015457                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.015457                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.015457                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.015457                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.015457                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       858626                       # number of writebacks
system.cpu2.icache.writebacks::total           858626                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1395                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     266     35.37%     35.37% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                     28      3.72%     39.10% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      3      0.40%     39.49% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    455     60.51%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 752                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      266     47.33%     47.33% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                      28      4.98%     52.31% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       3      0.53%     52.85% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     265     47.15%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  562                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0             27861043500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                1372000      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 351500      0.00%     99.92% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               22763000      0.08%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total         27885530000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.582418                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.747340                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu3.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                     3                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    1      0.12%      0.12% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   58      6.79%      6.91% # number of callpals executed
system.cpu3.kern.callpal::tbi                       5      0.59%      7.49% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  625     73.19%     80.68% # number of callpals executed
system.cpu3.kern.callpal::rdps                     57      6.67%     87.35% # number of callpals executed
system.cpu3.kern.callpal::rti                      97     11.36%     98.71% # number of callpals executed
system.cpu3.kern.callpal::callsys                   9      1.05%     99.77% # number of callpals executed
system.cpu3.kern.callpal::imb                       2      0.23%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   854                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              155                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 67                      
system.cpu3.kern.mode_good::user                   67                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.432258                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.603604                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel       31636291500     99.97%     99.97% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user             8194500      0.03%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements             1992                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          342.865853                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs              79443                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs             2413                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            32.922918                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   342.865853                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.669660                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.669660                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          421                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          421                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.822266                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           110018                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          110018                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        32022                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          32022                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        18199                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         18199                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          550                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          550                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          588                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          588                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data        50221                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total           50221                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data        50221                       # number of overall hits
system.cpu3.dcache.overall_hits::total          50221                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         1687                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         1687                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          681                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          681                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           64                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           64                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           23                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2368                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2368                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2368                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2368                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        33709                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        33709                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        18880                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        18880                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          614                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          611                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data        52589                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total        52589                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data        52589                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total        52589                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.050046                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.050046                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.036070                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.036070                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.104235                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.104235                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.037643                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.037643                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.045028                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.045028                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.045028                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.045028                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          959                       # number of writebacks
system.cpu3.dcache.writebacks::total              959                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1411                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs           21763528                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1923                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         11317.487259                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          459                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4           53                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           366287                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          366287                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       181027                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         181027                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       181027                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          181027                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       181027                       # number of overall hits
system.cpu3.icache.overall_hits::total         181027                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1411                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1411                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1411                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1411                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1411                       # number of overall misses
system.cpu3.icache.overall_misses::total         1411                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       182438                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       182438                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       182438                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       182438                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       182438                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       182438                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.007734                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.007734                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.007734                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.007734                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.007734                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.007734                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1411                       # number of writebacks
system.cpu3.icache.writebacks::total             1411                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                  13                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                   122880                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                         17                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  624                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 624                       # Transaction distribution
system.iobus.trans_dist::WriteReq                2522                       # Transaction distribution
system.iobus.trans_dist::WriteResp               2522                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          464                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           16                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          736                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          932                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          288                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         2436                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side         3856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total         3856                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                    6292                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1856                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           64                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1012                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          466                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          162                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         3560                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side       122944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total       122944                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   126504                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                 1928                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                 1944                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::3           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                17352                       # Number of tag accesses
system.iocache.tags.data_accesses               17352                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            8                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                8                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide         1920                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total         1920                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            8                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 8                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            8                       # number of overall misses
system.iocache.overall_misses::total                8                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            8                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              8                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total         1920                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            8                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               8                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            8                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              8                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks            1920                       # number of writebacks
system.iocache.writebacks::total                 1920                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2.tags.replacements                    514291                       # number of replacements
system.l2.tags.tagsinuse                  3975.429816                       # Cycle average of tags in use
system.l2.tags.total_refs                     2244932                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    518268                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.331604                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1864.120006                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.inst     6.892197                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus0.data     9.743631                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.inst     0.252013                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus1.data     0.533251                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.inst   225.104711                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus2.data  1864.575021                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.inst     2.178454                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus3.data     2.030530                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.455107                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.inst     0.001683                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus0.data     0.002379                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.inst     0.000062                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus1.data     0.000130                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.inst     0.054957                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus2.data     0.455219                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.inst     0.000532                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus3.data     0.000496                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970564                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          3977                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          730                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         1636                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1466                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          145                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.970947                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  25072805                       # Number of tag accesses
system.l2.tags.data_accesses                 25072805                       # Number of data accesses
system.l2.WritebackDirty_hits::writebacks       313527                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           313527                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks       814520                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           814520                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::switch_cpus0.data            5                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus2.data           57                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   66                       # number of UpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.ReadExReq_hits::switch_cpus0.data          614                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data        40242                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 40913                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus0.inst         2373                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus1.inst           65                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus2.inst       827298                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::switch_cpus3.inst          694                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             830430                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus0.data         2017                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus1.data           30                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus2.data       227524                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::switch_cpus3.data          677                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            230248                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus0.inst         2373                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2631                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst           65                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data           30                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst       827298                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data       267766                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst          694                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data          734                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1101591                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst         2373                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2631                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst           65                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data           30                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst       827298                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data       267766                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst          694                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data          734                       # number of overall hits
system.l2.overall_hits::total                 1101591                       # number of overall hits
system.l2.UpgradeReq_misses::switch_cpus0.data          104                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus1.data            8                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus2.data           82                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::switch_cpus3.data           16                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                210                       # number of UpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus0.data           34                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus1.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus2.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::switch_cpus3.data            5                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               54                       # number of SCUpgradeReq misses
system.l2.ReadExReq_misses::switch_cpus0.data         6196                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus1.data            7                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus2.data       168125                       # number of ReadExReq misses
system.l2.ReadExReq_misses::switch_cpus3.data          580                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              174908                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus0.inst         2291                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus1.inst            6                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus2.inst        31333                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::switch_cpus3.inst          717                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            34347                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus0.data         3827                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus1.data           36                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus2.data       247411                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::switch_cpus3.data          963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          252237                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus0.inst         2291                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        10023                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst            6                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst        31333                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data       415536                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst          717                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         1543                       # number of demand (read+write) misses
system.l2.demand_misses::total                 461492                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst         2291                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        10023                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst            6                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data           43                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst        31333                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data       415536                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst          717                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         1543                       # number of overall misses
system.l2.overall_misses::total                461492                       # number of overall misses
system.l2.WritebackDirty_accesses::writebacks       313527                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       313527                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks       814520                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       814520                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus0.data          109                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus1.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus2.data          139                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::switch_cpus3.data           20                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              276                       # number of UpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus0.data           35                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus1.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus2.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::switch_cpus3.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             56                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data         6810                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data            7                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data       208367                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data          637                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            215821                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus0.inst         4664                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus1.inst           71                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus2.inst       858631                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus3.inst         1411                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         864777                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus0.data         5844                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus1.data           66                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus2.data       474935                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus3.data         1640                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        482485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst         4664                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        12654                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           71                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data           73                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst       858631                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data       683302                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst         1411                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         2277                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1563083                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst         4664                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        12654                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           71                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data           73                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst       858631                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data       683302                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst         1411                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         2277                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1563083                       # number of overall (read+write) accesses
system.l2.UpgradeReq_miss_rate::switch_cpus0.data     0.954128                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus2.data     0.589928                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::switch_cpus3.data     0.800000                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.760870                       # miss rate for UpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus0.data     0.971429                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus2.data     0.909091                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.964286                       # miss rate for SCUpgradeReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus0.data     0.909838                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data     0.806870                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus3.data     0.910518                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.810431                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus0.inst     0.491209                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus1.inst     0.084507                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus2.inst     0.036492                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus3.inst     0.508150                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.039718                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus0.data     0.654860                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus1.data     0.545455                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus2.data     0.520937                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus3.data     0.587195                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.522787                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.491209                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.792082                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.084507                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.589041                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.036492                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.608129                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.508150                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.677646                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.295245                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.491209                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.792082                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.084507                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.589041                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.036492                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.608129                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.508150                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.677646                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.295245                       # miss rate for overall accesses
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks               201708                       # number of writebacks
system.l2.writebacks::total                    201708                       # number of writebacks
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                 616                       # Transaction distribution
system.membus.trans_dist::ReadResp             287208                       # Transaction distribution
system.membus.trans_dist::WriteReq                602                       # Transaction distribution
system.membus.trans_dist::WriteResp               602                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       203628                       # Transaction distribution
system.membus.trans_dist::CleanEvict           244623                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              314                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            130                       # Transaction distribution
system.membus.trans_dist::UpgradeResp             270                       # Transaction distribution
system.membus.trans_dist::ReadExReq            175007                       # Transaction distribution
system.membus.trans_dist::ReadExResp           174902                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        286592                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          1920                       # Transaction distribution
system.membus.trans_dist::InvalidateResp         1920                       # Transaction distribution
system.membus.pkt_count_system.iocache.mem_side::system.mem_ctrls.port         5780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.iocache.mem_side::total         5780                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave         2436                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1370118                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1372554                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1378334                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::system.mem_ctrls.port       123392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.iocache.mem_side::total       123392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave         3560                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     42444416                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     42447976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                42571368                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples            913436                       # Request fanout histogram
system.membus.snoop_fanout::mean                    1                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                  913436    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               1                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total              913436                       # Request fanout histogram
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              120044                       # DTB read hits
system.switch_cpus0.dtb.read_misses               371                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             109989                       # DTB write hits
system.switch_cpus0.dtb.write_misses              106                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              230033                       # DTB hits
system.switch_cpus0.dtb.data_misses               477                       # DTB misses
system.switch_cpus0.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             181803                       # ITB hits
system.switch_cpus0.itb.fetch_misses              152                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         181955                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                56186090                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             632518                       # Number of instructions committed
system.switch_cpus0.committedOps               632518                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       608269                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              22671                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        58704                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              608269                       # number of integer instructions
system.switch_cpus0.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus0.num_int_register_reads       851033                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       430398                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               231358                       # number of memory refs
system.switch_cpus0.num_load_insts             121067                       # Number of load instructions
system.switch_cpus0.num_store_insts            110291                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      55552399.862779                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      633690.137221                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.011278                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.988722                       # Percentage of idle cycles
system.switch_cpus0.Branches                    86963                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass        10526      1.66%      1.66% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           369289     58.34%     60.00% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             807      0.13%     60.13% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     60.13% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd           1172      0.19%     60.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     60.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     60.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     60.32% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv            227      0.04%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     60.35% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          125764     19.87%     80.22% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         110414     17.44%     97.66% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         14801      2.34%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            633000                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                8499                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits               4741                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               13240                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits               5881                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses           5881                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                55770915                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts              37815                       # Number of instructions committed
system.switch_cpus1.committedOps                37815                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses        36013                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               1634                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts         2462                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts               36013                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads        48739                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes        28543                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                13269                       # number of memory refs
system.switch_cpus1.num_load_insts               8499                       # Number of load instructions
system.switch_cpus1.num_store_insts              4770                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      55733374.436007                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      37540.563993                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000673                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999327                       # Percentage of idle cycles
system.switch_cpus1.Branches                     4936                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass          254      0.67%      0.67% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            21972     58.10%     58.78% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             140      0.37%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     59.15% # Class of executed instruction
system.switch_cpus1.op_class::MemRead            8690     22.98%     82.13% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite           4770     12.61%     94.74% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          1989      5.26%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total             37815                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits            10382650                       # DTB read hits
system.switch_cpus2.dtb.read_misses             21155                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses         2385941                       # DTB read accesses
system.switch_cpus2.dtb.write_hits            7119983                       # DTB write hits
system.switch_cpus2.dtb.write_misses              430                       # DTB write misses
system.switch_cpus2.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses         496238                       # DTB write accesses
system.switch_cpus2.dtb.data_hits            17502633                       # DTB hits
system.switch_cpus2.dtb.data_misses             21585                       # DTB misses
system.switch_cpus2.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus2.dtb.data_accesses         2882179                       # DTB accesses
system.switch_cpus2.itb.fetch_hits            7093665                       # ITB hits
system.switch_cpus2.itb.fetch_misses              263                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses        7093928                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                55720558                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts           55529028                       # Number of instructions committed
system.switch_cpus2.committedOps             55529028                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses     53848009                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses         91284                       # Number of float alu accesses
system.switch_cpus2.num_func_calls            1797121                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts      5639037                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts            53848009                       # number of integer instructions
system.switch_cpus2.num_fp_insts                91284                       # number of float instructions
system.switch_cpus2.num_int_register_reads     74309332                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes     40518347                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads        59031                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes        58983                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs             17557887                       # number of memory refs
system.switch_cpus2.num_load_insts           10437291                       # Number of load instructions
system.switch_cpus2.num_store_insts           7120596                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      580348.256009                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      55140209.743991                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.989585                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.010415                       # Percentage of idle cycles
system.switch_cpus2.Branches                  7834944                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass       623305      1.12%      1.12% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu         36123530     65.03%     66.15% # Class of executed instruction
system.switch_cpus2.op_class::IntMult           60414      0.11%     66.26% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.26% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd          31726      0.06%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              1      0.00%     66.32% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt          17480      0.03%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     66.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv           5841      0.01%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.36% # Class of executed instruction
system.switch_cpus2.op_class::MemRead        10953773     19.72%     86.08% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite        7129235     12.83%     98.91% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess        605319      1.09%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total          55550625                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               33777                       # DTB read hits
system.switch_cpus3.dtb.read_misses               327                       # DTB read misses
system.switch_cpus3.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses            1826                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              19415                       # DTB write hits
system.switch_cpus3.dtb.write_misses               38                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus3.dtb.data_hits               53192                       # DTB hits
system.switch_cpus3.dtb.data_misses               365                       # DTB misses
system.switch_cpus3.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus3.dtb.data_accesses            2701                       # DTB accesses
system.switch_cpus3.itb.fetch_hits              30096                       # ITB hits
system.switch_cpus3.itb.fetch_misses              125                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses          30221                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                55771090                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             182052                       # Number of instructions committed
system.switch_cpus3.committedOps               182052                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       174694                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               4581                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        19180                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              174694                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  296                       # number of float instructions
system.switch_cpus3.num_int_register_reads       233276                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       134652                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                54329                       # number of memory refs
system.switch_cpus3.num_load_insts              34662                       # Number of load instructions
system.switch_cpus3.num_store_insts             19667                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      55589742.059783                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      181347.940217                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.003252                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.996748                       # Percentage of idle cycles
system.switch_cpus3.Branches                    25765                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         3038      1.67%      1.67% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           114683     62.86%     64.53% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             230      0.13%     64.65% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     64.65% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             24      0.01%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              3      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     64.67% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           35935     19.70%     84.36% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          19677     10.79%     95.15% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          8848      4.85%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            182438                       # Class of executed instruction
system.tol2bus.snoop_filter.tot_requests      3131745                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      1495977                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests       155664                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops         164226                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops       150894                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        13332                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.trans_dist::ReadReq                616                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp           1350709                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq               602                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp              602                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       313527                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       814520                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          351361                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             374                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           132                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            506                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           215926                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          215926                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        864778                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       485315                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        12458                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side        39781                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side          143                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side          321                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.l2.cpu_side      2528011                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.l2.cpu_side      2024058                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.l2.cpu_side         3464                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.l2.cpu_side         6658                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               4614894                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side       498752                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side      1338595                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side         4608                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side         7592                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.l2.cpu_side    106840320                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.l2.cpu_side     63387941                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.l2.cpu_side       131392                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.l2.cpu_side       214584                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              172423784                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          518147                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples          3651110                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.163405                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.584071                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                3314654     90.78%     90.78% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 184001      5.04%     95.82% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  50114      1.37%     97.20% # Request fanout histogram
system.tol2bus.snoop_fanout::3                  96984      2.66%     99.85% # Request fanout histogram
system.tol2bus.snoop_fanout::4                   5357      0.15%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              4                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            3651110                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
