INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module n_bit_add_sub
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/uncore/gpio/bidirec.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bidirec
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/branch_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2458] undeclared symbol r_type_id, assumed default net type wire [/home/it/Documents/rvsoc_v3/src/soc/core/control_unit.sv:78]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/data_path.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2458] undeclared symbol fun7_5_id, assumed default net type wire [/home/it/Documents/rvsoc_v3/src/soc/core/data_path.sv:235]
INFO: [VRFC 10-2458] undeclared symbol alu_src_exe, assumed default net type wire [/home/it/Documents/rvsoc_v3/src/soc/core/data_path.sv:341]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Documents/rvsoc_v3/src/soc/core/forwarding_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module forwarding_unit
