 
****************************************
Report : qor
Design : HDL_Complex_Multiplier
Version: P-2019.03-SP3
Date   : Tue Feb 23 12:29:05 2021
****************************************


  Timing Path Group 'clk'
  -----------------------------------
  Levels of Logic:              14.00
  Critical Path Length:          1.25
  Critical Path Slack:           0.00
  Critical Path Clk Period:      1.32
  Total Negative Slack:          0.00
  No. of Violating Paths:        0.00
  Worst Hold Violation:          0.00
  Total Hold Violation:          0.00
  No. of Hold Violations:        0.00
  -----------------------------------


  Cell Count
  -----------------------------------
  Hierarchical Cell Count:          0
  Hierarchical Port Count:          0
  Leaf Cell Count:               1461
  Buf/Inv Cell Count:             153
  Buf Cell Count:                   3
  Inv Cell Count:                 150
  CT Buf/Inv Cell Count:            0
  Combinational Cell Count:      1266
  Sequential Cell Count:          195
  Macro Count:                      0
  -----------------------------------


  Area
  -----------------------------------
  Combinational Area:     2942.733350
  Noncombinational Area:  1290.034986
  Buf/Inv Area:            202.044481
  Total Buffer Area:            10.17
  Total Inverter Area:         191.88
  Macro/Black Box Area:      0.000000
  Net Area:               1010.285138
  -----------------------------------
  Cell Area:              4232.768336
  Design Area:            5243.053474


  Design Rules
  -----------------------------------
  Total Number of Nets:          1605
  Nets With Violations:             0
  Max Trans Violations:             0
  Max Cap Violations:               0
  -----------------------------------


  Hostname: rhel77vdi012

  Compile CPU Statistics
  -----------------------------------------
  Resource Sharing:                    0.30
  Logic Optimization:                  1.92
  Mapping Optimization:                4.26
  -----------------------------------------
  Overall Compile Time:               14.34
  Overall Compile Wall Clock Time:    14.96

  --------------------------------------------------------------------

  Design  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0


  Design (Hold)  WNS: 0.00  TNS: 0.00  Number of Violating Paths: 0

  --------------------------------------------------------------------


1
