// Seed: 109596255
module module_0 #(
    parameter id_1 = 32'd95,
    parameter id_2 = 32'd70,
    parameter id_3 = 32'd34,
    parameter id_4 = 32'd78,
    parameter id_5 = 32'd67
) (
    _id_1,
    _id_2,
    _id_3
);
  input _id_3;
  input _id_2;
  output _id_1;
  initial begin
    id_3 = id_1;
    id_1 <= id_2[1];
    id_1 <= id_1;
    if (id_1) id_3 <= id_1;
    else id_2 <= 1'b0;
  end
  logic _id_4;
  logic _id_5 = id_4[id_5^1 : id_4[id_2[~id_3] : id_5]];
  type_8(
      1'b0, id_4
  );
  always @(posedge SystemTFIdentifier === !id_4 or negedge id_5 - 1) begin
    case (1'd0)
      1: begin
        SystemTFIdentifier(
        1,
        id_5,
        id_1[id_3#(
        .id_4(1-1'b0),
        .id_5(id_4),
        .id_1(1)
        )],
        1'b0,
        1,
        1);
        if (~id_2[id_3|id_1[1]]) begin
          if (1 && id_5)
            if (id_3[(1)]) begin
              id_5 = 1;
            end else if (id_1) begin
              SystemTFIdentifier(1);
              if (1) begin
                id_3 <= id_1;
                SystemTFIdentifier(1, 1, id_1, id_2, id_5 < id_3, id_2, (1), id_4, 1, 1, 1 / 1,
                                   id_2);
                id_2 <= id_1;
              end
              id_2 <= 1;
              id_4 <= 1;
              #1;
              id_1 = id_1;
            end else if (id_3) id_5 <= 1;
            else if (id_4[""]) id_2 <= id_1;
        end
      end
      id_3[SystemTFIdentifier(1)]: id_4 = 1;
      default: begin
        id_4 <= id_1;
        id_1 = 1 + 1'h0;
      end
    endcase
  end
endmodule
module module_1 #(
    parameter id_3 = 32'd56
) (
    input logic id_2,
    output logic _id_3,
    output id_4
);
  type_8 id_5 (
      .id_0(id_4),
      .id_1(1),
      .id_2(id_3[id_3 : id_3] | id_3),
      .id_3(id_3),
      .id_4()
  );
endmodule
