/*
** ###################################################################
**     Processors:          MIMX94398AVKE_ca55
**                          MIMX94398AVKE_cm33_core0
**                          MIMX94398AVKE_cm33_core1
**                          MIMX94398AVKE_cm7_core0
**                          MIMX94398AVKE_cm7_core1
**                          MIMX94398AVKJ_ca55
**                          MIMX94398AVKJ_cm33_core0
**                          MIMX94398AVKJ_cm33_core1
**                          MIMX94398AVKJ_cm7_core0
**                          MIMX94398AVKJ_cm7_core1
**                          MIMX94398AVKM_ca55
**                          MIMX94398AVKM_cm33_core0
**                          MIMX94398AVKM_cm33_core1
**                          MIMX94398AVKM_cm7_core0
**                          MIMX94398AVKM_cm7_core1
**                          MIMX94398AVME_ca55
**                          MIMX94398AVME_cm33_core0
**                          MIMX94398AVME_cm33_core1
**                          MIMX94398AVME_cm7_core0
**                          MIMX94398AVME_cm7_core1
**                          MIMX94398AVMJ_ca55
**                          MIMX94398AVMJ_cm33_core0
**                          MIMX94398AVMJ_cm33_core1
**                          MIMX94398AVMJ_cm7_core0
**                          MIMX94398AVMJ_cm7_core1
**                          MIMX94398AVMM_ca55
**                          MIMX94398AVMM_cm33_core0
**                          MIMX94398AVMM_cm33_core1
**                          MIMX94398AVMM_cm7_core0
**                          MIMX94398AVMM_cm7_core1
**                          MIMX94398CVKE_ca55
**                          MIMX94398CVKE_cm33_core0
**                          MIMX94398CVKE_cm33_core1
**                          MIMX94398CVKE_cm7_core0
**                          MIMX94398CVKE_cm7_core1
**                          MIMX94398CVKJ_ca55
**                          MIMX94398CVKJ_cm33_core0
**                          MIMX94398CVKJ_cm33_core1
**                          MIMX94398CVKJ_cm7_core0
**                          MIMX94398CVKJ_cm7_core1
**                          MIMX94398CVKM_ca55
**                          MIMX94398CVKM_cm33_core0
**                          MIMX94398CVKM_cm33_core1
**                          MIMX94398CVKM_cm7_core0
**                          MIMX94398CVKM_cm7_core1
**                          MIMX94398CVME_ca55
**                          MIMX94398CVME_cm33_core0
**                          MIMX94398CVME_cm33_core1
**                          MIMX94398CVME_cm7_core0
**                          MIMX94398CVME_cm7_core1
**                          MIMX94398CVMJ_ca55
**                          MIMX94398CVMJ_cm33_core0
**                          MIMX94398CVMJ_cm33_core1
**                          MIMX94398CVMJ_cm7_core0
**                          MIMX94398CVMJ_cm7_core1
**                          MIMX94398CVMM_ca55
**                          MIMX94398CVMM_cm33_core0
**                          MIMX94398CVMM_cm33_core1
**                          MIMX94398CVMM_cm7_core0
**                          MIMX94398CVMM_cm7_core1
**                          MIMX94398DVKE_ca55
**                          MIMX94398DVKE_cm33_core0
**                          MIMX94398DVKE_cm33_core1
**                          MIMX94398DVKE_cm7_core0
**                          MIMX94398DVKE_cm7_core1
**                          MIMX94398DVKJ_ca55
**                          MIMX94398DVKJ_cm33_core0
**                          MIMX94398DVKJ_cm33_core1
**                          MIMX94398DVKJ_cm7_core0
**                          MIMX94398DVKJ_cm7_core1
**                          MIMX94398DVKM_ca55
**                          MIMX94398DVKM_cm33_core0
**                          MIMX94398DVKM_cm33_core1
**                          MIMX94398DVKM_cm7_core0
**                          MIMX94398DVKM_cm7_core1
**                          MIMX94398DVME_ca55
**                          MIMX94398DVME_cm33_core0
**                          MIMX94398DVME_cm33_core1
**                          MIMX94398DVME_cm7_core0
**                          MIMX94398DVME_cm7_core1
**                          MIMX94398DVMJ_ca55
**                          MIMX94398DVMJ_cm33_core0
**                          MIMX94398DVMJ_cm33_core1
**                          MIMX94398DVMJ_cm7_core0
**                          MIMX94398DVMJ_cm7_core1
**                          MIMX94398DVMM_ca55
**                          MIMX94398DVMM_cm33_core0
**                          MIMX94398DVMM_cm33_core1
**                          MIMX94398DVMM_cm7_core0
**                          MIMX94398DVMM_cm7_core1
**                          MIMX94398XVKE_ca55
**                          MIMX94398XVKE_cm33_core0
**                          MIMX94398XVKE_cm33_core1
**                          MIMX94398XVKE_cm7_core0
**                          MIMX94398XVKE_cm7_core1
**                          MIMX94398XVKJ_ca55
**                          MIMX94398XVKJ_cm33_core0
**                          MIMX94398XVKJ_cm33_core1
**                          MIMX94398XVKJ_cm7_core0
**                          MIMX94398XVKJ_cm7_core1
**                          MIMX94398XVKM_ca55
**                          MIMX94398XVKM_cm33_core0
**                          MIMX94398XVKM_cm33_core1
**                          MIMX94398XVKM_cm7_core0
**                          MIMX94398XVKM_cm7_core1
**                          MIMX94398XVME_ca55
**                          MIMX94398XVME_cm33_core0
**                          MIMX94398XVME_cm33_core1
**                          MIMX94398XVME_cm7_core0
**                          MIMX94398XVME_cm7_core1
**                          MIMX94398XVMJ_ca55
**                          MIMX94398XVMJ_cm33_core0
**                          MIMX94398XVMJ_cm33_core1
**                          MIMX94398XVMJ_cm7_core0
**                          MIMX94398XVMJ_cm7_core1
**                          MIMX94398XVMM_ca55
**                          MIMX94398XVMM_cm33_core0
**                          MIMX94398XVMM_cm33_core1
**                          MIMX94398XVMM_cm7_core0
**                          MIMX94398XVMM_cm7_core1
**
**     Version:             rev. 1.0, 2023-11-01
**     Build:               b250109
**
**     Abstract:
**         CMSIS Peripheral Access Layer for BLK_CTRL_NETCMIX
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-11-01)
**         Initial version.
**         core name and core alias name
**         +---------------------------------------------------------------------+
**         | core name  |                  core alias name                       |
**         +---------------------------------------------------------------------+
**         | cm33_core0 | m33, cm33                                              |
**         +---------------------------------------------------------------------+
**         | cm33_core1 | m33_2, cm33_2, cm33_sync, netcmix_cm33                 |
**         +---------------------------------------------------------------------+
**         | cm7_core0  | m7, cm7                                                |
**         +---------------------------------------------------------------------+
**         | cm7_core1  | m7_2, cm7_2                                            |
**         +---------------------------------------------------------------------+
**         | ca55_core0 | a55, ca55, a55_0, ca55_0                               |
**         +---------------------------------------------------------------------+
**         | ca55_core1 | a55, ca55, a55_1, ca55_1                               |
**         +---------------------------------------------------------------------+
**         | ca55_core2 | a55, ca55, a55_2, ca55_2                               |
**         +---------------------------------------------------------------------+
**         | ca55_core3 | a55, ca55, a55_3, ca55_3                               |
**         +---------------------------------------------------------------------+
**
** ###################################################################
*/

/*!
 * @file BLK_CTRL_NETCMIX.h
 * @version 1.0
 * @date 2023-11-01
 * @brief CMSIS Peripheral Access Layer for BLK_CTRL_NETCMIX
 *
 * CMSIS Peripheral Access Layer for BLK_CTRL_NETCMIX
 */

#if !defined(BLK_CTRL_NETCMIX_H_)
#define BLK_CTRL_NETCMIX_H_                      /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX94398AVKE_ca55) || defined(CPU_MIMX94398AVKJ_ca55) || defined(CPU_MIMX94398AVKM_ca55) || defined(CPU_MIMX94398AVME_ca55) || defined(CPU_MIMX94398AVMJ_ca55) || defined(CPU_MIMX94398AVMM_ca55) || defined(CPU_MIMX94398CVKE_ca55) || defined(CPU_MIMX94398CVKJ_ca55) || defined(CPU_MIMX94398CVKM_ca55) || defined(CPU_MIMX94398CVME_ca55) || defined(CPU_MIMX94398CVMJ_ca55) || defined(CPU_MIMX94398CVMM_ca55) || defined(CPU_MIMX94398DVKE_ca55) || defined(CPU_MIMX94398DVKJ_ca55) || defined(CPU_MIMX94398DVKM_ca55) || defined(CPU_MIMX94398DVME_ca55) || defined(CPU_MIMX94398DVMJ_ca55) || defined(CPU_MIMX94398DVMM_ca55) || defined(CPU_MIMX94398XVKE_ca55) || defined(CPU_MIMX94398XVKJ_ca55) || defined(CPU_MIMX94398XVKM_ca55) || defined(CPU_MIMX94398XVME_ca55) || defined(CPU_MIMX94398XVMJ_ca55) || defined(CPU_MIMX94398XVMM_ca55))
#include "MIMX94398_ca55_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core0) || defined(CPU_MIMX94398AVKJ_cm33_core0) || defined(CPU_MIMX94398AVKM_cm33_core0) || defined(CPU_MIMX94398AVME_cm33_core0) || defined(CPU_MIMX94398AVMJ_cm33_core0) || defined(CPU_MIMX94398AVMM_cm33_core0) || defined(CPU_MIMX94398CVKE_cm33_core0) || defined(CPU_MIMX94398CVKJ_cm33_core0) || defined(CPU_MIMX94398CVKM_cm33_core0) || defined(CPU_MIMX94398CVME_cm33_core0) || defined(CPU_MIMX94398CVMJ_cm33_core0) || defined(CPU_MIMX94398CVMM_cm33_core0) || defined(CPU_MIMX94398DVKE_cm33_core0) || defined(CPU_MIMX94398DVKJ_cm33_core0) || defined(CPU_MIMX94398DVKM_cm33_core0) || defined(CPU_MIMX94398DVME_cm33_core0) || defined(CPU_MIMX94398DVMJ_cm33_core0) || defined(CPU_MIMX94398DVMM_cm33_core0) || defined(CPU_MIMX94398XVKE_cm33_core0) || defined(CPU_MIMX94398XVKJ_cm33_core0) || defined(CPU_MIMX94398XVKM_cm33_core0) || defined(CPU_MIMX94398XVME_cm33_core0) || defined(CPU_MIMX94398XVMJ_cm33_core0) || defined(CPU_MIMX94398XVMM_cm33_core0))
#include "MIMX94398_cm33_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm33_core1) || defined(CPU_MIMX94398AVKJ_cm33_core1) || defined(CPU_MIMX94398AVKM_cm33_core1) || defined(CPU_MIMX94398AVME_cm33_core1) || defined(CPU_MIMX94398AVMJ_cm33_core1) || defined(CPU_MIMX94398AVMM_cm33_core1) || defined(CPU_MIMX94398CVKE_cm33_core1) || defined(CPU_MIMX94398CVKJ_cm33_core1) || defined(CPU_MIMX94398CVKM_cm33_core1) || defined(CPU_MIMX94398CVME_cm33_core1) || defined(CPU_MIMX94398CVMJ_cm33_core1) || defined(CPU_MIMX94398CVMM_cm33_core1) || defined(CPU_MIMX94398DVKE_cm33_core1) || defined(CPU_MIMX94398DVKJ_cm33_core1) || defined(CPU_MIMX94398DVKM_cm33_core1) || defined(CPU_MIMX94398DVME_cm33_core1) || defined(CPU_MIMX94398DVMJ_cm33_core1) || defined(CPU_MIMX94398DVMM_cm33_core1) || defined(CPU_MIMX94398XVKE_cm33_core1) || defined(CPU_MIMX94398XVKJ_cm33_core1) || defined(CPU_MIMX94398XVKM_cm33_core1) || defined(CPU_MIMX94398XVME_cm33_core1) || defined(CPU_MIMX94398XVMJ_cm33_core1) || defined(CPU_MIMX94398XVMM_cm33_core1))
#include "MIMX94398_cm33_core1_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core0) || defined(CPU_MIMX94398AVKJ_cm7_core0) || defined(CPU_MIMX94398AVKM_cm7_core0) || defined(CPU_MIMX94398AVME_cm7_core0) || defined(CPU_MIMX94398AVMJ_cm7_core0) || defined(CPU_MIMX94398AVMM_cm7_core0) || defined(CPU_MIMX94398CVKE_cm7_core0) || defined(CPU_MIMX94398CVKJ_cm7_core0) || defined(CPU_MIMX94398CVKM_cm7_core0) || defined(CPU_MIMX94398CVME_cm7_core0) || defined(CPU_MIMX94398CVMJ_cm7_core0) || defined(CPU_MIMX94398CVMM_cm7_core0) || defined(CPU_MIMX94398DVKE_cm7_core0) || defined(CPU_MIMX94398DVKJ_cm7_core0) || defined(CPU_MIMX94398DVKM_cm7_core0) || defined(CPU_MIMX94398DVME_cm7_core0) || defined(CPU_MIMX94398DVMJ_cm7_core0) || defined(CPU_MIMX94398DVMM_cm7_core0) || defined(CPU_MIMX94398XVKE_cm7_core0) || defined(CPU_MIMX94398XVKJ_cm7_core0) || defined(CPU_MIMX94398XVKM_cm7_core0) || defined(CPU_MIMX94398XVME_cm7_core0) || defined(CPU_MIMX94398XVMJ_cm7_core0) || defined(CPU_MIMX94398XVMM_cm7_core0))
#include "MIMX94398_cm7_core0_COMMON.h"
#elif (defined(CPU_MIMX94398AVKE_cm7_core1) || defined(CPU_MIMX94398AVKJ_cm7_core1) || defined(CPU_MIMX94398AVKM_cm7_core1) || defined(CPU_MIMX94398AVME_cm7_core1) || defined(CPU_MIMX94398AVMJ_cm7_core1) || defined(CPU_MIMX94398AVMM_cm7_core1) || defined(CPU_MIMX94398CVKE_cm7_core1) || defined(CPU_MIMX94398CVKJ_cm7_core1) || defined(CPU_MIMX94398CVKM_cm7_core1) || defined(CPU_MIMX94398CVME_cm7_core1) || defined(CPU_MIMX94398CVMJ_cm7_core1) || defined(CPU_MIMX94398CVMM_cm7_core1) || defined(CPU_MIMX94398DVKE_cm7_core1) || defined(CPU_MIMX94398DVKJ_cm7_core1) || defined(CPU_MIMX94398DVKM_cm7_core1) || defined(CPU_MIMX94398DVME_cm7_core1) || defined(CPU_MIMX94398DVMJ_cm7_core1) || defined(CPU_MIMX94398DVMM_cm7_core1) || defined(CPU_MIMX94398XVKE_cm7_core1) || defined(CPU_MIMX94398XVKJ_cm7_core1) || defined(CPU_MIMX94398XVKM_cm7_core1) || defined(CPU_MIMX94398XVME_cm7_core1) || defined(CPU_MIMX94398XVMJ_cm7_core1) || defined(CPU_MIMX94398XVMM_cm7_core1))
#include "MIMX94398_cm7_core1_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- BLK_CTRL_NETCMIX Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BLK_CTRL_NETCMIX_Peripheral_Access_Layer BLK_CTRL_NETCMIX Peripheral Access Layer
 * @{
 */

/** BLK_CTRL_NETCMIX - Register Layout Typedef */
typedef struct {
  __IO uint32_t MISC_SOC_CONTROL;                  /**< Miscellaneous SoC control register, offset: 0x0 */
  __IO uint32_t CFG_ECAT;                          /**< EtherCAT miscellaneous configuration, offset: 0x4 */
  __IO uint32_t NETC_CMPLX;                        /**< NETC complex configuration, offset: 0x8 */
  __IO uint32_t NETCMIX_INTERRUPT;                 /**< NETC domain interrupt register, offset: 0xC */
  __IO uint32_t EXT_PIN_CONTROL;                   /**< External pin control register, offset: 0x10 */
  __IO uint32_t CFG_LINK_PCS_PROT_0;               /**< NETC PCS protocol on link0, offset: 0x14 */
  __IO uint32_t CFG_LINK_PCS_PROT_1;               /**< NETC PCS protocol on link1, offset: 0x18 */
  __IO uint32_t CFG_LINK_PCS_PROT_2;               /**< NETC PCS protocol on link2, offset: 0x1C */
  __IO uint32_t CFG_LINK_PCS_PROT_3;               /**< NETC PCS protocol on link3, offset: 0x20 */
  __IO uint32_t CFG_LINK_PCS_PROT_4;               /**< NETC PCS protocol on link4, offset: 0x24 */
  __IO uint32_t CFG_LINK_PCS_PROT_5;               /**< NETC PCS protocol on link5, offset: 0x28 */
  __IO uint32_t CFG_SRC_ID;                        /**< NETC source ID, offset: 0x2C */
  __IO uint32_t CFG_CM33_SYNC_PLATFORM_0;          /**< CM33_SYNC platform configuration register 0, offset: 0x30 */
  __IO uint32_t CFG_CM33_SYNC_PLATFORM_1;          /**< CM33_SYNC platform configuration register 1, offset: 0x34 */
  __IO uint32_t LPCG0;                             /**< LPCG control for NETC domain, offset: 0x38 */
  __IO uint32_t LPCG1;                             /**< LPCG control for NETC domain, offset: 0x3C */
  __IO uint32_t MISC;                              /**< Miscellaneous register, offset: 0x40 */
       uint8_t RESERVED_0[4];
  __I  uint32_t NETCMIX_SPARE_FUSE;                /**< NETC Domain spare fuse register, offset: 0x48 */
  __IO uint32_t NETC_LINK_CFG0;                    /**< NETC link configuration for port0, offset: 0x4C */
  __IO uint32_t NETC_LINK_CFG1;                    /**< NETC link configuration for port1, offset: 0x50 */
  __IO uint32_t NETC_LINK_CFG2;                    /**< NETC link configuration for port2, offset: 0x54 */
  __IO uint32_t NETC_LINK_CFG3;                    /**< NETC link configuration for port3, offset: 0x58 */
  __IO uint32_t NETC_LINK_CFG4;                    /**< NETC link configuration for port4, offset: 0x5C */
  __IO uint32_t NETC_LINK_CFG5;                    /**< NETC link configuration for port5, offset: 0x60 */
  __IO uint32_t NETC_REVMII_DLL2;                  /**< NETC RevMII RGMII delay line configuration for port2, offset: 0x64 */
  __IO uint32_t NETC_REVMII_DLL3;                  /**< NETC RevMII RGMII delay line configuration for port3, offset: 0x68 */
  __IO uint32_t NETC_REVMII_DLL4;                  /**< NETC RevMII RGMII delay line configuration for port4, offset: 0x6C */
  __IO uint32_t NETC_REVMII_DLL5;                  /**< NETC RevMII RGMII delay line configuration for port5, offset: 0x70 */
  __IO uint32_t NETCMIX_INTERRUPT_MASK;            /**< NETC domain interrupt mask register, offset: 0x74 */
  __IO uint32_t NETCMIX_RESET_MASK;                /**< NETC reset mask register, offset: 0x78 */
} BLK_CTRL_NETCMIX_Type;

/* ----------------------------------------------------------------------------
   -- BLK_CTRL_NETCMIX Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup BLK_CTRL_NETCMIX_Register_Masks BLK_CTRL_NETCMIX Register Masks
 * @{
 */

/*! @name MISC_SOC_CONTROL - Miscellaneous SoC control register */
/*! @{ */

#define BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_soc_reset_wo_netc_MASK (0x1U)
#define BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_soc_reset_wo_netc_SHIFT (0U)
/*! soc_reset_wo_netc - SRC reset source */
#define BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_soc_reset_wo_netc(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_soc_reset_wo_netc_SHIFT)) & BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_soc_reset_wo_netc_MASK)

#define BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_sel_xpcs_1_MASK (0x2U)
#define BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_sel_xpcs_1_SHIFT (1U)
/*! sel_xpcs_1 - For XPCS master selection
 *  0b0..xpcs0 as a master
 *  0b1..xpcs1 as a master
 */
#define BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_sel_xpcs_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_sel_xpcs_1_SHIFT)) & BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_sel_xpcs_1_MASK)

#define BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_netc_trdc_irq_mask_MASK (0x4U)
#define BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_netc_trdc_irq_mask_SHIFT (2U)
/*! netc_trdc_irq_mask - Bit used to mask the NETC TRDC MGR interrupt
 *  0b0..Mask enabled
 *  0b1..Mask disabled
 */
#define BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_netc_trdc_irq_mask(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_netc_trdc_irq_mask_SHIFT)) & BLK_CTRL_NETCMIX_MISC_SOC_CONTROL_netc_trdc_irq_mask_MASK)
/*! @} */

/*! @name CFG_ECAT - EtherCAT miscellaneous configuration */
/*! @{ */

#define BLK_CTRL_NETCMIX_CFG_ECAT_PROM_SIZE_MASK (0x1U)
#define BLK_CTRL_NETCMIX_CFG_ECAT_PROM_SIZE_SHIFT (0U)
/*! PROM_SIZE - PROM size selection line
 *  0b0..little EPROM Size, 8 bit I2C memory address range
 *  0b1..larger EEPROM size 16 bit I2C memory address range
 */
#define BLK_CTRL_NETCMIX_CFG_ECAT_PROM_SIZE(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_ECAT_PROM_SIZE_SHIFT)) & BLK_CTRL_NETCMIX_CFG_ECAT_PROM_SIZE_MASK)

#define BLK_CTRL_NETCMIX_CFG_ECAT_ecat_pt0_tx_clk_obe_MASK (0x2U)
#define BLK_CTRL_NETCMIX_CFG_ECAT_ecat_pt0_tx_clk_obe_SHIFT (1U)
/*! ecat_pt0_tx_clk_obe - RMII Port0 REF_CLK direction control
 *  0b0..RMII REF_CLK is input
 *  0b1..RMII REF_CLK is output driven by ECAT_CLK_ROOT/2
 */
#define BLK_CTRL_NETCMIX_CFG_ECAT_ecat_pt0_tx_clk_obe(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_ECAT_ecat_pt0_tx_clk_obe_SHIFT)) & BLK_CTRL_NETCMIX_CFG_ECAT_ecat_pt0_tx_clk_obe_MASK)

#define BLK_CTRL_NETCMIX_CFG_ECAT_ecat_pt1_tx_clk_obe_MASK (0x4U)
#define BLK_CTRL_NETCMIX_CFG_ECAT_ecat_pt1_tx_clk_obe_SHIFT (2U)
/*! ecat_pt1_tx_clk_obe - RMII Port1 REF_CLK direction control
 *  0b0..RMII REF_CLK is input
 *  0b1..RMII REF_CLK is output driven by ECAT_CLK_ROOT/2
 */
#define BLK_CTRL_NETCMIX_CFG_ECAT_ecat_pt1_tx_clk_obe(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_ECAT_ecat_pt1_tx_clk_obe_SHIFT)) & BLK_CTRL_NETCMIX_CFG_ECAT_ecat_pt1_tx_clk_obe_MASK)

#define BLK_CTRL_NETCMIX_CFG_ECAT_RMII_SEL0_MASK (0x8U)
#define BLK_CTRL_NETCMIX_CFG_ECAT_RMII_SEL0_SHIFT (3U)
/*! RMII_SEL0 - RMII mode selection for EtherCAT port 0
 *  0b0..EtherCAT port0 is in MII mode
 *  0b1..EtherCAT port0 is in RMII mode
 */
#define BLK_CTRL_NETCMIX_CFG_ECAT_RMII_SEL0(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_ECAT_RMII_SEL0_SHIFT)) & BLK_CTRL_NETCMIX_CFG_ECAT_RMII_SEL0_MASK)

#define BLK_CTRL_NETCMIX_CFG_ECAT_RMII_SEL1_MASK (0x10U)
#define BLK_CTRL_NETCMIX_CFG_ECAT_RMII_SEL1_SHIFT (4U)
/*! RMII_SEL1 - RMII mode selection for EtherCAT port 1
 *  0b0..EtherCAT port1 is in MII mode
 *  0b1..EtherCAT port1 is in RMII mode
 */
#define BLK_CTRL_NETCMIX_CFG_ECAT_RMII_SEL1(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_ECAT_RMII_SEL1_SHIFT)) & BLK_CTRL_NETCMIX_CFG_ECAT_RMII_SEL1_MASK)

#define BLK_CTRL_NETCMIX_CFG_ECAT_ECAT_LINK_ACT0_POL_MASK (0x80U)
#define BLK_CTRL_NETCMIX_CFG_ECAT_ECAT_LINK_ACT0_POL_SHIFT (7U)
/*! ECAT_LINK_ACT0_POL - ECAT_LINK_ACT[0] polarity control
 *  0b0..Active HIGH
 *  0b1..Active LOW
 */
#define BLK_CTRL_NETCMIX_CFG_ECAT_ECAT_LINK_ACT0_POL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_ECAT_ECAT_LINK_ACT0_POL_SHIFT)) & BLK_CTRL_NETCMIX_CFG_ECAT_ECAT_LINK_ACT0_POL_MASK)

#define BLK_CTRL_NETCMIX_CFG_ECAT_ECAT_LINK_ACT1_POL_MASK (0x100U)
#define BLK_CTRL_NETCMIX_CFG_ECAT_ECAT_LINK_ACT1_POL_SHIFT (8U)
/*! ECAT_LINK_ACT1_POL - ECAT_LINK_ACT[1] polarity control
 *  0b0..Active HIGH
 *  0b1..Active LOW
 */
#define BLK_CTRL_NETCMIX_CFG_ECAT_ECAT_LINK_ACT1_POL(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_ECAT_ECAT_LINK_ACT1_POL_SHIFT)) & BLK_CTRL_NETCMIX_CFG_ECAT_ECAT_LINK_ACT1_POL_MASK)

#define BLK_CTRL_NETCMIX_CFG_ECAT_PHY_OFFSET_MASK (0x200U)
#define BLK_CTRL_NETCMIX_CFG_ECAT_PHY_OFFSET_SHIFT (9U)
/*! PHY_OFFSET - EtherCAT PHY_OFFSET */
#define BLK_CTRL_NETCMIX_CFG_ECAT_PHY_OFFSET(x)  (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_ECAT_PHY_OFFSET_SHIFT)) & BLK_CTRL_NETCMIX_CFG_ECAT_PHY_OFFSET_MASK)

#define BLK_CTRL_NETCMIX_CFG_ECAT_PHY_OFFSET_VEC_MASK (0x7C00U)
#define BLK_CTRL_NETCMIX_CFG_ECAT_PHY_OFFSET_VEC_SHIFT (10U)
/*! PHY_OFFSET_VEC - EtherCAT PHY_OFFSET_VEC */
#define BLK_CTRL_NETCMIX_CFG_ECAT_PHY_OFFSET_VEC(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_ECAT_PHY_OFFSET_VEC_SHIFT)) & BLK_CTRL_NETCMIX_CFG_ECAT_PHY_OFFSET_VEC_MASK)

#define BLK_CTRL_NETCMIX_CFG_ECAT_SIM_FAST_MASK  (0x8000U)
#define BLK_CTRL_NETCMIX_CFG_ECAT_SIM_FAST_SHIFT (15U)
/*! SIM_FAST - Simulation speed up bit */
#define BLK_CTRL_NETCMIX_CFG_ECAT_SIM_FAST(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_ECAT_SIM_FAST_SHIFT)) & BLK_CTRL_NETCMIX_CFG_ECAT_SIM_FAST_MASK)
/*! @} */

/*! @name NETC_CMPLX - NETC complex configuration */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel0_MASK (0x3U)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel0_SHIFT (0U)
/*! netc_1588mux_sel0 - STIMER 1588 mux selection0 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel0_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel0_MASK)

#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel1_MASK (0xCU)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel1_SHIFT (2U)
/*! netc_1588mux_sel1 - STIMER 1588 mux selection1 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel1_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel1_MASK)

#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel2_MASK (0x30U)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel2_SHIFT (4U)
/*! netc_1588mux_sel2 - STIMER 1588 mux selection2 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel2_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel2_MASK)

#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel3_MASK (0xC0U)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel3_SHIFT (6U)
/*! netc_1588mux_sel3 - STIMER 1588 mux selection3 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel3_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel3_MASK)

#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel4_MASK (0x300U)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel4_SHIFT (8U)
/*! netc_1588mux_sel4 - STIMER 1588 mux selection4 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel4_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel4_MASK)

#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel5_MASK (0xC00U)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel5_SHIFT (10U)
/*! netc_1588mux_sel5 - STIMER 1588 mux selection5 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel5_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel5_MASK)

#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel6_MASK (0x3000U)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel6_SHIFT (12U)
/*! netc_1588mux_sel6 - STIMER 1588 mux selection6 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel6(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel6_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel6_MASK)

#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel7_MASK (0xC000U)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel7_SHIFT (14U)
/*! netc_1588mux_sel7 - STIMER 1588 mux selection7 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel7(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel7_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel7_MASK)

#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel8_MASK (0x30000U)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel8_SHIFT (16U)
/*! netc_1588mux_sel8 - STIMER 1588 mux selection8 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel8(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel8_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel8_MASK)

#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel9_MASK (0xC0000U)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel9_SHIFT (18U)
/*! netc_1588mux_sel9 - STIMER 1588 mux selection9 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel9(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel9_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel9_MASK)

#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel10_MASK (0x300000U)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel10_SHIFT (20U)
/*! netc_1588mux_sel10 - STIMER 1588 mux selection10 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel10(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel10_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel10_MASK)

#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel11_MASK (0xC00000U)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel11_SHIFT (22U)
/*! netc_1588mux_sel11 - STIMER 1588 mux selection11 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel11(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel11_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_netc_1588mux_sel11_MASK)

#define BLK_CTRL_NETCMIX_NETC_CMPLX_timer1_trig_sel_MASK (0x1000000U)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_timer1_trig_sel_SHIFT (24U)
/*! timer1_trig_sel - STIMER1 trigger mux selection
 *  0b0..External Trigger Input
 *  0b1..XBAR trigger outputs (xbar_out_tmr[2:1]) from WAKEUP Domain
 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_timer1_trig_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_timer1_trig_sel_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_timer1_trig_sel_MASK)

#define BLK_CTRL_NETCMIX_NETC_CMPLX_timer2_trig_sel_MASK (0x2000000U)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_timer2_trig_sel_SHIFT (25U)
/*! timer2_trig_sel - STIMER2 trigger mux selection
 *  0b0..External Trigger Input
 *  0b1..XBAR trigger outputs (xbar_out_tmr[2:1]) from WAKEUP Domain
 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_timer2_trig_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_timer2_trig_sel_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_timer2_trig_sel_MASK)

#define BLK_CTRL_NETCMIX_NETC_CMPLX_timer3_trig_sel_MASK (0x4000000U)
#define BLK_CTRL_NETCMIX_NETC_CMPLX_timer3_trig_sel_SHIFT (26U)
/*! timer3_trig_sel - STIMER3 trigger mux selection
 *  0b0..External Trigger Input
 *  0b1..XBAR trigger outputs (xbar_out_tmr[2:1]) from WAKEUP Domain
 */
#define BLK_CTRL_NETCMIX_NETC_CMPLX_timer3_trig_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_CMPLX_timer3_trig_sel_SHIFT)) & BLK_CTRL_NETCMIX_NETC_CMPLX_timer3_trig_sel_MASK)
/*! @} */

/*! @name NETCMIX_INTERRUPT - NETC domain interrupt register */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETCMIX_INTERRUPT_soc_reset_wo_netc_interrupt_MASK (0x1U)
#define BLK_CTRL_NETCMIX_NETCMIX_INTERRUPT_soc_reset_wo_netc_interrupt_SHIFT (0U)
/*! soc_reset_wo_netc_interrupt - Register to initialize interrupt based on soc_reset_wo_netc reset event. By default, this interrupt is masked. */
#define BLK_CTRL_NETCMIX_NETCMIX_INTERRUPT_soc_reset_wo_netc_interrupt(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETCMIX_INTERRUPT_soc_reset_wo_netc_interrupt_SHIFT)) & BLK_CTRL_NETCMIX_NETCMIX_INTERRUPT_soc_reset_wo_netc_interrupt_MASK)
/*! @} */

/*! @name EXT_PIN_CONTROL - External pin control register */
/*! @{ */

#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_tx_txd2_clk_from_io_sel_MASK (0x1U)
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_tx_txd2_clk_from_io_sel_SHIFT (0U)
/*! tx_txd2_clk_from_io_sel - Mux select for choosing tx or txd2 clock from PADs
 *  0b0..tx_clk
 *  0b1..txd2_clk
 */
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_tx_txd2_clk_from_io_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_tx_txd2_clk_from_io_sel_SHIFT)) & BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_tx_txd2_clk_from_io_sel_MASK)

#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_mac2_mac3_sel_MASK (0x2U)
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_mac2_mac3_sel_SHIFT (1U)
/*! mac2_mac3_sel - Selection for TSN MAC2 or MAC3 port
 *  0b0..MAC2 selected
 *  0b1..MAC3 selected
 */
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_mac2_mac3_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_mac2_mac3_sel_SHIFT)) & BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_mac2_mac3_sel_MASK)

#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth0_rmii_ref50_clk_out_en_MASK (0x4U)
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth0_rmii_ref50_clk_out_en_SHIFT (2U)
/*! gpr_eth0_rmii_ref50_clk_out_en - Port0 RMII Reference clock direction control
 *  0b0..Port0 RMII Reference clock is input
 *  0b1..Port0 RMII Reference clock is output
 */
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth0_rmii_ref50_clk_out_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth0_rmii_ref50_clk_out_en_SHIFT)) & BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth0_rmii_ref50_clk_out_en_MASK)

#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth1_rmii_ref50_clk_out_en_MASK (0x8U)
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth1_rmii_ref50_clk_out_en_SHIFT (3U)
/*! gpr_eth1_rmii_ref50_clk_out_en - Port1 RMII Reference clock direction control
 *  0b0..Port1 RMII Reference clock is input
 *  0b1..Port1 RMII Reference clock is output
 */
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth1_rmii_ref50_clk_out_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth1_rmii_ref50_clk_out_en_SHIFT)) & BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth1_rmii_ref50_clk_out_en_MASK)

#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth2_rmii_ref50_clk_out_en_MASK (0x10U)
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth2_rmii_ref50_clk_out_en_SHIFT (4U)
/*! gpr_eth2_rmii_ref50_clk_out_en - Port2 RMII Reference clock direction control
 *  0b0..Port2 RMII Reference clock is input
 *  0b1..Port2 RMII Reference clock is output
 */
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth2_rmii_ref50_clk_out_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth2_rmii_ref50_clk_out_en_SHIFT)) & BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth2_rmii_ref50_clk_out_en_MASK)

#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth3_rmii_ref50_clk_out_en_MASK (0x20U)
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth3_rmii_ref50_clk_out_en_SHIFT (5U)
/*! gpr_eth3_rmii_ref50_clk_out_en - Port3 RMII Reference clock direction control
 *  0b0..Port3 RMII Reference clock is input
 *  0b1..Port3 RMII Reference clock is output
 */
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth3_rmii_ref50_clk_out_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth3_rmii_ref50_clk_out_en_SHIFT)) & BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth3_rmii_ref50_clk_out_en_MASK)

#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth4_rmii_ref50_clk_out_en_MASK (0x40U)
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth4_rmii_ref50_clk_out_en_SHIFT (6U)
/*! gpr_eth4_rmii_ref50_clk_out_en - Port4 RMII Reference clock direction control
 *  0b0..Port4 RMII Reference clock is input
 *  0b1..Port4 RMII Reference clock is output
 */
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth4_rmii_ref50_clk_out_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth4_rmii_ref50_clk_out_en_SHIFT)) & BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth4_rmii_ref50_clk_out_en_MASK)

#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth5_rmii_ref50_clk_out_en_MASK (0x80U)
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth5_rmii_ref50_clk_out_en_SHIFT (7U)
/*! gpr_eth5_rmii_ref50_clk_out_en - Port5 RMII Reference clock direction control
 *  0b0..Port5 RMII Reference clock is input
 *  0b1..Port5 RMII Reference clock is output
 */
#define BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth5_rmii_ref50_clk_out_en(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth5_rmii_ref50_clk_out_en_SHIFT)) & BLK_CTRL_NETCMIX_EXT_PIN_CONTROL_gpr_eth5_rmii_ref50_clk_out_en_MASK)
/*! @} */

/*! @name CFG_LINK_PCS_PROT_0 - NETC PCS protocol on link0 */
/*! @{ */

#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_0_CFG_LINK_PCS_PROT_0_MASK (0xFFFFU)
#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_0_CFG_LINK_PCS_PROT_0_SHIFT (0U)
/*! CFG_LINK_PCS_PROT_0 - PCS protocol on link0 */
#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_0_CFG_LINK_PCS_PROT_0(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_0_CFG_LINK_PCS_PROT_0_SHIFT)) & BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_0_CFG_LINK_PCS_PROT_0_MASK)
/*! @} */

/*! @name CFG_LINK_PCS_PROT_1 - NETC PCS protocol on link1 */
/*! @{ */

#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_1_CFG_LINK_PCS_PROT_1_MASK (0xFFFFU)
#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_1_CFG_LINK_PCS_PROT_1_SHIFT (0U)
/*! CFG_LINK_PCS_PROT_1 - PCS protocol on link1 */
#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_1_CFG_LINK_PCS_PROT_1(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_1_CFG_LINK_PCS_PROT_1_SHIFT)) & BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_1_CFG_LINK_PCS_PROT_1_MASK)
/*! @} */

/*! @name CFG_LINK_PCS_PROT_2 - NETC PCS protocol on link2 */
/*! @{ */

#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_2_CFG_LINK_PCS_PROT_2_MASK (0xFFFFU)
#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_2_CFG_LINK_PCS_PROT_2_SHIFT (0U)
/*! CFG_LINK_PCS_PROT_2 - PCS protocol on link2 */
#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_2_CFG_LINK_PCS_PROT_2(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_2_CFG_LINK_PCS_PROT_2_SHIFT)) & BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_2_CFG_LINK_PCS_PROT_2_MASK)
/*! @} */

/*! @name CFG_LINK_PCS_PROT_3 - NETC PCS protocol on link3 */
/*! @{ */

#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_3_CFG_LINK_PCS_PROT_3_MASK (0xFFFFU)
#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_3_CFG_LINK_PCS_PROT_3_SHIFT (0U)
/*! CFG_LINK_PCS_PROT_3 - PCS protocol on link3 */
#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_3_CFG_LINK_PCS_PROT_3(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_3_CFG_LINK_PCS_PROT_3_SHIFT)) & BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_3_CFG_LINK_PCS_PROT_3_MASK)
/*! @} */

/*! @name CFG_LINK_PCS_PROT_4 - NETC PCS protocol on link4 */
/*! @{ */

#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_4_CFG_LINK_PCS_PROT_4_MASK (0xFFFFU)
#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_4_CFG_LINK_PCS_PROT_4_SHIFT (0U)
/*! CFG_LINK_PCS_PROT_4 - PCS protocol on link4 */
#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_4_CFG_LINK_PCS_PROT_4(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_4_CFG_LINK_PCS_PROT_4_SHIFT)) & BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_4_CFG_LINK_PCS_PROT_4_MASK)
/*! @} */

/*! @name CFG_LINK_PCS_PROT_5 - NETC PCS protocol on link5 */
/*! @{ */

#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_5_CFG_LINK_PCS_PROT_5_MASK (0xFFFFU)
#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_5_CFG_LINK_PCS_PROT_5_SHIFT (0U)
/*! CFG_LINK_PCS_PROT_5 - PCS protocol on link5 */
#define BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_5_CFG_LINK_PCS_PROT_5(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_5_CFG_LINK_PCS_PROT_5_SHIFT)) & BLK_CTRL_NETCMIX_CFG_LINK_PCS_PROT_5_CFG_LINK_PCS_PROT_5_MASK)
/*! @} */

/*! @name CFG_SRC_ID - NETC source ID */
/*! @{ */

#define BLK_CTRL_NETCMIX_CFG_SRC_ID_CFG_SRC_ID_MASK (0xFFU)
#define BLK_CTRL_NETCMIX_CFG_SRC_ID_CFG_SRC_ID_SHIFT (0U)
/*! CFG_SRC_ID - NETC cfgsrc_id */
#define BLK_CTRL_NETCMIX_CFG_SRC_ID_CFG_SRC_ID(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_SRC_ID_CFG_SRC_ID_SHIFT)) & BLK_CTRL_NETCMIX_CFG_SRC_ID_CFG_SRC_ID_MASK)
/*! @} */

/*! @name CFG_CM33_SYNC_PLATFORM_0 - CM33_SYNC platform configuration register 0 */
/*! @{ */

#define BLK_CTRL_NETCMIX_CFG_CM33_SYNC_PLATFORM_0_CONFIG_REG_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NETCMIX_CFG_CM33_SYNC_PLATFORM_0_CONFIG_REG_SHIFT (0U)
/*! CONFIG_REG - Generic register 0 bits to configure CM33_SYNC */
#define BLK_CTRL_NETCMIX_CFG_CM33_SYNC_PLATFORM_0_CONFIG_REG(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_CM33_SYNC_PLATFORM_0_CONFIG_REG_SHIFT)) & BLK_CTRL_NETCMIX_CFG_CM33_SYNC_PLATFORM_0_CONFIG_REG_MASK)
/*! @} */

/*! @name CFG_CM33_SYNC_PLATFORM_1 - CM33_SYNC platform configuration register 1 */
/*! @{ */

#define BLK_CTRL_NETCMIX_CFG_CM33_SYNC_PLATFORM_1_CONFIG_REG_MASK (0xFFFFFFFFU)
#define BLK_CTRL_NETCMIX_CFG_CM33_SYNC_PLATFORM_1_CONFIG_REG_SHIFT (0U)
/*! CONFIG_REG - Generic register 1 bits to configure CM33_SYNC */
#define BLK_CTRL_NETCMIX_CFG_CM33_SYNC_PLATFORM_1_CONFIG_REG(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_CFG_CM33_SYNC_PLATFORM_1_CONFIG_REG_SHIFT)) & BLK_CTRL_NETCMIX_CFG_CM33_SYNC_PLATFORM_1_CONFIG_REG_MASK)
/*! @} */

/*! @name LPCG0 - LPCG control for NETC domain */
/*! @{ */

#define BLK_CTRL_NETCMIX_LPCG0_clk0_on_off_MASK  (0x1U)
#define BLK_CTRL_NETCMIX_LPCG0_clk0_on_off_SHIFT (0U)
/*! clk0_on_off - Asserts force_on_off of ipc_anamix_osc_24m_root_clk
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk0_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk0_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk0_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk0_on_off_sel_MASK (0x2U)
#define BLK_CTRL_NETCMIX_LPCG0_clk0_on_off_sel_SHIFT (1U)
/*! clk0_on_off_sel - Select force_on_off of ipc_anamix_osc_24m_root_clk
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk0_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk0_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk0_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk1_on_off_MASK  (0x4U)
#define BLK_CTRL_NETCMIX_LPCG0_clk1_on_off_SHIFT (2U)
/*! clk1_on_off - Asserts force_on_off of ipc_ecat_clk
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk1_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk1_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk1_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk1_on_off_sel_MASK (0x8U)
#define BLK_CTRL_NETCMIX_LPCG0_clk1_on_off_sel_SHIFT (3U)
/*! clk1_on_off_sel - Select force_on_off of ipc_ecat_clk
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk1_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk1_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk1_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk2_on_off_MASK  (0x10U)
#define BLK_CTRL_NETCMIX_LPCG0_clk2_on_off_SHIFT (4U)
/*! clk2_on_off - Asserts force_on_off of ipc_clkroot_bus_netcmix_133
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk2_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk2_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk2_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk2_on_off_sel_MASK (0x20U)
#define BLK_CTRL_NETCMIX_LPCG0_clk2_on_off_sel_SHIFT (5U)
/*! clk2_on_off_sel - Select force_on_off of ipc_clkroot_bus_netcmix_133
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk2_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk2_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk2_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk3_on_off_MASK  (0x40U)
#define BLK_CTRL_NETCMIX_LPCG0_clk3_on_off_SHIFT (6U)
/*! clk3_on_off - Asserts force_on_off of ipc_enet_timer1_clk
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk3_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk3_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk3_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk3_on_off_sel_MASK (0x80U)
#define BLK_CTRL_NETCMIX_LPCG0_clk3_on_off_sel_SHIFT (7U)
/*! clk3_on_off_sel - Select force_on_off of ipc_enet_timer1_clk
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk3_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk3_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk3_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk4_on_off_MASK  (0x100U)
#define BLK_CTRL_NETCMIX_LPCG0_clk4_on_off_SHIFT (8U)
/*! clk4_on_off - Asserts force_on_off of ipc_enet_timer2_clk
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk4_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk4_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk4_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk4_on_off_sel_MASK (0x200U)
#define BLK_CTRL_NETCMIX_LPCG0_clk4_on_off_sel_SHIFT (9U)
/*! clk4_on_off_sel - Select force_on_off of ipc_enet_timer2_clk
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk4_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk4_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk4_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk5_on_off_MASK  (0x400U)
#define BLK_CTRL_NETCMIX_LPCG0_clk5_on_off_SHIFT (10U)
/*! clk5_on_off - Asserts force_on_off of ipc_enet_timer3_clk
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk5_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk5_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk5_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk5_on_off_sel_MASK (0x800U)
#define BLK_CTRL_NETCMIX_LPCG0_clk5_on_off_sel_SHIFT (11U)
/*! clk5_on_off_sel - Select force_on_off of ipc_enet_timer3_clk
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk5_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk5_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk5_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk6_on_off_MASK  (0x1000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk6_on_off_SHIFT (12U)
/*! clk6_on_off - Asserts force_on_off of ipc_netcmix_clk_root_333
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk6_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk6_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk6_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk6_on_off_sel_MASK (0x2000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk6_on_off_sel_SHIFT (13U)
/*! clk6_on_off_sel - Select force_on_off of ipc_netcmix_clk_root_333
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk6_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk6_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk6_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk7_on_off_MASK  (0x4000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk7_on_off_SHIFT (14U)
/*! clk7_on_off - Asserts force_on_off of ipc_netcmix_clk_root_333_ssi
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk7_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk7_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk7_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk7_on_off_sel_MASK (0x8000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk7_on_off_sel_SHIFT (15U)
/*! clk7_on_off_sel - Select force_on_off of ipc_netcmix_clk_root_333_ssi
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk7_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk7_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk7_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk8_on_off_MASK  (0x10000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk8_on_off_SHIFT (16U)
/*! clk8_on_off - Asserts force_on_off of ipc_test_netc_eth_200M_DIV2
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk8_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk8_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk8_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk8_on_off_sel_MASK (0x20000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk8_on_off_sel_SHIFT (17U)
/*! clk8_on_off_sel - Select force_on_off of ipc_test_netc_eth_200M_DIV2
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk8_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk8_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk8_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk9_on_off_MASK  (0x40000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk9_on_off_SHIFT (18U)
/*! clk9_on_off - Asserts force_on_off of ipc_test_netc_eth_200M_DIV4
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk9_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk9_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk9_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk9_on_off_sel_MASK (0x80000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk9_on_off_sel_SHIFT (19U)
/*! clk9_on_off_sel - Select force_on_off of ipc_test_netc_eth_200M_DIV4
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk9_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk9_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk9_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk10_on_off_MASK (0x100000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk10_on_off_SHIFT (20U)
/*! clk10_on_off - Asserts force_on_off of ipc_test_netc_eth_200M_DIV8
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk10_on_off(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk10_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk10_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk10_on_off_sel_MASK (0x200000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk10_on_off_sel_SHIFT (21U)
/*! clk10_on_off_sel - Select force_on_off of ipc_test_netc_eth_200M_DIV8
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk10_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk10_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk10_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk11_on_off_MASK (0x400000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk11_on_off_SHIFT (22U)
/*! clk11_on_off - Asserts force_on_off of ipc_test_netc_eth_500M_DIV1
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk11_on_off(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk11_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk11_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk11_on_off_sel_MASK (0x800000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk11_on_off_sel_SHIFT (23U)
/*! clk11_on_off_sel - Select force_on_off of ipc_test_netc_eth_500M_DIV1
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk11_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk11_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk11_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk12_on_off_MASK (0x1000000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk12_on_off_SHIFT (24U)
/*! clk12_on_off - Asserts force_on_off of ipc_test_netc_eth_500M_DIV2
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk12_on_off(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk12_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk12_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk12_on_off_sel_MASK (0x2000000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk12_on_off_sel_SHIFT (25U)
/*! clk12_on_off_sel - Select force_on_off of ipc_test_netc_eth_500M_DIV2
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk12_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk12_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk12_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk13_on_off_MASK (0x4000000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk13_on_off_SHIFT (26U)
/*! clk13_on_off - Asserts force_on_off of ipc_test_netc_eth_500M_DIV4
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk13_on_off(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk13_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk13_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk13_on_off_sel_MASK (0x8000000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk13_on_off_sel_SHIFT (27U)
/*! clk13_on_off_sel - Select force_on_off of ipc_test_netc_eth_500M_DIV4
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk13_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk13_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk13_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk14_on_off_MASK (0x10000000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk14_on_off_SHIFT (28U)
/*! clk14_on_off - Asserts force_on_off of ipc_test_netc_eth_500M_DIV8
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk14_on_off(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk14_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk14_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk14_on_off_sel_MASK (0x20000000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk14_on_off_sel_SHIFT (29U)
/*! clk14_on_off_sel - Select force_on_off of ipc_test_netc_eth_500M_DIV8
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk14_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk14_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk14_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk15_on_off_MASK (0x40000000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk15_on_off_SHIFT (30U)
/*! clk15_on_off - Asserts force_on_off of ipc_test_netc_eth_625M_DIV1
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk15_on_off(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk15_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk15_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG0_clk15_on_off_sel_MASK (0x80000000U)
#define BLK_CTRL_NETCMIX_LPCG0_clk15_on_off_sel_SHIFT (31U)
/*! clk15_on_off_sel - Select force_on_off of ipc_test_netc_eth_625M_DIV1
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG0_clk15_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG0_clk15_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG0_clk15_on_off_sel_MASK)
/*! @} */

/*! @name LPCG1 - LPCG control for NETC domain */
/*! @{ */

#define BLK_CTRL_NETCMIX_LPCG1_clk0_on_off_MASK  (0x1U)
#define BLK_CTRL_NETCMIX_LPCG1_clk0_on_off_SHIFT (0U)
/*! clk0_on_off - Asserts force_on_off of ipc_test_netc_eth_625M_DIV2
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk0_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk0_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk0_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk0_on_off_sel_MASK (0x2U)
#define BLK_CTRL_NETCMIX_LPCG1_clk0_on_off_sel_SHIFT (1U)
/*! clk0_on_off_sel - Select force_on_off of ipc_test_netc_eth_625M_DIV2
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk0_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk0_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk0_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk1_on_off_MASK  (0x4U)
#define BLK_CTRL_NETCMIX_LPCG1_clk1_on_off_SHIFT (2U)
/*! clk1_on_off - Asserts force_on_off of ipc_test_netc_eth_625M_DIV4
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk1_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk1_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk1_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk1_on_off_sel_MASK (0x8U)
#define BLK_CTRL_NETCMIX_LPCG1_clk1_on_off_sel_SHIFT (3U)
/*! clk1_on_off_sel - Select force_on_off of ipc_test_netc_eth_625M_DIV4
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk1_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk1_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk1_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk2_on_off_MASK  (0x10U)
#define BLK_CTRL_NETCMIX_LPCG1_clk2_on_off_SHIFT (4U)
/*! clk2_on_off - Asserts force_on_off of ipc_test_netc_eth_625M_DIV8
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk2_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk2_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk2_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk2_on_off_sel_MASK (0x20U)
#define BLK_CTRL_NETCMIX_LPCG1_clk2_on_off_sel_SHIFT (5U)
/*! clk2_on_off_sel - Select force_on_off of ipc_test_netc_eth_625M_DIV8
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk2_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk2_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk2_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk3_on_off_MASK  (0x40U)
#define BLK_CTRL_NETCMIX_LPCG1_clk3_on_off_SHIFT (6U)
/*! clk3_on_off - Asserts force_on_off of ipc_netcmix_clk_root_333_ssi_main
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk3_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk3_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk3_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk3_on_off_sel_MASK (0x80U)
#define BLK_CTRL_NETCMIX_LPCG1_clk3_on_off_sel_SHIFT (7U)
/*! clk3_on_off_sel - Select force_on_off of ipc_netcmix_clk_root_333_ssi_main
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk3_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk3_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk3_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk4_on_off_MASK  (0x100U)
#define BLK_CTRL_NETCMIX_LPCG1_clk4_on_off_SHIFT (8U)
/*! clk4_on_off - Asserts force_on_off of ipc_ccm_mac0_clk_root
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk4_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk4_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk4_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk4_on_off_sel_MASK (0x200U)
#define BLK_CTRL_NETCMIX_LPCG1_clk4_on_off_sel_SHIFT (9U)
/*! clk4_on_off_sel - Select force_on_off of ipc_ccm_mac0_clk_root
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk4_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk4_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk4_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk5_on_off_MASK  (0x400U)
#define BLK_CTRL_NETCMIX_LPCG1_clk5_on_off_SHIFT (10U)
/*! clk5_on_off - Asserts force_on_off of ipc_ccm_mac1_clk_root
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk5_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk5_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk5_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk5_on_off_sel_MASK (0x800U)
#define BLK_CTRL_NETCMIX_LPCG1_clk5_on_off_sel_SHIFT (11U)
/*! clk5_on_off_sel - Select force_on_off of ipc_ccm_mac1_clk_root
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk5_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk5_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk5_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk6_on_off_MASK  (0x1000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk6_on_off_SHIFT (12U)
/*! clk6_on_off - Asserts force_on_off of ipc_ccm_mac2_clk_root
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk6_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk6_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk6_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk6_on_off_sel_MASK (0x2000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk6_on_off_sel_SHIFT (13U)
/*! clk6_on_off_sel - Select force_on_off of ipc_ccm_mac2_clk_root
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk6_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk6_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk6_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk7_on_off_MASK  (0x4000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk7_on_off_SHIFT (14U)
/*! clk7_on_off - Asserts force_on_off of ipc_ccm_mac3_clk_root
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk7_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk7_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk7_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk7_on_off_sel_MASK (0x8000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk7_on_off_sel_SHIFT (15U)
/*! clk7_on_off_sel - Select force_on_off of ipc_ccm_mac3_clk_root
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk7_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk7_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk7_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk8_on_off_MASK  (0x10000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk8_on_off_SHIFT (16U)
/*! clk8_on_off - Asserts force_on_off of ipc_ccm_mac4_clk_root
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk8_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk8_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk8_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk8_on_off_sel_MASK (0x20000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk8_on_off_sel_SHIFT (17U)
/*! clk8_on_off_sel - Select force_on_off of ipc_ccm_mac4_clk_root
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk8_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk8_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk8_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk9_on_off_MASK  (0x40000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk9_on_off_SHIFT (18U)
/*! clk9_on_off - Asserts force_on_off of ipc_ccm_mac5_clk_root
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk9_on_off(x)    (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk9_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk9_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk9_on_off_sel_MASK (0x80000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk9_on_off_sel_SHIFT (19U)
/*! clk9_on_off_sel - Select force_on_off of ipc_ccm_mac5_clk_root
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk9_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk9_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk9_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk10_on_off_MASK (0x100000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk10_on_off_SHIFT (20U)
/*! clk10_on_off - Asserts force_on_off of ipc_clk_ref_400mhz_clk
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk10_on_off(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk10_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk10_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk10_on_off_sel_MASK (0x200000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk10_on_off_sel_SHIFT (21U)
/*! clk10_on_off_sel - Select force_on_off of ipc_clk_ref_400mhz_clk
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk10_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk10_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk10_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk11_on_off_MASK (0x400000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk11_on_off_SHIFT (22U)
/*! clk11_on_off - Asserts force_on_off of ipc_ecat_clk_path
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk11_on_off(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk11_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk11_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk11_on_off_sel_MASK (0x800000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk11_on_off_sel_SHIFT (23U)
/*! clk11_on_off_sel - Select force_on_off of ipc_ecat_clk_path
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk11_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk11_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk11_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk12_on_off_MASK (0x1000000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk12_on_off_SHIFT (24U)
/*! clk12_on_off - Asserts force_on_off of ipc_netcmix_clk_root_333_infra
 *  0b0..Clock is gated
 *  0b1..Clock NOT gated
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk12_on_off(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk12_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk12_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk12_on_off_sel_MASK (0x2000000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk12_on_off_sel_SHIFT (25U)
/*! clk12_on_off_sel - Select force_on_off of ipc_netcmix_clk_root_333_infra
 *  0b0..Cannot use the force_on_off for clock gating
 *  0b1..Can use the force_on_off for clock gating
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk12_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk12_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk12_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk13_on_off_MASK (0x4000000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk13_on_off_SHIFT (26U)
/*! clk13_on_off - Unused
 *  0b0..NA
 *  0b1..NA
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk13_on_off(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk13_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk13_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk13_on_off_sel_MASK (0x8000000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk13_on_off_sel_SHIFT (27U)
/*! clk13_on_off_sel - NA
 *  0b0..NA
 *  0b1..NA
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk13_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk13_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk13_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk14_on_off_MASK (0x10000000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk14_on_off_SHIFT (28U)
/*! clk14_on_off - Unused
 *  0b0..NA
 *  0b1..NA
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk14_on_off(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk14_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk14_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk14_on_off_sel_MASK (0x20000000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk14_on_off_sel_SHIFT (29U)
/*! clk14_on_off_sel - Unused
 *  0b0..NA
 *  0b1..NA
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk14_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk14_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk14_on_off_sel_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk15_on_off_MASK (0x40000000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk15_on_off_SHIFT (30U)
/*! clk15_on_off - Unused
 *  0b0..NA
 *  0b1..NA
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk15_on_off(x)   (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk15_on_off_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk15_on_off_MASK)

#define BLK_CTRL_NETCMIX_LPCG1_clk15_on_off_sel_MASK (0x80000000U)
#define BLK_CTRL_NETCMIX_LPCG1_clk15_on_off_sel_SHIFT (31U)
/*! clk15_on_off_sel - Unused
 *  0b0..NA
 *  0b1..NA
 */
#define BLK_CTRL_NETCMIX_LPCG1_clk15_on_off_sel(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_LPCG1_clk15_on_off_sel_SHIFT)) & BLK_CTRL_NETCMIX_LPCG1_clk15_on_off_sel_MASK)
/*! @} */

/*! @name MISC - Miscellaneous register */
/*! @{ */

#define BLK_CTRL_NETCMIX_MISC_NETC_complex_rd_mainPress_MASK (0x1EU)
#define BLK_CTRL_NETCMIX_MISC_NETC_complex_rd_mainPress_SHIFT (1U)
/*! NETC_complex_rd_mainPress - NETC Domain Read Pressure value configuration */
#define BLK_CTRL_NETCMIX_MISC_NETC_complex_rd_mainPress(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_MISC_NETC_complex_rd_mainPress_SHIFT)) & BLK_CTRL_NETCMIX_MISC_NETC_complex_rd_mainPress_MASK)

#define BLK_CTRL_NETCMIX_MISC_NETC_complex_wr_mainPress_MASK (0x1E0U)
#define BLK_CTRL_NETCMIX_MISC_NETC_complex_wr_mainPress_SHIFT (5U)
/*! NETC_complex_wr_mainPress - NETC Domain Write Pressure value configuration */
#define BLK_CTRL_NETCMIX_MISC_NETC_complex_wr_mainPress(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_MISC_NETC_complex_wr_mainPress_SHIFT)) & BLK_CTRL_NETCMIX_MISC_NETC_complex_wr_mainPress_MASK)

#define BLK_CTRL_NETCMIX_MISC_NETC_complex_rd_mainHurry_MASK (0x1E00U)
#define BLK_CTRL_NETCMIX_MISC_NETC_complex_rd_mainHurry_SHIFT (9U)
/*! NETC_complex_rd_mainHurry - NETC Domain Read Hurry value configuration */
#define BLK_CTRL_NETCMIX_MISC_NETC_complex_rd_mainHurry(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_MISC_NETC_complex_rd_mainHurry_SHIFT)) & BLK_CTRL_NETCMIX_MISC_NETC_complex_rd_mainHurry_MASK)

#define BLK_CTRL_NETCMIX_MISC_NETC_complex_wr_mainHurry_MASK (0x1E000U)
#define BLK_CTRL_NETCMIX_MISC_NETC_complex_wr_mainHurry_SHIFT (13U)
/*! NETC_complex_wr_mainHurry - NETC Domain Write Hurry value configuration */
#define BLK_CTRL_NETCMIX_MISC_NETC_complex_wr_mainHurry(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_MISC_NETC_complex_wr_mainHurry_SHIFT)) & BLK_CTRL_NETCMIX_MISC_NETC_complex_wr_mainHurry_MASK)
/*! @} */

/*! @name NETCMIX_SPARE_FUSE - NETC Domain spare fuse register */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETCMIX_SPARE_FUSE_spare_MASK (0x3U)
#define BLK_CTRL_NETCMIX_NETCMIX_SPARE_FUSE_spare_SHIFT (0U)
/*! spare - NETC Domain spare fuse for ECO only */
#define BLK_CTRL_NETCMIX_NETCMIX_SPARE_FUSE_spare(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETCMIX_SPARE_FUSE_spare_SHIFT)) & BLK_CTRL_NETCMIX_NETCMIX_SPARE_FUSE_spare_MASK)
/*! @} */

/*! @name NETC_LINK_CFG0 - NETC link configuration for port0 */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG0_MII_PROT_MASK (0xFU)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG0_MII_PROT_SHIFT (0U)
/*! MII_PROT - MII protocol selection
 *  0b0000..MII
 *  0b0001..RMII
 *  0b0010..RGMII
 *  0b0011..SGMII
 *  0b0100..Reserved
 *  0b0101..Reserved
 *  0b0110..Reserved
 *  0b0111..Reserved
 *  0b1000..Reserved
 *  0b1001..Reserved
 *  0b1010..Reserved
 *  0b1011..Reserved
 *  0b1100..Reserved
 *  0b1101..Reserved
 *  0b1110..Reserved
 *  0b1111..Reserved
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG0_MII_PROT(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG0_MII_PROT_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG0_MII_PROT_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG0_IO_VAR_MASK (0xF0000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG0_IO_VAR_SHIFT (16U)
/*! IO_VAR - I/O variant selection
 *  0b0000..None
 *  0b0001..16FF 16G SerDes
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG0_IO_VAR(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG0_IO_VAR_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG0_IO_VAR_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG0_REVMII_RATE_MASK (0x1000000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG0_REVMII_RATE_SHIFT (24U)
/*! REVMII_RATE - REVMII_RATE
 *  0b0..MII interface is operating at 100Mbps
 *  0b1..MII interface is operating at 10Mbps
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG0_REVMII_RATE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG0_REVMII_RATE_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG0_REVMII_RATE_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG0_REVMII_MASK (0x80000000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG0_REVMII_SHIFT (31U)
/*! REVMII - RevMII selection
 *  0b0..RevMII not selected
 *  0b1..RevMII selected
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG0_REVMII(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG0_REVMII_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG0_REVMII_MASK)
/*! @} */

/*! @name NETC_LINK_CFG1 - NETC link configuration for port1 */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG1_MII_PROT_MASK (0xFU)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG1_MII_PROT_SHIFT (0U)
/*! MII_PROT - MII protocol selection
 *  0b0000..MII
 *  0b0001..RMII
 *  0b0010..RGMII
 *  0b0011..SGMII
 *  0b0100..Reserved
 *  0b0101..Reserved
 *  0b0110..Reserved
 *  0b0111..Reserved
 *  0b1000..Reserved
 *  0b1001..Reserved
 *  0b1010..Reserved
 *  0b1011..Reserved
 *  0b1100..Reserved
 *  0b1101..Reserved
 *  0b1110..Reserved
 *  0b1111..Reserved
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG1_MII_PROT(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG1_MII_PROT_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG1_MII_PROT_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG1_IO_VAR_MASK (0xF0000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG1_IO_VAR_SHIFT (16U)
/*! IO_VAR - I/O variant selection
 *  0b0000..None
 *  0b0001..16FF 16G SerDes
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG1_IO_VAR(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG1_IO_VAR_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG1_IO_VAR_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG1_REVMII_RATE_MASK (0x1000000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG1_REVMII_RATE_SHIFT (24U)
/*! REVMII_RATE - REVMII_RATE
 *  0b0..MII interface is operating at 100Mbps
 *  0b1..MII interface is operating at 10Mbps
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG1_REVMII_RATE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG1_REVMII_RATE_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG1_REVMII_RATE_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG1_REVMII_MASK (0x80000000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG1_REVMII_SHIFT (31U)
/*! REVMII - RevMII selection
 *  0b0..RevMII not selected
 *  0b1..RevMII selected
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG1_REVMII(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG1_REVMII_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG1_REVMII_MASK)
/*! @} */

/*! @name NETC_LINK_CFG2 - NETC link configuration for port2 */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG2_MII_PROT_MASK (0xFU)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG2_MII_PROT_SHIFT (0U)
/*! MII_PROT - MII protocol selection
 *  0b0000..Reserved
 *  0b0001..RMII
 *  0b0010..RGMII
 *  0b0011..Reserved
 *  0b0100..Reserved
 *  0b0101..Reserved
 *  0b0110..Reserved
 *  0b0111..Reserved
 *  0b1000..Reserved
 *  0b1001..Reserved
 *  0b1010..Reserved
 *  0b1011..Reserved
 *  0b1100..Reserved
 *  0b1101..Reserved
 *  0b1110..Reserved
 *  0b1111..Reserved
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG2_MII_PROT(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG2_MII_PROT_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG2_MII_PROT_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG2_IO_VAR_MASK (0xF0000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG2_IO_VAR_SHIFT (16U)
/*! IO_VAR - I/O variant selection
 *  0b0000..None
 *  0b0001..16FF 16G SerDes
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG2_IO_VAR(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG2_IO_VAR_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG2_IO_VAR_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG2_REVMII_RATE_MASK (0x1000000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG2_REVMII_RATE_SHIFT (24U)
/*! REVMII_RATE - REVMII_RATE
 *  0b0..MII interface is operating at 100Mbps
 *  0b1..MII interface is operating at 10Mbps
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG2_REVMII_RATE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG2_REVMII_RATE_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG2_REVMII_RATE_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG2_REVMII_MASK (0x80000000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG2_REVMII_SHIFT (31U)
/*! REVMII - RevMII selection
 *  0b0..RevMII not selected
 *  0b1..RevMII selected
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG2_REVMII(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG2_REVMII_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG2_REVMII_MASK)
/*! @} */

/*! @name NETC_LINK_CFG3 - NETC link configuration for port3 */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG3_MII_PROT_MASK (0xFU)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG3_MII_PROT_SHIFT (0U)
/*! MII_PROT - MII protocol selection
 *  0b0000..Reserved
 *  0b0001..RMII
 *  0b0010..RGMII
 *  0b0011..Reserved
 *  0b0100..Reserved
 *  0b0101..Reserved
 *  0b0110..Reserved
 *  0b0111..Reserved
 *  0b1000..Reserved
 *  0b1001..Reserved
 *  0b1010..Reserved
 *  0b1011..Reserved
 *  0b1100..Reserved
 *  0b1101..Reserved
 *  0b1110..Reserved
 *  0b1111..Reserved
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG3_MII_PROT(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG3_MII_PROT_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG3_MII_PROT_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG3_IO_VAR_MASK (0xF0000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG3_IO_VAR_SHIFT (16U)
/*! IO_VAR - I/O variant selection
 *  0b0000..None
 *  0b0001..16FF 16G SerDes
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG3_IO_VAR(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG3_IO_VAR_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG3_IO_VAR_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG3_REVMII_RATE_MASK (0x1000000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG3_REVMII_RATE_SHIFT (24U)
/*! REVMII_RATE - REVMII_RATE
 *  0b0..MII interface is operating at 100Mbps
 *  0b1..MII interface is operating at 10Mbps
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG3_REVMII_RATE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG3_REVMII_RATE_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG3_REVMII_RATE_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG3_REVMII_MASK (0x80000000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG3_REVMII_SHIFT (31U)
/*! REVMII - RevMII selection
 *  0b0..RevMII not selected
 *  0b1..RevMII selected
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG3_REVMII(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG3_REVMII_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG3_REVMII_MASK)
/*! @} */

/*! @name NETC_LINK_CFG4 - NETC link configuration for port4 */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG4_MII_PROT_MASK (0xFU)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG4_MII_PROT_SHIFT (0U)
/*! MII_PROT - MII protocol selection
 *  0b0000..Reserved
 *  0b0001..RMII
 *  0b0010..RGMII
 *  0b0011..Reserved
 *  0b0100..Reserved
 *  0b0101..Reserved
 *  0b0110..Reserved
 *  0b0111..Reserved
 *  0b1000..Reserved
 *  0b1001..Reserved
 *  0b1010..Reserved
 *  0b1011..Reserved
 *  0b1100..Reserved
 *  0b1101..Reserved
 *  0b1110..Reserved
 *  0b1111..Reserved
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG4_MII_PROT(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG4_MII_PROT_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG4_MII_PROT_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG4_IO_VAR_MASK (0xF0000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG4_IO_VAR_SHIFT (16U)
/*! IO_VAR - I/O variant selection
 *  0b0000..None
 *  0b0001..16FF 16G SerDes
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG4_IO_VAR(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG4_IO_VAR_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG4_IO_VAR_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG4_REVMII_RATE_MASK (0x1000000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG4_REVMII_RATE_SHIFT (24U)
/*! REVMII_RATE - REVMII_RATE
 *  0b0..MII interface is operating at 100Mbps
 *  0b1..MII interface is operating at 10Mbps
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG4_REVMII_RATE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG4_REVMII_RATE_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG4_REVMII_RATE_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG4_REVMII_MASK (0x80000000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG4_REVMII_SHIFT (31U)
/*! REVMII - RevMII selection
 *  0b0..RevMII not selected
 *  0b1..RevMII selected
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG4_REVMII(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG4_REVMII_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG4_REVMII_MASK)
/*! @} */

/*! @name NETC_LINK_CFG5 - NETC link configuration for port5 */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG5_MII_PROT_MASK (0xFU)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG5_MII_PROT_SHIFT (0U)
/*! MII_PROT - MII protocol selection
 *  0b0000..Reserved
 *  0b0001..RMII
 *  0b0010..RGMII
 *  0b0011..Reserved
 *  0b0100..Reserved
 *  0b0101..Reserved
 *  0b0110..Reserved
 *  0b0111..Reserved
 *  0b1000..Reserved
 *  0b1001..Reserved
 *  0b1010..Reserved
 *  0b1011..Reserved
 *  0b1100..Reserved
 *  0b1101..Reserved
 *  0b1110..Reserved
 *  0b1111..Reserved
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG5_MII_PROT(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG5_MII_PROT_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG5_MII_PROT_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG5_IO_VAR_MASK (0xF0000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG5_IO_VAR_SHIFT (16U)
/*! IO_VAR - I/O variant selection
 *  0b0000..None
 *  0b0001..16FF 16G SerDes
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG5_IO_VAR(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG5_IO_VAR_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG5_IO_VAR_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG5_REVMII_RATE_MASK (0x1000000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG5_REVMII_RATE_SHIFT (24U)
/*! REVMII_RATE - REVMII_RATE
 *  0b0..MII interface is operating at 100Mbps
 *  0b1..MII interface is operating at 10Mbps
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG5_REVMII_RATE(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG5_REVMII_RATE_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG5_REVMII_RATE_MASK)

#define BLK_CTRL_NETCMIX_NETC_LINK_CFG5_REVMII_MASK (0x80000000U)
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG5_REVMII_SHIFT (31U)
/*! REVMII - RevMII selection
 *  0b0..RevMII not selected
 *  0b1..RevMII selected
 */
#define BLK_CTRL_NETCMIX_NETC_LINK_CFG5_REVMII(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_LINK_CFG5_REVMII_SHIFT)) & BLK_CTRL_NETCMIX_NETC_LINK_CFG5_REVMII_MASK)
/*! @} */

/*! @name NETC_REVMII_DLL2 - NETC RevMII RGMII delay line configuration for port2 */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_DLY_TARGET_MASK (0xFU)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_DLY_TARGET_SHIFT (0U)
/*! DLY_TARGET - Delay target of TX slave delay line */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_DLY_TARGET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_DLY_TARGET_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_DLY_TARGET_MASK)

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_DLY_TARGET_RX_MASK (0xF0U)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_DLY_TARGET_RX_SHIFT (4U)
/*! DLY_TARGET_RX - Delay target of RX slave delay line */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_DLY_TARGET_RX(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_DLY_TARGET_RX_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_DLY_TARGET_RX_MASK)

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_REF_LOCK_MASK (0x10000U)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_REF_LOCK_SHIFT (16U)
/*! REF_LOCK - Reference delay line lock flag
 *  0b0..Reference delay line is not locked
 *  0b1..Reference delay line is locked
 */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_REF_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_REF_LOCK_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_REF_LOCK_MASK)

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_SLV_LOCK_MASK (0x20000U)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_SLV_LOCK_SHIFT (17U)
/*! SLV_LOCK - Slave delay line lock flag
 *  0b0..Slave delay line is not locked
 *  0b1..Slave delay line is locked
 */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_SLV_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_SLV_LOCK_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL2_SLV_LOCK_MASK)
/*! @} */

/*! @name NETC_REVMII_DLL3 - NETC RevMII RGMII delay line configuration for port3 */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_DLY_TARGET_MASK (0xFU)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_DLY_TARGET_SHIFT (0U)
/*! DLY_TARGET - Delay target of TX slave delay line */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_DLY_TARGET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_DLY_TARGET_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_DLY_TARGET_MASK)

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_DLY_TARGET_RX_MASK (0xF0U)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_DLY_TARGET_RX_SHIFT (4U)
/*! DLY_TARGET_RX - Delay target of RX slave delay line */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_DLY_TARGET_RX(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_DLY_TARGET_RX_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_DLY_TARGET_RX_MASK)

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_REF_LOCK_MASK (0x10000U)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_REF_LOCK_SHIFT (16U)
/*! REF_LOCK - Reference delay line lock flag
 *  0b0..Reference delay line is not locked
 *  0b1..Reference delay line is locked
 */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_REF_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_REF_LOCK_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_REF_LOCK_MASK)

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_SLV_LOCK_MASK (0x20000U)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_SLV_LOCK_SHIFT (17U)
/*! SLV_LOCK - Slave delay line lock flag
 *  0b0..Slave delay line is not locked
 *  0b1..Slave delay line is locked
 */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_SLV_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_SLV_LOCK_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL3_SLV_LOCK_MASK)
/*! @} */

/*! @name NETC_REVMII_DLL4 - NETC RevMII RGMII delay line configuration for port4 */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_DLY_TARGET_MASK (0xFU)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_DLY_TARGET_SHIFT (0U)
/*! DLY_TARGET - Delay target of TX slave delay line */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_DLY_TARGET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_DLY_TARGET_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_DLY_TARGET_MASK)

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_DLY_TARGET_RX_MASK (0xF0U)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_DLY_TARGET_RX_SHIFT (4U)
/*! DLY_TARGET_RX - Delay target of RX slave delay line */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_DLY_TARGET_RX(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_DLY_TARGET_RX_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_DLY_TARGET_RX_MASK)

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_REF_LOCK_MASK (0x10000U)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_REF_LOCK_SHIFT (16U)
/*! REF_LOCK - Reference delay line lock flag
 *  0b0..Reference delay line is not locked
 *  0b1..Reference delay line is locked
 */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_REF_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_REF_LOCK_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_REF_LOCK_MASK)

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_SLV_LOCK_MASK (0x20000U)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_SLV_LOCK_SHIFT (17U)
/*! SLV_LOCK - Slave delay line lock flag
 *  0b0..Slave delay line is not locked
 *  0b1..Slave delay line is locked
 */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_SLV_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_SLV_LOCK_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL4_SLV_LOCK_MASK)
/*! @} */

/*! @name NETC_REVMII_DLL5 - NETC RevMII RGMII delay line configuration for port5 */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_DLY_TARGET_MASK (0xFU)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_DLY_TARGET_SHIFT (0U)
/*! DLY_TARGET - Delay target of TX slave delay line */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_DLY_TARGET(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_DLY_TARGET_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_DLY_TARGET_MASK)

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_DLY_TARGET_RX_MASK (0xF0U)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_DLY_TARGET_RX_SHIFT (4U)
/*! DLY_TARGET_RX - Delay target of RX slave delay line */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_DLY_TARGET_RX(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_DLY_TARGET_RX_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_DLY_TARGET_RX_MASK)

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_REF_LOCK_MASK (0x10000U)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_REF_LOCK_SHIFT (16U)
/*! REF_LOCK - Reference delay line lock flag
 *  0b0..Reference delay line is not locked
 *  0b1..Reference delay line is locked
 */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_REF_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_REF_LOCK_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_REF_LOCK_MASK)

#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_SLV_LOCK_MASK (0x20000U)
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_SLV_LOCK_SHIFT (17U)
/*! SLV_LOCK - Slave delay line lock flag
 *  0b0..Slave delay line is not locked
 *  0b1..Slave delay line is locked
 */
#define BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_SLV_LOCK(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_SLV_LOCK_SHIFT)) & BLK_CTRL_NETCMIX_NETC_REVMII_DLL5_SLV_LOCK_MASK)
/*! @} */

/*! @name NETCMIX_INTERRUPT_MASK - NETC domain interrupt mask register */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETCMIX_INTERRUPT_MASK_soc_reset_wo_netc_interrupt_mask_MASK (0x1U)
#define BLK_CTRL_NETCMIX_NETCMIX_INTERRUPT_MASK_soc_reset_wo_netc_interrupt_mask_SHIFT (0U)
/*! soc_reset_wo_netc_interrupt_mask - Mask register for soc_reset_wo_netc_interrupt. By default, the mask is enabled */
#define BLK_CTRL_NETCMIX_NETCMIX_INTERRUPT_MASK_soc_reset_wo_netc_interrupt_mask(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETCMIX_INTERRUPT_MASK_soc_reset_wo_netc_interrupt_mask_SHIFT)) & BLK_CTRL_NETCMIX_NETCMIX_INTERRUPT_MASK_soc_reset_wo_netc_interrupt_mask_MASK)
/*! @} */

/*! @name NETCMIX_RESET_MASK - NETC reset mask register */
/*! @{ */

#define BLK_CTRL_NETCMIX_NETCMIX_RESET_MASK_soc_reset_wo_netc_mask_MASK (0x1U)
#define BLK_CTRL_NETCMIX_NETCMIX_RESET_MASK_soc_reset_wo_netc_mask_SHIFT (0U)
/*! soc_reset_wo_netc_mask - Mask reg for soc_reset_wo_netc reset event. By default, the mask is enabled */
#define BLK_CTRL_NETCMIX_NETCMIX_RESET_MASK_soc_reset_wo_netc_mask(x) (((uint32_t)(((uint32_t)(x)) << BLK_CTRL_NETCMIX_NETCMIX_RESET_MASK_soc_reset_wo_netc_mask_SHIFT)) & BLK_CTRL_NETCMIX_NETCMIX_RESET_MASK_soc_reset_wo_netc_mask_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group BLK_CTRL_NETCMIX_Register_Masks */


/*!
 * @}
 */ /* end of group BLK_CTRL_NETCMIX_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* BLK_CTRL_NETCMIX_H_ */

