INFO: [v++ 60-1306] Additional information associated with this v++ link can be found at:
	Reports: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/reports/link
	Log files: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/logs/link
INFO: [v++ 60-1548] Creating build summary session with primary output /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/xclbin/k_sign.hw.2.step1.xclbin.link_summary, at Fri Sep 15 10:59:05 2023
INFO: [v++ 60-1316] Initiating connection to rulecheck server, at Fri Sep 15 10:59:05 2023
INFO: [v++ 60-1315] Creating rulecheck session with output '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/reports/link/v++_link_k_sign.hw.2.step1_guidance.html', at Fri Sep 15 10:59:06 2023
INFO: [v++ 60-895]   Target platform: /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm
INFO: [v++ 60-1578]   This platform contains Xilinx Shell Archive '/opt/xilinx/platforms/xilinx_u280_xdma_201920_3/hw/xilinx_u280_xdma_201920_3.xsa'
INFO: [v++ 74-78] Compiler Version string: 2021.2
INFO: [v++ 60-1302] Platform 'xilinx_u280_xdma_201920_3.xpfm' has been explicitly enabled for this release.
INFO: [v++ 60-629] Linking for hardware target
INFO: [v++ 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [v++ 60-1332] Run 'run_link' status: Not started
INFO: [v++ 60-1443] [10:59:23] Run run_link: Step system_link: Started
INFO: [v++ 60-1453] Command Line: system_link --xo /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/xobj/k_sign.hw.2.step1.xo --config /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/syslinkConfig.ini --xpfm /opt/xilinx/platforms/xilinx_u280_xdma_201920_3/xilinx_u280_xdma_201920_3.xpfm --target hw --output_dir /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int --temp_dir /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/run_link
INFO: [SYSTEM_LINK 60-1316] Initiating connection to rulecheck server, at Fri Sep 15 10:59:25 2023
INFO: [SYSTEM_LINK 82-70] Extracting xo v3 file /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/xobj/k_sign.hw.2.step1.xo
INFO: [SYSTEM_LINK 82-53] Creating IP database /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-38] [10:59:32] build_xd_ip_db started: /opt/Xilinx/Vitis/2021.2/bin/build_xd_ip_db -ip_search 0  -sds-pf /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link/xilinx_u280_xdma_201920_3.hpfm -clkid 0 -ip /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link/iprepo/xilinx_com_hls_k_sign_0_0,k_sign -o /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link/_sysl/.cdb/xd_ip_db.xml
INFO: [SYSTEM_LINK 82-37] [10:59:35] build_xd_ip_db finished successfully
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2167.438 ; gain = 0.000 ; free physical = 122630 ; free virtual = 248015
INFO: [SYSTEM_LINK 82-51] Create system connectivity graph
INFO: [SYSTEM_LINK 82-102] Applying explicit connections to the system connectivity graph: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [SYSTEM_LINK 82-38] [10:59:35] cfgen started: /opt/Xilinx/Vitis/2021.2/bin/cfgen  -sp k_sign_1.m_axi_gmemret:HBM[0] -sp k_sign_1.m_axi_gmemsig:HBM[1] -sp k_sign_1.m_axi_gmemmu:HBM[2] -sp k_sign_1.m_axi_gmemmu2:HBM[3] -sp k_sign_1.m_axi_gmemsk:HBM[4] -dmclkid 0 -r /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link/cfgraph/cfgen_cfgraph.xml
INFO: [CFGEN 83-0] Kernel Specs: 
INFO: [CFGEN 83-0]   kernel: k_sign, num: 1  {k_sign_1}
INFO: [CFGEN 83-0] Port Specs: 
INFO: [CFGEN 83-0]   kernel: k_sign_1, k_port: m_axi_gmemret, sptag: HBM[0]
INFO: [CFGEN 83-0]   kernel: k_sign_1, k_port: m_axi_gmemsig, sptag: HBM[1]
INFO: [CFGEN 83-0]   kernel: k_sign_1, k_port: m_axi_gmemmu, sptag: HBM[2]
INFO: [CFGEN 83-0]   kernel: k_sign_1, k_port: m_axi_gmemmu2, sptag: HBM[3]
INFO: [CFGEN 83-0]   kernel: k_sign_1, k_port: m_axi_gmemsk, sptag: HBM[4]
INFO: [CFGEN 83-2228] Creating mapping for argument k_sign_1.ret to HBM[0] for directive k_sign_1.m_axi_gmemret:HBM[0]
INFO: [CFGEN 83-2228] Creating mapping for argument k_sign_1.sig to HBM[1] for directive k_sign_1.m_axi_gmemsig:HBM[1]
INFO: [CFGEN 83-2228] Creating mapping for argument k_sign_1.mu to HBM[2] for directive k_sign_1.m_axi_gmemmu:HBM[2]
INFO: [CFGEN 83-2228] Creating mapping for argument k_sign_1.mu2 to HBM[3] for directive k_sign_1.m_axi_gmemmu2:HBM[3]
INFO: [CFGEN 83-2228] Creating mapping for argument k_sign_1.sk to HBM[4] for directive k_sign_1.m_axi_gmemsk:HBM[4]
INFO: [SYSTEM_LINK 82-37] [10:59:41] cfgen finished successfully
Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2167.438 ; gain = 0.000 ; free physical = 122571 ; free virtual = 247969
INFO: [SYSTEM_LINK 82-52] Create top-level block diagram
INFO: [SYSTEM_LINK 82-38] [10:59:41] cf2bd started: /opt/Xilinx/Vitis/2021.2/bin/cf2bd  --linux --trace_buffer 1024 --input_file /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link/cfgraph/cfgen_cfgraph.xml --ip_db /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link/_sysl/.cdb/xd_ip_db.xml --cf_name dr --working_dir /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link/_sysl/.xsd --temp_dir /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link --output_dir /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int --target_bd pfm_dynamic.bd
INFO: [CF2BD 82-31] Launching cf2xd: cf2xd -linux -trace-buffer 1024 -i /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link/cfgraph/cfgen_cfgraph.xml -r /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link/_sysl/.cdb/xd_ip_db.xml -o dr.xml
INFO: [CF2BD 82-28] cf2xd finished successfully
INFO: [CF2BD 82-31] Launching cf_xsd: cf_xsd -disable-address-gen -bd pfm_dynamic.bd -dn dr -dp /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/sys_link/_sysl/.xsd
INFO: [CF2BD 82-28] cf_xsd finished successfully
INFO: [SYSTEM_LINK 82-37] [10:59:43] cf2bd finished successfully
Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2167.438 ; gain = 0.000 ; free physical = 122548 ; free virtual = 247954
INFO: [v++ 60-1441] [10:59:43] Run run_link: Step system_link: Completed
Time (s): cpu = 00:00:15 ; elapsed = 00:00:20 . Memory (MB): peak = 2063.938 ; gain = 0.000 ; free physical = 122592 ; free virtual = 247995
INFO: [v++ 60-1443] [10:59:43] Run run_link: Step cf2sw: Started
INFO: [v++ 60-1453] Command Line: cf2sw -sdsl /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/sdsl.dat -rtd /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/cf2sw.rtd -nofilter /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/cf2sw_full.rtd -xclbin /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/xclbin_orig.xml -o /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/xclbin_orig.1.xml
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/run_link
INFO: [v++ 60-1441] [10:59:46] Run run_link: Step cf2sw: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2063.938 ; gain = 0.000 ; free physical = 122529 ; free virtual = 247944
INFO: [v++ 60-1443] [10:59:46] Run run_link: Step rtd2_system_diagram: Started
INFO: [v++ 60-1453] Command Line: rtd2SystemDiagram
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/run_link
INFO: [v++ 60-1441] [10:59:47] Run run_link: Step rtd2_system_diagram: Completed
Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 2063.938 ; gain = 0.000 ; free physical = 122505 ; free virtual = 247920
INFO: [v++ 60-1443] [10:59:47] Run run_link: Step vpl: Started
INFO: [v++ 60-1453] Command Line: vpl -t hw -f xilinx_u280_xdma_201920_3 --remote_ip_cache /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/.ipcache --output_dir /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int --log_dir /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/logs/link --report_dir /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/reports/link --config /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/vplConfig.ini -k /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/kernel_info.dat --webtalk_flag Vitis --temp_dir /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link --no-info --iprepo /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/xo/ip_repo/xilinx_com_hls_k_sign_0_0 --messageDb /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/run_link/vpl.pb /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/dr.bd.tcl
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/run_link

****** vpl v2021.2 (64-bit)
  **** SW Build 3363252 on 2021-10-14-04:41:01
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

INFO: [VPL 60-839] Read in kernel information from file '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/kernel_info.dat'.
INFO: [VPL 74-78] Compiler Version string: 2021.2
INFO: [VPL 60-423]   Target device: xilinx_u280_xdma_201920_3
INFO: [VPL 60-1032] Extracting hardware platform to /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/vivado/vpl/.local/hw_platform
[11:00:30] Run vpl: Step create_project: Started
Creating Vivado project.
[11:00:34] Run vpl: Step create_project: Completed
[11:00:34] Run vpl: Step create_bd: Started
[11:01:34] Run vpl: Step create_bd: Completed
[11:01:34] Run vpl: Step update_bd: Started
[11:01:35] Run vpl: Step update_bd: Completed
[11:01:35] Run vpl: Step generate_target: Started
[11:02:27] Run vpl: Step generate_target: Completed
[11:02:27] Run vpl: Step config_hw_runs: Started
[11:02:45] Run vpl: Step config_hw_runs: Completed
[11:02:45] Run vpl: Step synth: Started
[11:03:20] Block-level synthesis in progress, 0 of 62 jobs complete, 8 jobs running.
[11:03:53] Block-level synthesis in progress, 1 of 62 jobs complete, 7 jobs running.
[11:04:24] Block-level synthesis in progress, 9 of 62 jobs complete, 6 jobs running.
[11:04:56] Block-level synthesis in progress, 11 of 62 jobs complete, 7 jobs running.
[11:05:27] Block-level synthesis in progress, 15 of 62 jobs complete, 7 jobs running.
[11:05:58] Block-level synthesis in progress, 17 of 62 jobs complete, 7 jobs running.
[11:06:28] Block-level synthesis in progress, 23 of 62 jobs complete, 8 jobs running.
[11:07:02] Block-level synthesis in progress, 23 of 62 jobs complete, 8 jobs running.
[11:07:33] Block-level synthesis in progress, 29 of 62 jobs complete, 6 jobs running.
[11:08:04] Block-level synthesis in progress, 32 of 62 jobs complete, 7 jobs running.
[11:08:37] Block-level synthesis in progress, 39 of 62 jobs complete, 5 jobs running.
[11:09:10] Block-level synthesis in progress, 44 of 62 jobs complete, 5 jobs running.
[11:09:41] Block-level synthesis in progress, 49 of 62 jobs complete, 6 jobs running.
[11:10:15] Block-level synthesis in progress, 50 of 62 jobs complete, 8 jobs running.
[11:10:47] Block-level synthesis in progress, 57 of 62 jobs complete, 3 jobs running.
[11:11:18] Block-level synthesis in progress, 60 of 62 jobs complete, 2 jobs running.
[11:11:49] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:12:22] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:12:53] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:13:25] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:13:56] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:14:28] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:15:00] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:15:32] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:16:03] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:16:35] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:17:06] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:17:38] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:18:09] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:18:41] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:19:12] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:19:44] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:20:15] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:20:47] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:21:18] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:21:50] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:22:22] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:22:53] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:23:24] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:23:56] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:24:27] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:24:58] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:25:29] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:26:00] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:26:31] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:27:03] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:27:34] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:28:05] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:28:36] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:29:07] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:29:38] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:30:09] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:30:40] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:31:11] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:31:42] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:32:16] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:32:48] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:33:22] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:33:54] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:34:25] Block-level synthesis in progress, 61 of 62 jobs complete, 1 job running.
[11:34:56] Top-level synthesis in progress.
[11:35:27] Top-level synthesis in progress.
[11:35:41] Run vpl: Step synth: Completed
[11:35:41] Run vpl: Step impl: Started
[11:43:26] Finished 2nd of 6 tasks (FPGA linking synthesized kernels to platform). Elapsed time: 00h 43m 37s 

[11:43:26] Starting logic optimization..
[11:44:59] Phase 1 Retarget
[11:44:59] Phase 2 Constant propagation
[11:45:30] Phase 3 Sweep
[11:46:01] Phase 4 BUFG optimization
[11:46:01] Phase 5 Shift Register Optimization
[11:46:32] Phase 6 Post Processing Netlist
[11:48:36] Finished 3rd of 6 tasks (FPGA logic optimization). Elapsed time: 00h 05m 10s 

[11:48:36] Starting logic placement..
[11:49:08] Phase 1 Placer Initialization
[11:49:08] Phase 1.1 Placer Initialization Netlist Sorting
[11:53:52] Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
[11:54:23] Phase 1.3 Build Placer Netlist Model
[11:56:31] Phase 1.4 Constrain Clocks/Macros
[11:57:04] Phase 2 Global Placement
[11:57:04] Phase 2.1 Floorplanning
[11:57:36] Phase 2.1.1 Partition Driven Placement
[11:57:36] Phase 2.1.1.1 PBP: Partition Driven Placement
[11:58:39] Phase 2.1.1.2 PBP: Clock Region Placement
[11:59:42] Phase 2.1.1.3 PBP: Compute Congestion
[11:59:42] Phase 2.1.1.4 PBP: UpdateTiming
[12:00:14] Phase 2.1.1.5 PBP: Add part constraints
[12:00:46] Phase 2.2 Physical Synthesis After Floorplan
[12:01:18] Phase 2.3 Update Timing before SLR Path Opt
[12:01:18] Phase 2.4 Post-Processing in Floorplanning
[12:01:18] Phase 2.5 Global Placement Core
[12:11:23] Phase 2.5.1 Physical Synthesis In Placer
[12:14:32] Phase 3 Detail Placement
[12:14:32] Phase 3.1 Commit Multi Column Macros
[12:15:03] Phase 3.2 Commit Most Macros & LUTRAMs
[12:16:09] Phase 3.3 Small Shape DP
[12:16:09] Phase 3.3.1 Small Shape Clustering
[12:16:40] Phase 3.3.2 Flow Legalize Slice Clusters
[12:16:40] Phase 3.3.3 Slice Area Swap
[12:17:45] Phase 3.4 Place Remaining
[12:17:45] Phase 3.5 Re-assign LUT pins
[12:18:16] Phase 3.6 Pipeline Register Optimization
[12:18:16] Phase 3.7 Fast Optimization
[12:19:52] Phase 4 Post Placement Optimization and Clean-Up
[12:19:52] Phase 4.1 Post Commit Optimization
[12:22:00] Phase 4.1.1 Post Placement Optimization
[12:22:00] Phase 4.1.1.1 BUFG Insertion
[12:22:00] Phase 1 Physical Synthesis Initialization
[12:23:03] Phase 4.1.1.2 BUFG Replication
[12:23:03] Phase 4.1.1.3 Post Placement Timing Optimization
[12:26:46] Phase 4.1.1.4 Replication
[12:28:21] Phase 4.2 Post Placement Cleanup
[12:28:21] Phase 4.3 Placer Reporting
[12:28:21] Phase 4.3.1 Print Estimated Congestion
[12:28:53] Phase 4.4 Final Placement Cleanup
[12:40:03] Finished 4th of 6 tasks (FPGA logic placement). Elapsed time: 00h 51m 26s 

[12:40:03] Starting logic routing..
[12:41:06] Phase 1 Build RT Design
[12:44:17] Phase 2 Router Initialization
[12:44:17] Phase 2.1 Fix Topology Constraints
[12:44:17] Phase 2.2 Pre Route Cleanup
[12:44:49] Phase 2.3 Global Clock Net Routing
[12:45:20] Phase 2.4 Update Timing
[12:47:56] Phase 2.5 Update Timing for Bus Skew
[12:47:56] Phase 2.5.1 Update Timing
[12:48:58] Phase 3 Initial Routing
[12:48:58] Phase 3.1 Global Routing
[12:50:32] Phase 4 Rip-up And Reroute
[12:50:32] Phase 4.1 Global Iteration 0
[13:02:42] Phase 4.2 Global Iteration 1
[13:06:19] Phase 4.3 Global Iteration 2
[13:07:21] Phase 5 Delay and Skew Optimization
[13:07:21] Phase 5.1 Delay CleanUp
[13:07:21] Phase 5.1.1 Update Timing
[13:08:23] Phase 5.1.2 Update Timing
[13:08:54] Phase 5.2 Clock Skew Optimization
[13:09:25] Phase 6 Post Hold Fix
[13:09:25] Phase 6.1 Hold Fix Iter
[13:09:25] Phase 6.1.1 Update Timing
[13:10:27] Phase 6.1.2 Lut RouteThru Assignment for hold
[13:10:59] Phase 6.2 Additional Hold Fix
[13:12:32] Phase 7 Leaf Clock Prog Delay Opt
[13:15:08] Phase 7.1 Delay CleanUp
[13:15:08] Phase 7.1.1 Update Timing
[13:16:10] Phase 7.1.2 Update Timing
[13:16:41] Phase 7.2 Hold Fix Iter
[13:16:41] Phase 7.2.1 Update Timing
[13:17:43] Phase 7.2.2 Lut RouteThru Assignment for hold
[13:18:15] Phase 7.3 Additional Hold Fix
[13:20:20] Phase 7.4 Global Iteration for Hold
[13:20:20] Phase 7.4.1 Update Timing
[13:22:30] Phase 8 Route finalize
[13:22:30] Phase 9 Verifying routed nets
[13:23:00] Phase 10 Depositing Routes
[13:23:32] Phase 11 Resolve XTalk
[13:23:32] Phase 12 Post Router Timing
[13:24:34] Phase 13 Physical Synthesis in Router
[13:24:34] Phase 13.1 Physical Synthesis Initialization
[13:26:07] Phase 13.2 Critical Path Optimization
[13:26:38] Finished 5th of 6 tasks (FPGA routing). Elapsed time: 00h 46m 34s 

[13:26:38] Starting bitstream generation..
[13:35:29] Creating bitmap...
[13:40:10] Writing bitstream ./pfm_top_i_dynamic_region_my_rm_partial.bit...
[13:40:10] Finished 6th of 6 tasks (FPGA bitstream generation). Elapsed time: 00h 13m 31s 
[13:40:20] Run vpl: Step impl: Completed
[13:40:21] Run vpl: FINISHED. Run Status: impl Complete!
INFO: [v++ 60-1441] [13:40:23] Run run_link: Step vpl: Completed
Time (s): cpu = 00:02:17 ; elapsed = 02:40:37 . Memory (MB): peak = 2063.938 ; gain = 0.000 ; free physical = 105595 ; free virtual = 236472
INFO: [v++ 60-1443] [13:40:23] Run run_link: Step rtdgen: Started
INFO: [v++ 60-1453] Command Line: rtdgen
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/run_link
INFO: [v++ 60-991] clock name 'clkwiz_kernel_clk_out1' (clock ID '0') is being mapped to clock name 'DATA_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clkwiz_kernel2_clk_out1' (clock ID '1') is being mapped to clock name 'KERNEL_CLK' in the xclbin
INFO: [v++ 60-991] clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' (clock ID '') is being mapped to clock name 'clk_out1_pfm_top_clkwiz_hbm_aclk_0' in the xclbin
INFO: [v++ 60-1230] The compiler selected the following frequencies for the runtime controllable kernel clock(s) and scalable system clock(s): System (SYSTEM) clock: clk_out1_pfm_top_clkwiz_hbm_aclk_0 = 450, Kernel (DATA) clock: clkwiz_kernel_clk_out1 = 297, Kernel (KERNEL) clock: clkwiz_kernel2_clk_out1 = 500
INFO: [v++ 60-1453] Command Line: cf2sw -a /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/address_map.xml -sdsl /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/sdsl.dat -xclbin /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/xclbin_orig.xml -rtd /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/k_sign.hw.2.step1.rtd -o /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/k_sign.hw.2.step1.xml
INFO: [v++ 60-1652] Cf2sw returned exit code: 0
INFO: [v++ 60-1441] [13:40:26] Run run_link: Step rtdgen: Completed
Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2063.938 ; gain = 0.000 ; free physical = 107717 ; free virtual = 238593
INFO: [v++ 60-1443] [13:40:26] Run run_link: Step xclbinutil: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --add-section DEBUG_IP_LAYOUT:JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/debug_ip_layout.rtd --add-section BITSTREAM:RAW:/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/partial.bit --force --target hw --key-value SYS:dfx_enable:true --add-section :JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/k_sign.hw.2.step1.rtd --append-section :JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/appendSection.rtd --add-section CLOCK_FREQ_TOPOLOGY:JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/k_sign.hw.2.step1_xml.rtd --add-section BUILD_METADATA:JSON:/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/k_sign.hw.2.step1_build.rtd --add-section EMBEDDED_METADATA:RAW:/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/k_sign.hw.2.step1.xml --add-section SYSTEM_METADATA:RAW:/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/systemDiagramModelSlrBaseAddress.json --output /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/xclbin/k_sign.hw.2.step1.xclbin
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/run_link
XRT Build Version: 2.8.0 (master)
       Build Date: 2020-10-07 18:28:36
          Hash ID: 1f714c4db4541b793423d51cf78ffa2bb4f3797c
Creating a default 'in-memory' xclbin image.

Section: 'DEBUG_IP_LAYOUT'(9) was successfully added.
Size   : 296 bytes
Format : JSON
File   : '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/debug_ip_layout.rtd'

Section: 'BITSTREAM'(0) was successfully added.
Size   : 52738923 bytes
Format : RAW
File   : '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/partial.bit'

Section: 'MEM_TOPOLOGY'(6) was successfully added.
Format : JSON
File   : 'mem_topology'

Section: 'IP_LAYOUT'(8) was successfully added.
Format : JSON
File   : 'ip_layout'

Section: 'CONNECTIVITY'(7) was successfully added.
Format : JSON
File   : 'connectivity'

Section: 'CLOCK_FREQ_TOPOLOGY'(11) was successfully added.
Size   : 410 bytes
Format : JSON
File   : '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/k_sign.hw.2.step1_xml.rtd'

Section: 'BUILD_METADATA'(14) was successfully added.
Size   : 3886 bytes
Format : JSON
File   : '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/k_sign.hw.2.step1_build.rtd'

Section: 'EMBEDDED_METADATA'(2) was successfully added.
Size   : 291404 bytes
Format : RAW
File   : '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/k_sign.hw.2.step1.xml'

Section: 'SYSTEM_METADATA'(22) was successfully added.
Size   : 17609 bytes
Format : RAW
File   : '/home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/int/systemDiagramModelSlrBaseAddress.json'

Section: 'IP_LAYOUT'(8) was successfully appended to.
Format : JSON
File   : 'ip_layout'
Successfully wrote (53078911 bytes) to the output file: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/xclbin/k_sign.hw.2.step1.xclbin
Leaving xclbinutil.
INFO: [v++ 60-1441] [13:40:27] Run run_link: Step xclbinutil: Completed
Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.58 . Memory (MB): peak = 2063.938 ; gain = 0.000 ; free physical = 107630 ; free virtual = 238557
INFO: [v++ 60-1443] [13:40:27] Run run_link: Step xclbinutilinfo: Started
INFO: [v++ 60-1453] Command Line: xclbinutil --quiet --force --info /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/xclbin/k_sign.hw.2.step1.xclbin.info --input /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/xclbin/k_sign.hw.2.step1.xclbin
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/run_link
INFO: [v++ 60-1441] [13:40:27] Run run_link: Step xclbinutilinfo: Completed
Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2063.938 ; gain = 0.000 ; free physical = 107622 ; free virtual = 238549
INFO: [v++ 60-1443] [13:40:27] Run run_link: Step generate_sc_driver: Started
INFO: [v++ 60-1453] Command Line: 
INFO: [v++ 60-1454] Run Directory: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/link/run_link
INFO: [v++ 60-1441] [13:40:27] Run run_link: Step generate_sc_driver: Completed
Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2063.938 ; gain = 0.000 ; free physical = 107622 ; free virtual = 238549
INFO: [v++ 60-244] Generating system estimate report...
INFO: [v++ 60-1092] Generated system estimate report: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/reports/link/system_estimate_k_sign.hw.2.step1.xtxt
INFO: [v++ 60-586] Created /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/xclbin/k_sign.hw.2.step1.ltx
INFO: [v++ 60-586] Created xout/hw.2/xclbin/k_sign.hw.2.step1.xclbin
INFO: [v++ 60-1307] Run completed. Additional information can be found in:
	Guidance: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/reports/link/v++_link_k_sign.hw.2.step1_guidance.html
	Timing Report: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/reports/link/imp/impl_1_xilinx_u280_xdma_201920_3_bb_locked_timing_summary_routed.rpt
	Vivado Log: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/logs/link/vivado.log
	Steps Log File: /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/.temps/logs/link/link.steps.log

INFO: [v++ 60-2343] Use the vitis_analyzer tool to visualize and navigate the relevant reports. Run the following command. 
    vitis_analyzer /home/xcarril/pqc_codesign/dilithium-update/ML-DSA/signature/xout/hw.2/xclbin/k_sign.hw.2.step1.xclbin.link_summary 
INFO: [v++ 60-791] Total elapsed time: 2h 41m 34s
