[Configuration]

EmulatorType: pin
Benchmark: /home/marcos.horro/tejas_installation_kit/Tejas-Simulator/tests/knl/multi2
Schedule: Thu Jan 12 13:11:30 CET 2017

[Translator Statistics]

Java thread	=	0
Data Read	=	1426465 bytes
Number of micro-ops		=	448183
Number of handled CISC instructions	=	437278
Number of PIN CISC instructions	=	659347
Static coverage		=	97.7528 %
Dynamic Coverage	=	66.3199 %


[Timing Statistics]

Total Cycles taken		=	548284

Total IPC		=	0.8174		in terms of micro-ops
Total IPC		=	0.7975		in terms of CISC instructions

core		=	0
Pipeline: outOfOrder
instructions executed	=	123474
cycles taken	=	548284 cycles
IPC		=	0.2252		in terms of micro-ops
IPC		=	0.2160		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	456.9033 microseconds

number of branches	=	46903
number of mispredicted branches	=	5543
branch predictor accuracy	=	88.1820 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	1
Pipeline: outOfOrder
instructions executed	=	43711
cycles taken	=	548284 cycles
IPC		=	0.0797		in terms of micro-ops
IPC		=	0.0765		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	456.9033 microseconds

number of branches	=	9916
number of mispredicted branches	=	1365
branch predictor accuracy	=	86.2344 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	2
Pipeline: outOfOrder
instructions executed	=	31927
cycles taken	=	548284 cycles
IPC		=	0.0582		in terms of micro-ops
IPC		=	0.0562		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	456.9033 microseconds

number of branches	=	5603
number of mispredicted branches	=	567
branch predictor accuracy	=	89.8804 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	3
Pipeline: outOfOrder
instructions executed	=	32333
cycles taken	=	548284 cycles
IPC		=	0.0590		in terms of micro-ops
IPC		=	0.0570		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	456.9033 microseconds

number of branches	=	5732
number of mispredicted branches	=	554
branch predictor accuracy	=	90.3350 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	4
Pipeline: outOfOrder
instructions executed	=	31472
cycles taken	=	548284 cycles
IPC		=	0.0574		in terms of micro-ops
IPC		=	0.0555		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	456.9033 microseconds

number of branches	=	5494
number of mispredicted branches	=	433
branch predictor accuracy	=	92.1187 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	5
Pipeline: outOfOrder
instructions executed	=	31352
cycles taken	=	548284 cycles
IPC		=	0.0572		in terms of micro-ops
IPC		=	0.0553		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	456.9033 microseconds

number of branches	=	5433
number of mispredicted branches	=	395
branch predictor accuracy	=	92.7296 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	6
Pipeline: outOfOrder
instructions executed	=	33861
cycles taken	=	548284 cycles
IPC		=	0.0618		in terms of micro-ops
IPC		=	0.0597		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	456.9033 microseconds

number of branches	=	6302
number of mispredicted branches	=	643
branch predictor accuracy	=	89.7969 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	7
Pipeline: outOfOrder
instructions executed	=	32950
cycles taken	=	548284 cycles
IPC		=	0.0601		in terms of micro-ops
IPC		=	0.0580		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	456.9033 microseconds

number of branches	=	5933
number of mispredicted branches	=	544
branch predictor accuracy	=	90.8309 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	8
Pipeline: outOfOrder
instructions executed	=	31138
cycles taken	=	548284 cycles
IPC		=	0.0568		in terms of micro-ops
IPC		=	0.0549		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	456.9033 microseconds

number of branches	=	5447
number of mispredicted branches	=	437
branch predictor accuracy	=	91.9772 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	9
Pipeline: outOfOrder
instructions executed	=	31425
cycles taken	=	548284 cycles
IPC		=	0.0573		in terms of micro-ops
IPC		=	0.0554		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	456.9033 microseconds

number of branches	=	5484
number of mispredicted branches	=	391
branch predictor accuracy	=	92.8702 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

core		=	10
Pipeline: outOfOrder
instructions executed	=	30166
cycles taken	=	548284 cycles
IPC		=	0.0550		in terms of micro-ops
IPC		=	0.0532		in terms of CISC instructions
core frequency	=	1200 MHz
time taken	=	456.9033 microseconds

number of branches	=	5049
number of mispredicted branches	=	292
branch predictor accuracy	=	94.2167 %

predictor type = TAGE
PC bits = 8
BHR size = 16
Saturating bits = 2

Nothing executed on core 11
Nothing executed on core 12
Nothing executed on core 13
Nothing executed on core 14
Nothing executed on core 15
Nothing executed on core 16
Nothing executed on core 17
Nothing executed on core 18
Nothing executed on core 19
Nothing executed on core 20
Nothing executed on core 21
Nothing executed on core 22
Nothing executed on core 23
Nothing executed on core 24
Nothing executed on core 25
Nothing executed on core 26
Nothing executed on core 27
Nothing executed on core 28
Nothing executed on core 29
Nothing executed on core 30
Nothing executed on core 31
Nothing executed on core 32
Nothing executed on core 33
Nothing executed on core 34
Nothing executed on core 35
Nothing executed on core 36
Nothing executed on core 37
Nothing executed on core 38
Nothing executed on core 39
Nothing executed on core 40
Nothing executed on core 41
Nothing executed on core 42
Nothing executed on core 43
Nothing executed on core 44
Nothing executed on core 45
Nothing executed on core 46
Nothing executed on core 47
Nothing executed on core 48
Nothing executed on core 49
Nothing executed on core 50
Nothing executed on core 51
Nothing executed on core 52
Nothing executed on core 53
Nothing executed on core 54
Nothing executed on core 55
Nothing executed on core 56
Nothing executed on core 57
Nothing executed on core 58
Nothing executed on core 59
Nothing executed on core 60
Nothing executed on core 61
Nothing executed on core 62
Nothing executed on core 63
Nothing executed on core 64
Nothing executed on core 65
Nothing executed on core 66
Nothing executed on core 67
Nothing executed on core 68
Nothing executed on core 69
Nothing executed on core 70
Nothing executed on core 71


[Memory System Statistics]

[Per core statistics]

core		=	0
Memory Requests	=	76252
Loads		=	56692
Stores		=	19560
LSQ forwardings	=	3985


iTLB[0] Hits	=	118136
iTLB[0] Misses	=	281
iTLB[0] Accesses	=	118417
iTLB[0] Hit-Rate	=	0.9976
iTLB[0] Miss-Rate	=	0.0024

dTLB[0] Hits	=	75151
dTLB[0] Misses	=	1101
dTLB[0] Accesses	=	76252
dTLB[0] Hit-Rate	=	0.9856
dTLB[0] Miss-Rate	=	0.0144

I1[0] Hits	=	115214
I1[0] Misses	=	3198
I1[0] Accesses	=	118412
I1[0] Hit-Rate	=	0.9729926
I1[0] Miss-Rate	=	0.027007397
I1[0] AvgNumEventsInMSHR	=	1.1934
I1[0] AvgNumEventsInMSHREntry	=	3.1594


L1[0] Hits	=	55227
L1[0] Misses	=	14365
L1[0] Accesses	=	69592
L1[0] Hit-Rate	=	0.7935826
L1[0] Miss-Rate	=	0.20641741
L1[0] AvgNumEventsInMSHR	=	4.4945
L1[0] AvgNumEventsInMSHREntry	=	3.7432

core		=	1
Memory Requests	=	26748
Loads		=	16851
Stores		=	9897
LSQ forwardings	=	2922


iTLB[1] Hits	=	41690
iTLB[1] Misses	=	272
iTLB[1] Accesses	=	41962
iTLB[1] Hit-Rate	=	0.9935
iTLB[1] Miss-Rate	=	0.0065

dTLB[1] Hits	=	26272
dTLB[1] Misses	=	476
dTLB[1] Accesses	=	26748
dTLB[1] Hit-Rate	=	0.9822
dTLB[1] Miss-Rate	=	0.0178

I1[1] Hits	=	39717
I1[1] Misses	=	2245
I1[1] Accesses	=	41962
I1[1] Hit-Rate	=	0.9464992
I1[1] Miss-Rate	=	0.053500786
I1[1] AvgNumEventsInMSHR	=	0.4380
I1[1] AvgNumEventsInMSHREntry	=	3.0380


L1[1] Hits	=	17317
L1[1] Misses	=	3564
L1[1] Accesses	=	20881
L1[1] Hit-Rate	=	0.8293185
L1[1] Miss-Rate	=	0.17068148
L1[1] AvgNumEventsInMSHR	=	0.6770
L1[1] AvgNumEventsInMSHREntry	=	1.7176

core		=	2
Memory Requests	=	19281
Loads		=	11881
Stores		=	7400
LSQ forwardings	=	1474


iTLB[2] Hits	=	30582
iTLB[2] Misses	=	244
iTLB[2] Accesses	=	30826
iTLB[2] Hit-Rate	=	0.9921
iTLB[2] Miss-Rate	=	0.0079

dTLB[2] Hits	=	19035
dTLB[2] Misses	=	246
dTLB[2] Accesses	=	19281
dTLB[2] Hit-Rate	=	0.9872
dTLB[2] Miss-Rate	=	0.0128

I1[2] Hits	=	29659
I1[2] Misses	=	1167
I1[2] Accesses	=	30826
I1[2] Hit-Rate	=	0.96214235
I1[2] Miss-Rate	=	0.03785765
I1[2] AvgNumEventsInMSHR	=	0.3139
I1[2] AvgNumEventsInMSHREntry	=	3.1273


L1[2] Hits	=	12362
L1[2] Misses	=	3466
L1[2] Accesses	=	15828
L1[2] Hit-Rate	=	0.781021
L1[2] Miss-Rate	=	0.21897903
L1[2] AvgNumEventsInMSHR	=	1.0237
L1[2] AvgNumEventsInMSHREntry	=	2.3278

core		=	3
Memory Requests	=	19562
Loads		=	12094
Stores		=	7468
LSQ forwardings	=	1560


iTLB[3] Hits	=	31026
iTLB[3] Misses	=	199
iTLB[3] Accesses	=	31225
iTLB[3] Hit-Rate	=	0.9936
iTLB[3] Miss-Rate	=	0.0064

dTLB[3] Hits	=	19302
dTLB[3] Misses	=	260
dTLB[3] Accesses	=	19562
dTLB[3] Hit-Rate	=	0.9867
dTLB[3] Miss-Rate	=	0.0133

I1[3] Hits	=	30097
I1[3] Misses	=	1128
I1[3] Accesses	=	31225
I1[3] Hit-Rate	=	0.9638751
I1[3] Miss-Rate	=	0.0361249
I1[3] AvgNumEventsInMSHR	=	0.3449
I1[3] AvgNumEventsInMSHREntry	=	2.9531


L1[3] Hits	=	12366
L1[3] Misses	=	3679
L1[3] Accesses	=	16045
L1[3] Hit-Rate	=	0.77070737
L1[3] Miss-Rate	=	0.22929262
L1[3] AvgNumEventsInMSHR	=	1.1204
L1[3] AvgNumEventsInMSHREntry	=	2.3798

core		=	4
Memory Requests	=	18939
Loads		=	11651
Stores		=	7288
LSQ forwardings	=	1426


iTLB[4] Hits	=	30213
iTLB[4] Misses	=	195
iTLB[4] Accesses	=	30408
iTLB[4] Hit-Rate	=	0.9936
iTLB[4] Miss-Rate	=	0.0064

dTLB[4] Hits	=	18748
dTLB[4] Misses	=	191
dTLB[4] Accesses	=	18939
dTLB[4] Hit-Rate	=	0.9899
dTLB[4] Miss-Rate	=	0.0101

I1[4] Hits	=	29259
I1[4] Misses	=	1149
I1[4] Accesses	=	30408
I1[4] Hit-Rate	=	0.9622139
I1[4] Miss-Rate	=	0.037786108
I1[4] AvgNumEventsInMSHR	=	0.4763
I1[4] AvgNumEventsInMSHREntry	=	3.3038


L1[4] Hits	=	11983
L1[4] Misses	=	3617
L1[4] Accesses	=	15600
L1[4] Hit-Rate	=	0.76814103
L1[4] Miss-Rate	=	0.23185897
L1[4] AvgNumEventsInMSHR	=	1.2518
L1[4] AvgNumEventsInMSHREntry	=	2.4945

core		=	5
Memory Requests	=	18880
Loads		=	11615
Stores		=	7265
LSQ forwardings	=	1453


iTLB[5] Hits	=	30099
iTLB[5] Misses	=	197
iTLB[5] Accesses	=	30296
iTLB[5] Hit-Rate	=	0.9935
iTLB[5] Miss-Rate	=	0.0065

dTLB[5] Hits	=	18675
dTLB[5] Misses	=	205
dTLB[5] Accesses	=	18880
dTLB[5] Hit-Rate	=	0.9891
dTLB[5] Miss-Rate	=	0.0109

I1[5] Hits	=	29165
I1[5] Misses	=	1131
I1[5] Accesses	=	30296
I1[5] Hit-Rate	=	0.96266836
I1[5] Miss-Rate	=	0.03733166
I1[5] AvgNumEventsInMSHR	=	0.4252
I1[5] AvgNumEventsInMSHREntry	=	3.1918


L1[5] Hits	=	11894
L1[5] Misses	=	3625
L1[5] Accesses	=	15519
L1[5] Hit-Rate	=	0.76641536
L1[5] Miss-Rate	=	0.23358464
L1[5] AvgNumEventsInMSHR	=	1.3066
L1[5] AvgNumEventsInMSHREntry	=	2.4521

core		=	6
Memory Requests	=	20520
Loads		=	12763
Stores		=	7757
LSQ forwardings	=	1529


iTLB[6] Hits	=	32502
iTLB[6] Misses	=	205
iTLB[6] Accesses	=	32707
iTLB[6] Hit-Rate	=	0.9937
iTLB[6] Miss-Rate	=	0.0063

dTLB[6] Hits	=	20289
dTLB[6] Misses	=	231
dTLB[6] Accesses	=	20520
dTLB[6] Hit-Rate	=	0.9887
dTLB[6] Miss-Rate	=	0.0113

I1[6] Hits	=	31531
I1[6] Misses	=	1176
I1[6] Accesses	=	32707
I1[6] Hit-Rate	=	0.9640444
I1[6] Miss-Rate	=	0.035955604
I1[6] AvgNumEventsInMSHR	=	0.4453
I1[6] AvgNumEventsInMSHREntry	=	2.8372


L1[6] Hits	=	13352
L1[6] Misses	=	3778
L1[6] Accesses	=	17130
L1[6] Hit-Rate	=	0.77945125
L1[6] Miss-Rate	=	0.22054875
L1[6] AvgNumEventsInMSHR	=	1.3321
L1[6] AvgNumEventsInMSHREntry	=	2.5979

core		=	7
Memory Requests	=	19978
Loads		=	12396
Stores		=	7582
LSQ forwardings	=	1522


iTLB[7] Hits	=	31599
iTLB[7] Misses	=	214
iTLB[7] Accesses	=	31813
iTLB[7] Hit-Rate	=	0.9933
iTLB[7] Miss-Rate	=	0.0067

dTLB[7] Hits	=	19725
dTLB[7] Misses	=	253
dTLB[7] Accesses	=	19978
dTLB[7] Hit-Rate	=	0.9873
dTLB[7] Miss-Rate	=	0.0127

I1[7] Hits	=	30692
I1[7] Misses	=	1121
I1[7] Accesses	=	31813
I1[7] Hit-Rate	=	0.9647628
I1[7] Miss-Rate	=	0.035237167
I1[7] AvgNumEventsInMSHR	=	0.3047
I1[7] AvgNumEventsInMSHREntry	=	2.6935


L1[7] Hits	=	13468
L1[7] Misses	=	3101
L1[7] Accesses	=	16569
L1[7] Hit-Rate	=	0.81284326
L1[7] Miss-Rate	=	0.18715674
L1[7] AvgNumEventsInMSHR	=	1.1204
L1[7] AvgNumEventsInMSHREntry	=	2.5907

core		=	8
Memory Requests	=	18652
Loads		=	11459
Stores		=	7193
LSQ forwardings	=	1407


iTLB[8] Hits	=	29893
iTLB[8] Misses	=	194
iTLB[8] Accesses	=	30087
iTLB[8] Hit-Rate	=	0.9936
iTLB[8] Miss-Rate	=	0.0064

dTLB[8] Hits	=	18439
dTLB[8] Misses	=	213
dTLB[8] Accesses	=	18652
dTLB[8] Hit-Rate	=	0.9886
dTLB[8] Miss-Rate	=	0.0114

I1[8] Hits	=	28935
I1[8] Misses	=	1152
I1[8] Accesses	=	30087
I1[8] Hit-Rate	=	0.96171105
I1[8] Miss-Rate	=	0.038288962
I1[8] AvgNumEventsInMSHR	=	0.3814
I1[8] AvgNumEventsInMSHREntry	=	2.9437


L1[8] Hits	=	11828
L1[8] Misses	=	3561
L1[8] Accesses	=	15389
L1[8] Hit-Rate	=	0.76860094
L1[8] Miss-Rate	=	0.23139904
L1[8] AvgNumEventsInMSHR	=	1.1040
L1[8] AvgNumEventsInMSHREntry	=	2.3819

core		=	9
Memory Requests	=	18902
Loads		=	11646
Stores		=	7256
LSQ forwardings	=	1431


iTLB[9] Hits	=	30155
iTLB[9] Misses	=	199
iTLB[9] Accesses	=	30354
iTLB[9] Hit-Rate	=	0.9934
iTLB[9] Miss-Rate	=	0.0066

dTLB[9] Hits	=	18679
dTLB[9] Misses	=	223
dTLB[9] Accesses	=	18902
dTLB[9] Hit-Rate	=	0.9882
dTLB[9] Miss-Rate	=	0.0118

I1[9] Hits	=	29233
I1[9] Misses	=	1121
I1[9] Accesses	=	30354
I1[9] Hit-Rate	=	0.96306914
I1[9] Miss-Rate	=	0.03693088
I1[9] AvgNumEventsInMSHR	=	0.3394
I1[9] AvgNumEventsInMSHREntry	=	3.0000


L1[9] Hits	=	12498
L1[9] Misses	=	3077
L1[9] Accesses	=	15575
L1[9] Hit-Rate	=	0.8024398
L1[9] Miss-Rate	=	0.19756019
L1[9] AvgNumEventsInMSHR	=	0.9872
L1[9] AvgNumEventsInMSHREntry	=	2.4369

core		=	10
Memory Requests	=	18078
Loads		=	11029
Stores		=	7049
LSQ forwardings	=	1367


iTLB[10] Hits	=	28969
iTLB[10] Misses	=	194
iTLB[10] Accesses	=	29163
iTLB[10] Hit-Rate	=	0.9933
iTLB[10] Miss-Rate	=	0.0067

dTLB[10] Hits	=	17923
dTLB[10] Misses	=	155
dTLB[10] Accesses	=	18078
dTLB[10] Hit-Rate	=	0.9914
dTLB[10] Miss-Rate	=	0.0086

I1[10] Hits	=	28038
I1[10] Misses	=	1125
I1[10] Accesses	=	29163
I1[10] Hit-Rate	=	0.9614237
I1[10] Miss-Rate	=	0.03857628
I1[10] AvgNumEventsInMSHR	=	0.4325
I1[10] AvgNumEventsInMSHREntry	=	2.8214


L1[10] Hits	=	11360
L1[10] Misses	=	3497
L1[10] Accesses	=	14857
L1[10] Hit-Rate	=	0.76462275
L1[10] Miss-Rate	=	0.23537727
L1[10] AvgNumEventsInMSHR	=	1.1679
L1[10] AvgNumEventsInMSHREntry	=	2.2939

Nothing executed on core 11
Nothing executed on core 12
Nothing executed on core 13
Nothing executed on core 14
Nothing executed on core 15
Nothing executed on core 16
Nothing executed on core 17
Nothing executed on core 18
Nothing executed on core 19
Nothing executed on core 20
Nothing executed on core 21
Nothing executed on core 22
Nothing executed on core 23
Nothing executed on core 24
Nothing executed on core 25
Nothing executed on core 26
Nothing executed on core 27
Nothing executed on core 28
Nothing executed on core 29
Nothing executed on core 30
Nothing executed on core 31
Nothing executed on core 32
Nothing executed on core 33
Nothing executed on core 34
Nothing executed on core 35
Nothing executed on core 36
Nothing executed on core 37
Nothing executed on core 38
Nothing executed on core 39
Nothing executed on core 40
Nothing executed on core 41
Nothing executed on core 42
Nothing executed on core 43
Nothing executed on core 44
Nothing executed on core 45
Nothing executed on core 46
Nothing executed on core 47
Nothing executed on core 48
Nothing executed on core 49
Nothing executed on core 50
Nothing executed on core 51
Nothing executed on core 52
Nothing executed on core 53
Nothing executed on core 54
Nothing executed on core 55
Nothing executed on core 56
Nothing executed on core 57
Nothing executed on core 58
Nothing executed on core 59
Nothing executed on core 60
Nothing executed on core 61
Nothing executed on core 62
Nothing executed on core 63
Nothing executed on core 64
Nothing executed on core 65
Nothing executed on core 66
Nothing executed on core 67
Nothing executed on core 68
Nothing executed on core 69
Nothing executed on core 70
Nothing executed on core 71


[Shared Caches]



L2[0] Hits	=	2720
L2[0] Misses	=	5012
L2[0] Accesses	=	7732
L2[0] Hit-Rate	=	0.3517848
L2[0] Miss-Rate	=	0.64821523
L2[0] AvgNumEventsInMSHR	=	1.8832
L2[0] AvgNumEventsInMSHREntry	=	1.0000


L2[1] Hits	=	1244
L2[1] Misses	=	2716
L2[1] Accesses	=	3960
L2[1] Hit-Rate	=	0.31414142
L2[1] Miss-Rate	=	0.6858586
L2[1] AvgNumEventsInMSHR	=	1.0401
L2[1] AvgNumEventsInMSHREntry	=	1.1515


L2[2] Hits	=	789
L2[2] Misses	=	3063
L2[2] Accesses	=	3852
L2[2] Hit-Rate	=	0.20482866
L2[2] Miss-Rate	=	0.7951713
L2[2] AvgNumEventsInMSHR	=	1.1971
L2[2] AvgNumEventsInMSHREntry	=	1.3388


L2[3] Hits	=	1125
L2[3] Misses	=	2875
L2[3] Accesses	=	4000
L2[3] Hit-Rate	=	0.28125
L2[3] Miss-Rate	=	0.71875
L2[3] AvgNumEventsInMSHR	=	1.1296
L2[3] AvgNumEventsInMSHREntry	=	1.2185


L2[4] Hits	=	1053
L2[4] Misses	=	2817
L2[4] Accesses	=	3870
L2[4] Hit-Rate	=	0.27209303
L2[4] Miss-Rate	=	0.727907
L2[4] AvgNumEventsInMSHR	=	1.0365
L2[4] AvgNumEventsInMSHREntry	=	1.2294


L2[5] Hits	=	341
L2[5] Misses	=	1525
L2[5] Accesses	=	1866
L2[5] Hit-Rate	=	0.18274383
L2[5] Miss-Rate	=	0.81725615
L2[5] AvgNumEventsInMSHR	=	0.6259
L2[5] AvgNumEventsInMSHREntry	=	1.0000


L2[6] Hits	=	0
L2[6] Misses	=	0
L2[6] Accesses	=	0
L2[6] Hit-Rate	=	NaN
L2[6] Miss-Rate	=	NaN
L2[6] AvgNumEventsInMSHR	=	0.0000
L2[6] AvgNumEventsInMSHREntry	=	NaN


L2[7] Hits	=	0
L2[7] Misses	=	0
L2[7] Accesses	=	0
L2[7] Hit-Rate	=	NaN
L2[7] Miss-Rate	=	NaN
L2[7] AvgNumEventsInMSHR	=	0.0000
L2[7] AvgNumEventsInMSHREntry	=	NaN


L2[8] Hits	=	0
L2[8] Misses	=	0
L2[8] Accesses	=	0
L2[8] Hit-Rate	=	NaN
L2[8] Miss-Rate	=	NaN
L2[8] AvgNumEventsInMSHR	=	0.0000
L2[8] AvgNumEventsInMSHREntry	=	NaN


L2[9] Hits	=	0
L2[9] Misses	=	0
L2[9] Accesses	=	0
L2[9] Hit-Rate	=	NaN
L2[9] Miss-Rate	=	NaN
L2[9] AvgNumEventsInMSHR	=	0.0000
L2[9] AvgNumEventsInMSHREntry	=	NaN


L2[10] Hits	=	0
L2[10] Misses	=	0
L2[10] Accesses	=	0
L2[10] Hit-Rate	=	NaN
L2[10] Miss-Rate	=	NaN
L2[10] AvgNumEventsInMSHR	=	0.0000
L2[10] AvgNumEventsInMSHREntry	=	NaN


L2[11] Hits	=	0
L2[11] Misses	=	0
L2[11] Accesses	=	0
L2[11] Hit-Rate	=	NaN
L2[11] Miss-Rate	=	NaN
L2[11] AvgNumEventsInMSHR	=	0.0000
L2[11] AvgNumEventsInMSHREntry	=	NaN


L2[12] Hits	=	0
L2[12] Misses	=	0
L2[12] Accesses	=	0
L2[12] Hit-Rate	=	NaN
L2[12] Miss-Rate	=	NaN
L2[12] AvgNumEventsInMSHR	=	0.0000
L2[12] AvgNumEventsInMSHREntry	=	NaN


L2[13] Hits	=	0
L2[13] Misses	=	0
L2[13] Accesses	=	0
L2[13] Hit-Rate	=	NaN
L2[13] Miss-Rate	=	NaN
L2[13] AvgNumEventsInMSHR	=	0.0000
L2[13] AvgNumEventsInMSHREntry	=	NaN


L2[14] Hits	=	0
L2[14] Misses	=	0
L2[14] Accesses	=	0
L2[14] Hit-Rate	=	NaN
L2[14] Miss-Rate	=	NaN
L2[14] AvgNumEventsInMSHR	=	0.0000
L2[14] AvgNumEventsInMSHREntry	=	NaN


L2[15] Hits	=	0
L2[15] Misses	=	0
L2[15] Accesses	=	0
L2[15] Hit-Rate	=	NaN
L2[15] Miss-Rate	=	NaN
L2[15] AvgNumEventsInMSHR	=	0.0000
L2[15] AvgNumEventsInMSHREntry	=	NaN


L2[16] Hits	=	0
L2[16] Misses	=	0
L2[16] Accesses	=	0
L2[16] Hit-Rate	=	NaN
L2[16] Miss-Rate	=	NaN
L2[16] AvgNumEventsInMSHR	=	0.0000
L2[16] AvgNumEventsInMSHREntry	=	NaN


L2[17] Hits	=	0
L2[17] Misses	=	0
L2[17] Accesses	=	0
L2[17] Hit-Rate	=	NaN
L2[17] Miss-Rate	=	NaN
L2[17] AvgNumEventsInMSHR	=	0.0000
L2[17] AvgNumEventsInMSHREntry	=	NaN


L2[18] Hits	=	0
L2[18] Misses	=	0
L2[18] Accesses	=	0
L2[18] Hit-Rate	=	NaN
L2[18] Miss-Rate	=	NaN
L2[18] AvgNumEventsInMSHR	=	0.0000
L2[18] AvgNumEventsInMSHREntry	=	NaN


L2[19] Hits	=	0
L2[19] Misses	=	0
L2[19] Accesses	=	0
L2[19] Hit-Rate	=	NaN
L2[19] Miss-Rate	=	NaN
L2[19] AvgNumEventsInMSHR	=	0.0000
L2[19] AvgNumEventsInMSHREntry	=	NaN


L2[20] Hits	=	0
L2[20] Misses	=	0
L2[20] Accesses	=	0
L2[20] Hit-Rate	=	NaN
L2[20] Miss-Rate	=	NaN
L2[20] AvgNumEventsInMSHR	=	0.0000
L2[20] AvgNumEventsInMSHREntry	=	NaN


L2[21] Hits	=	0
L2[21] Misses	=	0
L2[21] Accesses	=	0
L2[21] Hit-Rate	=	NaN
L2[21] Miss-Rate	=	NaN
L2[21] AvgNumEventsInMSHR	=	0.0000
L2[21] AvgNumEventsInMSHREntry	=	NaN


L2[22] Hits	=	0
L2[22] Misses	=	0
L2[22] Accesses	=	0
L2[22] Hit-Rate	=	NaN
L2[22] Miss-Rate	=	NaN
L2[22] AvgNumEventsInMSHR	=	0.0000
L2[22] AvgNumEventsInMSHREntry	=	NaN


L2[23] Hits	=	0
L2[23] Misses	=	0
L2[23] Accesses	=	0
L2[23] Hit-Rate	=	NaN
L2[23] Miss-Rate	=	NaN
L2[23] AvgNumEventsInMSHR	=	0.0000
L2[23] AvgNumEventsInMSHREntry	=	NaN


L2[24] Hits	=	0
L2[24] Misses	=	0
L2[24] Accesses	=	0
L2[24] Hit-Rate	=	NaN
L2[24] Miss-Rate	=	NaN
L2[24] AvgNumEventsInMSHR	=	0.0000
L2[24] AvgNumEventsInMSHREntry	=	NaN


L2[25] Hits	=	0
L2[25] Misses	=	0
L2[25] Accesses	=	0
L2[25] Hit-Rate	=	NaN
L2[25] Miss-Rate	=	NaN
L2[25] AvgNumEventsInMSHR	=	0.0000
L2[25] AvgNumEventsInMSHREntry	=	NaN


L2[26] Hits	=	0
L2[26] Misses	=	0
L2[26] Accesses	=	0
L2[26] Hit-Rate	=	NaN
L2[26] Miss-Rate	=	NaN
L2[26] AvgNumEventsInMSHR	=	0.0000
L2[26] AvgNumEventsInMSHREntry	=	NaN


L2[27] Hits	=	0
L2[27] Misses	=	0
L2[27] Accesses	=	0
L2[27] Hit-Rate	=	NaN
L2[27] Miss-Rate	=	NaN
L2[27] AvgNumEventsInMSHR	=	0.0000
L2[27] AvgNumEventsInMSHREntry	=	NaN


L2[28] Hits	=	0
L2[28] Misses	=	0
L2[28] Accesses	=	0
L2[28] Hit-Rate	=	NaN
L2[28] Miss-Rate	=	NaN
L2[28] AvgNumEventsInMSHR	=	0.0000
L2[28] AvgNumEventsInMSHREntry	=	NaN


L2[29] Hits	=	0
L2[29] Misses	=	0
L2[29] Accesses	=	0
L2[29] Hit-Rate	=	NaN
L2[29] Miss-Rate	=	NaN
L2[29] AvgNumEventsInMSHR	=	0.0000
L2[29] AvgNumEventsInMSHREntry	=	NaN


L2[30] Hits	=	0
L2[30] Misses	=	0
L2[30] Accesses	=	0
L2[30] Hit-Rate	=	NaN
L2[30] Miss-Rate	=	NaN
L2[30] AvgNumEventsInMSHR	=	0.0000
L2[30] AvgNumEventsInMSHREntry	=	NaN


L2[31] Hits	=	0
L2[31] Misses	=	0
L2[31] Accesses	=	0
L2[31] Hit-Rate	=	NaN
L2[31] Miss-Rate	=	NaN
L2[31] AvgNumEventsInMSHR	=	0.0000
L2[31] AvgNumEventsInMSHREntry	=	NaN


L2[32] Hits	=	0
L2[32] Misses	=	0
L2[32] Accesses	=	0
L2[32] Hit-Rate	=	NaN
L2[32] Miss-Rate	=	NaN
L2[32] AvgNumEventsInMSHR	=	0.0000
L2[32] AvgNumEventsInMSHREntry	=	NaN


L2[33] Hits	=	0
L2[33] Misses	=	0
L2[33] Accesses	=	0
L2[33] Hit-Rate	=	NaN
L2[33] Miss-Rate	=	NaN
L2[33] AvgNumEventsInMSHR	=	0.0000
L2[33] AvgNumEventsInMSHREntry	=	NaN


L2[34] Hits	=	0
L2[34] Misses	=	0
L2[34] Accesses	=	0
L2[34] Hit-Rate	=	NaN
L2[34] Miss-Rate	=	NaN
L2[34] AvgNumEventsInMSHR	=	0.0000
L2[34] AvgNumEventsInMSHREntry	=	NaN


L2[35] Hits	=	0
L2[35] Misses	=	0
L2[35] Accesses	=	0
L2[35] Hit-Rate	=	NaN
L2[35] Miss-Rate	=	NaN
L2[35] AvgNumEventsInMSHR	=	0.0000
L2[35] AvgNumEventsInMSHREntry	=	NaN


[Consolidated Stats For Caches]



L2 Hits	=	7272
L2 Misses	=	18008
L2 Accesses	=	25280
L2 Hit-Rate	=	0.2876582
L2 Miss-Rate	=	0.7123418
L2 AvgNumEventsInMSHR	=	1.1521
L2 AvgNumEventsInMSHREntry	=	1.1564


L1 Hits	=	183655
L1 Misses	=	49330
L1 Accesses	=	232985
L1 Hit-Rate	=	0.78826964
L1 Miss-Rate	=	0.21173038
L1 AvgNumEventsInMSHR	=	1.4169
L1 AvgNumEventsInMSHREntry	=	2.4924


I1 Hits	=	421540
I1 Misses	=	15713
I1 Accesses	=	437253
I1 Hit-Rate	=	0.9640643
I1 Miss-Rate	=	0.03593572
I1 AvgNumEventsInMSHR	=	0.4632
I1 AvgNumEventsInMSHREntry	=	3.0063


NOC Topology		=	MESH
NOC Routing Algorithm	=	SIMPLE
Component		Leakage		Dynamic		Total		NumAcc
router[0][1]	102912.9068	901.5864	103814.4932	426
router[0][2]	102912.9068	1473.0144	104385.9212	696
router[0][3]	102912.9068	1005.2900	103918.1968	475
router[0][4]	102912.9068	1005.2900	103918.1968	475
router[0][5]	102912.9068	1305.8188	104218.7256	617
router[0][6]	102912.9068	804.2320	103717.1388	380
router[1][1]	102912.9068	17449.7180	120362.6248	8245
router[1][2]	102912.9068	7906.8704	110819.7772	3736
router[1][3]	102912.9068	2926.9812	105839.8880	1383
router[1][4]	102912.9068	2926.9812	105839.8880	1383
router[1][5]	102912.9068	6855.0196	109767.9264	3239
router[1][6]	102912.9068	8755.5468	111668.4536	4137
router[2][1]	102912.9068	34454.9920	137367.8988	16280
router[2][2]	102912.9068	8632.7956	111545.7024	4079
router[2][3]	102912.9068	660.3168	103573.2236	312
router[2][4]	102912.9068	660.3168	103573.2236	312
router[2][5]	102912.9068	5346.0264	108258.9332	2526
router[2][6]	102912.9068	11741.7872	114654.6940	5548
router[3][1]	102912.9068	38093.0836	141005.9904	17999
router[3][2]	102912.9068	7936.5000	110849.4068	3750
router[3][5]	102912.9068	4848.6724	107761.5792	2291
router[3][6]	102912.9068	11574.5916	114487.4984	5469
router[4][1]	102912.9068	23743.8916	126656.7984	11219
router[4][2]	102912.9068	9532.2656	112445.1724	4504
router[4][3]	102912.9068	1595.7656	104508.6724	754
router[4][4]	102912.9068	1595.7656	104508.6724	754
router[4][5]	102912.9068	5646.5552	108559.4620	2668
router[4][6]	102912.9068	8211.6320	111124.5388	3880
router[5][1]	102912.9068	1028.5704	103941.4772	486
router[5][2]	102912.9068	1164.0200	104076.9268	550
router[5][5]	102912.9068	884.6552	103797.5620	418
router[5][6]	102912.9068	884.6552	103797.5620	418
router[6][1]	102912.9068	1028.5704	103941.4772	486
router[6][2]	102912.9068	1164.0200	104076.9268	550
router[6][5]	102912.9068	884.6552	103797.5620	418
router[6][6]	102912.9068	884.6552	103797.5620	418
router[7][1]	102912.9068	1028.5704	103941.4772	486
router[7][2]	102912.9068	1164.0200	104076.9268	550
router[7][5]	102912.9068	884.6552	103797.5620	418
router[7][6]	102912.9068	884.6552	103797.5620	418
router[8][1]	102912.9068	893.1208	103806.0276	422
router[8][2]	102912.9068	1453.9668	104366.8736	687
router[8][3]	102912.9068	986.2424	103899.1492	466
router[8][4]	102912.9068	986.2424	103899.1492	466
router[8][5]	102912.9068	1280.4220	104193.3288	605
router[8][6]	102912.9068	787.3008	103700.2076	372



[Simulator Time]
Time Taken		=	0 : 4 minutes
Instructions per Second	=	91.5781 KIPS		in terms of micro-ops
Instructions per Second	=	89.3498 KIPS		in terms of CISC instructions



[ComponentName LeakageEnergy DynamicEnergy TotalEnergy NumDynamicAccesses] : 


core[0].iCache	59872.6128	40535.3310	100407.9438	119347
core[0].iTLB	2995.1384	8062.9806	11058.1190	118698
core[0].dCache	59872.6128	24876.7860	84749.3988	73244
core[0].dTLB	2995.1384	5254.4755	8249.6140	77353
core[0].pipeline.bPred	9759.4552	9024.1372	18783.5924	93806
core[0].pipeline.decode	32787.3832	4284.5478	37071.9310	123474
core[0].pipeline.rename.Int.RAT	2467.2780	1153.1100	3620.3880	76874
core[0].pipeline.rename.Int.FreeList	877.2544	967.2490	1844.5034	113794
core[0].pipeline.rename.Int	3344.5324	2120.3590	5464.8914	0
core[0].pipeline.rename.Float.RAT	932.0828	0.0000	932.0828	0
core[0].pipeline.rename.Float.FreeList	1644.8520	0.0000	1644.8520	0
core[0].pipeline.rename.Float	2576.9348	0.0000	2576.9348	0
core[0].pipeline.rename	5921.4672	2120.3590	8041.8262	0
core[0].pipeline.LSQ	17435.4312	13153.4700	30588.9012	76252
core[0].pipeline.intRegFile	5921.4672	7651.7012	13573.1684	133771
core[0].pipeline.floatRegFile	4112.1300	0.0000	4112.1300	0
core[0].pipeline.InstrWindow	2522.1064	3508.4792	6030.5856	247076
core[0].pipeline.ROB	3180.0472	10666.1136	13846.1608	350859
core[0].pipeline.FuncUnit.intALU	29716.9928	78.4937	29795.4865	241
core[0].pipeline.FuncUnit.floatALU	35857.7736	0.0000	35857.7736	0
core[0].pipeline.FuncUnit.complexALU	14858.4964	80272.0220	95130.5184	123230
core[0].pipeline.resultsBroadcastBus	13103.9876	33842.3356	46946.3232	56897
core[0].pipeline.total	175176.7380	164601.6593	339778.3973	0
core[0].total	300912.2404	243331.2325	544243.4729	0


core[1].iCache	59872.6128	14485.7589	74358.3717	42650
core[1].iTLB	2995.1384	2868.8935	5864.0319	42234
core[1].dCache	59872.6128	7549.9164	67422.5292	22229
core[1].dTLB	2995.1384	1849.2863	4844.4247	27224
core[1].pipeline.bPred	9759.4552	1907.8384	11667.2936	19832
core[1].pipeline.decode	32787.3832	1516.7717	34304.1549	43711
core[1].pipeline.rename.Int.RAT	2467.2780	567.5850	3034.8630	37839
core[1].pipeline.rename.Int.FreeList	877.2544	235.9770	1113.2314	27762
core[1].pipeline.rename.Int	3344.5324	803.5620	4148.0944	0
core[1].pipeline.rename.Float.RAT	932.0828	299.0130	1231.0958	23001
core[1].pipeline.rename.Float.FreeList	1644.8520	81.0090	1725.8610	18002
core[1].pipeline.rename.Float	2576.9348	380.0220	2956.9568	0
core[1].pipeline.rename	5921.4672	1183.5840	7105.0512	0
core[1].pipeline.LSQ	17435.4312	4614.0300	22049.4612	26748
core[1].pipeline.intRegFile	5921.4672	2958.3840	8879.8512	51720
core[1].pipeline.floatRegFile	4112.1300	662.4414	4774.5714	32002
core[1].pipeline.InstrWindow	2522.1064	1430.8914	3952.9978	100767
core[1].pipeline.ROB	3180.0472	3685.5136	6865.5608	121234
core[1].pipeline.FuncUnit.intALU	29716.9928	661.1710	30378.1638	2030
core[1].pipeline.FuncUnit.floatALU	35857.7736	1609.8000	37467.5736	3000
core[1].pipeline.FuncUnit.complexALU	14858.4964	36922.0034	51780.4998	56681
core[1].pipeline.resultsBroadcastBus	13103.9876	13610.2136	26714.2012	22882
core[1].pipeline.total	175176.7380	70762.6425	245939.3805	0
core[1].total	300912.2404	97516.4976	398428.7380	0


core[2].iCache	59872.6128	10600.5867	70473.1995	31211
core[2].iTLB	2995.1384	2110.5394	5105.6778	31070
core[2].dCache	59872.6128	5822.1543	65694.7671	17142
core[2].dTLB	2995.1384	1326.4404	4321.5788	19527
core[2].pipeline.bPred	9759.4552	1078.0172	10837.4724	11206
core[2].pipeline.decode	32787.3832	1107.8669	33895.2501	31927
core[2].pipeline.rename.Int.RAT	2467.2780	455.4600	2922.7380	30364
core[2].pipeline.rename.Int.FreeList	877.2544	151.4530	1028.7074	17818
core[2].pipeline.rename.Int	3344.5324	606.9130	3951.4454	0
core[2].pipeline.rename.Float.RAT	932.0828	299.0130	1231.0958	23001
core[2].pipeline.rename.Float.FreeList	1644.8520	81.0090	1725.8610	18002
core[2].pipeline.rename.Float	2576.9348	380.0220	2956.9568	0
core[2].pipeline.rename	5921.4672	986.9350	6908.4022	0
core[2].pipeline.LSQ	17435.4312	3325.9725	20761.4037	19281
core[2].pipeline.intRegFile	5921.4672	2246.4156	8167.8828	39273
core[2].pipeline.floatRegFile	4112.1300	662.4414	4774.5714	32002
core[2].pipeline.InstrWindow	2522.1064	1088.4300	3610.5364	76650
core[2].pipeline.ROB	3180.0472	2686.7216	5866.7688	88379
core[2].pipeline.FuncUnit.intALU	29716.9928	660.5196	30377.5124	2028
core[2].pipeline.FuncUnit.floatALU	35857.7736	1609.8000	37467.5736	3000
core[2].pipeline.FuncUnit.complexALU	14858.4964	29247.2086	44105.7050	44899
core[2].pipeline.resultsBroadcastBus	13103.9876	10652.8680	23756.8556	17910
core[2].pipeline.total	175176.7380	55353.1964	230529.9344	0
core[2].total	300912.2404	75212.9171	376125.1576	0


core[3].iCache	59872.6128	10727.6130	70600.2258	31585
core[3].iTLB	2995.1384	2134.5861	5129.7245	31424
core[3].dCache	59872.6128	5883.2899	65755.9027	17322
core[3].dTLB	2995.1384	1346.4793	4341.6177	19822
core[3].pipeline.bPred	9759.4552	1102.8368	10862.2920	11464
core[3].pipeline.decode	32787.3832	1121.9551	33909.3383	32333
core[3].pipeline.rename.Int.RAT	2467.2780	459.5550	2926.8330	30637
core[3].pipeline.rename.Int.FreeList	877.2544	155.0400	1032.2944	18240
core[3].pipeline.rename.Int	3344.5324	614.5950	3959.1274	0
core[3].pipeline.rename.Float.RAT	932.0828	299.0130	1231.0958	23001
core[3].pipeline.rename.Float.FreeList	1644.8520	81.0090	1725.8610	18002
core[3].pipeline.rename.Float	2576.9348	380.0220	2956.9568	0
core[3].pipeline.rename	5921.4672	994.6170	6916.0842	0
core[3].pipeline.LSQ	17435.4312	3374.4450	20809.8762	19562
core[3].pipeline.intRegFile	5921.4672	2274.1004	8195.5676	39757
core[3].pipeline.floatRegFile	4112.1300	662.4414	4774.5714	32002
core[3].pipeline.InstrWindow	2522.1064	1098.6540	3620.7604	77370
core[3].pipeline.ROB	3180.0472	2721.6816	5901.7288	89529
core[3].pipeline.FuncUnit.intALU	29716.9928	659.8682	30376.8610	2026
core[3].pipeline.FuncUnit.floatALU	35857.7736	1609.8000	37467.5736	3000
core[3].pipeline.FuncUnit.complexALU	14858.4964	29512.9798	44371.4762	45307
core[3].pipeline.resultsBroadcastBus	13103.9876	10778.3708	23882.3584	18121
core[3].pipeline.total	175176.7380	55911.7501	231088.4881	0
core[3].total	300912.2404	76003.7185	376915.9589	0


core[4].iCache	59872.6128	10451.1439	70323.7567	30771
core[4].iTLB	2995.1384	2078.8168	5073.9552	30603
core[4].dCache	59872.6128	5728.0732	65600.6860	16865
core[4].dTLB	2995.1384	1299.4728	4294.6112	19130
core[4].pipeline.bPred	9759.4552	1057.0456	10816.5008	10988
core[4].pipeline.decode	32787.3832	1092.0784	33879.4616	31472
core[4].pipeline.rename.Int.RAT	2467.2780	450.2100	2917.4880	30014
core[4].pipeline.rename.Int.FreeList	877.2544	147.5090	1024.7634	17354
core[4].pipeline.rename.Int	3344.5324	597.7190	3942.2514	0
core[4].pipeline.rename.Float.RAT	932.0828	299.0130	1231.0958	23001
core[4].pipeline.rename.Float.FreeList	1644.8520	81.0090	1725.8610	18002
core[4].pipeline.rename.Float	2576.9348	380.0220	2956.9568	0
core[4].pipeline.rename	5921.4672	977.7410	6899.2082	0
core[4].pipeline.LSQ	17435.4312	3266.9775	20702.4087	18939
core[4].pipeline.intRegFile	5921.4672	2213.1252	8134.5924	38691
core[4].pipeline.floatRegFile	4112.1300	662.4414	4774.5714	32002
core[4].pipeline.InstrWindow	2522.1064	1074.3152	3596.4216	75656
core[4].pipeline.ROB	3180.0472	2648.6304	5828.6776	87126
core[4].pipeline.FuncUnit.intALU	29716.9928	659.8682	30376.8610	2026
core[4].pipeline.FuncUnit.floatALU	35857.7736	1609.8000	37467.5736	3000
core[4].pipeline.FuncUnit.complexALU	14858.4964	28952.1244	43810.6208	44446
core[4].pipeline.resultsBroadcastBus	13103.9876	10514.8744	23618.8620	17678
core[4].pipeline.total	175176.7380	54729.0217	229905.7597	0
core[4].total	300912.2404	74286.5284	375198.7688	0


core[5].iCache	59872.6128	10412.0850	70284.6978	30656
core[5].iTLB	2995.1384	2071.3446	5066.4831	30493
core[5].dCache	59872.6128	5698.5243	65571.1371	16778
core[5].dTLB	2995.1384	1296.4160	4291.5544	19085
core[5].pipeline.bPred	9759.4552	1045.3092	10804.7644	10866
core[5].pipeline.decode	32787.3832	1087.9144	33875.2976	31352
core[5].pipeline.rename.Int.RAT	2467.2780	449.3250	2916.6030	29955
core[5].pipeline.rename.Int.FreeList	877.2544	146.8970	1024.1514	17282
core[5].pipeline.rename.Int	3344.5324	596.2220	3940.7544	0
core[5].pipeline.rename.Float.RAT	932.0828	299.0130	1231.0958	23001
core[5].pipeline.rename.Float.FreeList	1644.8520	81.0090	1725.8610	18002
core[5].pipeline.rename.Float	2576.9348	380.0220	2956.9568	0
core[5].pipeline.rename	5921.4672	976.2440	6897.7112	0
core[5].pipeline.LSQ	17435.4312	3256.8000	20692.2312	18880
core[5].pipeline.intRegFile	5921.4672	2207.6912	8129.1584	38596
core[5].pipeline.floatRegFile	4112.1300	662.4414	4774.5714	32002
core[5].pipeline.InstrWindow	2522.1064	1070.8504	3592.9568	75412
core[5].pipeline.ROB	3180.0472	2638.3856	5818.4328	86789
core[5].pipeline.FuncUnit.intALU	29716.9928	659.8682	30376.8610	2026
core[5].pipeline.FuncUnit.floatALU	35857.7736	1609.8000	37467.5736	3000
core[5].pipeline.FuncUnit.complexALU	14858.4964	28873.9564	43732.4528	44326
core[5].pipeline.resultsBroadcastBus	13103.9876	10493.4616	23597.4492	17642
core[5].pipeline.total	175176.7380	54582.7224	229759.4604	0
core[5].total	300912.2404	74061.0924	374973.3328	0


core[6].iCache	59872.6128	11234.0202	71106.6330	33076
core[6].iTLB	2995.1384	2235.6638	5230.8022	32912
core[6].dCache	59872.6128	6274.8979	66147.5107	18475
core[6].dTLB	2995.1384	1409.5849	4404.7233	20751
core[6].pipeline.bPred	9759.4552	1212.5048	10971.9600	12604
core[6].pipeline.decode	32787.3832	1174.9767	33962.3599	33861
core[6].pipeline.rename.Int.RAT	2467.2780	473.9250	2941.2030	31595
core[6].pipeline.rename.Int.FreeList	877.2544	166.4130	1043.6674	19578
core[6].pipeline.rename.Int	3344.5324	640.3380	3984.8704	0
core[6].pipeline.rename.Float.RAT	932.0828	299.0130	1231.0958	23001
core[6].pipeline.rename.Float.FreeList	1644.8520	81.0090	1725.8610	18002
core[6].pipeline.rename.Float	2576.9348	380.0220	2956.9568	0
core[6].pipeline.rename	5921.4672	1020.3600	6941.8272	0
core[6].pipeline.LSQ	17435.4312	3539.7000	20975.1312	20520
core[6].pipeline.intRegFile	5921.4672	2367.1648	8288.6320	41384
core[6].pipeline.floatRegFile	4112.1300	662.4414	4774.5714	32002
core[6].pipeline.InstrWindow	2522.1064	1143.1426	3665.2490	80503
core[6].pipeline.ROB	3180.0472	2852.2496	6032.2968	93824
core[6].pipeline.FuncUnit.intALU	29716.9928	659.8682	30376.8610	2026
core[6].pipeline.FuncUnit.floatALU	35857.7736	1609.8000	37467.5736	3000
core[6].pipeline.FuncUnit.complexALU	14858.4964	30508.3190	45366.8154	46835
core[6].pipeline.resultsBroadcastBus	13103.9876	11176.2920	24280.2796	18790
core[6].pipeline.total	175176.7380	57926.8191	233103.5571	0
core[6].total	300912.2404	79080.9859	379993.2263	0


core[7].iCache	59872.6128	10928.0022	70800.6150	32175
core[7].iTLB	2995.1384	2175.5470	5170.6854	32027
core[7].dCache	59872.6128	6063.6402	65936.2530	17853
core[7].dTLB	2995.1384	1374.2621	4369.4005	20231
core[7].pipeline.bPred	9759.4552	1141.5092	10900.9644	11866
core[7].pipeline.decode	32787.3832	1143.3650	33930.7482	32950
core[7].pipeline.rename.Int.RAT	2467.2780	465.7950	2933.0730	31053
core[7].pipeline.rename.Int.FreeList	877.2544	160.1740	1037.4284	18844
core[7].pipeline.rename.Int	3344.5324	625.9690	3970.5014	0
core[7].pipeline.rename.Float.RAT	932.0828	299.0130	1231.0958	23001
core[7].pipeline.rename.Float.FreeList	1644.8520	81.0090	1725.8610	18002
core[7].pipeline.rename.Float	2576.9348	380.0220	2956.9568	0
core[7].pipeline.rename	5921.4672	1005.9910	6927.4582	0
core[7].pipeline.LSQ	17435.4312	3446.2050	20881.6362	19978
core[7].pipeline.intRegFile	5921.4672	2315.1700	8236.6372	40475
core[7].pipeline.floatRegFile	4112.1300	662.4414	4774.5714	32002
core[7].pipeline.InstrWindow	2522.1064	1095.9702	3618.0766	77181
core[7].pipeline.ROB	3180.0472	2774.4864	5954.5336	91266
core[7].pipeline.FuncUnit.intALU	29716.9928	659.8682	30376.8610	2026
core[7].pipeline.FuncUnit.floatALU	35857.7736	1609.8000	37467.5736	3000
core[7].pipeline.FuncUnit.complexALU	14858.4964	29914.8936	44773.3900	45924
core[7].pipeline.resultsBroadcastBus	13103.9876	10958.0004	24061.9880	18423
core[7].pipeline.total	175176.7380	56727.7004	231904.4384	0
core[7].total	300912.2404	77269.1518	378181.3923	0


core[8].iCache	59872.6128	10342.4582	70215.0710	30451
core[8].iTLB	2995.1384	2056.9438	5052.0822	30281
core[8].dCache	59872.6128	5658.7861	65531.3989	16661
core[8].dTLB	2995.1384	1281.4717	4276.6101	18865
core[8].pipeline.bPred	9759.4552	1048.0028	10807.4580	10894
core[8].pipeline.decode	32787.3832	1080.4886	33867.8718	31138
core[8].pipeline.rename.Int.RAT	2467.2780	445.9050	2913.1830	29727
core[8].pipeline.rename.Int.FreeList	877.2544	144.2450	1021.4994	16970
core[8].pipeline.rename.Int	3344.5324	590.1500	3934.6824	0
core[8].pipeline.rename.Float.RAT	932.0828	299.0130	1231.0958	23001
core[8].pipeline.rename.Float.FreeList	1644.8520	81.0090	1725.8610	18002
core[8].pipeline.rename.Float	2576.9348	380.0220	2956.9568	0
core[8].pipeline.rename	5921.4672	970.1720	6891.6392	0
core[8].pipeline.LSQ	17435.4312	3217.4700	20652.9012	18652
core[8].pipeline.intRegFile	5921.4672	2185.7264	8107.1936	38212
core[8].pipeline.floatRegFile	4112.1300	662.4414	4774.5714	32002
core[8].pipeline.InstrWindow	2522.1064	1047.0938	3569.2002	73739
core[8].pipeline.ROB	3180.0472	2621.0576	5801.1048	86219
core[8].pipeline.FuncUnit.intALU	29716.9928	659.8682	30376.8610	2026
core[8].pipeline.FuncUnit.floatALU	35857.7736	1609.8000	37467.5736	3000
core[8].pipeline.FuncUnit.complexALU	14858.4964	28734.5568	43593.0532	44112
core[8].pipeline.resultsBroadcastBus	13103.9876	10400.6728	23504.6604	17486
core[8].pipeline.total	175176.7380	54237.3504	229414.0884	0
core[8].total	300912.2404	73577.0103	374489.2507	0


core[9].iCache	59872.6128	10432.1239	70304.7367	30715
core[9].iTLB	2995.1384	2075.4204	5070.5588	30553
core[9].dCache	59872.6128	5717.8840	65590.4968	16835
core[9].dTLB	2995.1384	1299.1331	4294.2715	19125
core[9].pipeline.bPred	9759.4552	1055.1216	10814.5768	10968
core[9].pipeline.decode	32787.3832	1090.4475	33877.8307	31425
core[9].pipeline.rename.Int.RAT	2467.2780	449.6550	2916.9330	29977
core[9].pipeline.rename.Int.FreeList	877.2544	147.4240	1024.6784	17344
core[9].pipeline.rename.Int	3344.5324	597.0790	3941.6114	0
core[9].pipeline.rename.Float.RAT	932.0828	299.0130	1231.0958	23001
core[9].pipeline.rename.Float.FreeList	1644.8520	81.0090	1725.8610	18002
core[9].pipeline.rename.Float	2576.9348	380.0220	2956.9568	0
core[9].pipeline.rename	5921.4672	977.1010	6898.5682	0
core[9].pipeline.LSQ	17435.4312	3260.5950	20696.0262	18902
core[9].pipeline.intRegFile	5921.4672	2210.7228	8132.1900	38649
core[9].pipeline.floatRegFile	4112.1300	662.4414	4774.5714	32002
core[9].pipeline.InstrWindow	2522.1064	1055.1026	3577.2090	74303
core[9].pipeline.ROB	3180.0472	2645.3168	5825.3640	87017
core[9].pipeline.FuncUnit.intALU	29716.9928	659.8682	30376.8610	2026
core[9].pipeline.FuncUnit.floatALU	35857.7736	1609.8000	37467.5736	3000
core[9].pipeline.FuncUnit.complexALU	14858.4964	28921.5086	43780.0050	44399
core[9].pipeline.resultsBroadcastBus	13103.9876	10511.9004	23615.8880	17673
core[9].pipeline.total	175176.7380	54659.9259	229836.6639	0
core[9].total	300912.2404	74184.4873	375096.7277	0


core[10].iCache	59872.6128	10026.9302	69899.5430	29522
core[10].iTLB	2995.1384	1994.1778	4989.3163	29357
core[10].dCache	59872.6128	5459.0763	65331.6891	16073
core[10].dTLB	2995.1384	1238.5409	4233.6793	18233
core[10].pipeline.bPred	9759.4552	971.4276	10730.8828	10098
core[10].pipeline.decode	32787.3832	1046.7602	33834.1434	30166
core[10].pipeline.rename.Int.RAT	2467.2780	437.2950	2904.5730	29153
core[10].pipeline.rename.Int.FreeList	877.2544	136.9350	1014.1894	16110
core[10].pipeline.rename.Int	3344.5324	574.2300	3918.7624	0
core[10].pipeline.rename.Float.RAT	932.0828	299.0130	1231.0958	23001
core[10].pipeline.rename.Float.FreeList	1644.8520	81.0090	1725.8610	18002
core[10].pipeline.rename.Float	2576.9348	380.0220	2956.9568	0
core[10].pipeline.rename	5921.4672	954.2520	6875.7192	0
core[10].pipeline.LSQ	17435.4312	3118.4550	20553.8862	18078
core[10].pipeline.intRegFile	5921.4672	2128.2976	8049.7648	37208
core[10].pipeline.floatRegFile	4112.1300	662.4414	4774.5714	32002
core[10].pipeline.InstrWindow	2522.1064	1037.5656	3559.6720	73068
core[10].pipeline.ROB	3180.0472	2536.7888	5716.8360	83447
core[10].pipeline.FuncUnit.intALU	29716.9928	659.8682	30376.8610	2026
core[10].pipeline.FuncUnit.floatALU	35857.7736	1609.8000	37467.5736	3000
core[10].pipeline.FuncUnit.complexALU	14858.4964	28101.3960	42959.8924	43140
core[10].pipeline.resultsBroadcastBus	13103.9876	10144.9088	23248.8964	17056
core[10].pipeline.total	175176.7380	52971.9612	228148.6992	0
core[10].total	300912.2404	71690.6864	372602.9268	0




L2[0]	87286.8128	5602.8059	92889.6187	12744
L2[1]	87286.8128	2753.4819	90040.2947	6263
L2[2]	87286.8128	2682.6994	89969.5122	6102
L2[3]	87286.8128	2788.6533	90075.4661	6343
L2[4]	87286.8128	2698.9662	89985.7790	6139
L2[5]	87286.8128	1490.8282	88777.6410	3391
L2[6]	87286.8128	0.0000	87286.8128	0
L2[7]	87286.8128	0.0000	87286.8128	0
L2[8]	87286.8128	0.0000	87286.8128	0
L2[9]	87286.8128	0.0000	87286.8128	0
L2[10]	87286.8128	0.0000	87286.8128	0
L2[11]	87286.8128	0.0000	87286.8128	0
L2[12]	87286.8128	0.0000	87286.8128	0
L2[13]	87286.8128	0.0000	87286.8128	0
L2[14]	87286.8128	0.0000	87286.8128	0
L2[15]	87286.8128	0.0000	87286.8128	0
L2[16]	87286.8128	0.0000	87286.8128	0
L2[17]	87286.8128	0.0000	87286.8128	0
L2[18]	87286.8128	0.0000	87286.8128	0
L2[19]	87286.8128	0.0000	87286.8128	0
L2[20]	87286.8128	0.0000	87286.8128	0
L2[21]	87286.8128	0.0000	87286.8128	0
L2[22]	87286.8128	0.0000	87286.8128	0
L2[23]	87286.8128	0.0000	87286.8128	0
L2[24]	87286.8128	0.0000	87286.8128	0
L2[25]	87286.8128	0.0000	87286.8128	0
L2[26]	87286.8128	0.0000	87286.8128	0
L2[27]	87286.8128	0.0000	87286.8128	0
L2[28]	87286.8128	0.0000	87286.8128	0
L2[29]	87286.8128	0.0000	87286.8128	0
L2[30]	87286.8128	0.0000	87286.8128	0
L2[31]	87286.8128	0.0000	87286.8128	0
L2[32]	87286.8128	0.0000	87286.8128	0
L2[33]	87286.8128	0.0000	87286.8128	0
L2[34]	87286.8128	0.0000	87286.8128	0
L2[35]	87286.8128	0.0000	87286.8128	0


sharedCacheEnergy.total	3142325.2608	18017.4350	3160342.6958	0


MainMemoryDRAMController[0]	4002.4732	583.8752	4586.3484	10733
MainMemoryDRAMController[1]	4002.4732	167.8240	4170.2972	3085

mainMemoryControllerEnergy.total	8004.9464	751.6992	8756.6456	0


MCDRAMController[0]	4002.4732	12.8384	4015.3116	236
MCDRAMController[1]	4002.4732	12.9472	4015.4204	238
MCDRAMController[2]	4002.4732	12.8928	4015.3660	237
MCDRAMController[3]	4002.4732	12.8928	4015.3660	237
MCDRAMController[4]	4002.4732	12.8384	4015.3116	236
MCDRAMController[5]	4002.4732	12.8928	4015.3660	237
MCDRAMController[6]	4002.4732	12.5664	4015.0396	231
MCDRAMController[7]	4002.4732	12.6208	4015.0940	232

mcdramControllerEnergy.total	32019.7856	102.4896	32122.2752	0


coherenceEnergy.total	0.0000	0.0000	0.0000	0


TotalEnergy	7916343.7056	264735.9282	8181079.6338	0
