--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 5 -n
3 -fastpaths -xml FPGA_main_preroute.twx FPGA_main_map.ncd -o
FPGA_main_preroute.twr FPGA_main.pcf -ucf constraints.ucf

Design file:              FPGA_main_map.ncd
Physical constraint file: FPGA_main.pcf
Device,package,speed:     xc3s250e,vq100,-5 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% 
INPUT_JITTER 1 ns;

 324 paths analyzed, 59 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.000ns.
--------------------------------------------------------------------------------

Paths for end point pps_status_count_23 (SLICEL.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     94.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_0 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   pps_status_count<0>
                                                       pps_status_count_0
    SLICEL.F1            net (fanout=2)     e  0.100   pps_status_count<0>
    SLICEL.COUT          Topcyf                1.011   pps_status_count<0>
                                                       Mcount_pps_status_count_lut<0>_INV_0
                                                       Mcount_pps_status_count_cy<0>
                                                       Mcount_pps_status_count_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<1>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<3>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<5>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<7>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<9>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<11>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<13>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<15>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<17>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<19>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<21>
    SLICEL.CLK           Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (3.427ns logic, 1.200ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_1 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.484ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_1 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.511   pps_status_count<0>
                                                       pps_status_count_1
    SLICEL.G1            net (fanout=2)     e  0.100   pps_status_count<1>
    SLICEL.COUT          Topcyg                0.871   pps_status_count<0>
                                                       pps_status_count<1>_rt
                                                       Mcount_pps_status_count_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<1>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<3>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<5>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<7>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<9>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<11>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<13>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<15>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<17>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<19>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<21>
    SLICEL.CLK           Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (3.284ns logic, 1.200ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_2 (FF)
  Destination:          pps_status_count_23 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.424ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_2 to pps_status_count_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   pps_status_count<2>
                                                       pps_status_count_2
    SLICEL.F1            net (fanout=2)     e  0.100   pps_status_count<2>
    SLICEL.COUT          Topcyf                1.011   pps_status_count<2>
                                                       pps_status_count<2>_rt
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<3>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<5>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<7>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<9>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<11>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<13>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<15>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<17>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<19>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<21>
    SLICEL.CLK           Tcinck                0.872   pps_status_count<22>
                                                       Mcount_pps_status_count_cy<22>
                                                       Mcount_pps_status_count_xor<23>
                                                       pps_status_count_23
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (3.324ns logic, 1.100ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_21 (SLICEL.CIN), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     95.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.424ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_0 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   pps_status_count<0>
                                                       pps_status_count_0
    SLICEL.F1            net (fanout=2)     e  0.100   pps_status_count<0>
    SLICEL.COUT          Topcyf                1.011   pps_status_count<0>
                                                       Mcount_pps_status_count_lut<0>_INV_0
                                                       Mcount_pps_status_count_cy<0>
                                                       Mcount_pps_status_count_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<1>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<3>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<5>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<7>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<9>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<11>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<13>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<15>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<17>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<19>
    SLICEL.CLK           Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (3.324ns logic, 1.100ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.219ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_1 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.281ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_1 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.511   pps_status_count<0>
                                                       pps_status_count_1
    SLICEL.G1            net (fanout=2)     e  0.100   pps_status_count<1>
    SLICEL.COUT          Topcyg                0.871   pps_status_count<0>
                                                       pps_status_count<1>_rt
                                                       Mcount_pps_status_count_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<1>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<3>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<5>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<7>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<9>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<11>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<13>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<15>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<17>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<19>
    SLICEL.CLK           Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      4.281ns (3.181ns logic, 1.100ns route)
                                                       (74.3% logic, 25.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_2 (FF)
  Destination:          pps_status_count_21 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.221ns (Levels of Logic = 10)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_2 to pps_status_count_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   pps_status_count<2>
                                                       pps_status_count_2
    SLICEL.F1            net (fanout=2)     e  0.100   pps_status_count<2>
    SLICEL.COUT          Topcyf                1.011   pps_status_count<2>
                                                       pps_status_count<2>_rt
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<3>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<5>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<7>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<9>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<11>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<13>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<15>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<17>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<19>
    SLICEL.CLK           Tcinck                0.872   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_xor<21>
                                                       pps_status_count_21
    -------------------------------------------------  ---------------------------
    Total                                      4.221ns (3.221ns logic, 1.000ns route)
                                                       (76.3% logic, 23.7% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_22 (SLICEL.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     95.227ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status_count_22 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.273ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_0 to pps_status_count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   pps_status_count<0>
                                                       pps_status_count_0
    SLICEL.F1            net (fanout=2)     e  0.100   pps_status_count<0>
    SLICEL.COUT          Topcyf                1.011   pps_status_count<0>
                                                       Mcount_pps_status_count_lut<0>_INV_0
                                                       Mcount_pps_status_count_cy<0>
                                                       Mcount_pps_status_count_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<1>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<3>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<5>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<7>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<9>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<11>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<13>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<15>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<17>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<19>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<21>
    SLICEL.CLK           Tcinck                0.518   pps_status_count<22>
                                                       Mcount_pps_status_count_xor<22>
                                                       pps_status_count_22
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (3.073ns logic, 1.200ns route)
                                                       (71.9% logic, 28.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_1 (FF)
  Destination:          pps_status_count_22 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.130ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_1 to pps_status_count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.511   pps_status_count<0>
                                                       pps_status_count_1
    SLICEL.G1            net (fanout=2)     e  0.100   pps_status_count<1>
    SLICEL.COUT          Topcyg                0.871   pps_status_count<0>
                                                       pps_status_count<1>_rt
                                                       Mcount_pps_status_count_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<1>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<2>
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<3>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<5>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<7>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<9>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<11>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<13>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<15>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<17>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<19>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<21>
    SLICEL.CLK           Tcinck                0.518   pps_status_count<22>
                                                       Mcount_pps_status_count_xor<22>
                                                       pps_status_count_22
    -------------------------------------------------  ---------------------------
    Total                                      4.130ns (2.930ns logic, 1.200ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     95.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pps_status_count_2 (FF)
  Destination:          pps_status_count_22 (FF)
  Requirement:          100.000ns
  Data Path Delay:      4.070ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 0.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: pps_status_count_2 to pps_status_count_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   pps_status_count<2>
                                                       pps_status_count_2
    SLICEL.F1            net (fanout=2)     e  0.100   pps_status_count<2>
    SLICEL.COUT          Topcyf                1.011   pps_status_count<2>
                                                       pps_status_count<2>_rt
                                                       Mcount_pps_status_count_cy<2>
                                                       Mcount_pps_status_count_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<3>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<4>
                                                       Mcount_pps_status_count_cy<4>
                                                       Mcount_pps_status_count_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<5>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<6>
                                                       Mcount_pps_status_count_cy<6>
                                                       Mcount_pps_status_count_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<7>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<8>
                                                       Mcount_pps_status_count_cy<8>
                                                       Mcount_pps_status_count_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<9>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<10>
                                                       Mcount_pps_status_count_cy<10>
                                                       Mcount_pps_status_count_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<11>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<12>
                                                       Mcount_pps_status_count_cy<12>
                                                       Mcount_pps_status_count_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<13>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<14>
                                                       Mcount_pps_status_count_cy<14>
                                                       Mcount_pps_status_count_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<15>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<16>
                                                       Mcount_pps_status_count_cy<16>
                                                       Mcount_pps_status_count_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<17>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<18>
                                                       Mcount_pps_status_count_cy<18>
                                                       Mcount_pps_status_count_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<19>
    SLICEL.COUT          Tbyp                  0.103   pps_status_count<20>
                                                       Mcount_pps_status_count_cy<20>
                                                       Mcount_pps_status_count_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   Mcount_pps_status_count_cy<21>
    SLICEL.CLK           Tcinck                0.518   pps_status_count<22>
                                                       Mcount_pps_status_count_xor<22>
                                                       pps_status_count_22
    -------------------------------------------------  ---------------------------
    Total                                      4.070ns (2.970ns logic, 1.100ns route)
                                                       (73.0% logic, 27.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point pps_status_count_0 (SLICEL.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_0 (FF)
  Destination:          pps_status_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_0 to pps_status_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.411   pps_status_count<0>
                                                       pps_status_count_0
    SLICEL.F1            net (fanout=2)     e  0.100   pps_status_count<0>
    SLICEL.CLK           Tckf        (-Th)    -0.696   pps_status_count<0>
                                                       Mcount_pps_status_count_lut<0>_INV_0
                                                       Mcount_pps_status_count_xor<0>
                                                       pps_status_count_0
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (1.107ns logic, 0.100ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_2 (SLICEL.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_2 (FF)
  Destination:          pps_status_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_2 to pps_status_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.411   pps_status_count<2>
                                                       pps_status_count_2
    SLICEL.F1            net (fanout=2)     e  0.100   pps_status_count<2>
    SLICEL.CLK           Tckf        (-Th)    -0.696   pps_status_count<2>
                                                       pps_status_count<2>_rt
                                                       Mcount_pps_status_count_xor<2>
                                                       pps_status_count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (1.107ns logic, 0.100ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Paths for end point pps_status_count_4 (SLICEL.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.207ns (requirement - (clock path skew + uncertainty - data path))
  Source:               pps_status_count_4 (FF)
  Destination:          pps_status_count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.207ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_10_i_IBUFG rising at 100.000ns
  Destination Clock:    clk_10_i_IBUFG rising at 100.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: pps_status_count_4 to pps_status_count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.411   pps_status_count<4>
                                                       pps_status_count_4
    SLICEL.F1            net (fanout=2)     e  0.100   pps_status_count<4>
    SLICEL.CLK           Tckf        (-Th)    -0.696   pps_status_count<4>
                                                       pps_status_count<4>_rt
                                                       Mcount_pps_status_count_xor<4>
                                                       pps_status_count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.207ns (1.107ns logic, 0.100ns route)
                                                       (91.7% logic, 8.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_10 = PERIOD TIMEGRP "clk_10_tm" 10 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 6.933ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 3.067ns (326.052MHz) (Tdcmpfx)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKFX
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKFX
  Location pin: DCM.CLKFX
  Clock network: PLL_clock_gen/CLKFX_BUF
--------------------------------------------------------------------------------
Slack: 80.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 100.000ns
  Low pulse: 50.000ns
  Low pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Location pin: DCM.CLKIN
  Clock network: clk_10_i_IBUFG1
--------------------------------------------------------------------------------
Slack: 80.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 100.000ns
  High pulse: 50.000ns
  High pulse limit: 10.000ns (Tdcmpw_CLKIN_10_25)
  Physical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Logical resource: PLL_clock_gen/DCM_SP_INST/CLKIN
  Location pin: DCM.CLKIN
  Clock network: clk_10_i_IBUFG1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% 
INPUT_JITTER 1 ns;

 12449 paths analyzed, 2213 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.114ns.
--------------------------------------------------------------------------------

Paths for end point serial_interface/state_FSM_FFd4 (SLICEL.F2), 67 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_3 (FF)
  Destination:          serial_interface/state_FSM_FFd4 (FF)
  Requirement:          6.711ns
  Data Path Delay:      5.614ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_3 to serial_interface/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   serial_interface/recieve_byte<3>
                                                       serial_interface/recieve_byte_3
    SLICEL.G1            net (fanout=4)     e  0.100   serial_interface/recieve_byte<3>
    SLICEL.Y             Tilo                  0.612   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICEL.F1            net (fanout=1)     e  0.100   N133
    SLICEL.X             Tilo                  0.612   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICEL.G3            net (fanout=2)     e  0.100   serial_interface/state_cmp_eq0010
    SLICEL.Y             Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICEL.F3            net (fanout=2)     e  0.100   serial_interface/state_FSM_N2
    SLICEL.X             Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd4-In136
    SLICEL.G3            net (fanout=1)     e  0.100   serial_interface/state_FSM_FFd4-In136
    SLICEL.Y             Tilo                  0.612   N312
                                                       serial_interface/state_FSM_FFd4-In179
    SLICEL.F1            net (fanout=1)     e  0.100   serial_interface/state_FSM_FFd4-In179
    SLICEL.X             Tilo                  0.612   N312
                                                       serial_interface/state_FSM_FFd4-In2161_SW0
    SLICEL.F2            net (fanout=1)     e  0.100   N312
    SLICEL.CLK           Tfck                  0.728   serial_interface/state_FSM_FFd4
                                                       serial_interface/state_FSM_FFd4-In2161
                                                       serial_interface/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.614ns (4.914ns logic, 0.700ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_4 (FF)
  Destination:          serial_interface/state_FSM_FFd4 (FF)
  Requirement:          6.711ns
  Data Path Delay:      5.614ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_4 to serial_interface/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   serial_interface/recieve_byte<4>
                                                       serial_interface/recieve_byte_4
    SLICEL.G4            net (fanout=4)     e  0.100   serial_interface/recieve_byte<4>
    SLICEL.Y             Tilo                  0.612   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICEL.F1            net (fanout=1)     e  0.100   N133
    SLICEL.X             Tilo                  0.612   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICEL.G3            net (fanout=2)     e  0.100   serial_interface/state_cmp_eq0010
    SLICEL.Y             Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICEL.F3            net (fanout=2)     e  0.100   serial_interface/state_FSM_N2
    SLICEL.X             Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd4-In136
    SLICEL.G3            net (fanout=1)     e  0.100   serial_interface/state_FSM_FFd4-In136
    SLICEL.Y             Tilo                  0.612   N312
                                                       serial_interface/state_FSM_FFd4-In179
    SLICEL.F1            net (fanout=1)     e  0.100   serial_interface/state_FSM_FFd4-In179
    SLICEL.X             Tilo                  0.612   N312
                                                       serial_interface/state_FSM_FFd4-In2161_SW0
    SLICEL.F2            net (fanout=1)     e  0.100   N312
    SLICEL.CLK           Tfck                  0.728   serial_interface/state_FSM_FFd4
                                                       serial_interface/state_FSM_FFd4-In2161
                                                       serial_interface/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.614ns (4.914ns logic, 0.700ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.597ns (requirement - (data path - clock path skew + uncertainty))
  Source:               serial_interface/recieve_byte_2 (FF)
  Destination:          serial_interface/state_FSM_FFd4 (FF)
  Requirement:          6.711ns
  Data Path Delay:      5.614ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: serial_interface/recieve_byte_2 to serial_interface/state_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   serial_interface/recieve_byte<2>
                                                       serial_interface/recieve_byte_2
    SLICEL.G2            net (fanout=4)     e  0.100   serial_interface/recieve_byte<2>
    SLICEL.Y             Tilo                  0.612   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010_SW0
    SLICEL.F1            net (fanout=1)     e  0.100   N133
    SLICEL.X             Tilo                  0.612   serial_interface/state_cmp_eq0010
                                                       serial_interface/state_cmp_eq0010
    SLICEL.G3            net (fanout=2)     e  0.100   serial_interface/state_cmp_eq0010
    SLICEL.Y             Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd2-In23
    SLICEL.F3            net (fanout=2)     e  0.100   serial_interface/state_FSM_N2
    SLICEL.X             Tilo                  0.612   serial_interface/state_FSM_FFd4-In136
                                                       serial_interface/state_FSM_FFd4-In136
    SLICEL.G3            net (fanout=1)     e  0.100   serial_interface/state_FSM_FFd4-In136
    SLICEL.Y             Tilo                  0.612   N312
                                                       serial_interface/state_FSM_FFd4-In179
    SLICEL.F1            net (fanout=1)     e  0.100   serial_interface/state_FSM_FFd4-In179
    SLICEL.X             Tilo                  0.612   N312
                                                       serial_interface/state_FSM_FFd4-In2161_SW0
    SLICEL.F2            net (fanout=1)     e  0.100   N312
    SLICEL.CLK           Tfck                  0.728   serial_interface/state_FSM_FFd4
                                                       serial_interface/state_FSM_FFd4-In2161
                                                       serial_interface/state_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.614ns (4.914ns logic, 0.700ns route)
                                                       (87.5% logic, 12.5% route)

--------------------------------------------------------------------------------

Paths for end point h_gen/count_31 (SLICEL.CIN), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_gen/count_0 (FF)
  Destination:          h_gen/count_31 (FF)
  Requirement:          6.711ns
  Data Path Delay:      5.439ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: h_gen/count_0 to h_gen/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   h_gen/count<0>
                                                       h_gen/count_0
    SLICEL.F1            net (fanout=2)     e  0.100   h_gen/count<0>
    SLICEL.COUT          Topcyf                1.011   h_gen/count<0>
                                                       h_gen/count<0>_rt
                                                       h_gen/Msub_count_addsub0000_cy<0>
                                                       h_gen/Msub_count_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count_addsub0000<2>
                                                       h_gen/Msub_count_addsub0000_cy<2>
                                                       h_gen/Msub_count_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count_addsub0000<4>
                                                       h_gen/Msub_count_addsub0000_cy<4>
                                                       h_gen/Msub_count_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count_addsub0000<6>
                                                       h_gen/Msub_count_addsub0000_cy<6>
                                                       h_gen/Msub_count_addsub0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<8>
                                                       h_gen/Msub_count_addsub0000_cy<8>
                                                       h_gen/Msub_count_addsub0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count_addsub0000<10>
                                                       h_gen/Msub_count_addsub0000_cy<10>
                                                       h_gen/Msub_count_addsub0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<13>
                                                       h_gen/Msub_count_addsub0000_cy<12>
                                                       h_gen/Msub_count_addsub0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<14>
                                                       h_gen/Msub_count_addsub0000_cy<14>
                                                       h_gen/Msub_count_addsub0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<15>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<16>
                                                       h_gen/Msub_count_addsub0000_cy<16>
                                                       h_gen/Msub_count_addsub0000_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<17>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<18>
                                                       h_gen/Msub_count_addsub0000_cy<18>
                                                       h_gen/Msub_count_addsub0000_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<19>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<20>
                                                       h_gen/Msub_count_addsub0000_cy<20>
                                                       h_gen/Msub_count_addsub0000_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<21>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<22>
                                                       h_gen/Msub_count_addsub0000_cy<22>
                                                       h_gen/Msub_count_addsub0000_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<23>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<24>
                                                       h_gen/Msub_count_addsub0000_cy<24>
                                                       h_gen/Msub_count_addsub0000_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<25>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<26>
                                                       h_gen/Msub_count_addsub0000_cy<26>
                                                       h_gen/Msub_count_addsub0000_cy<27>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<27>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<28>
                                                       h_gen/Msub_count_addsub0000_cy<28>
                                                       h_gen/Msub_count_addsub0000_cy<29>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<29>
    SLICEL.CLK           Tcinck                0.872   h_gen/count<30>
                                                       h_gen/Msub_count_addsub0000_cy<30>
                                                       h_gen/Msub_count_addsub0000_xor<31>
                                                       h_gen/count_31
    -------------------------------------------------  ---------------------------
    Total                                      5.439ns (3.839ns logic, 1.600ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.912ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_gen/count_1 (FF)
  Destination:          h_gen/count_31 (FF)
  Requirement:          6.711ns
  Data Path Delay:      5.299ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: h_gen/count_1 to h_gen/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   h_gen/count<1>
                                                       h_gen/count_1
    SLICEL.G1            net (fanout=2)     e  0.100   h_gen/count<1>
    SLICEL.COUT          Topcyg                0.871   h_gen/count<0>
                                                       h_gen/Msub_count_addsub0000_lut<1>_INV_0
                                                       h_gen/Msub_count_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count_addsub0000<2>
                                                       h_gen/Msub_count_addsub0000_cy<2>
                                                       h_gen/Msub_count_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count_addsub0000<4>
                                                       h_gen/Msub_count_addsub0000_cy<4>
                                                       h_gen/Msub_count_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count_addsub0000<6>
                                                       h_gen/Msub_count_addsub0000_cy<6>
                                                       h_gen/Msub_count_addsub0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<8>
                                                       h_gen/Msub_count_addsub0000_cy<8>
                                                       h_gen/Msub_count_addsub0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count_addsub0000<10>
                                                       h_gen/Msub_count_addsub0000_cy<10>
                                                       h_gen/Msub_count_addsub0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<13>
                                                       h_gen/Msub_count_addsub0000_cy<12>
                                                       h_gen/Msub_count_addsub0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<14>
                                                       h_gen/Msub_count_addsub0000_cy<14>
                                                       h_gen/Msub_count_addsub0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<15>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<16>
                                                       h_gen/Msub_count_addsub0000_cy<16>
                                                       h_gen/Msub_count_addsub0000_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<17>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<18>
                                                       h_gen/Msub_count_addsub0000_cy<18>
                                                       h_gen/Msub_count_addsub0000_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<19>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<20>
                                                       h_gen/Msub_count_addsub0000_cy<20>
                                                       h_gen/Msub_count_addsub0000_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<21>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<22>
                                                       h_gen/Msub_count_addsub0000_cy<22>
                                                       h_gen/Msub_count_addsub0000_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<23>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<24>
                                                       h_gen/Msub_count_addsub0000_cy<24>
                                                       h_gen/Msub_count_addsub0000_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<25>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<26>
                                                       h_gen/Msub_count_addsub0000_cy<26>
                                                       h_gen/Msub_count_addsub0000_cy<27>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<27>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<28>
                                                       h_gen/Msub_count_addsub0000_cy<28>
                                                       h_gen/Msub_count_addsub0000_cy<29>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<29>
    SLICEL.CLK           Tcinck                0.872   h_gen/count<30>
                                                       h_gen/Msub_count_addsub0000_cy<30>
                                                       h_gen/Msub_count_addsub0000_xor<31>
                                                       h_gen/count_31
    -------------------------------------------------  ---------------------------
    Total                                      5.299ns (3.699ns logic, 1.600ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               h_gen/count_2 (FF)
  Destination:          h_gen/count_31 (FF)
  Requirement:          6.711ns
  Data Path Delay:      5.233ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: h_gen/count_2 to h_gen/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.511   h_gen/count<3>
                                                       h_gen/count_2
    SLICEL.F1            net (fanout=2)     e  0.100   h_gen/count<2>
    SLICEL.COUT          Topcyf                1.011   h_gen/count_addsub0000<2>
                                                       h_gen/Msub_count_addsub0000_lut<2>_INV_0
                                                       h_gen/Msub_count_addsub0000_cy<2>
                                                       h_gen/Msub_count_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count_addsub0000<4>
                                                       h_gen/Msub_count_addsub0000_cy<4>
                                                       h_gen/Msub_count_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count_addsub0000<6>
                                                       h_gen/Msub_count_addsub0000_cy<6>
                                                       h_gen/Msub_count_addsub0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<8>
                                                       h_gen/Msub_count_addsub0000_cy<8>
                                                       h_gen/Msub_count_addsub0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count_addsub0000<10>
                                                       h_gen/Msub_count_addsub0000_cy<10>
                                                       h_gen/Msub_count_addsub0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<13>
                                                       h_gen/Msub_count_addsub0000_cy<12>
                                                       h_gen/Msub_count_addsub0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<14>
                                                       h_gen/Msub_count_addsub0000_cy<14>
                                                       h_gen/Msub_count_addsub0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<15>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<16>
                                                       h_gen/Msub_count_addsub0000_cy<16>
                                                       h_gen/Msub_count_addsub0000_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<17>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<18>
                                                       h_gen/Msub_count_addsub0000_cy<18>
                                                       h_gen/Msub_count_addsub0000_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<19>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<20>
                                                       h_gen/Msub_count_addsub0000_cy<20>
                                                       h_gen/Msub_count_addsub0000_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<21>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<22>
                                                       h_gen/Msub_count_addsub0000_cy<22>
                                                       h_gen/Msub_count_addsub0000_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<23>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<24>
                                                       h_gen/Msub_count_addsub0000_cy<24>
                                                       h_gen/Msub_count_addsub0000_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<25>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<26>
                                                       h_gen/Msub_count_addsub0000_cy<26>
                                                       h_gen/Msub_count_addsub0000_cy<27>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<27>
    SLICEL.COUT          Tbyp                  0.103   h_gen/count<28>
                                                       h_gen/Msub_count_addsub0000_cy<28>
                                                       h_gen/Msub_count_addsub0000_cy<29>
    SLICEL.CIN           net (fanout=1)     e  0.100   h_gen/Msub_count_addsub0000_cy<29>
    SLICEL.CLK           Tcinck                0.872   h_gen/count<30>
                                                       h_gen/Msub_count_addsub0000_cy<30>
                                                       h_gen/Msub_count_addsub0000_xor<31>
                                                       h_gen/count_31
    -------------------------------------------------  ---------------------------
    Total                                      5.233ns (3.733ns logic, 1.500ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Paths for end point f_gen/count_31 (SLICEL.CIN), 30 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.772ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f_gen/count_0 (FF)
  Destination:          f_gen/count_31 (FF)
  Requirement:          6.711ns
  Data Path Delay:      5.439ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: f_gen/count_0 to f_gen/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   f_gen/count<0>
                                                       f_gen/count_0
    SLICEL.F1            net (fanout=2)     e  0.100   f_gen/count<0>
    SLICEL.COUT          Topcyf                1.011   f_gen/count<0>
                                                       f_gen/count<0>_rt
                                                       f_gen/Msub_count_addsub0000_cy<0>
                                                       f_gen/Msub_count_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<2>
                                                       f_gen/Msub_count_addsub0000_cy<2>
                                                       f_gen/Msub_count_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<4>
                                                       f_gen/Msub_count_addsub0000_cy<4>
                                                       f_gen/Msub_count_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<7>
                                                       f_gen/Msub_count_addsub0000_cy<6>
                                                       f_gen/Msub_count_addsub0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<8>
                                                       f_gen/Msub_count_addsub0000_cy<8>
                                                       f_gen/Msub_count_addsub0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<10>
                                                       f_gen/Msub_count_addsub0000_cy<10>
                                                       f_gen/Msub_count_addsub0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<12>
                                                       f_gen/Msub_count_addsub0000_cy<12>
                                                       f_gen/Msub_count_addsub0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<15>
                                                       f_gen/Msub_count_addsub0000_cy<14>
                                                       f_gen/Msub_count_addsub0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<15>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<16>
                                                       f_gen/Msub_count_addsub0000_cy<16>
                                                       f_gen/Msub_count_addsub0000_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<17>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<18>
                                                       f_gen/Msub_count_addsub0000_cy<18>
                                                       f_gen/Msub_count_addsub0000_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<19>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<20>
                                                       f_gen/Msub_count_addsub0000_cy<20>
                                                       f_gen/Msub_count_addsub0000_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<21>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<22>
                                                       f_gen/Msub_count_addsub0000_cy<22>
                                                       f_gen/Msub_count_addsub0000_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<23>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<25>
                                                       f_gen/Msub_count_addsub0000_cy<24>
                                                       f_gen/Msub_count_addsub0000_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<25>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<26>
                                                       f_gen/Msub_count_addsub0000_cy<26>
                                                       f_gen/Msub_count_addsub0000_cy<27>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<27>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<28>
                                                       f_gen/Msub_count_addsub0000_cy<28>
                                                       f_gen/Msub_count_addsub0000_cy<29>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<29>
    SLICEL.CLK           Tcinck                0.872   f_gen/count<30>
                                                       f_gen/Msub_count_addsub0000_cy<30>
                                                       f_gen/Msub_count_addsub0000_xor<31>
                                                       f_gen/count_31
    -------------------------------------------------  ---------------------------
    Total                                      5.439ns (3.839ns logic, 1.600ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f_gen/count_1 (FF)
  Destination:          f_gen/count_31 (FF)
  Requirement:          6.711ns
  Data Path Delay:      5.296ns (Levels of Logic = 16)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: f_gen/count_1 to f_gen/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.511   f_gen/count<1>
                                                       f_gen/count_1
    SLICEL.G1            net (fanout=2)     e  0.100   f_gen/count<1>
    SLICEL.COUT          Topcyg                0.871   f_gen/count<0>
                                                       f_gen/Msub_count_addsub0000_lut<1>_INV_0
                                                       f_gen/Msub_count_addsub0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<1>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<2>
                                                       f_gen/Msub_count_addsub0000_cy<2>
                                                       f_gen/Msub_count_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<4>
                                                       f_gen/Msub_count_addsub0000_cy<4>
                                                       f_gen/Msub_count_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<7>
                                                       f_gen/Msub_count_addsub0000_cy<6>
                                                       f_gen/Msub_count_addsub0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<8>
                                                       f_gen/Msub_count_addsub0000_cy<8>
                                                       f_gen/Msub_count_addsub0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<10>
                                                       f_gen/Msub_count_addsub0000_cy<10>
                                                       f_gen/Msub_count_addsub0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<12>
                                                       f_gen/Msub_count_addsub0000_cy<12>
                                                       f_gen/Msub_count_addsub0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<15>
                                                       f_gen/Msub_count_addsub0000_cy<14>
                                                       f_gen/Msub_count_addsub0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<15>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<16>
                                                       f_gen/Msub_count_addsub0000_cy<16>
                                                       f_gen/Msub_count_addsub0000_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<17>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<18>
                                                       f_gen/Msub_count_addsub0000_cy<18>
                                                       f_gen/Msub_count_addsub0000_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<19>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<20>
                                                       f_gen/Msub_count_addsub0000_cy<20>
                                                       f_gen/Msub_count_addsub0000_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<21>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<22>
                                                       f_gen/Msub_count_addsub0000_cy<22>
                                                       f_gen/Msub_count_addsub0000_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<23>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<25>
                                                       f_gen/Msub_count_addsub0000_cy<24>
                                                       f_gen/Msub_count_addsub0000_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<25>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<26>
                                                       f_gen/Msub_count_addsub0000_cy<26>
                                                       f_gen/Msub_count_addsub0000_cy<27>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<27>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<28>
                                                       f_gen/Msub_count_addsub0000_cy<28>
                                                       f_gen/Msub_count_addsub0000_cy<29>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<29>
    SLICEL.CLK           Tcinck                0.872   f_gen/count<30>
                                                       f_gen/Msub_count_addsub0000_cy<30>
                                                       f_gen/Msub_count_addsub0000_xor<31>
                                                       f_gen/count_31
    -------------------------------------------------  ---------------------------
    Total                                      5.296ns (3.696ns logic, 1.600ns route)
                                                       (69.8% logic, 30.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.978ns (requirement - (data path - clock path skew + uncertainty))
  Source:               f_gen/count_2 (FF)
  Destination:          f_gen/count_31 (FF)
  Requirement:          6.711ns
  Data Path Delay:      5.233ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: f_gen/count_2 to f_gen/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.511   f_gen/count<3>
                                                       f_gen/count_2
    SLICEL.F1            net (fanout=2)     e  0.100   f_gen/count<2>
    SLICEL.COUT          Topcyf                1.011   f_gen/count_addsub0000<2>
                                                       f_gen/Msub_count_addsub0000_lut<2>_INV_0
                                                       f_gen/Msub_count_addsub0000_cy<2>
                                                       f_gen/Msub_count_addsub0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<4>
                                                       f_gen/Msub_count_addsub0000_cy<4>
                                                       f_gen/Msub_count_addsub0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<7>
                                                       f_gen/Msub_count_addsub0000_cy<6>
                                                       f_gen/Msub_count_addsub0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<8>
                                                       f_gen/Msub_count_addsub0000_cy<8>
                                                       f_gen/Msub_count_addsub0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<10>
                                                       f_gen/Msub_count_addsub0000_cy<10>
                                                       f_gen/Msub_count_addsub0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<12>
                                                       f_gen/Msub_count_addsub0000_cy<12>
                                                       f_gen/Msub_count_addsub0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<15>
                                                       f_gen/Msub_count_addsub0000_cy<14>
                                                       f_gen/Msub_count_addsub0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<15>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<16>
                                                       f_gen/Msub_count_addsub0000_cy<16>
                                                       f_gen/Msub_count_addsub0000_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<17>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<18>
                                                       f_gen/Msub_count_addsub0000_cy<18>
                                                       f_gen/Msub_count_addsub0000_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<19>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<20>
                                                       f_gen/Msub_count_addsub0000_cy<20>
                                                       f_gen/Msub_count_addsub0000_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<21>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count_addsub0000<22>
                                                       f_gen/Msub_count_addsub0000_cy<22>
                                                       f_gen/Msub_count_addsub0000_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<23>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<25>
                                                       f_gen/Msub_count_addsub0000_cy<24>
                                                       f_gen/Msub_count_addsub0000_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<25>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<26>
                                                       f_gen/Msub_count_addsub0000_cy<26>
                                                       f_gen/Msub_count_addsub0000_cy<27>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<27>
    SLICEL.COUT          Tbyp                  0.103   f_gen/count<28>
                                                       f_gen/Msub_count_addsub0000_cy<28>
                                                       f_gen/Msub_count_addsub0000_cy<29>
    SLICEL.CIN           net (fanout=1)     e  0.100   f_gen/Msub_count_addsub0000_cy<29>
    SLICEL.CLK           Tcinck                0.872   f_gen/count<30>
                                                       f_gen/Msub_count_addsub0000_cy<30>
                                                       f_gen/Msub_count_addsub0000_xor<31>
                                                       f_gen/count_31
    -------------------------------------------------  ---------------------------
    Total                                      5.233ns (3.733ns logic, 1.500ns route)
                                                       (71.3% logic, 28.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point VCXO_pll/VCXO_phase_loop/integrator_3 (SLICEL.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VCXO_pll/phase_detector/update_tick (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/integrator_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VCXO_pll/phase_detector/update_tick to VCXO_pll/VCXO_phase_loop/integrator_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.409   VCXO_pll/phase_detector/update_tick
                                                       VCXO_pll/phase_detector/update_tick
    SLICEL.CE            net (fanout=22)    e  0.100   VCXO_pll/phase_detector/update_tick
    SLICEL.CLK           Tckce       (-Th)    -0.071   VCXO_pll/VCXO_phase_loop/integrator<3>
                                                       VCXO_pll/VCXO_phase_loop/integrator_3
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.480ns logic, 0.100ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Paths for end point VCXO_pll/VCXO_phase_loop/integrator_4 (SLICEL.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VCXO_pll/phase_detector/update_tick (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/integrator_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VCXO_pll/phase_detector/update_tick to VCXO_pll/VCXO_phase_loop/integrator_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.409   VCXO_pll/phase_detector/update_tick
                                                       VCXO_pll/phase_detector/update_tick
    SLICEL.CE            net (fanout=22)    e  0.100   VCXO_pll/phase_detector/update_tick
    SLICEL.CLK           Tckce       (-Th)    -0.071   VCXO_pll/VCXO_phase_loop/integrator<3>
                                                       VCXO_pll/VCXO_phase_loop/integrator_4
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.480ns logic, 0.100ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Paths for end point VCXO_pll/VCXO_phase_loop/integrator_5 (SLICEL.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               VCXO_pll/phase_detector/update_tick (FF)
  Destination:          VCXO_pll/VCXO_phase_loop/integrator_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: VCXO_pll/phase_detector/update_tick to VCXO_pll/VCXO_phase_loop/integrator_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.409   VCXO_pll/phase_detector/update_tick
                                                       VCXO_pll/phase_detector/update_tick
    SLICEL.CE            net (fanout=22)    e  0.100   VCXO_pll/phase_detector/update_tick
    SLICEL.CLK           Tckce       (-Th)    -0.071   VCXO_pll/VCXO_phase_loop/integrator<5>
                                                       VCXO_pll/VCXO_phase_loop/integrator_5
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.480ns logic, 0.100ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_148 = PERIOD TIMEGRP "clk_148_tm" 149 MHz HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 4.959ns (period - (min low pulse limit / (low pulse / period)))
  Period: 6.711ns
  Low pulse: 3.355ns
  Low pulse limit: 0.876ns (Twpl)
  Physical resource: communication/update_line<1>/CLK
  Logical resource: communication/Mshreg_update_line_0/SRL16E/WS
  Location pin: SLICEM.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------
Slack: 4.959ns (period - (min high pulse limit / (high pulse / period)))
  Period: 6.711ns
  High pulse: 3.355ns
  High pulse limit: 0.876ns (Twph)
  Physical resource: communication/update_line<1>/CLK
  Logical resource: communication/Mshreg_update_line_0/SRL16E/WS
  Location pin: SLICEM.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------
Slack: 4.959ns (period - min period limit)
  Period: 6.711ns
  Min period limit: 1.752ns (570.776MHz) (Tcp)
  Physical resource: communication/update_line<1>/CLK
  Logical resource: communication/Mshreg_update_line_0/SRL16E/WS
  Location pin: SLICEM.CLK
  Clock network: clk_148
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP "multi_cycle_100" 
TO TIMEGRP         "multi_cycle_100" TS_clk_10 / 1000;

 649943 paths analyzed, 107 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is  10.912ns.
--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_10 (SLICEL.F4), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99989.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_1 (FF)
  Destination:          dac_OCXO/shift_reg_10 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      10.412ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_1 to dac_OCXO/shift_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   OCXO_pll/phase_loop/integrator<1>
                                                       OCXO_pll/phase_loop/integrator_1
    SLICEL.F2            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator<1>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.XB            Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.F3            net (fanout=17)    e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.X             Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/integrator_limit<8>1
    SLICEL.F1            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator_limit<8>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/out_sum<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.Y             Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICEL.G1            net (fanout=22)    e  0.100   OCXO_pll/phase_loop/out_sum<27>
    SLICEL.COUT          Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.F4            net (fanout=18)    e  0.100   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.CLK           Tfck                  0.728   dac_OCXO/shift_reg<10>
                                                       dac_OCXO/shift_reg_mux0000<10>1
                                                       dac_OCXO/shift_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     10.412ns (7.812ns logic, 2.600ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99989.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_10 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      10.412ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICEL.F4            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator<3>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.XB            Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.F3            net (fanout=17)    e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.X             Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/integrator_limit<8>1
    SLICEL.F1            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator_limit<8>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/out_sum<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.Y             Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICEL.G1            net (fanout=22)    e  0.100   OCXO_pll/phase_loop/out_sum<27>
    SLICEL.COUT          Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.F4            net (fanout=18)    e  0.100   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.CLK           Tfck                  0.728   dac_OCXO/shift_reg<10>
                                                       dac_OCXO/shift_reg_mux0000<10>1
                                                       dac_OCXO/shift_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     10.412ns (7.812ns logic, 2.600ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99989.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_0 (FF)
  Destination:          dac_OCXO/shift_reg_10 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      10.409ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_0 to dac_OCXO/shift_reg_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.511   OCXO_pll/phase_loop/integrator<1>
                                                       OCXO_pll/phase_loop/integrator_0
    SLICEL.F1            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator<0>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.XB            Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.F3            net (fanout=17)    e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.X             Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/integrator_limit<8>1
    SLICEL.F1            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator_limit<8>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/out_sum<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.Y             Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICEL.G1            net (fanout=22)    e  0.100   OCXO_pll/phase_loop/out_sum<27>
    SLICEL.COUT          Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.F4            net (fanout=18)    e  0.100   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.CLK           Tfck                  0.728   dac_OCXO/shift_reg<10>
                                                       dac_OCXO/shift_reg_mux0000<10>1
                                                       dac_OCXO/shift_reg_10
    -------------------------------------------------  ---------------------------
    Total                                     10.409ns (7.809ns logic, 2.600ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_11 (SLICEL.F4), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99989.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_1 (FF)
  Destination:          dac_OCXO/shift_reg_11 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      10.412ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_1 to dac_OCXO/shift_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   OCXO_pll/phase_loop/integrator<1>
                                                       OCXO_pll/phase_loop/integrator_1
    SLICEL.F2            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator<1>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.XB            Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.F3            net (fanout=17)    e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.X             Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/integrator_limit<8>1
    SLICEL.F1            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator_limit<8>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/out_sum<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.Y             Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICEL.G1            net (fanout=22)    e  0.100   OCXO_pll/phase_loop/out_sum<27>
    SLICEL.COUT          Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.F4            net (fanout=18)    e  0.100   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.CLK           Tfck                  0.728   dac_OCXO/shift_reg<11>
                                                       dac_OCXO/shift_reg_mux0000<11>1
                                                       dac_OCXO/shift_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     10.412ns (7.812ns logic, 2.600ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99989.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_11 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      10.412ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICEL.F4            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator<3>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.XB            Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.F3            net (fanout=17)    e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.X             Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/integrator_limit<8>1
    SLICEL.F1            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator_limit<8>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/out_sum<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.Y             Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICEL.G1            net (fanout=22)    e  0.100   OCXO_pll/phase_loop/out_sum<27>
    SLICEL.COUT          Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.F4            net (fanout=18)    e  0.100   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.CLK           Tfck                  0.728   dac_OCXO/shift_reg<11>
                                                       dac_OCXO/shift_reg_mux0000<11>1
                                                       dac_OCXO/shift_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     10.412ns (7.812ns logic, 2.600ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99989.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_0 (FF)
  Destination:          dac_OCXO/shift_reg_11 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      10.409ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_0 to dac_OCXO/shift_reg_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.511   OCXO_pll/phase_loop/integrator<1>
                                                       OCXO_pll/phase_loop/integrator_0
    SLICEL.F1            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator<0>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.XB            Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.F3            net (fanout=17)    e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.X             Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/integrator_limit<8>1
    SLICEL.F1            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator_limit<8>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/out_sum<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.Y             Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICEL.G1            net (fanout=22)    e  0.100   OCXO_pll/phase_loop/out_sum<27>
    SLICEL.COUT          Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.F4            net (fanout=18)    e  0.100   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.CLK           Tfck                  0.728   dac_OCXO/shift_reg<11>
                                                       dac_OCXO/shift_reg_mux0000<11>1
                                                       dac_OCXO/shift_reg_11
    -------------------------------------------------  ---------------------------
    Total                                     10.409ns (7.809ns logic, 2.600ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_12 (SLICEL.F4), 33387 paths
--------------------------------------------------------------------------------
Slack (setup paths):    99989.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_1 (FF)
  Destination:          dac_OCXO/shift_reg_12 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      10.412ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_1 to dac_OCXO/shift_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   OCXO_pll/phase_loop/integrator<1>
                                                       OCXO_pll/phase_loop/integrator_1
    SLICEL.F2            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator<1>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.XB            Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.F3            net (fanout=17)    e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.X             Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/integrator_limit<8>1
    SLICEL.F1            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator_limit<8>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/out_sum<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.Y             Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICEL.G1            net (fanout=22)    e  0.100   OCXO_pll/phase_loop/out_sum<27>
    SLICEL.COUT          Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.F4            net (fanout=18)    e  0.100   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.CLK           Tfck                  0.728   dac_OCXO/shift_reg<12>
                                                       dac_OCXO/shift_reg_mux0000<12>1
                                                       dac_OCXO/shift_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     10.412ns (7.812ns logic, 2.600ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99989.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_3 (FF)
  Destination:          dac_OCXO/shift_reg_12 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      10.412ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_3 to dac_OCXO/shift_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   OCXO_pll/phase_loop/integrator<3>
                                                       OCXO_pll/phase_loop/integrator_3
    SLICEL.F4            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator<3>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.XB            Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.F3            net (fanout=17)    e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.X             Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/integrator_limit<8>1
    SLICEL.F1            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator_limit<8>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/out_sum<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.Y             Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICEL.G1            net (fanout=22)    e  0.100   OCXO_pll/phase_loop/out_sum<27>
    SLICEL.COUT          Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.F4            net (fanout=18)    e  0.100   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.CLK           Tfck                  0.728   dac_OCXO/shift_reg<12>
                                                       dac_OCXO/shift_reg_mux0000<12>1
                                                       dac_OCXO/shift_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     10.412ns (7.812ns logic, 2.600ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    99989.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_loop/integrator_0 (FF)
  Destination:          dac_OCXO/shift_reg_12 (FF)
  Requirement:          100000.000ns
  Data Path Delay:      10.409ns (Levels of Logic = 26)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_loop/integrator_0 to dac_OCXO/shift_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.511   OCXO_pll/phase_loop/integrator<1>
                                                       OCXO_pll/phase_loop/integrator_0
    SLICEL.F1            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator<0>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_lut<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<0>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<2>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<4>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<6>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<8>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<10>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<12>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<14>
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<15>
    SLICEL.XB            Tcinxb                0.352   OCXO_pll/phase_loop/Mmux_integrator_limit1011_2
                                                       OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.F3            net (fanout=17)    e  0.100   OCXO_pll/phase_loop/Mcompar_integrator_limit_cmp_gt0000_cy<16>
    SLICEL.X             Tilo                  0.612   OCXO_pll/phase_loop/integrator_limit<8>
                                                       OCXO_pll/phase_loop/integrator_limit<8>1
    SLICEL.F1            net (fanout=2)     e  0.100   OCXO_pll/phase_loop/integrator_limit<8>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_loop/out_sum<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_lut<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<0>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<2>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<4>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<6>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<8>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<10>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<12>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<14>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<16>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<18>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<20>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<22>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<23>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_loop/out_sum<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<24>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_loop/Madd_out_sum_cy<25>
    SLICEL.Y             Tciny                 0.756   OCXO_pll/phase_loop/out_sum<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_cy<26>
                                                       OCXO_pll/phase_loop/Madd_out_sum_xor<27>
    SLICEL.G1            net (fanout=22)    e  0.100   OCXO_pll/phase_loop/out_sum<27>
    SLICEL.COUT          Topcyg                0.871   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_lut<13>1_INV_0
                                                       OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.F4            net (fanout=18)    e  0.100   OCXO_pll/phase_loop/Mcompar_out_sum_limit_cmp_gt0000_cy<13>
    SLICEL.CLK           Tfck                  0.728   dac_OCXO/shift_reg<12>
                                                       dac_OCXO/shift_reg_mux0000<12>1
                                                       dac_OCXO/shift_reg_12
    -------------------------------------------------  ---------------------------
    Total                                     10.409ns (7.809ns logic, 2.600ns route)
                                                       (75.0% logic, 25.0% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_multi_cycle_100 = MAXDELAY FROM TIMEGRP "multi_cycle_100" TO TIMEGRP
        "multi_cycle_100" TS_clk_10 / 1000;
--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_21 (SLICEL.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.957ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_20 (FF)
  Destination:          dac_OCXO/shift_reg_21 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_20 to dac_OCXO/shift_reg_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.409   dac_OCXO/shift_reg<21>
                                                       dac_OCXO/shift_reg_20
    SLICEL.F1            net (fanout=1)     e  0.100   dac_OCXO/shift_reg<20>
    SLICEL.CLK           Tckf        (-Th)    -0.448   dac_OCXO/shift_reg<21>
                                                       dac_OCXO/shift_reg_mux0000<21>1
                                                       dac_OCXO/shift_reg_21
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.857ns logic, 0.100ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_23 (SLICEL.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.957ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_22 (FF)
  Destination:          dac_OCXO/shift_reg_23 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_22 to dac_OCXO/shift_reg_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.409   dac_OCXO/shift_reg<23>
                                                       dac_OCXO/shift_reg_22
    SLICEL.F1            net (fanout=1)     e  0.100   dac_OCXO/shift_reg<22>
    SLICEL.CLK           Tckf        (-Th)    -0.448   dac_OCXO/shift_reg<23>
                                                       dac_OCXO/shift_reg_mux0000<23>1
                                                       dac_OCXO/shift_reg_23
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.857ns logic, 0.100ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------

Paths for end point dac_OCXO/shift_reg_17 (SLICEL.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.957ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dac_OCXO/shift_reg_16 (FF)
  Destination:          dac_OCXO/shift_reg_17 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.957ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dac_OCXO/shift_reg_16 to dac_OCXO/shift_reg_17
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.409   dac_OCXO/shift_reg<17>
                                                       dac_OCXO/shift_reg_16
    SLICEL.F1            net (fanout=1)     e  0.100   dac_OCXO/shift_reg<16>
    SLICEL.CLK           Tckf        (-Th)    -0.448   dac_OCXO/shift_reg<17>
                                                       dac_OCXO/shift_reg_mux0000<17>1
                                                       dac_OCXO/shift_reg_17
    -------------------------------------------------  ---------------------------
    Total                                      0.957ns (0.857ns logic, 0.100ns route)
                                                       (89.6% logic, 10.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP "multi_cycle_LTC" 
TO TIMEGRP         "multi_cycle_LTC" TS_clk_148 / 15;

 1520 paths analyzed, 274 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.010ns.
--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_biphase_generator/biphase_code (SLICEL.CE), 85 paths
--------------------------------------------------------------------------------
Slack (setup paths):    94.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_A/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      5.510ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_6 to LTC_A/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_6
    SLICEL.G1            net (fanout=8)     e  0.100   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
    SLICEL.Y             Tilo                  0.612   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICEL.BX            net (fanout=6)     e  0.100   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICEL.F5            Tbxf5                 0.510   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5
    SLICEL.FXINB         net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5
    SLICEL.FX            Tinbfx                0.401   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICEM.FXINB         net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICEM.Y             Tif6y                 0.354   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICEL.F2            net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICEL.X             Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICEL.G2            net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICEL.Y             Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICEL.F3            net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICEL.X             Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000277
    SLICEL.CE            net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/biphase_code_not0002
    SLICEL.CLK           Tceck                 0.483   LTC_A/LTC_biphase_generator/biphase_code
                                                       LTC_A/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      5.510ns (4.710ns logic, 0.800ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    94.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_A/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      5.510ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_6 to LTC_A/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_6
    SLICEL.G1            net (fanout=8)     e  0.100   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
    SLICEL.Y             Tilo                  0.612   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICEL.BX            net (fanout=6)     e  0.100   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICEL.F5            Tbxf5                 0.510   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5_0
    SLICEL.FXINA         net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
    SLICEL.FX            Tinafx                0.401   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICEM.FXINB         net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICEM.Y             Tif6y                 0.354   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICEL.F2            net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICEL.X             Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICEL.G2            net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICEL.Y             Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICEL.F3            net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICEL.X             Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000277
    SLICEL.CE            net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/biphase_code_not0002
    SLICEL.CLK           Tceck                 0.483   LTC_A/LTC_biphase_generator/biphase_code
                                                       LTC_A/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      5.510ns (4.710ns logic, 0.800ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    94.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_A/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      5.509ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_6 to LTC_A/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_6
    SLICEL.G1            net (fanout=8)     e  0.100   LTC_A/LTC_clockgenerator/ltc_bitcount<6>
    SLICEL.Y             Tilo                  0.612   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_A/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICEM.BX            net (fanout=6)     e  0.100   LTC_A/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICEM.F5            Tbxf5                 0.595   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5_0
    SLICEM.FXINA         net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
    SLICEM.FX            Tinafx                0.315   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICEM.FXINA         net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICEM.Y             Tif6y                 0.354   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICEL.F2            net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICEL.X             Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICEL.G2            net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/biphase_code_not000223
    SLICEL.Y             Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICEL.F3            net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/biphase_code_not000251
    SLICEL.X             Tilo                  0.612   LTC_A/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_A/LTC_biphase_generator/biphase_code_not000277
    SLICEL.CE            net (fanout=1)     e  0.100   LTC_A/LTC_biphase_generator/biphase_code_not0002
    SLICEL.CLK           Tceck                 0.483   LTC_A/LTC_biphase_generator/biphase_code
                                                       LTC_A/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      5.509ns (4.709ns logic, 0.800ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Paths for end point LTC_B/LTC_biphase_generator/biphase_code (SLICEL.CE), 85 paths
--------------------------------------------------------------------------------
Slack (setup paths):    94.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      5.510ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_6 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   LTC_B/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_6
    SLICEL.G1            net (fanout=8)     e  0.100   LTC_B/LTC_clockgenerator/ltc_bitcount<6>
    SLICEL.Y             Tilo                  0.612   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICEL.BX            net (fanout=6)     e  0.100   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICEL.F5            Tbxf5                 0.510   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5
    SLICEL.FXINB         net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_17_f5
    SLICEL.FX            Tinbfx                0.401   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICEM.FXINB         net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICEM.Y             Tif6y                 0.354   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICEL.F2            net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICEL.X             Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICEL.G2            net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICEL.Y             Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICEL.F3            net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICEL.X             Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICEL.CE            net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICEL.CLK           Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      5.510ns (4.710ns logic, 0.800ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    94.661ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      5.510ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_6 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   LTC_B/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_6
    SLICEL.G1            net (fanout=8)     e  0.100   LTC_B/LTC_clockgenerator/ltc_bitcount<6>
    SLICEL.Y             Tilo                  0.612   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICEL.BX            net (fanout=6)     e  0.100   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICEL.F5            Tbxf5                 0.510   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f5_0
    SLICEL.FXINA         net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
    SLICEL.FX            Tinafx                0.401   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_16_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICEM.FXINB         net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f6
    SLICEM.Y             Tif6y                 0.354   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICEL.F2            net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICEL.X             Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICEL.G2            net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICEL.Y             Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICEL.F3            net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICEL.X             Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICEL.CE            net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICEL.CLK           Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      5.510ns (4.710ns logic, 0.800ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    94.662ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_B/LTC_clockgenerator/ltc_bitcount_6 (FF)
  Destination:          LTC_B/LTC_biphase_generator/biphase_code (FF)
  Requirement:          100.671ns
  Data Path Delay:      5.509ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_B/LTC_clockgenerator/ltc_bitcount_6 to LTC_B/LTC_biphase_generator/biphase_code
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   LTC_B/LTC_clockgenerator/ltc_bitcount<6>
                                                       LTC_B/LTC_clockgenerator/ltc_bitcount_6
    SLICEL.G1            net (fanout=8)     e  0.100   LTC_B/LTC_clockgenerator/ltc_bitcount<6>
    SLICEL.Y             Tilo                  0.612   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
                                                       LTC_B/LTC_biphase_generator/Madd_ltc_frame_i_sub0000_xor<5>11
    SLICEM.BX            net (fanout=6)     e  0.100   LTC_B/LTC_biphase_generator/ltc_frame_i_sub0000<5>
    SLICEM.F5            Tbxf5                 0.595   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f5_0
    SLICEM.FXINA         net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
    SLICEM.FX            Tinafx                0.315   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_15_f51
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICEM.FXINA         net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_14_f6
    SLICEM.Y             Tif6y                 0.354   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
                                                       LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICEL.F2            net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/Mmux_ltc_frame_i_mux0000_13_f7
    SLICEL.X             Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not000223
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICEL.G2            net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/biphase_code_not000223
    SLICEL.Y             Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICEL.F3            net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/biphase_code_not000251
    SLICEL.X             Tilo                  0.612   LTC_B/LTC_biphase_generator/biphase_code_not0002
                                                       LTC_B/LTC_biphase_generator/biphase_code_not000277
    SLICEL.CE            net (fanout=1)     e  0.100   LTC_B/LTC_biphase_generator/biphase_code_not0002
    SLICEL.CLK           Tceck                 0.483   LTC_B/LTC_biphase_generator/biphase_code
                                                       LTC_B/LTC_biphase_generator/biphase_code
    -------------------------------------------------  ---------------------------
    Total                                      5.509ns (4.709ns logic, 0.800ns route)
                                                       (85.5% logic, 14.5% route)

--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_frame_count/hour_tens_0 (SLICEL.CE), 21 paths
--------------------------------------------------------------------------------
Slack (setup paths):    94.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_frame_count/sec_units_3 (FF)
  Destination:          LTC_A/LTC_frame_count/hour_tens_0 (FF)
  Requirement:          100.671ns
  Data Path Delay:      5.369ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_frame_count/sec_units_3 to LTC_A/LTC_frame_count/hour_tens_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   LTC_A/LTC_frame_count/sec_units<3>
                                                       LTC_A/LTC_frame_count/sec_units_3
    SLICEL.G1            net (fanout=3)     e  0.100   LTC_A/LTC_frame_count/sec_units<3>
    SLICEL.Y             Tilo                  0.612   N125
                                                       LTC_A/LTC_frame_count/frame_units_mux0009<1>211
    SLICEL.F3            net (fanout=6)     e  0.100   LTC_A/LTC_frame_count/N12
    SLICEL.X             Tilo                  0.612   N125
                                                       LTC_A/LTC_frame_count/hour_tens_not00021_SW0
    SLICEL.G1            net (fanout=1)     e  0.100   N125
    SLICEL.Y             Tilo                  0.612   LTC_A/LTC_frame_count/N111
                                                       LTC_A/LTC_frame_count/hour_tens_not00021
    SLICEL.F4            net (fanout=3)     e  0.100   LTC_A/LTC_frame_count/N9
    SLICEL.X             Tilo                  0.612   LTC_A/LTC_frame_count/N111
                                                       LTC_A/LTC_frame_count/hour_tens_not000221
    SLICEL.G1            net (fanout=4)     e  0.100   LTC_A/LTC_frame_count/N111
    SLICEL.Y             Tilo                  0.612   LTC_A/LTC_frame_count/hour_tens_not0002
                                                       LTC_A/LTC_frame_count/hour_tens_not0002_SW1
    SLICEL.F2            net (fanout=1)     e  0.100   N352
    SLICEL.X             Tilo                  0.612   LTC_A/LTC_frame_count/hour_tens_not0002
                                                       LTC_A/LTC_frame_count/hour_tens_not0002
    SLICEL.CE            net (fanout=2)     e  0.100   LTC_A/LTC_frame_count/hour_tens_not0002
    SLICEL.CLK           Tceck                 0.483   LTC_A/LTC_frame_count/hour_tens<0>
                                                       LTC_A/LTC_frame_count/hour_tens_0
    -------------------------------------------------  ---------------------------
    Total                                      5.369ns (4.669ns logic, 0.700ns route)
                                                       (87.0% logic, 13.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    94.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_frame_count/sec_units_2 (FF)
  Destination:          LTC_A/LTC_frame_count/hour_tens_0 (FF)
  Requirement:          100.671ns
  Data Path Delay:      5.369ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_frame_count/sec_units_2 to LTC_A/LTC_frame_count/hour_tens_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   LTC_A/LTC_frame_count/sec_units<2>
                                                       LTC_A/LTC_frame_count/sec_units_2
    SLICEL.G4            net (fanout=4)     e  0.100   LTC_A/LTC_frame_count/sec_units<2>
    SLICEL.Y             Tilo                  0.612   N125
                                                       LTC_A/LTC_frame_count/frame_units_mux0009<1>211
    SLICEL.F3            net (fanout=6)     e  0.100   LTC_A/LTC_frame_count/N12
    SLICEL.X             Tilo                  0.612   N125
                                                       LTC_A/LTC_frame_count/hour_tens_not00021_SW0
    SLICEL.G1            net (fanout=1)     e  0.100   N125
    SLICEL.Y             Tilo                  0.612   LTC_A/LTC_frame_count/N111
                                                       LTC_A/LTC_frame_count/hour_tens_not00021
    SLICEL.F4            net (fanout=3)     e  0.100   LTC_A/LTC_frame_count/N9
    SLICEL.X             Tilo                  0.612   LTC_A/LTC_frame_count/N111
                                                       LTC_A/LTC_frame_count/hour_tens_not000221
    SLICEL.G1            net (fanout=4)     e  0.100   LTC_A/LTC_frame_count/N111
    SLICEL.Y             Tilo                  0.612   LTC_A/LTC_frame_count/hour_tens_not0002
                                                       LTC_A/LTC_frame_count/hour_tens_not0002_SW1
    SLICEL.F2            net (fanout=1)     e  0.100   N352
    SLICEL.X             Tilo                  0.612   LTC_A/LTC_frame_count/hour_tens_not0002
                                                       LTC_A/LTC_frame_count/hour_tens_not0002
    SLICEL.CE            net (fanout=2)     e  0.100   LTC_A/LTC_frame_count/hour_tens_not0002
    SLICEL.CLK           Tceck                 0.483   LTC_A/LTC_frame_count/hour_tens<0>
                                                       LTC_A/LTC_frame_count/hour_tens_0
    -------------------------------------------------  ---------------------------
    Total                                      5.369ns (4.669ns logic, 0.700ns route)
                                                       (87.0% logic, 13.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    94.802ns (requirement - (data path - clock path skew + uncertainty))
  Source:               LTC_A/LTC_frame_count/sec_units_1 (FF)
  Destination:          LTC_A/LTC_frame_count/hour_tens_0 (FF)
  Requirement:          100.671ns
  Data Path Delay:      5.369ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: LTC_A/LTC_frame_count/sec_units_1 to LTC_A/LTC_frame_count/hour_tens_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   LTC_A/LTC_frame_count/sec_units<1>
                                                       LTC_A/LTC_frame_count/sec_units_1
    SLICEL.G2            net (fanout=5)     e  0.100   LTC_A/LTC_frame_count/sec_units<1>
    SLICEL.Y             Tilo                  0.612   N125
                                                       LTC_A/LTC_frame_count/frame_units_mux0009<1>211
    SLICEL.F3            net (fanout=6)     e  0.100   LTC_A/LTC_frame_count/N12
    SLICEL.X             Tilo                  0.612   N125
                                                       LTC_A/LTC_frame_count/hour_tens_not00021_SW0
    SLICEL.G1            net (fanout=1)     e  0.100   N125
    SLICEL.Y             Tilo                  0.612   LTC_A/LTC_frame_count/N111
                                                       LTC_A/LTC_frame_count/hour_tens_not00021
    SLICEL.F4            net (fanout=3)     e  0.100   LTC_A/LTC_frame_count/N9
    SLICEL.X             Tilo                  0.612   LTC_A/LTC_frame_count/N111
                                                       LTC_A/LTC_frame_count/hour_tens_not000221
    SLICEL.G1            net (fanout=4)     e  0.100   LTC_A/LTC_frame_count/N111
    SLICEL.Y             Tilo                  0.612   LTC_A/LTC_frame_count/hour_tens_not0002
                                                       LTC_A/LTC_frame_count/hour_tens_not0002_SW1
    SLICEL.F2            net (fanout=1)     e  0.100   N352
    SLICEL.X             Tilo                  0.612   LTC_A/LTC_frame_count/hour_tens_not0002
                                                       LTC_A/LTC_frame_count/hour_tens_not0002
    SLICEL.CE            net (fanout=2)     e  0.100   LTC_A/LTC_frame_count/hour_tens_not0002
    SLICEL.CLK           Tceck                 0.483   LTC_A/LTC_frame_count/hour_tens<0>
                                                       LTC_A/LTC_frame_count/hour_tens_0
    -------------------------------------------------  ---------------------------
    Total                                      5.369ns (4.669ns logic, 0.700ns route)
                                                       (87.0% logic, 13.0% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_multi_cycle_LTC = MAXDELAY FROM TIMEGRP "multi_cycle_LTC" TO TIMEGRP
        "multi_cycle_LTC" TS_clk_148 / 15;
--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_1 (SLICEL.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_1 (FF)
  Destination:          LTC_A/LTC_clockgenerator/ltc_bitcount_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.324ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_1 to LTC_A/LTC_clockgenerator/ltc_bitcount_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.409   LTC_A/LTC_clockgenerator/ltc_bitcount<0>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_1
    SLICEL.G1            net (fanout=11)    e  0.100   LTC_A/LTC_clockgenerator/ltc_bitcount<1>
    SLICEL.CLK           Tckg        (-Th)    -0.815   LTC_A/LTC_clockgenerator/ltc_bitcount<0>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount<1>_rt
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor<1>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_1
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (1.224ns logic, 0.100ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_3 (SLICEL.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_3 (FF)
  Destination:          LTC_A/LTC_clockgenerator/ltc_bitcount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.324ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_3 to LTC_A/LTC_clockgenerator/ltc_bitcount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.409   LTC_A/LTC_clockgenerator/ltc_bitcount<2>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_3
    SLICEL.G1            net (fanout=6)     e  0.100   LTC_A/LTC_clockgenerator/ltc_bitcount<3>
    SLICEL.CLK           Tckg        (-Th)    -0.815   LTC_A/LTC_clockgenerator/ltc_bitcount<2>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount<3>_rt
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor<3>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_3
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (1.224ns logic, 0.100ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

Paths for end point LTC_A/LTC_clockgenerator/ltc_bitcount_5 (SLICEL.G1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               LTC_A/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Destination:          LTC_A/LTC_clockgenerator/ltc_bitcount_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.324ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_148 rising at 0.000ns
  Destination Clock:    clk_148 rising at 6.711ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: LTC_A/LTC_clockgenerator/ltc_bitcount_5 to LTC_A/LTC_clockgenerator/ltc_bitcount_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.409   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_5
    SLICEL.G1            net (fanout=20)    e  0.100   LTC_A/LTC_clockgenerator/ltc_bitcount<5>
    SLICEL.CLK           Tckg        (-Th)    -0.815   LTC_A/LTC_clockgenerator/ltc_bitcount<4>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount<5>_rt
                                                       LTC_A/LTC_clockgenerator/Mcount_ltc_bitcount_xor<5>
                                                       LTC_A/LTC_clockgenerator/ltc_bitcount_5
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (1.224ns logic, 0.100ns route)
                                                       (92.4% logic, 7.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP 
"PLL_clock_gen_CLKFX_BUF"         TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;

 1696 paths analyzed, 330 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.582ns.
--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_counter_25 (SLICEL.BX), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.418ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_0 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.082ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_0 to OCXO_pll/phase_detect/phase_counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<0>
                                                       OCXO_pll/phase_detect/phase_counter_0
    SLICEL.F1            net (fanout=3)     e  0.100   OCXO_pll/phase_detect/phase_counter<0>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_detect/phase_counter<0>
                                                       OCXO_pll/phase_detect/phase_counter<0>_rt
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<0>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<23>
    SLICEL.Y             Tciny                 0.756   OCXO_pll/phase_detect/phase_counter<24>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<24>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_xor<25>
    SLICEL.BX            net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Result<25>
    SLICEL.CLK           Tdick                 0.268   OCXO_pll/phase_detect/phase_counter<25>
                                                       OCXO_pll/phase_detect/phase_counter_25
    -------------------------------------------------  ---------------------------
    Total                                      5.082ns (3.682ns logic, 1.400ns route)
                                                       (72.5% logic, 27.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_1 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.939ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_1 to OCXO_pll/phase_detect/phase_counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.511   OCXO_pll/phase_detect/phase_counter<0>
                                                       OCXO_pll/phase_detect/phase_counter_1
    SLICEL.G1            net (fanout=3)     e  0.100   OCXO_pll/phase_detect/phase_counter<1>
    SLICEL.COUT          Topcyg                0.871   OCXO_pll/phase_detect/phase_counter<0>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_lut<1>_INV_0
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<23>
    SLICEL.Y             Tciny                 0.756   OCXO_pll/phase_detect/phase_counter<24>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<24>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_xor<25>
    SLICEL.BX            net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Result<25>
    SLICEL.CLK           Tdick                 0.268   OCXO_pll/phase_detect/phase_counter<25>
                                                       OCXO_pll/phase_detect/phase_counter_25
    -------------------------------------------------  ---------------------------
    Total                                      4.939ns (3.539ns logic, 1.400ns route)
                                                       (71.7% logic, 28.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.621ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_2 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.879ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_2 to OCXO_pll/phase_detect/phase_counter_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<2>
                                                       OCXO_pll/phase_detect/phase_counter_2
    SLICEL.F1            net (fanout=3)     e  0.100   OCXO_pll/phase_detect/phase_counter<2>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_detect/phase_counter<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_lut<2>_INV_0
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<23>
    SLICEL.Y             Tciny                 0.756   OCXO_pll/phase_detect/phase_counter<24>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<24>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_xor<25>
    SLICEL.BX            net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Result<25>
    SLICEL.CLK           Tdick                 0.268   OCXO_pll/phase_detect/phase_counter<25>
                                                       OCXO_pll/phase_detect/phase_counter_25
    -------------------------------------------------  ---------------------------
    Total                                      4.879ns (3.579ns logic, 1.300ns route)
                                                       (73.4% logic, 26.6% route)

--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_counter_26 (SLICEL.CIN), 26 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_0 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.679ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_0 to OCXO_pll/phase_detect/phase_counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<0>
                                                       OCXO_pll/phase_detect/phase_counter_0
    SLICEL.F1            net (fanout=3)     e  0.100   OCXO_pll/phase_detect/phase_counter<0>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_detect/phase_counter<0>
                                                       OCXO_pll/phase_detect/phase_counter<0>_rt
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<0>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<23>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<24>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<24>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<25>
    SLICEL.CLK           Tcinck                0.518   OCXO_pll/phase_detect/phase_counter<26>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_xor<26>
                                                       OCXO_pll/phase_detect/phase_counter_26
    -------------------------------------------------  ---------------------------
    Total                                      4.679ns (3.279ns logic, 1.400ns route)
                                                       (70.1% logic, 29.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     4.964ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_1 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.536ns (Levels of Logic = 14)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_1 to OCXO_pll/phase_detect/phase_counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.511   OCXO_pll/phase_detect/phase_counter<0>
                                                       OCXO_pll/phase_detect/phase_counter_1
    SLICEL.G1            net (fanout=3)     e  0.100   OCXO_pll/phase_detect/phase_counter<1>
    SLICEL.COUT          Topcyg                0.871   OCXO_pll/phase_detect/phase_counter<0>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_lut<1>_INV_0
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<23>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<24>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<24>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<25>
    SLICEL.CLK           Tcinck                0.518   OCXO_pll/phase_detect/phase_counter<26>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_xor<26>
                                                       OCXO_pll/phase_detect/phase_counter_26
    -------------------------------------------------  ---------------------------
    Total                                      4.536ns (3.136ns logic, 1.400ns route)
                                                       (69.1% logic, 30.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.024ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_2 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.476ns (Levels of Logic = 13)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_2 to OCXO_pll/phase_detect/phase_counter_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<2>
                                                       OCXO_pll/phase_detect/phase_counter_2
    SLICEL.F1            net (fanout=3)     e  0.100   OCXO_pll/phase_detect/phase_counter<2>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_detect/phase_counter<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_lut<2>_INV_0
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<23>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<23>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<24>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<24>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<25>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<25>
    SLICEL.CLK           Tcinck                0.518   OCXO_pll/phase_detect/phase_counter<26>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_xor<26>
                                                       OCXO_pll/phase_detect/phase_counter_26
    -------------------------------------------------  ---------------------------
    Total                                      4.476ns (3.176ns logic, 1.300ns route)
                                                       (71.0% logic, 29.0% route)

--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_counter_23 (SLICEL.CIN), 22 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_0 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.627ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_0 to OCXO_pll/phase_detect/phase_counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<0>
                                                       OCXO_pll/phase_detect/phase_counter_0
    SLICEL.F1            net (fanout=3)     e  0.100   OCXO_pll/phase_detect/phase_counter<0>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_detect/phase_counter<0>
                                                       OCXO_pll/phase_detect/phase_counter<0>_rt
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<0>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.CLK           Tcinck                0.872   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_xor<23>
                                                       OCXO_pll/phase_detect/phase_counter_23
    -------------------------------------------------  ---------------------------
    Total                                      4.627ns (3.427ns logic, 1.200ns route)
                                                       (74.1% logic, 25.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_1 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.484ns (Levels of Logic = 12)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_1 to OCXO_pll/phase_detect/phase_counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.511   OCXO_pll/phase_detect/phase_counter<0>
                                                       OCXO_pll/phase_detect/phase_counter_1
    SLICEL.G1            net (fanout=3)     e  0.100   OCXO_pll/phase_detect/phase_counter<1>
    SLICEL.COUT          Topcyg                0.871   OCXO_pll/phase_detect/phase_counter<0>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_lut<1>_INV_0
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<1>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<1>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.CLK           Tcinck                0.872   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_xor<23>
                                                       OCXO_pll/phase_detect/phase_counter_23
    -------------------------------------------------  ---------------------------
    Total                                      4.484ns (3.284ns logic, 1.200ns route)
                                                       (73.2% logic, 26.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               OCXO_pll/phase_detect/phase_counter_2 (FF)
  Destination:          OCXO_pll/phase_detect/phase_counter_23 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.424ns (Levels of Logic = 11)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 0.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.500ns

  Clock Uncertainty:          0.500ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.000ns
    Total Input Jitter (TIJ):   1.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path: OCXO_pll/phase_detect/phase_counter_2 to OCXO_pll/phase_detect/phase_counter_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.XQ            Tcko                  0.514   OCXO_pll/phase_detect/phase_counter<2>
                                                       OCXO_pll/phase_detect/phase_counter_2
    SLICEL.F1            net (fanout=3)     e  0.100   OCXO_pll/phase_detect/phase_counter<2>
    SLICEL.COUT          Topcyf                1.011   OCXO_pll/phase_detect/phase_counter<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_lut<2>_INV_0
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<2>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<3>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<4>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<5>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<6>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<7>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<8>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<9>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<10>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<11>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<12>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<13>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<14>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<15>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<16>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<17>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<18>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<19>
    SLICEL.COUT          Tbyp                  0.103   OCXO_pll/phase_detect/phase_counter<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<20>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.CIN           net (fanout=1)     e  0.100   OCXO_pll/phase_detect/Mcount_phase_counter_cy<21>
    SLICEL.CLK           Tcinck                0.872   OCXO_pll/phase_detect/phase_counter<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_cy<22>
                                                       OCXO_pll/phase_detect/Mcount_phase_counter_xor<23>
                                                       OCXO_pll/phase_detect/phase_counter_23
    -------------------------------------------------  ---------------------------
    Total                                      4.424ns (3.324ns logic, 1.100ns route)
                                                       (75.1% logic, 24.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP "PLL_clock_gen_CLKFX_BUF"
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_diff_12 (SLICEL.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kvant_pps (FF)
  Destination:          OCXO_pll/phase_detect/phase_diff_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kvant_pps to OCXO_pll/phase_detect/phase_diff_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.409   kvant_pps
                                                       kvant_pps
    SLICEL.CE            net (fanout=16)    e  0.100   kvant_pps
    SLICEL.CLK           Tckce       (-Th)    -0.071   OCXO_pll/phase_detect/phase_diff<12>
                                                       OCXO_pll/phase_detect/phase_diff_12
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.480ns logic, 0.100ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_diff_11 (SLICEL.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kvant_pps (FF)
  Destination:          OCXO_pll/phase_detect/phase_diff_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kvant_pps to OCXO_pll/phase_detect/phase_diff_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.409   kvant_pps
                                                       kvant_pps
    SLICEL.CE            net (fanout=16)    e  0.100   kvant_pps
    SLICEL.CLK           Tckce       (-Th)    -0.071   OCXO_pll/phase_detect/phase_diff<12>
                                                       OCXO_pll/phase_detect/phase_diff_11
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.480ns logic, 0.100ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Paths for end point OCXO_pll/phase_detect/phase_diff_14 (SLICEL.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.580ns (requirement - (clock path skew + uncertainty - data path))
  Source:               kvant_pps (FF)
  Destination:          OCXO_pll/phase_detect/phase_diff_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.580ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_100 rising at 10.000ns
  Destination Clock:    clk_100 rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: kvant_pps to OCXO_pll/phase_detect/phase_diff_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICEL.YQ            Tcko                  0.409   kvant_pps
                                                       kvant_pps
    SLICEL.CE            net (fanout=16)    e  0.100   kvant_pps
    SLICEL.CLK           Tckce       (-Th)    -0.071   OCXO_pll/phase_detect/phase_diff<14>
                                                       OCXO_pll/phase_detect/phase_diff_14
    -------------------------------------------------  ---------------------------
    Total                                      0.580ns (0.480ns logic, 0.100ns route)
                                                       (82.8% logic, 17.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_PLL_clock_gen_CLKFX_BUF = PERIOD TIMEGRP "PLL_clock_gen_CLKFX_BUF"
        TS_clk_10 * 10 HIGH 50% INPUT_JITTER 1 ns;
--------------------------------------------------------------------------------
Slack: 8.612ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.694ns (Tcl)
  Physical resource: VCXO_pll/ref_clk_count<0>/CLK
  Logical resource: VCXO_pll/ref_clk_count_0/CK
  Location pin: SLICEL.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 8.612ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.694ns (Tch)
  Physical resource: VCXO_pll/ref_clk_count<0>/CLK
  Logical resource: VCXO_pll/ref_clk_count_0/CK
  Location pin: SLICEL.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------
Slack: 8.612ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.388ns (720.461MHz) (Tcp)
  Physical resource: VCXO_pll/ref_clk_count<0>/CLK
  Logical resource: VCXO_pll/ref_clk_count_0/CK
  Location pin: SLICEL.CLK
  Clock network: clk_100
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk_10
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_10                      |    100.000ns|     20.000ns|     55.820ns|            0|            0|          324|       651639|
| TS_multi_cycle_100            | 100000.000ns|     10.912ns|          N/A|            0|            0|       649943|            0|
| TS_PLL_clock_gen_CLKFX_BUF    |     10.000ns|      5.582ns|          N/A|            0|            0|         1696|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clk_148
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk_148                     |      6.711ns|      6.114ns|      0.401ns|            0|            0|        12449|         1520|
| TS_multi_cycle_LTC            |    100.671ns|      6.010ns|          N/A|            0|            0|         1520|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_10_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_10_i       |   10.912|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_148_n
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_n      |    6.114|         |         |         |
clk_148_p      |    6.114|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_148_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_148_n      |    6.114|         |         |         |
clk_148_p      |    6.114|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 665932 paths, 0 nets, and 5028 connections

Design statistics:
   Minimum period:  20.000ns{1}   (Maximum frequency:  50.000MHz)
   Maximum path delay from/to any node:  10.912ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 06 13:05:57 2011 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 111 MB



