Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Oct  3 13:53:43 2023
| Host         : LAPTOP-NLET9JJQ running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file OTTER_Wrapper_Programmable_control_sets_placed.rpt
| Design       : OTTER_Wrapper_Programmable
| Device       : xc7a35t
-------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    37 |
|    Minimum number of control sets                        |    37 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    81 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    37 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             123 |           49 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              41 |           15 |
| Yes          | No                    | No                     |             162 |           60 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             321 |          129 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|         Clock Signal        |                          Enable Signal                         |                         Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+
|  sclk_BUFG                  | MCU/programmer/uart_tx_word/uart_tx/r_SM_Main[2]               |                                                                 |                1 |              1 |         1.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                                                | SSG_DISP/CathMod/r_disp_digit[0]                                |                2 |              2 |         1.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                                                | SSG_DISP/CathMod/r_disp_digit[0]_i_1_n_0                        |                1 |              2 |         2.00 |
|  CLK_IBUF_BUFG              |                                                                |                                                                 |                2 |              2 |         1.00 |
|  sclk_BUFG                  | MCU/programmer/uart_tx_word/uart_tx/E[0]                       | DB_R/s_reset                                                    |                1 |              4 |         4.00 |
|  sclk_BUFG                  |                                                                | DB_R/s_reset                                                    |                2 |              4 |         2.00 |
|  sclk_BUFG                  | MCU/ram/delay_ramd/FSM_onehot_state_reg[2][0]                  | MCU/programmer/SR[0]                                            |                2 |              4 |         2.00 |
|  sclk_BUFG                  | MCU/ram/delay_ramd/r_busy_reg_0                                |                                                                 |                1 |              4 |         4.00 |
|  sclk_BUFG                  | MCU/ram/bram/r_busy_reg_0[0]                                   |                                                                 |                3 |              5 |         1.67 |
|  sclk_BUFG                  |                                                                | DB_I/s_db_count[6]_i_1_n_0                                      |                2 |              5 |         2.50 |
|  sclk_BUFG                  | MCU/ram/bram/r_LEDS[15]_i_8[0]                                 |                                                                 |                2 |              8 |         4.00 |
|  sclk_BUFG                  |                                                                | DB_R/s_db_count[7]_i_1__0_n_0                                   |                3 |              8 |         2.67 |
|  sclk_BUFG                  | MCU/programmer/uart_tx_word/uart_tx/r_Tx_Data_1                |                                                                 |                2 |              8 |         4.00 |
|  sclk_BUFG                  | MCU/ram/bram/r_LEDS[15]_i_8_0[0]                               |                                                                 |                1 |              8 |         8.00 |
|  sclk_BUFG                  | MCU/ram/bram/r_LEDS[15]_i_8[1]                                 |                                                                 |                3 |              8 |         2.67 |
|  sclk_BUFG                  | MCU/ram/bram/r_LEDS[15]_i_8_0[1]                               |                                                                 |                3 |              8 |         2.67 |
|  sclk_BUFG                  | MCU/programmer/uart_rx_word/uart_rx/r_Clock_Count[8]_i_2_n_0   | MCU/programmer/uart_rx_word/uart_rx/r_Clock_Count[8]_i_1__0_n_0 |                3 |              9 |         3.00 |
|  sclk_BUFG                  | MCU/programmer/uart_tx_word/uart_tx/r_Clock_Count_0            | MCU/programmer/uart_tx_word/uart_tx/r_Clock_Count0              |                3 |              9 |         3.00 |
|  SSG_DISP/CathMod/s_clk_500 |                                                                |                                                                 |                6 |              9 |         1.50 |
|  sclk_BUFG                  | MCU/ram/delay_ramd/r_addr[15]_i_2_n_0                          | MCU/ram/delay_ramd/r_addr[15]_i_1_n_0                           |                7 |             14 |         2.00 |
|  sclk_BUFG                  | MCU/ram/bram/r_mmio_dout[15]_i_8_0                             |                                                                 |                5 |             16 |         3.20 |
|  sclk_BUFG                  | MCU/ram/bram/r_mmio_dout[15]_i_8_0                             | MCU/ram/bram/r_mmio_dout[15]_i_9_0                              |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG              |                                                                | SSG_DISP/CathMod/clear                                          |                5 |             20 |         4.00 |
|  sclk_BUFG                  | MCU/programmer/uart_rx_word/uart_rx/r_Rx_DV_reg_0[0]           | DB_R/s_reset                                                    |                5 |             24 |         4.80 |
|  sclk_BUFG                  | MCU/programmer/uart_rx_word/uart_rx/timeout_counter            | DB_R/s_reset                                                    |                6 |             24 |         4.00 |
|  sclk_BUFG                  | MCU/programmer/r_timeout_counter[24]_i_2_n_0                   | MCU/programmer/uart_rx_word/FSM_sequential_r_state_reg[2]       |                7 |             25 |         3.57 |
|  sclk_BUFG                  | MCU/programmer/uart_tx_word/uart_tx/sending_byte_num_reg[1][0] | DB_R/s_reset                                                    |               10 |             32 |         3.20 |
|  sclk_BUFG                  | MCU/programmer/uart_rx_word/E[0]                               | MCU/programmer/uart_rx_word/SR[0]                               |               18 |             32 |         1.78 |
|  sclk_BUFG                  | MCU/programmer/uart_rx_word/FSM_sequential_r_state_reg[0]      |                                                                 |                8 |             32 |         4.00 |
|  sclk_BUFG                  | MCU/ram/delay_ramd/r_write_data[31]_i_2_n_0                    | MCU/ram/delay_ramd/r_write_data[31]_i_1_n_0                     |               13 |             32 |         2.46 |
|  sclk_BUFG                  | MCU/ram/delay_ramd/E[0]                                        | MCU/programmer/SR[0]                                            |               29 |             32 |         1.10 |
|  sclk_BUFG                  | MCU/programmer/uart_rx_word/FSM_sequential_r_state_reg[1]      |                                                                 |                9 |             32 |         3.56 |
|  sclk_BUFG                  | MCU/ram/bram/r_ram_reg_13_0                                    | MCU/ram/bram/r_ram_reg_13_1                                     |               15 |             32 |         2.13 |
|  sclk_BUFG                  | MCU/programmer/uart_rx_word/uart_rx/E[0]                       | DB_R/s_reset                                                    |                6 |             32 |         5.33 |
|  sclk_BUFG                  | MCU/ram/bram/r_ram_reg_11_1[0]                                 |                                                                 |               22 |             32 |         1.45 |
|  sclk_BUFG                  | MCU/ram/bram/p_0_in                                            |                                                                 |               12 |             96 |         8.00 |
|  sclk_BUFG                  |                                                                |                                                                 |               41 |            112 |         2.73 |
+-----------------------------+----------------------------------------------------------------+-----------------------------------------------------------------+------------------+----------------+--------------+


