	component nios2e is
		port (
			clk_clk                            : in    std_logic                     := 'X';             -- clk
			decode0_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			decode1_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			decode2_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			decode3_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			decode4_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			decode5_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			decode6_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			decode7_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			hex0_external_connection_export    : out   std_logic_vector(7 downto 0);                     -- export
			hex1_external_connection_export    : out   std_logic_vector(7 downto 0);                     -- export
			hex2_external_connection_export    : out   std_logic_vector(7 downto 0);                     -- export
			hex3_external_connection_export    : out   std_logic_vector(7 downto 0);                     -- export
			hex4_external_connection_export    : out   std_logic_vector(7 downto 0);                     -- export
			hex5_external_connection_export    : out   std_logic_vector(7 downto 0);                     -- export
			new_sdram_controller_0_wire_addr   : out   std_logic_vector(12 downto 0);                    -- addr
			new_sdram_controller_0_wire_ba     : out   std_logic_vector(1 downto 0);                     -- ba
			new_sdram_controller_0_wire_cas_n  : out   std_logic;                                        -- cas_n
			new_sdram_controller_0_wire_cke    : out   std_logic;                                        -- cke
			new_sdram_controller_0_wire_cs_n   : out   std_logic;                                        -- cs_n
			new_sdram_controller_0_wire_dq     : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			new_sdram_controller_0_wire_dqm    : out   std_logic_vector(1 downto 0);                     -- dqm
			new_sdram_controller_0_wire_ras_n  : out   std_logic;                                        -- ras_n
			new_sdram_controller_0_wire_we_n   : out   std_logic;                                        -- we_n
			period0_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			period1_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			period2_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			period3_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			period4_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			period5_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			period6_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			period7_external_connection_export : out   std_logic_vector(27 downto 0);                    -- export
			push_external_connection_export    : in    std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			reset_reset_n                      : in    std_logic                     := 'X'              -- reset_n
		);
	end component nios2e;

