Warning: Design 'dsp_top' has '3' unresolved references. For more detailed information, use the "link" command. (UID-341)
 
****************************************
Report : area
Design : dsp_top
Version: O-2018.06-SP1
Date   : Sat Apr 12 23:02:05 2025
****************************************

Library(s) Used:

    IBM_CMOS8HP_SS125 (File: /apps/design_kits/ibm_kits/IBM_IP/ibm_cmos8hp/std_cell/sc/v.20110613/synopsys/ss_125/IBM_CMOS8HP_SS125.db)

Number of ports:                           63
Number of nets:                           394
Number of cells:                          301
Number of combinational cells:            277
Number of sequential cells:                24
Number of macros/black boxes:               0
Number of buf/inv:                        180
Number of references:                      52

Combinational area:               3857.280000
Buf/Inv area:                     2213.760013
Noncombinational area:             673.919991
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (Wire load has zero net area)

Total cell area:                  4531.199990
Total area:                 undefined

Information: This design contains black box (unknown) components. (RPT-8)

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ---------
dsp_top                           4531.2000    100.0  3857.2800   673.9200  0.0000  dsp_top
--------------------------------  ---------  -------  ---------  ---------  ------  ---------
Total                                                 3857.2800   673.9200  0.0000

1
