<stg><name>pointwise_conv2d_fix</name>


<trans_list>

<trans id="398" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="399" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="401" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="402" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="4" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="403" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="5" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="404" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="406" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="7" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="409" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="410" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="411" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="413" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="414" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="415" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="416" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="16" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="17" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str3, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln11"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecResourceLimit(i32 32, [4 x i8]* @p_str25, [1 x i8]* @p_str14, [1 x i8]* @p_str14, [1 x i8]* @p_str14) nounwind

]]></Node>
<StgValue><ssdm name="specresourcelimit_ln12"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.loopexit:0  %out_d_0 = phi i5 [ 0, %0 ], [ %out_d, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d_0"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.loopexit:1  %phi_mul = phi i14 [ 0, %0 ], [ %add_ln16, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="15" op_0_bw="14">
<![CDATA[
.loopexit:2  %zext_ln16 = zext i14 %phi_mul to i15

]]></Node>
<StgValue><ssdm name="zext_ln16"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.loopexit:3  %add_ln16 = add i14 %phi_mul, 784

]]></Node>
<StgValue><ssdm name="add_ln16"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:4  %icmp_ln16 = icmp eq i5 %out_d_0, -16

]]></Node>
<StgValue><ssdm name="icmp_ln16"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.loopexit:6  %out_d = add i5 %out_d_0, 1

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:7  br i1 %icmp_ln16, label %6, label %.preheader4.preheader

]]></Node>
<StgValue><ssdm name="br_ln16"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="5">
<![CDATA[
.preheader4.preheader:0  %zext_ln19 = zext i5 %out_d_0 to i64

]]></Node>
<StgValue><ssdm name="zext_ln19"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="13" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader4.preheader:1  %SeparableConv2D_0_b_1 = getelementptr [16 x i13]* @SeparableConv2D_0_b_s, i64 0, i64 %zext_ln19

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_b_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="4">
<![CDATA[
.preheader4.preheader:3  %buffer = load i13* %SeparableConv2D_0_b_1, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln16" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="364" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="5">
<![CDATA[
.preheader4.preheader:2  %zext_ln30_1 = zext i5 %out_d_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln30_1"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="13" op_0_bw="4">
<![CDATA[
.preheader4.preheader:3  %buffer = load i13* %SeparableConv2D_0_b_1, align 2

]]></Node>
<StgValue><ssdm name="buffer"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="16" op_0_bw="13">
<![CDATA[
.preheader4.preheader:4  %sext_ln19 = sext i13 %buffer to i16

]]></Node>
<StgValue><ssdm name="sext_ln19"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.preheader:5  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="37" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader4:0  %out_h_0 = phi i5 [ 0, %.preheader4.preheader ], [ %out_h, %.preheader4.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h_0"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:1  %icmp_ln17 = icmp eq i5 %out_h_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader4:2  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader4:3  %out_h = add i5 %out_h_0, 1

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader4:4  br i1 %icmp_ln17, label %.loopexit.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="10" op_0_bw="10" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader.preheader:0  %shl_ln = call i10 @_ssdm_op_BitConcatenate.i10.i5.i5(i5 %out_h_0, i5 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="11" op_0_bw="10">
<![CDATA[
.preheader.preheader:1  %zext_ln23_2 = zext i10 %shl_ln to i11

]]></Node>
<StgValue><ssdm name="zext_ln23_2"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="7" op_0_bw="7" op_1_bw="5" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %shl_ln23_1 = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %out_h_0, i2 0)

]]></Node>
<StgValue><ssdm name="shl_ln23_1"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="11" op_0_bw="7">
<![CDATA[
.preheader.preheader:3  %zext_ln23_3 = zext i7 %shl_ln23_1 to i11

]]></Node>
<StgValue><ssdm name="zext_ln23_3"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.preheader.preheader:4  %sub_ln23 = sub i11 %zext_ln23_2, %zext_ln23_3

]]></Node>
<StgValue><ssdm name="sub_ln23"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:5  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader:0  %out_w_0 = phi i5 [ %out_w, %5 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="out_w_0"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:1  %icmp_ln18 = icmp eq i5 %out_w_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28)

]]></Node>
<StgValue><ssdm name="empty_46"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:3  %out_w = add i5 %out_w_0, 1

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %icmp_ln18, label %.preheader4.loopexit, label %1

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="5">
<![CDATA[
:0  %zext_ln23_4 = zext i5 %out_w_0 to i11

]]></Node>
<StgValue><ssdm name="zext_ln23_4"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:1  %add_ln23 = add i11 %sub_ln23, %zext_ln23_4

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="27" op_0_bw="11">
<![CDATA[
:2  %sext_ln23 = sext i11 %add_ln23 to i27

]]></Node>
<StgValue><ssdm name="sext_ln23"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="0" op_0_bw="0">
<![CDATA[
.preheader4.loopexit:0  br label %.preheader4

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %buffer_0_0 = phi i16 [ %sext_ln19, %1 ], [ %add_ln23_48, %4 ]

]]></Node>
<StgValue><ssdm name="buffer_0_0"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:1  %in_d_0_0 = phi i16 [ 0, %1 ], [ %add_ln20, %4 ]

]]></Node>
<StgValue><ssdm name="in_d_0_0"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %icmp_ln20 = icmp eq i16 %in_d_0_0, 1

]]></Node>
<StgValue><ssdm name="icmp_ln20"/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %icmp_ln20, label %5, label %3

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="17" op_0_bw="16">
<![CDATA[
:0  %zext_ln23_5 = zext i16 %in_d_0_0 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_5"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="27" op_0_bw="16">
<![CDATA[
:1  %zext_ln23_6 = zext i16 %in_d_0_0 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_6"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:2  %mul_ln23 = mul i27 %zext_ln23_6, 784

]]></Node>
<StgValue><ssdm name="mul_ln23"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:3  %add_ln23_1 = add i27 %mul_ln23, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_1"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="27">
<![CDATA[
:4  %sext_ln23_1 = sext i27 %add_ln23_1 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_1"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="32">
<![CDATA[
:5  %zext_ln23_7 = zext i32 %sext_ln23_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_7"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_7

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9  %add_ln23_2 = add i17 %zext_ln30_1, %zext_ln23_5

]]></Node>
<StgValue><ssdm name="add_ln23_2"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="64" op_0_bw="17">
<![CDATA[
:10  %zext_ln23_8 = zext i17 %add_ln23_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_8"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %SeparableConv2D_0_w_1 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_8

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="4">
<![CDATA[
:12  %SeparableConv2D_0_w_2 = load i15* %SeparableConv2D_0_w_1, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="75" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load = load i16* %input_addr, align 2

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="30" op_0_bw="16">
<![CDATA[
:8  %sext_ln23_2 = sext i16 %input_load to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_2"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="15" op_0_bw="4">
<![CDATA[
:12  %SeparableConv2D_0_w_2 = load i15* %SeparableConv2D_0_w_1, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_2"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="30" op_0_bw="15">
<![CDATA[
:13  %sext_ln23_3 = sext i15 %SeparableConv2D_0_w_2 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_3"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %mul_ln23_1 = mul i30 %sext_ln23_2, %sext_ln23_3

]]></Node>
<StgValue><ssdm name="mul_ln23_1"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %trunc_ln = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_1, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %add_ln23_3 = add i16 %buffer_0_0, %trunc_ln

]]></Node>
<StgValue><ssdm name="add_ln23_3"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:17  %or_ln20 = or i16 %in_d_0_0, 1

]]></Node>
<StgValue><ssdm name="or_ln20"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  %icmp_ln20_1 = icmp eq i16 %or_ln20, 1

]]></Node>
<StgValue><ssdm name="icmp_ln20_1"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:19  br i1 %icmp_ln20_1, label %5, label %4

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="17" op_0_bw="16">
<![CDATA[
:0  %zext_ln23_9 = zext i16 %or_ln20 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_9"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="27" op_0_bw="16">
<![CDATA[
:1  %zext_ln23_10 = zext i16 %or_ln20 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_10"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:2  %mul_ln23_2 = mul i27 %zext_ln23_10, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_2"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:3  %add_ln23_4 = add i27 %mul_ln23_2, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_4"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="27">
<![CDATA[
:4  %sext_ln23_4 = sext i27 %add_ln23_4 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_4"/></StgValue>
</operation>

<operation id="90" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="64" op_0_bw="32">
<![CDATA[
:5  %zext_ln23_11 = zext i32 %sext_ln23_4 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_11"/></StgValue>
</operation>

<operation id="91" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr_49 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_11

]]></Node>
<StgValue><ssdm name="input_addr_49"/></StgValue>
</operation>

<operation id="92" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load_1 = load i16* %input_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:9  %add_ln23_5 = add i17 %zext_ln30_1, %zext_ln23_9

]]></Node>
<StgValue><ssdm name="add_ln23_5"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="17">
<![CDATA[
:10  %zext_ln23_12 = zext i17 %add_ln23_5 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_12"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:11  %SeparableConv2D_0_w_3 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_12

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_3"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20" val="0"/>
<literal name="icmp_ln20_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="4">
<![CDATA[
:12  %SeparableConv2D_0_w_4 = load i15* %SeparableConv2D_0_w_3, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_4"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="15" op_0_bw="11">
<![CDATA[
:5  %sext_ln30 = sext i11 %add_ln23 to i15

]]></Node>
<StgValue><ssdm name="sext_ln30"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln20_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln20" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:6  %add_ln30 = add i15 %sext_ln30, %zext_ln16

]]></Node>
<StgValue><ssdm name="add_ln30"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="99" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="14">
<![CDATA[
:7  %input_load_1 = load i16* %input_addr_49, align 2

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="30" op_0_bw="16">
<![CDATA[
:8  %sext_ln23_5 = sext i16 %input_load_1 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_5"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="15" op_0_bw="4">
<![CDATA[
:12  %SeparableConv2D_0_w_4 = load i15* %SeparableConv2D_0_w_3, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_4"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="30" op_0_bw="15">
<![CDATA[
:13  %sext_ln23_6 = sext i15 %SeparableConv2D_0_w_4 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_6"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:14  %mul_ln23_3 = mul i30 %sext_ln23_5, %sext_ln23_6

]]></Node>
<StgValue><ssdm name="mul_ln23_3"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:15  %trunc_ln23_1 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_3, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_1"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:16  %or_ln20_1 = or i16 %in_d_0_0, 2

]]></Node>
<StgValue><ssdm name="or_ln20_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="17" op_0_bw="16">
<![CDATA[
:17  %zext_ln23_13 = zext i16 %or_ln20_1 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_13"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="27" op_0_bw="16">
<![CDATA[
:18  %zext_ln23_14 = zext i16 %or_ln20_1 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_14"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:19  %mul_ln23_4 = mul i27 %zext_ln23_14, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_4"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:20  %add_ln23_6 = add i27 %mul_ln23_4, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_6"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="27">
<![CDATA[
:21  %sext_ln23_7 = sext i27 %add_ln23_6 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_7"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="32">
<![CDATA[
:22  %zext_ln23_15 = zext i32 %sext_ln23_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_15"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:23  %input_addr_50 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_15

]]></Node>
<StgValue><ssdm name="input_addr_50"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="14">
<![CDATA[
:24  %input_load_2 = load i16* %input_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:26  %add_ln23_7 = add i17 %zext_ln30_1, %zext_ln23_13

]]></Node>
<StgValue><ssdm name="add_ln23_7"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="17">
<![CDATA[
:27  %zext_ln23_16 = zext i17 %add_ln23_7 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_16"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %SeparableConv2D_0_w_5 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_16

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_5"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="4">
<![CDATA[
:29  %SeparableConv2D_0_w_6 = load i15* %SeparableConv2D_0_w_5, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_6"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:33  %or_ln20_2 = or i16 %in_d_0_0, 3

]]></Node>
<StgValue><ssdm name="or_ln20_2"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="17" op_0_bw="16">
<![CDATA[
:34  %zext_ln23_17 = zext i16 %or_ln20_2 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_17"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="27" op_0_bw="16">
<![CDATA[
:35  %zext_ln23_18 = zext i16 %or_ln20_2 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_18"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:36  %mul_ln23_6 = mul i27 %zext_ln23_18, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_6"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:37  %add_ln23_8 = add i27 %mul_ln23_6, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_8"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="27">
<![CDATA[
:38  %sext_ln23_10 = sext i27 %add_ln23_8 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_10"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="32">
<![CDATA[
:39  %zext_ln23_19 = zext i32 %sext_ln23_10 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_19"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %input_addr_51 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_19

]]></Node>
<StgValue><ssdm name="input_addr_51"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="14">
<![CDATA[
:41  %input_load_3 = load i16* %input_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:43  %add_ln23_9 = add i17 %zext_ln30_1, %zext_ln23_17

]]></Node>
<StgValue><ssdm name="add_ln23_9"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="17">
<![CDATA[
:44  %zext_ln23_20 = zext i17 %add_ln23_9 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_20"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %SeparableConv2D_0_w_7 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_20

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_7"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="4">
<![CDATA[
:46  %SeparableConv2D_0_w_8 = load i15* %SeparableConv2D_0_w_7, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_8"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:254  %add_ln23_34 = add i16 %add_ln23_3, %trunc_ln23_1

]]></Node>
<StgValue><ssdm name="add_ln23_34"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="132" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="14">
<![CDATA[
:24  %input_load_2 = load i16* %input_addr_50, align 2

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="30" op_0_bw="16">
<![CDATA[
:25  %sext_ln23_8 = sext i16 %input_load_2 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_8"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="15" op_0_bw="4">
<![CDATA[
:29  %SeparableConv2D_0_w_6 = load i15* %SeparableConv2D_0_w_5, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_6"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="30" op_0_bw="15">
<![CDATA[
:30  %sext_ln23_9 = sext i15 %SeparableConv2D_0_w_6 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_9"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:31  %mul_ln23_5 = mul i30 %sext_ln23_8, %sext_ln23_9

]]></Node>
<StgValue><ssdm name="mul_ln23_5"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %trunc_ln23_2 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_5, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_2"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="14">
<![CDATA[
:41  %input_load_3 = load i16* %input_addr_51, align 2

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="30" op_0_bw="16">
<![CDATA[
:42  %sext_ln23_11 = sext i16 %input_load_3 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_11"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="15" op_0_bw="4">
<![CDATA[
:46  %SeparableConv2D_0_w_8 = load i15* %SeparableConv2D_0_w_7, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_8"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="30" op_0_bw="15">
<![CDATA[
:47  %sext_ln23_12 = sext i15 %SeparableConv2D_0_w_8 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_12"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:48  %mul_ln23_7 = mul i30 %sext_ln23_11, %sext_ln23_12

]]></Node>
<StgValue><ssdm name="mul_ln23_7"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:49  %trunc_ln23_3 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_7, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_3"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:50  %or_ln20_3 = or i16 %in_d_0_0, 4

]]></Node>
<StgValue><ssdm name="or_ln20_3"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="17" op_0_bw="16">
<![CDATA[
:51  %zext_ln23_21 = zext i16 %or_ln20_3 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_21"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="27" op_0_bw="16">
<![CDATA[
:52  %zext_ln23_22 = zext i16 %or_ln20_3 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_22"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:53  %mul_ln23_8 = mul i27 %zext_ln23_22, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_8"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:54  %add_ln23_10 = add i27 %mul_ln23_8, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_10"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="27">
<![CDATA[
:55  %sext_ln23_13 = sext i27 %add_ln23_10 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_13"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="64" op_0_bw="32">
<![CDATA[
:56  %zext_ln23_23 = zext i32 %sext_ln23_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_23"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:57  %input_addr_52 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_23

]]></Node>
<StgValue><ssdm name="input_addr_52"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="14">
<![CDATA[
:58  %input_load_4 = load i16* %input_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:60  %add_ln23_11 = add i17 %zext_ln30_1, %zext_ln23_21

]]></Node>
<StgValue><ssdm name="add_ln23_11"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="64" op_0_bw="17">
<![CDATA[
:61  %zext_ln23_24 = zext i17 %add_ln23_11 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_24"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %SeparableConv2D_0_w_9 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_24

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_9"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="4">
<![CDATA[
:63  %SeparableConv2D_0_w_10 = load i15* %SeparableConv2D_0_w_9, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_10"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:67  %or_ln20_4 = or i16 %in_d_0_0, 5

]]></Node>
<StgValue><ssdm name="or_ln20_4"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="17" op_0_bw="16">
<![CDATA[
:68  %zext_ln23_25 = zext i16 %or_ln20_4 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_25"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="27" op_0_bw="16">
<![CDATA[
:69  %zext_ln23_26 = zext i16 %or_ln20_4 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_26"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:70  %mul_ln23_10 = mul i27 %zext_ln23_26, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_10"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:71  %add_ln23_12 = add i27 %mul_ln23_10, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_12"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="27">
<![CDATA[
:72  %sext_ln23_16 = sext i27 %add_ln23_12 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_16"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="64" op_0_bw="32">
<![CDATA[
:73  %zext_ln23_27 = zext i32 %sext_ln23_16 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_27"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:74  %input_addr_53 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_27

]]></Node>
<StgValue><ssdm name="input_addr_53"/></StgValue>
</operation>

<operation id="165" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="14">
<![CDATA[
:75  %input_load_5 = load i16* %input_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="166" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:77  %add_ln23_13 = add i17 %zext_ln30_1, %zext_ln23_25

]]></Node>
<StgValue><ssdm name="add_ln23_13"/></StgValue>
</operation>

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="64" op_0_bw="17">
<![CDATA[
:78  %zext_ln23_28 = zext i17 %add_ln23_13 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_28"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:79  %SeparableConv2D_0_w_11 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_28

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_11"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="4">
<![CDATA[
:80  %SeparableConv2D_0_w_12 = load i15* %SeparableConv2D_0_w_11, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_12"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:255  %add_ln23_35 = add i16 %trunc_ln23_2, %trunc_ln23_3

]]></Node>
<StgValue><ssdm name="add_ln23_35"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:256  %add_ln23_36 = add i16 %add_ln23_35, %add_ln23_34

]]></Node>
<StgValue><ssdm name="add_ln23_36"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="172" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="16" op_0_bw="14">
<![CDATA[
:58  %input_load_4 = load i16* %input_addr_52, align 2

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="30" op_0_bw="16">
<![CDATA[
:59  %sext_ln23_14 = sext i16 %input_load_4 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_14"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="15" op_0_bw="4">
<![CDATA[
:63  %SeparableConv2D_0_w_10 = load i15* %SeparableConv2D_0_w_9, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_10"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="30" op_0_bw="15">
<![CDATA[
:64  %sext_ln23_15 = sext i15 %SeparableConv2D_0_w_10 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_15"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:65  %mul_ln23_9 = mul i30 %sext_ln23_14, %sext_ln23_15

]]></Node>
<StgValue><ssdm name="mul_ln23_9"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:66  %trunc_ln23_4 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_9, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_4"/></StgValue>
</operation>

<operation id="178" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="16" op_0_bw="14">
<![CDATA[
:75  %input_load_5 = load i16* %input_addr_53, align 2

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="179" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="30" op_0_bw="16">
<![CDATA[
:76  %sext_ln23_17 = sext i16 %input_load_5 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_17"/></StgValue>
</operation>

<operation id="180" st_id="10" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="15" op_0_bw="4">
<![CDATA[
:80  %SeparableConv2D_0_w_12 = load i15* %SeparableConv2D_0_w_11, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_12"/></StgValue>
</operation>

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="30" op_0_bw="15">
<![CDATA[
:81  %sext_ln23_18 = sext i15 %SeparableConv2D_0_w_12 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_18"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:82  %mul_ln23_11 = mul i30 %sext_ln23_17, %sext_ln23_18

]]></Node>
<StgValue><ssdm name="mul_ln23_11"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:83  %trunc_ln23_5 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_11, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_5"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:84  %or_ln20_5 = or i16 %in_d_0_0, 6

]]></Node>
<StgValue><ssdm name="or_ln20_5"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="17" op_0_bw="16">
<![CDATA[
:85  %zext_ln23_29 = zext i16 %or_ln20_5 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_29"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="27" op_0_bw="16">
<![CDATA[
:86  %zext_ln23_30 = zext i16 %or_ln20_5 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_30"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:87  %mul_ln23_12 = mul i27 %zext_ln23_30, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_12"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:88  %add_ln23_14 = add i27 %mul_ln23_12, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_14"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="32" op_0_bw="27">
<![CDATA[
:89  %sext_ln23_19 = sext i27 %add_ln23_14 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_19"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="64" op_0_bw="32">
<![CDATA[
:90  %zext_ln23_31 = zext i32 %sext_ln23_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_31"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="166" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %input_addr_54 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_31

]]></Node>
<StgValue><ssdm name="input_addr_54"/></StgValue>
</operation>

<operation id="192" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="14">
<![CDATA[
:92  %input_load_6 = load i16* %input_addr_54, align 2

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:94  %add_ln23_15 = add i17 %zext_ln30_1, %zext_ln23_29

]]></Node>
<StgValue><ssdm name="add_ln23_15"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="64" op_0_bw="17">
<![CDATA[
:95  %zext_ln23_32 = zext i17 %add_ln23_15 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_32"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %SeparableConv2D_0_w_13 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_32

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_13"/></StgValue>
</operation>

<operation id="196" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="4">
<![CDATA[
:97  %SeparableConv2D_0_w_14 = load i15* %SeparableConv2D_0_w_13, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_14"/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="176" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:101  %or_ln20_6 = or i16 %in_d_0_0, 7

]]></Node>
<StgValue><ssdm name="or_ln20_6"/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="177" bw="17" op_0_bw="16">
<![CDATA[
:102  %zext_ln23_51 = zext i16 %or_ln20_6 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_51"/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="178" bw="27" op_0_bw="16">
<![CDATA[
:103  %zext_ln23_52 = zext i16 %or_ln20_6 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_52"/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="179" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:104  %mul_ln23_14 = mul i27 %zext_ln23_52, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_14"/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:105  %add_ln23_16 = add i27 %mul_ln23_14, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_16"/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="32" op_0_bw="27">
<![CDATA[
:106  %sext_ln23_22 = sext i27 %add_ln23_16 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_22"/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="64" op_0_bw="32">
<![CDATA[
:107  %zext_ln23_33 = zext i32 %sext_ln23_22 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_33"/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:108  %input_addr_55 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_33

]]></Node>
<StgValue><ssdm name="input_addr_55"/></StgValue>
</operation>

<operation id="205" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="14">
<![CDATA[
:109  %input_load_7 = load i16* %input_addr_55, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:111  %add_ln23_17 = add i17 %zext_ln30_1, %zext_ln23_51

]]></Node>
<StgValue><ssdm name="add_ln23_17"/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="64" op_0_bw="17">
<![CDATA[
:112  %zext_ln23_34 = zext i17 %add_ln23_17 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_34"/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:113  %SeparableConv2D_0_w_15 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_34

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_15"/></StgValue>
</operation>

<operation id="209" st_id="10" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="4">
<![CDATA[
:114  %SeparableConv2D_0_w_16 = load i15* %SeparableConv2D_0_w_15, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_16"/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:257  %add_ln23_37 = add i16 %trunc_ln23_4, %trunc_ln23_5

]]></Node>
<StgValue><ssdm name="add_ln23_37"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="211" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="14">
<![CDATA[
:92  %input_load_6 = load i16* %input_addr_54, align 2

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="212" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="30" op_0_bw="16">
<![CDATA[
:93  %sext_ln23_20 = sext i16 %input_load_6 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_20"/></StgValue>
</operation>

<operation id="213" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="15" op_0_bw="4">
<![CDATA[
:97  %SeparableConv2D_0_w_14 = load i15* %SeparableConv2D_0_w_13, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_14"/></StgValue>
</operation>

<operation id="214" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="30" op_0_bw="15">
<![CDATA[
:98  %sext_ln23_21 = sext i15 %SeparableConv2D_0_w_14 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_21"/></StgValue>
</operation>

<operation id="215" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="174" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:99  %mul_ln23_13 = mul i30 %sext_ln23_20, %sext_ln23_21

]]></Node>
<StgValue><ssdm name="mul_ln23_13"/></StgValue>
</operation>

<operation id="216" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:100  %trunc_ln23_6 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_13, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_6"/></StgValue>
</operation>

<operation id="217" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="16" op_0_bw="14">
<![CDATA[
:109  %input_load_7 = load i16* %input_addr_55, align 2

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="30" op_0_bw="16">
<![CDATA[
:110  %sext_ln23_23 = sext i16 %input_load_7 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_23"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="15" op_0_bw="4">
<![CDATA[
:114  %SeparableConv2D_0_w_16 = load i15* %SeparableConv2D_0_w_15, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_16"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="30" op_0_bw="15">
<![CDATA[
:115  %sext_ln23_24 = sext i15 %SeparableConv2D_0_w_16 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_24"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:116  %mul_ln23_15 = mul i30 %sext_ln23_23, %sext_ln23_24

]]></Node>
<StgValue><ssdm name="mul_ln23_15"/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:117  %trunc_ln23_7 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_15, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_7"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:118  %or_ln20_7 = or i16 %in_d_0_0, 8

]]></Node>
<StgValue><ssdm name="or_ln20_7"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="17" op_0_bw="16">
<![CDATA[
:119  %zext_ln23_53 = zext i16 %or_ln20_7 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_53"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="27" op_0_bw="16">
<![CDATA[
:120  %zext_ln23_54 = zext i16 %or_ln20_7 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_54"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:121  %mul_ln23_16 = mul i27 %zext_ln23_54, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_16"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:122  %add_ln23_18 = add i27 %mul_ln23_16, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_18"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="32" op_0_bw="27">
<![CDATA[
:123  %sext_ln23_25 = sext i27 %add_ln23_18 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_25"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="64" op_0_bw="32">
<![CDATA[
:124  %zext_ln23_35 = zext i32 %sext_ln23_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_35"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:125  %input_addr_56 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_35

]]></Node>
<StgValue><ssdm name="input_addr_56"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="14">
<![CDATA[
:126  %input_load_8 = load i16* %input_addr_56, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:128  %add_ln23_19 = add i17 %zext_ln30_1, %zext_ln23_53

]]></Node>
<StgValue><ssdm name="add_ln23_19"/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="64" op_0_bw="17">
<![CDATA[
:129  %zext_ln23_36 = zext i17 %add_ln23_19 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_36"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:130  %SeparableConv2D_0_w_17 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_36

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_17"/></StgValue>
</operation>

<operation id="235" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="15" op_0_bw="4">
<![CDATA[
:131  %SeparableConv2D_0_w_18 = load i15* %SeparableConv2D_0_w_17, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_18"/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:135  %or_ln20_8 = or i16 %in_d_0_0, 9

]]></Node>
<StgValue><ssdm name="or_ln20_8"/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="17" op_0_bw="16">
<![CDATA[
:136  %zext_ln23_55 = zext i16 %or_ln20_8 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_55"/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="212" bw="27" op_0_bw="16">
<![CDATA[
:137  %zext_ln23_56 = zext i16 %or_ln20_8 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_56"/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="213" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:138  %mul_ln23_18 = mul i27 %zext_ln23_56, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_18"/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:139  %add_ln23_20 = add i27 %mul_ln23_18, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_20"/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="32" op_0_bw="27">
<![CDATA[
:140  %sext_ln23_28 = sext i27 %add_ln23_20 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_28"/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="64" op_0_bw="32">
<![CDATA[
:141  %zext_ln23_37 = zext i32 %sext_ln23_28 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_37"/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:142  %input_addr_57 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_37

]]></Node>
<StgValue><ssdm name="input_addr_57"/></StgValue>
</operation>

<operation id="244" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="14">
<![CDATA[
:143  %input_load_9 = load i16* %input_addr_57, align 2

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:145  %add_ln23_21 = add i17 %zext_ln30_1, %zext_ln23_55

]]></Node>
<StgValue><ssdm name="add_ln23_21"/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="64" op_0_bw="17">
<![CDATA[
:146  %zext_ln23_38 = zext i17 %add_ln23_21 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_38"/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:147  %SeparableConv2D_0_w_19 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_38

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_19"/></StgValue>
</operation>

<operation id="248" st_id="11" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="4">
<![CDATA[
:148  %SeparableConv2D_0_w_20 = load i15* %SeparableConv2D_0_w_19, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_20"/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:258  %add_ln23_38 = add i16 %trunc_ln23_6, %trunc_ln23_7

]]></Node>
<StgValue><ssdm name="add_ln23_38"/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:259  %add_ln23_39 = add i16 %add_ln23_38, %add_ln23_37

]]></Node>
<StgValue><ssdm name="add_ln23_39"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="251" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="14">
<![CDATA[
:126  %input_load_8 = load i16* %input_addr_56, align 2

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="252" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="30" op_0_bw="16">
<![CDATA[
:127  %sext_ln23_26 = sext i16 %input_load_8 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_26"/></StgValue>
</operation>

<operation id="253" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="15" op_0_bw="4">
<![CDATA[
:131  %SeparableConv2D_0_w_18 = load i15* %SeparableConv2D_0_w_17, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_18"/></StgValue>
</operation>

<operation id="254" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="30" op_0_bw="15">
<![CDATA[
:132  %sext_ln23_27 = sext i15 %SeparableConv2D_0_w_18 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_27"/></StgValue>
</operation>

<operation id="255" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:133  %mul_ln23_17 = mul i30 %sext_ln23_26, %sext_ln23_27

]]></Node>
<StgValue><ssdm name="mul_ln23_17"/></StgValue>
</operation>

<operation id="256" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:134  %trunc_ln23_8 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_17, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_8"/></StgValue>
</operation>

<operation id="257" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="16" op_0_bw="14">
<![CDATA[
:143  %input_load_9 = load i16* %input_addr_57, align 2

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="258" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="30" op_0_bw="16">
<![CDATA[
:144  %sext_ln23_29 = sext i16 %input_load_9 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_29"/></StgValue>
</operation>

<operation id="259" st_id="12" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="15" op_0_bw="4">
<![CDATA[
:148  %SeparableConv2D_0_w_20 = load i15* %SeparableConv2D_0_w_19, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_20"/></StgValue>
</operation>

<operation id="260" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="30" op_0_bw="15">
<![CDATA[
:149  %sext_ln23_30 = sext i15 %SeparableConv2D_0_w_20 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_30"/></StgValue>
</operation>

<operation id="261" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:150  %mul_ln23_19 = mul i30 %sext_ln23_29, %sext_ln23_30

]]></Node>
<StgValue><ssdm name="mul_ln23_19"/></StgValue>
</operation>

<operation id="262" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:151  %trunc_ln23_9 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_19, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_9"/></StgValue>
</operation>

<operation id="263" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="227" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:152  %or_ln20_9 = or i16 %in_d_0_0, 10

]]></Node>
<StgValue><ssdm name="or_ln20_9"/></StgValue>
</operation>

<operation id="264" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="228" bw="17" op_0_bw="16">
<![CDATA[
:153  %zext_ln23_57 = zext i16 %or_ln20_9 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_57"/></StgValue>
</operation>

<operation id="265" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="229" bw="27" op_0_bw="16">
<![CDATA[
:154  %zext_ln23_58 = zext i16 %or_ln20_9 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_58"/></StgValue>
</operation>

<operation id="266" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="230" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:155  %mul_ln23_20 = mul i27 %zext_ln23_58, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_20"/></StgValue>
</operation>

<operation id="267" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="231" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:156  %add_ln23_22 = add i27 %mul_ln23_20, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_22"/></StgValue>
</operation>

<operation id="268" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="232" bw="32" op_0_bw="27">
<![CDATA[
:157  %sext_ln23_31 = sext i27 %add_ln23_22 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_31"/></StgValue>
</operation>

<operation id="269" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="233" bw="64" op_0_bw="32">
<![CDATA[
:158  %zext_ln23_39 = zext i32 %sext_ln23_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_39"/></StgValue>
</operation>

<operation id="270" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="234" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:159  %input_addr_58 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_39

]]></Node>
<StgValue><ssdm name="input_addr_58"/></StgValue>
</operation>

<operation id="271" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="14">
<![CDATA[
:160  %input_load_10 = load i16* %input_addr_58, align 2

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="272" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:162  %add_ln23_23 = add i17 %zext_ln30_1, %zext_ln23_57

]]></Node>
<StgValue><ssdm name="add_ln23_23"/></StgValue>
</operation>

<operation id="273" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="64" op_0_bw="17">
<![CDATA[
:163  %zext_ln23_40 = zext i17 %add_ln23_23 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_40"/></StgValue>
</operation>

<operation id="274" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:164  %SeparableConv2D_0_w_21 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_40

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_21"/></StgValue>
</operation>

<operation id="275" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="4">
<![CDATA[
:165  %SeparableConv2D_0_w_22 = load i15* %SeparableConv2D_0_w_21, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_22"/></StgValue>
</operation>

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:169  %or_ln20_10 = or i16 %in_d_0_0, 11

]]></Node>
<StgValue><ssdm name="or_ln20_10"/></StgValue>
</operation>

<operation id="277" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="17" op_0_bw="16">
<![CDATA[
:170  %zext_ln23_59 = zext i16 %or_ln20_10 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_59"/></StgValue>
</operation>

<operation id="278" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="27" op_0_bw="16">
<![CDATA[
:171  %zext_ln23_60 = zext i16 %or_ln20_10 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_60"/></StgValue>
</operation>

<operation id="279" st_id="12" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:172  %mul_ln23_22 = mul i27 %zext_ln23_60, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_22"/></StgValue>
</operation>

<operation id="280" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:173  %add_ln23_24 = add i27 %mul_ln23_22, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_24"/></StgValue>
</operation>

<operation id="281" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="32" op_0_bw="27">
<![CDATA[
:174  %sext_ln23_34 = sext i27 %add_ln23_24 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_34"/></StgValue>
</operation>

<operation id="282" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="64" op_0_bw="32">
<![CDATA[
:175  %zext_ln23_41 = zext i32 %sext_ln23_34 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_41"/></StgValue>
</operation>

<operation id="283" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:176  %input_addr_59 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_41

]]></Node>
<StgValue><ssdm name="input_addr_59"/></StgValue>
</operation>

<operation id="284" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="14">
<![CDATA[
:177  %input_load_11 = load i16* %input_addr_59, align 2

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="285" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:179  %add_ln23_25 = add i17 %zext_ln30_1, %zext_ln23_59

]]></Node>
<StgValue><ssdm name="add_ln23_25"/></StgValue>
</operation>

<operation id="286" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="64" op_0_bw="17">
<![CDATA[
:180  %zext_ln23_42 = zext i17 %add_ln23_25 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_42"/></StgValue>
</operation>

<operation id="287" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:181  %SeparableConv2D_0_w_23 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_42

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_23"/></StgValue>
</operation>

<operation id="288" st_id="12" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="15" op_0_bw="4">
<![CDATA[
:182  %SeparableConv2D_0_w_24 = load i15* %SeparableConv2D_0_w_23, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_24"/></StgValue>
</operation>

<operation id="289" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:260  %add_ln23_40 = add i16 %add_ln23_39, %add_ln23_36

]]></Node>
<StgValue><ssdm name="add_ln23_40"/></StgValue>
</operation>

<operation id="290" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:261  %add_ln23_41 = add i16 %trunc_ln23_8, %trunc_ln23_9

]]></Node>
<StgValue><ssdm name="add_ln23_41"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="291" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="16" op_0_bw="14">
<![CDATA[
:160  %input_load_10 = load i16* %input_addr_58, align 2

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="292" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="236" bw="30" op_0_bw="16">
<![CDATA[
:161  %sext_ln23_32 = sext i16 %input_load_10 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_32"/></StgValue>
</operation>

<operation id="293" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="15" op_0_bw="4">
<![CDATA[
:165  %SeparableConv2D_0_w_22 = load i15* %SeparableConv2D_0_w_21, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_22"/></StgValue>
</operation>

<operation id="294" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="30" op_0_bw="15">
<![CDATA[
:166  %sext_ln23_33 = sext i15 %SeparableConv2D_0_w_22 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_33"/></StgValue>
</operation>

<operation id="295" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:167  %mul_ln23_21 = mul i30 %sext_ln23_32, %sext_ln23_33

]]></Node>
<StgValue><ssdm name="mul_ln23_21"/></StgValue>
</operation>

<operation id="296" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:168  %trunc_ln23_10 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_21, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_10"/></StgValue>
</operation>

<operation id="297" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="16" op_0_bw="14">
<![CDATA[
:177  %input_load_11 = load i16* %input_addr_59, align 2

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="298" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="30" op_0_bw="16">
<![CDATA[
:178  %sext_ln23_35 = sext i16 %input_load_11 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_35"/></StgValue>
</operation>

<operation id="299" st_id="13" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="15" op_0_bw="4">
<![CDATA[
:182  %SeparableConv2D_0_w_24 = load i15* %SeparableConv2D_0_w_23, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_24"/></StgValue>
</operation>

<operation id="300" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="30" op_0_bw="15">
<![CDATA[
:183  %sext_ln23_36 = sext i15 %SeparableConv2D_0_w_24 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_36"/></StgValue>
</operation>

<operation id="301" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:184  %mul_ln23_23 = mul i30 %sext_ln23_35, %sext_ln23_36

]]></Node>
<StgValue><ssdm name="mul_ln23_23"/></StgValue>
</operation>

<operation id="302" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:185  %trunc_ln23_11 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_23, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_11"/></StgValue>
</operation>

<operation id="303" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:186  %or_ln20_11 = or i16 %in_d_0_0, 12

]]></Node>
<StgValue><ssdm name="or_ln20_11"/></StgValue>
</operation>

<operation id="304" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="17" op_0_bw="16">
<![CDATA[
:187  %zext_ln23_61 = zext i16 %or_ln20_11 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_61"/></StgValue>
</operation>

<operation id="305" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="27" op_0_bw="16">
<![CDATA[
:188  %zext_ln23_62 = zext i16 %or_ln20_11 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_62"/></StgValue>
</operation>

<operation id="306" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:189  %mul_ln23_24 = mul i27 %zext_ln23_62, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_24"/></StgValue>
</operation>

<operation id="307" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:190  %add_ln23_26 = add i27 %mul_ln23_24, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_26"/></StgValue>
</operation>

<operation id="308" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="32" op_0_bw="27">
<![CDATA[
:191  %sext_ln23_37 = sext i27 %add_ln23_26 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_37"/></StgValue>
</operation>

<operation id="309" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="64" op_0_bw="32">
<![CDATA[
:192  %zext_ln23_43 = zext i32 %sext_ln23_37 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_43"/></StgValue>
</operation>

<operation id="310" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:193  %input_addr_60 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_43

]]></Node>
<StgValue><ssdm name="input_addr_60"/></StgValue>
</operation>

<operation id="311" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="14">
<![CDATA[
:194  %input_load_12 = load i16* %input_addr_60, align 2

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="312" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:196  %add_ln23_27 = add i17 %zext_ln30_1, %zext_ln23_61

]]></Node>
<StgValue><ssdm name="add_ln23_27"/></StgValue>
</operation>

<operation id="313" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="64" op_0_bw="17">
<![CDATA[
:197  %zext_ln23_44 = zext i17 %add_ln23_27 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_44"/></StgValue>
</operation>

<operation id="314" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:198  %SeparableConv2D_0_w_25 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_44

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_25"/></StgValue>
</operation>

<operation id="315" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="4">
<![CDATA[
:199  %SeparableConv2D_0_w_26 = load i15* %SeparableConv2D_0_w_25, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_26"/></StgValue>
</operation>

<operation id="316" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:203  %or_ln20_12 = or i16 %in_d_0_0, 13

]]></Node>
<StgValue><ssdm name="or_ln20_12"/></StgValue>
</operation>

<operation id="317" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="17" op_0_bw="16">
<![CDATA[
:204  %zext_ln23_63 = zext i16 %or_ln20_12 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_63"/></StgValue>
</operation>

<operation id="318" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="27" op_0_bw="16">
<![CDATA[
:205  %zext_ln23_64 = zext i16 %or_ln20_12 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_64"/></StgValue>
</operation>

<operation id="319" st_id="13" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:206  %mul_ln23_26 = mul i27 %zext_ln23_64, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_26"/></StgValue>
</operation>

<operation id="320" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:207  %add_ln23_28 = add i27 %mul_ln23_26, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_28"/></StgValue>
</operation>

<operation id="321" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="32" op_0_bw="27">
<![CDATA[
:208  %sext_ln23_40 = sext i27 %add_ln23_28 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_40"/></StgValue>
</operation>

<operation id="322" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="64" op_0_bw="32">
<![CDATA[
:209  %zext_ln23_45 = zext i32 %sext_ln23_40 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_45"/></StgValue>
</operation>

<operation id="323" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:210  %input_addr_61 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_45

]]></Node>
<StgValue><ssdm name="input_addr_61"/></StgValue>
</operation>

<operation id="324" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="14">
<![CDATA[
:211  %input_load_13 = load i16* %input_addr_61, align 2

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="325" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:213  %add_ln23_29 = add i17 %zext_ln30_1, %zext_ln23_63

]]></Node>
<StgValue><ssdm name="add_ln23_29"/></StgValue>
</operation>

<operation id="326" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="64" op_0_bw="17">
<![CDATA[
:214  %zext_ln23_46 = zext i17 %add_ln23_29 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_46"/></StgValue>
</operation>

<operation id="327" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:215  %SeparableConv2D_0_w_27 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_46

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_27"/></StgValue>
</operation>

<operation id="328" st_id="13" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="15" op_0_bw="4">
<![CDATA[
:216  %SeparableConv2D_0_w_28 = load i15* %SeparableConv2D_0_w_27, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_28"/></StgValue>
</operation>

<operation id="329" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:262  %add_ln23_42 = add i16 %trunc_ln23_10, %trunc_ln23_11

]]></Node>
<StgValue><ssdm name="add_ln23_42"/></StgValue>
</operation>

<operation id="330" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:263  %add_ln23_43 = add i16 %add_ln23_42, %add_ln23_41

]]></Node>
<StgValue><ssdm name="add_ln23_43"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="331" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="16" op_0_bw="14">
<![CDATA[
:194  %input_load_12 = load i16* %input_addr_60, align 2

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="332" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="30" op_0_bw="16">
<![CDATA[
:195  %sext_ln23_38 = sext i16 %input_load_12 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_38"/></StgValue>
</operation>

<operation id="333" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="15" op_0_bw="4">
<![CDATA[
:199  %SeparableConv2D_0_w_26 = load i15* %SeparableConv2D_0_w_25, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_26"/></StgValue>
</operation>

<operation id="334" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="30" op_0_bw="15">
<![CDATA[
:200  %sext_ln23_39 = sext i15 %SeparableConv2D_0_w_26 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_39"/></StgValue>
</operation>

<operation id="335" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:201  %mul_ln23_25 = mul i30 %sext_ln23_38, %sext_ln23_39

]]></Node>
<StgValue><ssdm name="mul_ln23_25"/></StgValue>
</operation>

<operation id="336" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:202  %trunc_ln23_12 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_25, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_12"/></StgValue>
</operation>

<operation id="337" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="16" op_0_bw="14">
<![CDATA[
:211  %input_load_13 = load i16* %input_addr_61, align 2

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="338" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="30" op_0_bw="16">
<![CDATA[
:212  %sext_ln23_41 = sext i16 %input_load_13 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_41"/></StgValue>
</operation>

<operation id="339" st_id="14" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="15" op_0_bw="4">
<![CDATA[
:216  %SeparableConv2D_0_w_28 = load i15* %SeparableConv2D_0_w_27, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_28"/></StgValue>
</operation>

<operation id="340" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="30" op_0_bw="15">
<![CDATA[
:217  %sext_ln23_42 = sext i15 %SeparableConv2D_0_w_28 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_42"/></StgValue>
</operation>

<operation id="341" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:218  %mul_ln23_27 = mul i30 %sext_ln23_41, %sext_ln23_42

]]></Node>
<StgValue><ssdm name="mul_ln23_27"/></StgValue>
</operation>

<operation id="342" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:219  %trunc_ln23_13 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_27, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_13"/></StgValue>
</operation>

<operation id="343" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:220  %or_ln20_13 = or i16 %in_d_0_0, 14

]]></Node>
<StgValue><ssdm name="or_ln20_13"/></StgValue>
</operation>

<operation id="344" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="17" op_0_bw="16">
<![CDATA[
:221  %zext_ln23_65 = zext i16 %or_ln20_13 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_65"/></StgValue>
</operation>

<operation id="345" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="27" op_0_bw="16">
<![CDATA[
:222  %zext_ln23_66 = zext i16 %or_ln20_13 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_66"/></StgValue>
</operation>

<operation id="346" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:223  %mul_ln23_28 = mul i27 %zext_ln23_66, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_28"/></StgValue>
</operation>

<operation id="347" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:224  %add_ln23_30 = add i27 %mul_ln23_28, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_30"/></StgValue>
</operation>

<operation id="348" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="32" op_0_bw="27">
<![CDATA[
:225  %sext_ln23_43 = sext i27 %add_ln23_30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_43"/></StgValue>
</operation>

<operation id="349" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="64" op_0_bw="32">
<![CDATA[
:226  %zext_ln23_47 = zext i32 %sext_ln23_43 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_47"/></StgValue>
</operation>

<operation id="350" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:227  %input_addr_62 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_47

]]></Node>
<StgValue><ssdm name="input_addr_62"/></StgValue>
</operation>

<operation id="351" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="14">
<![CDATA[
:228  %input_load_14 = load i16* %input_addr_62, align 2

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="352" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:230  %add_ln23_31 = add i17 %zext_ln30_1, %zext_ln23_65

]]></Node>
<StgValue><ssdm name="add_ln23_31"/></StgValue>
</operation>

<operation id="353" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="17">
<![CDATA[
:231  %zext_ln23_48 = zext i17 %add_ln23_31 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_48"/></StgValue>
</operation>

<operation id="354" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:232  %SeparableConv2D_0_w_29 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_48

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_29"/></StgValue>
</operation>

<operation id="355" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="15" op_0_bw="4">
<![CDATA[
:233  %SeparableConv2D_0_w_30 = load i15* %SeparableConv2D_0_w_29, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_30"/></StgValue>
</operation>

<operation id="356" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:237  %or_ln20_14 = or i16 %in_d_0_0, 15

]]></Node>
<StgValue><ssdm name="or_ln20_14"/></StgValue>
</operation>

<operation id="357" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="17" op_0_bw="16">
<![CDATA[
:238  %zext_ln23_67 = zext i16 %or_ln20_14 to i17

]]></Node>
<StgValue><ssdm name="zext_ln23_67"/></StgValue>
</operation>

<operation id="358" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="27" op_0_bw="16">
<![CDATA[
:239  %zext_ln23_68 = zext i16 %or_ln20_14 to i27

]]></Node>
<StgValue><ssdm name="zext_ln23_68"/></StgValue>
</operation>

<operation id="359" st_id="14" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:240  %mul_ln23_30 = mul i27 %zext_ln23_68, 784

]]></Node>
<StgValue><ssdm name="mul_ln23_30"/></StgValue>
</operation>

<operation id="360" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="27" op_0_bw="27" op_1_bw="27">
<![CDATA[
:241  %add_ln23_32 = add i27 %mul_ln23_30, %sext_ln23

]]></Node>
<StgValue><ssdm name="add_ln23_32"/></StgValue>
</operation>

<operation id="361" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="32" op_0_bw="27">
<![CDATA[
:242  %sext_ln23_46 = sext i27 %add_ln23_32 to i32

]]></Node>
<StgValue><ssdm name="sext_ln23_46"/></StgValue>
</operation>

<operation id="362" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="64" op_0_bw="32">
<![CDATA[
:243  %zext_ln23_49 = zext i32 %sext_ln23_46 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_49"/></StgValue>
</operation>

<operation id="363" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:244  %input_addr_63 = getelementptr [14400 x i16]* %input_r, i64 0, i64 %zext_ln23_49

]]></Node>
<StgValue><ssdm name="input_addr_63"/></StgValue>
</operation>

<operation id="364" st_id="14" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="14">
<![CDATA[
:245  %input_load_15 = load i16* %input_addr_63, align 2

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="365" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:247  %add_ln23_33 = add i17 %zext_ln30_1, %zext_ln23_67

]]></Node>
<StgValue><ssdm name="add_ln23_33"/></StgValue>
</operation>

<operation id="366" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="64" op_0_bw="17">
<![CDATA[
:248  %zext_ln23_50 = zext i17 %add_ln23_33 to i64

]]></Node>
<StgValue><ssdm name="zext_ln23_50"/></StgValue>
</operation>

<operation id="367" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="15" op_1_bw="64" op_2_bw="64">
<![CDATA[
:249  %SeparableConv2D_0_w_31 = getelementptr [16 x i15]* @SeparableConv2D_0_w_s, i64 0, i64 %zext_ln23_50

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_31"/></StgValue>
</operation>

<operation id="368" st_id="14" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="15" op_0_bw="4">
<![CDATA[
:250  %SeparableConv2D_0_w_32 = load i15* %SeparableConv2D_0_w_31, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_32"/></StgValue>
</operation>

<operation id="369" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:264  %add_ln23_44 = add i16 %trunc_ln23_12, %trunc_ln23_13

]]></Node>
<StgValue><ssdm name="add_ln23_44"/></StgValue>
</operation>

<operation id="370" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:269  %add_ln20 = add i16 %in_d_0_0, 16

]]></Node>
<StgValue><ssdm name="add_ln20"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="371" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="16" op_0_bw="14">
<![CDATA[
:228  %input_load_14 = load i16* %input_addr_62, align 2

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="372" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="30" op_0_bw="16">
<![CDATA[
:229  %sext_ln23_44 = sext i16 %input_load_14 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_44"/></StgValue>
</operation>

<operation id="373" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="15" op_0_bw="4">
<![CDATA[
:233  %SeparableConv2D_0_w_30 = load i15* %SeparableConv2D_0_w_29, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_30"/></StgValue>
</operation>

<operation id="374" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="30" op_0_bw="15">
<![CDATA[
:234  %sext_ln23_45 = sext i15 %SeparableConv2D_0_w_30 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_45"/></StgValue>
</operation>

<operation id="375" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:235  %mul_ln23_29 = mul i30 %sext_ln23_44, %sext_ln23_45

]]></Node>
<StgValue><ssdm name="mul_ln23_29"/></StgValue>
</operation>

<operation id="376" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:236  %trunc_ln23_14 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_29, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_14"/></StgValue>
</operation>

<operation id="377" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="14">
<![CDATA[
:245  %input_load_15 = load i16* %input_addr_63, align 2

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="378" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="30" op_0_bw="16">
<![CDATA[
:246  %sext_ln23_47 = sext i16 %input_load_15 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_47"/></StgValue>
</operation>

<operation id="379" st_id="15" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="15" op_0_bw="4">
<![CDATA[
:250  %SeparableConv2D_0_w_32 = load i15* %SeparableConv2D_0_w_31, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_0_w_32"/></StgValue>
</operation>

<operation id="380" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="30" op_0_bw="15">
<![CDATA[
:251  %sext_ln23_48 = sext i15 %SeparableConv2D_0_w_32 to i30

]]></Node>
<StgValue><ssdm name="sext_ln23_48"/></StgValue>
</operation>

<operation id="381" st_id="15" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:252  %mul_ln23_31 = mul i30 %sext_ln23_47, %sext_ln23_48

]]></Node>
<StgValue><ssdm name="mul_ln23_31"/></StgValue>
</operation>

<operation id="382" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:253  %trunc_ln23_s = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %mul_ln23_31, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="trunc_ln23_s"/></StgValue>
</operation>

<operation id="383" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:265  %add_ln23_45 = add i16 %trunc_ln23_14, %trunc_ln23_s

]]></Node>
<StgValue><ssdm name="add_ln23_45"/></StgValue>
</operation>

<operation id="384" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:266  %add_ln23_46 = add i16 %add_ln23_45, %add_ln23_44

]]></Node>
<StgValue><ssdm name="add_ln23_46"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="385" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:267  %add_ln23_47 = add i16 %add_ln23_46, %add_ln23_43

]]></Node>
<StgValue><ssdm name="add_ln23_47"/></StgValue>
</operation>

<operation id="386" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:268  %add_ln23_48 = add i16 %add_ln23_47, %add_ln23_40

]]></Node>
<StgValue><ssdm name="add_ln23_48"/></StgValue>
</operation>

<operation id="387" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="0" op_0_bw="0">
<![CDATA[
:270  br label %2

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="388" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="16" op_0_bw="16" op_1_bw="0" op_2_bw="16" op_3_bw="0">
<![CDATA[
:0  %buffer_0_lcssa = phi i16 [ %buffer_0_0, %2 ], [ %add_ln23_3, %3 ]

]]></Node>
<StgValue><ssdm name="buffer_0_lcssa"/></StgValue>
</operation>

<operation id="389" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="15" op_0_bw="16">
<![CDATA[
:1  %trunc_ln27 = trunc i16 %buffer_0_lcssa to i15

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="390" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="1" op_0_bw="1" op_1_bw="16" op_2_bw="32">
<![CDATA[
:2  %tmp = call i1 @_ssdm_op_BitSelect.i1.i16.i32(i16 %buffer_0_lcssa, i32 15)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="391" st_id="17" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="15" op_0_bw="1" op_1_bw="15" op_2_bw="15">
<![CDATA[
:3  %select_ln27 = select i1 %tmp, i15 0, i15 %trunc_ln27

]]></Node>
<StgValue><ssdm name="select_ln27"/></StgValue>
</operation>

<operation id="392" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="16" op_0_bw="15">
<![CDATA[
:4  %zext_ln27 = zext i15 %select_ln27 to i16

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="393" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="32" op_0_bw="15">
<![CDATA[
:7  %sext_ln30_1 = sext i15 %add_ln30 to i32

]]></Node>
<StgValue><ssdm name="sext_ln30_1"/></StgValue>
</operation>

<operation id="394" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="64" op_0_bw="32">
<![CDATA[
:8  %zext_ln30 = zext i32 %sext_ln30_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln30"/></StgValue>
</operation>

<operation id="395" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %zext_ln30

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="396" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:10  store i16 %zext_ln27, i16* %output_addr, align 2

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="397" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln18"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
