INFO: [VRFC 10-163] Analyzing VHDL file "/home/seta/Documents/4A/Semestre 8/SI/Projet_SI/processeur_si.srcs/sim_1/new/Test_AFC.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity Test_AFC
