Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed May  4 21:40:38 2022
| Host         : LAPTOP-KKO1E8G8 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (7)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (7)
-------------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.235        0.000                      0                  245        0.169        0.000                      0                  245        4.500        0.000                       0                   121  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.235        0.000                      0                  245        0.169        0.000                      0                  245        4.500        0.000                       0                   121  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.235ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 stopwatch_seconds2/s_cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_seconds2/s_cnt2_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.372ns (30.135%)  route 3.181ns (69.865%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.569     5.121    stopwatch_seconds2/CLK
    SLICE_X8Y40          FDRE                                         r  stopwatch_seconds2/s_cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     5.639 r  stopwatch_seconds2/s_cnt1_reg[0]/Q
                         net (fo=6, routed)           1.004     6.643    stopwatch_seconds2/s_cnt1_reg[0]
    SLICE_X8Y40          LUT4 (Prop_lut4_I2_O)        0.152     6.795 f  stopwatch_seconds2/s_cnt3[2]_i_3/O
                         net (fo=1, routed)           1.038     7.833    stopwatch_seconds2/s_cnt3[2]_i_3_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I0_O)        0.376     8.209 r  stopwatch_seconds2/s_cnt3[2]_i_2/O
                         net (fo=7, routed)           0.624     8.833    stopwatch_seconds2/clk_en0/s_cnt2_reg[0]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.326     9.159 r  stopwatch_seconds2/clk_en0/s_cnt2[3]_i_1__0/O
                         net (fo=4, routed)           0.514     9.674    stopwatch_seconds2/s_cnt2
    SLICE_X5Y40          FDRE                                         r  stopwatch_seconds2/s_cnt2_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.518    14.890    stopwatch_seconds2/CLK
    SLICE_X5Y40          FDRE                                         r  stopwatch_seconds2/s_cnt2_reg[0]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X5Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.908    stopwatch_seconds2/s_cnt2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 stopwatch_seconds2/s_cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_seconds2/s_cnt2_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.372ns (30.135%)  route 3.181ns (69.865%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.569     5.121    stopwatch_seconds2/CLK
    SLICE_X8Y40          FDRE                                         r  stopwatch_seconds2/s_cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     5.639 r  stopwatch_seconds2/s_cnt1_reg[0]/Q
                         net (fo=6, routed)           1.004     6.643    stopwatch_seconds2/s_cnt1_reg[0]
    SLICE_X8Y40          LUT4 (Prop_lut4_I2_O)        0.152     6.795 f  stopwatch_seconds2/s_cnt3[2]_i_3/O
                         net (fo=1, routed)           1.038     7.833    stopwatch_seconds2/s_cnt3[2]_i_3_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I0_O)        0.376     8.209 r  stopwatch_seconds2/s_cnt3[2]_i_2/O
                         net (fo=7, routed)           0.624     8.833    stopwatch_seconds2/clk_en0/s_cnt2_reg[0]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.326     9.159 r  stopwatch_seconds2/clk_en0/s_cnt2[3]_i_1__0/O
                         net (fo=4, routed)           0.514     9.674    stopwatch_seconds2/s_cnt2
    SLICE_X5Y40          FDRE                                         r  stopwatch_seconds2/s_cnt2_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.518    14.890    stopwatch_seconds2/CLK
    SLICE_X5Y40          FDRE                                         r  stopwatch_seconds2/s_cnt2_reg[2]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X5Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.908    stopwatch_seconds2/s_cnt2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 stopwatch_seconds2/s_cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_seconds2/s_cnt2_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.553ns  (logic 1.372ns (30.135%)  route 3.181ns (69.865%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.569     5.121    stopwatch_seconds2/CLK
    SLICE_X8Y40          FDRE                                         r  stopwatch_seconds2/s_cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     5.639 r  stopwatch_seconds2/s_cnt1_reg[0]/Q
                         net (fo=6, routed)           1.004     6.643    stopwatch_seconds2/s_cnt1_reg[0]
    SLICE_X8Y40          LUT4 (Prop_lut4_I2_O)        0.152     6.795 f  stopwatch_seconds2/s_cnt3[2]_i_3/O
                         net (fo=1, routed)           1.038     7.833    stopwatch_seconds2/s_cnt3[2]_i_3_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I0_O)        0.376     8.209 r  stopwatch_seconds2/s_cnt3[2]_i_2/O
                         net (fo=7, routed)           0.624     8.833    stopwatch_seconds2/clk_en0/s_cnt2_reg[0]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.326     9.159 r  stopwatch_seconds2/clk_en0/s_cnt2[3]_i_1__0/O
                         net (fo=4, routed)           0.514     9.674    stopwatch_seconds2/s_cnt2
    SLICE_X5Y40          FDRE                                         r  stopwatch_seconds2/s_cnt2_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.518    14.890    stopwatch_seconds2/CLK
    SLICE_X5Y40          FDRE                                         r  stopwatch_seconds2/s_cnt2_reg[3]/C
                         clock pessimism              0.259    15.149    
                         clock uncertainty           -0.035    15.113    
    SLICE_X5Y40          FDRE (Setup_fdre_C_CE)      -0.205    14.908    stopwatch_seconds2/s_cnt2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.908    
                         arrival time                          -9.674    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 stopwatch_seconds2/s_cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_seconds2/s_cnt2_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.523ns  (logic 1.372ns (30.335%)  route 3.151ns (69.665%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.121ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.569     5.121    stopwatch_seconds2/CLK
    SLICE_X8Y40          FDRE                                         r  stopwatch_seconds2/s_cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.518     5.639 r  stopwatch_seconds2/s_cnt1_reg[0]/Q
                         net (fo=6, routed)           1.004     6.643    stopwatch_seconds2/s_cnt1_reg[0]
    SLICE_X8Y40          LUT4 (Prop_lut4_I2_O)        0.152     6.795 f  stopwatch_seconds2/s_cnt3[2]_i_3/O
                         net (fo=1, routed)           1.038     7.833    stopwatch_seconds2/s_cnt3[2]_i_3_n_0
    SLICE_X5Y40          LUT5 (Prop_lut5_I0_O)        0.376     8.209 r  stopwatch_seconds2/s_cnt3[2]_i_2/O
                         net (fo=7, routed)           0.624     8.833    stopwatch_seconds2/clk_en0/s_cnt2_reg[0]
    SLICE_X5Y39          LUT6 (Prop_lut6_I0_O)        0.326     9.159 r  stopwatch_seconds2/clk_en0/s_cnt2[3]_i_1__0/O
                         net (fo=4, routed)           0.485     9.644    stopwatch_seconds2/s_cnt2
    SLICE_X5Y41          FDRE                                         r  stopwatch_seconds2/s_cnt2_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.519    14.891    stopwatch_seconds2/CLK
    SLICE_X5Y41          FDRE                                         r  stopwatch_seconds2/s_cnt2_reg[1]/C
                         clock pessimism              0.259    15.150    
                         clock uncertainty           -0.035    15.114    
    SLICE_X5Y41          FDRE (Setup_fdre_C_CE)      -0.205    14.909    stopwatch_seconds2/s_cnt2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.909    
                         arrival time                          -9.644    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_seconds2/clk_en0/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.497%)  route 3.212ns (79.503%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch_seconds2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.854     6.498    stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]
    SLICE_X6Y41          LUT6 (Prop_lut6_I2_O)        0.124     6.622 r  stopwatch_seconds2/clk_en0/ce_o_i_7__0/O
                         net (fo=1, routed)           0.452     7.074    stopwatch_seconds2/clk_en0/ce_o_i_7__0_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.198 r  stopwatch_seconds2/clk_en0/ce_o_i_4__0/O
                         net (fo=2, routed)           0.807     8.005    stopwatch_seconds2/clk_en0/ce_o_i_4__0_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.129 r  stopwatch_seconds2/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.099     9.227    stopwatch_seconds2/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y42          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.519    14.891    stopwatch_seconds2/clk_en0/CLK
    SLICE_X7Y42          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[24]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.429    14.698    stopwatch_seconds2/clk_en0/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_seconds2/clk_en0/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.497%)  route 3.212ns (79.503%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch_seconds2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.854     6.498    stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]
    SLICE_X6Y41          LUT6 (Prop_lut6_I2_O)        0.124     6.622 r  stopwatch_seconds2/clk_en0/ce_o_i_7__0/O
                         net (fo=1, routed)           0.452     7.074    stopwatch_seconds2/clk_en0/ce_o_i_7__0_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.198 r  stopwatch_seconds2/clk_en0/ce_o_i_4__0/O
                         net (fo=2, routed)           0.807     8.005    stopwatch_seconds2/clk_en0/ce_o_i_4__0_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.129 r  stopwatch_seconds2/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.099     9.227    stopwatch_seconds2/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y42          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.519    14.891    stopwatch_seconds2/clk_en0/CLK
    SLICE_X7Y42          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[25]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.429    14.698    stopwatch_seconds2/clk_en0/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_seconds2/clk_en0/s_cnt_local_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.497%)  route 3.212ns (79.503%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch_seconds2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.854     6.498    stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]
    SLICE_X6Y41          LUT6 (Prop_lut6_I2_O)        0.124     6.622 r  stopwatch_seconds2/clk_en0/ce_o_i_7__0/O
                         net (fo=1, routed)           0.452     7.074    stopwatch_seconds2/clk_en0/ce_o_i_7__0_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.198 r  stopwatch_seconds2/clk_en0/ce_o_i_4__0/O
                         net (fo=2, routed)           0.807     8.005    stopwatch_seconds2/clk_en0/ce_o_i_4__0_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.129 r  stopwatch_seconds2/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.099     9.227    stopwatch_seconds2/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y42          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.519    14.891    stopwatch_seconds2/clk_en0/CLK
    SLICE_X7Y42          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[26]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.429    14.698    stopwatch_seconds2/clk_en0/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.471ns  (required time - arrival time)
  Source:                 stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_seconds2/clk_en0/s_cnt_local_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.040ns  (logic 0.828ns (20.497%)  route 3.212ns (79.503%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.891ns = ( 14.891 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch_seconds2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.854     6.498    stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]
    SLICE_X6Y41          LUT6 (Prop_lut6_I2_O)        0.124     6.622 r  stopwatch_seconds2/clk_en0/ce_o_i_7__0/O
                         net (fo=1, routed)           0.452     7.074    stopwatch_seconds2/clk_en0/ce_o_i_7__0_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.198 r  stopwatch_seconds2/clk_en0/ce_o_i_4__0/O
                         net (fo=2, routed)           0.807     8.005    stopwatch_seconds2/clk_en0/ce_o_i_4__0_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.129 r  stopwatch_seconds2/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.099     9.227    stopwatch_seconds2/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y42          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.519    14.891    stopwatch_seconds2/clk_en0/CLK
    SLICE_X7Y42          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism              0.272    15.163    
                         clock uncertainty           -0.035    15.127    
    SLICE_X7Y42          FDRE (Setup_fdre_C_R)       -0.429    14.698    stopwatch_seconds2/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         14.698    
                         arrival time                          -9.227    
  -------------------------------------------------------------------
                         slack                                  5.471    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_seconds2/clk_en0/s_cnt_local_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.020%)  route 2.932ns (77.980%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch_seconds2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.854     6.498    stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]
    SLICE_X6Y41          LUT6 (Prop_lut6_I2_O)        0.124     6.622 r  stopwatch_seconds2/clk_en0/ce_o_i_7__0/O
                         net (fo=1, routed)           0.452     7.074    stopwatch_seconds2/clk_en0/ce_o_i_7__0_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.198 r  stopwatch_seconds2/clk_en0/ce_o_i_4__0/O
                         net (fo=2, routed)           0.807     8.005    stopwatch_seconds2/clk_en0/ce_o_i_4__0_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.129 r  stopwatch_seconds2/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.820     8.948    stopwatch_seconds2/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y40          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.518    14.890    stopwatch_seconds2/clk_en0/CLK
    SLICE_X7Y40          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[16]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X7Y40          FDRE (Setup_fdre_C_R)       -0.429    14.697    stopwatch_seconds2/clk_en0/s_cnt_local_reg[16]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.749    

Slack (MET) :             5.749ns  (required time - arrival time)
  Source:                 stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_seconds2/clk_en0/s_cnt_local_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.760ns  (logic 0.828ns (22.020%)  route 2.932ns (77.980%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.890ns = ( 14.890 - 10.000 ) 
    Source Clock Delay      (SCD):    5.188ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.636     5.188    stopwatch_seconds2/clk_en0/CLK
    SLICE_X7Y41          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y41          FDRE (Prop_fdre_C_Q)         0.456     5.644 r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]/Q
                         net (fo=2, routed)           0.854     6.498    stopwatch_seconds2/clk_en0/s_cnt_local_reg[22]
    SLICE_X6Y41          LUT6 (Prop_lut6_I2_O)        0.124     6.622 r  stopwatch_seconds2/clk_en0/ce_o_i_7__0/O
                         net (fo=1, routed)           0.452     7.074    stopwatch_seconds2/clk_en0/ce_o_i_7__0_n_0
    SLICE_X6Y41          LUT6 (Prop_lut6_I0_O)        0.124     7.198 r  stopwatch_seconds2/clk_en0/ce_o_i_4__0/O
                         net (fo=2, routed)           0.807     8.005    stopwatch_seconds2/clk_en0/ce_o_i_4__0_n_0
    SLICE_X6Y39          LUT6 (Prop_lut6_I1_O)        0.124     8.129 r  stopwatch_seconds2/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.820     8.948    stopwatch_seconds2/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X7Y40          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         1.518    14.890    stopwatch_seconds2/clk_en0/CLK
    SLICE_X7Y40          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[17]/C
                         clock pessimism              0.272    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X7Y40          FDRE (Setup_fdre_C_R)       -0.429    14.697    stopwatch_seconds2/clk_en0/s_cnt_local_reg[17]
  -------------------------------------------------------------------
                         required time                         14.697    
                         arrival time                          -8.948    
  -------------------------------------------------------------------
                         slack                                  5.749    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 edge_detect/s_smp_i_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            edge_detect/d_ff0/q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.596     1.509    edge_detect/CLK
    SLICE_X0Y41          FDRE                                         r  edge_detect/s_smp_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  edge_detect/s_smp_i_reg/Q
                         net (fo=1, routed)           0.103     1.753    edge_detect/d_ff0/s_smp_i
    SLICE_X2Y40          FDRE                                         r  edge_detect/d_ff0/q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.867     2.025    edge_detect/d_ff0/CLK
    SLICE_X2Y40          FDRE                                         r  edge_detect/d_ff0/q_reg/C
                         clock pessimism             -0.500     1.525    
    SLICE_X2Y40          FDRE (Hold_fdre_C_D)         0.059     1.584    edge_detect/d_ff0/q_reg
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 stopwatch_seconds/s_cnt2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dot_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.150%)  route 0.157ns (45.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.592     1.505    stopwatch_seconds/CLK
    SLICE_X5Y37          FDRE                                         r  stopwatch_seconds/s_cnt2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 f  stopwatch_seconds/s_cnt2_reg[1]/Q
                         net (fo=7, routed)           0.157     1.804    stopwatch_seconds/s_seconds_l[1]
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.045     1.849 r  stopwatch_seconds/dot_o_i_1/O
                         net (fo=1, routed)           0.000     1.849    decoder/dot_o_reg_0
    SLICE_X2Y38          FDRE                                         r  decoder/dot_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.866     2.024    decoder/CLK
    SLICE_X2Y38          FDRE                                         r  decoder/dot_o_reg/C
                         clock pessimism             -0.479     1.545    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.121     1.666    decoder/dot_o_reg
  -------------------------------------------------------------------
                         required time                         -1.666    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 morse_to_8bit_shifter/data_int_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_8bit_shifter/data_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.141ns (53.021%)  route 0.125ns (46.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.593     1.506    morse_to_8bit_shifter/CLK
    SLICE_X0Y36          FDCE                                         r  morse_to_8bit_shifter/data_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  morse_to_8bit_shifter/data_int_reg[4]/Q
                         net (fo=2, routed)           0.125     1.772    morse_to_8bit_shifter/data_int[4]
    SLICE_X0Y37          FDCE                                         r  morse_to_8bit_shifter/data_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.864     2.022    morse_to_8bit_shifter/CLK
    SLICE_X0Y37          FDCE                                         r  morse_to_8bit_shifter/data_o_reg[4]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.066     1.588    morse_to_8bit_shifter/data_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 morse_to_8bit_shifter/data_int_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_8bit_shifter/data_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.546%)  route 0.133ns (48.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.593     1.506    morse_to_8bit_shifter/CLK
    SLICE_X0Y36          FDCE                                         r  morse_to_8bit_shifter/data_int_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y36          FDCE (Prop_fdce_C_Q)         0.141     1.647 r  morse_to_8bit_shifter/data_int_reg[2]/Q
                         net (fo=2, routed)           0.133     1.780    morse_to_8bit_shifter/data_int[2]
    SLICE_X0Y37          FDCE                                         r  morse_to_8bit_shifter/data_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.864     2.022    morse_to_8bit_shifter/CLK
    SLICE_X0Y37          FDCE                                         r  morse_to_8bit_shifter/data_o_reg[2]/C
                         clock pessimism             -0.500     1.522    
    SLICE_X0Y37          FDCE (Hold_fdce_C_D)         0.070     1.592    morse_to_8bit_shifter/data_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.592    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 stopwatch_seconds2/s_cnt3_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder2/rst_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.203%)  route 0.134ns (41.797%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.593     1.506    stopwatch_seconds2/CLK
    SLICE_X5Y39          FDRE                                         r  stopwatch_seconds2/s_cnt3_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 f  stopwatch_seconds2/s_cnt3_reg[2]/Q
                         net (fo=5, routed)           0.134     1.781    stopwatch_seconds2/s_cnt3[2]
    SLICE_X3Y39          LUT6 (Prop_lut6_I0_O)        0.045     1.826 r  stopwatch_seconds2/rst_o_i_1/O
                         net (fo=1, routed)           0.000     1.826    decoder2/rst_o_reg_0
    SLICE_X3Y39          FDRE                                         r  decoder2/rst_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.866     2.024    decoder2/CLK
    SLICE_X3Y39          FDRE                                         r  decoder2/rst_o_reg/C
                         clock pessimism             -0.479     1.545    
    SLICE_X3Y39          FDRE (Hold_fdre_C_D)         0.091     1.636    decoder2/rst_o_reg
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 morse_to_8bit_shifter/data_int_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_8bit_shifter/data_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.231%)  route 0.134ns (48.769%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.595     1.508    morse_to_8bit_shifter/CLK
    SLICE_X1Y38          FDPE                                         r  morse_to_8bit_shifter/data_int_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y38          FDPE (Prop_fdpe_C_Q)         0.141     1.649 r  morse_to_8bit_shifter/data_int_reg[0]/Q
                         net (fo=2, routed)           0.134     1.784    morse_to_8bit_shifter/data_int[0]
    SLICE_X0Y38          FDCE                                         r  morse_to_8bit_shifter/data_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.866     2.024    morse_to_8bit_shifter/CLK
    SLICE_X0Y38          FDCE                                         r  morse_to_8bit_shifter/data_o_reg[0]/C
                         clock pessimism             -0.503     1.521    
    SLICE_X0Y38          FDCE (Hold_fdce_C_D)         0.070     1.591    morse_to_8bit_shifter/data_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 edge_detect/d_ff1/q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder2/word_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.649%)  route 0.069ns (23.351%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.596     1.509    edge_detect/d_ff1/CLK
    SLICE_X3Y40          FDRE                                         r  edge_detect/d_ff1/q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.128     1.637 r  edge_detect/d_ff1/q_reg/Q
                         net (fo=14, routed)          0.069     1.707    decoder2/s_smp_o_0
    SLICE_X3Y40          LUT6 (Prop_lut6_I3_O)        0.099     1.806 r  decoder2/word_o_i_1/O
                         net (fo=1, routed)           0.000     1.806    decoder2/word_o_i_1_n_0
    SLICE_X3Y40          FDRE                                         r  decoder2/word_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.867     2.025    decoder2/CLK
    SLICE_X3Y40          FDRE                                         r  decoder2/word_o_reg/C
                         clock pessimism             -0.516     1.509    
    SLICE_X3Y40          FDRE (Hold_fdre_C_D)         0.092     1.601    decoder2/word_o_reg
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.806    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 stopwatch_seconds/s_cnt2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decoder/dash_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.509%)  route 0.190ns (50.491%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.592     1.505    stopwatch_seconds/CLK
    SLICE_X5Y37          FDRE                                         r  stopwatch_seconds/s_cnt2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y37          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  stopwatch_seconds/s_cnt2_reg[2]/Q
                         net (fo=6, routed)           0.190     1.836    stopwatch_seconds/s_seconds_l[2]
    SLICE_X2Y38          LUT6 (Prop_lut6_I2_O)        0.045     1.881 r  stopwatch_seconds/dash_o_i_1/O
                         net (fo=1, routed)           0.000     1.881    decoder/dash_o_reg_0
    SLICE_X2Y38          FDRE                                         r  decoder/dash_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.866     2.024    decoder/CLK
    SLICE_X2Y38          FDRE                                         r  decoder/dash_o_reg/C
                         clock pessimism             -0.479     1.545    
    SLICE_X2Y38          FDRE (Hold_fdre_C_D)         0.120     1.665    decoder/dash_o_reg
  -------------------------------------------------------------------
                         required time                         -1.665    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 decoder2/word_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            morse_to_8bit_shifter/s_rdy_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (55.971%)  route 0.146ns (44.029%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.596     1.509    decoder2/CLK
    SLICE_X3Y40          FDRE                                         r  decoder2/word_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y40          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  decoder2/word_o_reg/Q
                         net (fo=3, routed)           0.146     1.797    decoder2/s_word
    SLICE_X1Y40          LUT6 (Prop_lut6_I3_O)        0.045     1.842 r  decoder2/s_rdy_i_1/O
                         net (fo=1, routed)           0.000     1.842    morse_to_8bit_shifter/s_rdy_reg_0
    SLICE_X1Y40          FDRE                                         r  morse_to_8bit_shifter/s_rdy_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.867     2.025    morse_to_8bit_shifter/CLK
    SLICE_X1Y40          FDRE                                         r  morse_to_8bit_shifter/s_rdy_reg/C
                         clock pessimism             -0.500     1.525    
    SLICE_X1Y40          FDRE (Hold_fdre_C_D)         0.091     1.616    morse_to_8bit_shifter/s_rdy_reg
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 stopwatch_seconds2/clk_en0/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_seconds2/clk_en0/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.231ns (63.456%)  route 0.133ns (36.544%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.022ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.593     1.506    stopwatch_seconds2/clk_en0/CLK
    SLICE_X7Y39          FDRE                                         r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y39          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  stopwatch_seconds2/clk_en0/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           0.066     1.714    stopwatch_seconds2/clk_en0/s_cnt_local_reg[13]
    SLICE_X6Y39          LUT4 (Prop_lut4_I0_O)        0.045     1.759 r  stopwatch_seconds2/clk_en0/ce_o_i_3__0/O
                         net (fo=2, routed)           0.067     1.825    stopwatch_seconds2/clk_en0/ce_o_i_3__0_n_0
    SLICE_X6Y39          LUT5 (Prop_lut5_I3_O)        0.045     1.870 r  stopwatch_seconds2/clk_en0/ce_o_i_1__0/O
                         net (fo=1, routed)           0.000     1.870    stopwatch_seconds2/clk_en0/ce_o_i_1__0_n_0
    SLICE_X6Y39          FDRE                                         r  stopwatch_seconds2/clk_en0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=120, routed)         0.864     2.022    stopwatch_seconds2/clk_en0/CLK
    SLICE_X6Y39          FDRE                                         r  stopwatch_seconds2/clk_en0/ce_o_reg/C
                         clock pessimism             -0.503     1.519    
    SLICE_X6Y39          FDRE (Hold_fdre_C_D)         0.120     1.639    stopwatch_seconds2/clk_en0/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.639    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38     decoder/dash_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38     decoder/dot_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y38     decoder/en_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40     decoder2/char_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y40     decoder2/en_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y39     decoder2/rst_o_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41     edge_detect/s_smp_i_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X1Y38     morse_to_8bit_shifter/data_int_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y36     morse_to_8bit_shifter/data_int_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     morse_to_8bit_shifter/data_int_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     morse_to_8bit_shifter/data_int_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     morse_to_8bit_shifter/data_int_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     morse_to_8bit_shifter/data_int_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     morse_to_8bit_shifter/data_int_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     morse_to_8bit_shifter/data_int_reg[6]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y36     morse_to_8bit_shifter/data_int_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y35     stopwatch_seconds/clk_en0/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37     stopwatch_seconds/clk_en0/s_cnt_local_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y37     stopwatch_seconds/clk_en0/s_cnt_local_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     decoder/dash_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     decoder/dot_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y38     decoder/en_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     decoder2/char_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y40     decoder2/en_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y39     decoder2/rst_o_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41     edge_detect/s_smp_i_reg/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X1Y38     morse_to_8bit_shifter/data_int_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     morse_to_8bit_shifter/data_o_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y38     morse_to_8bit_shifter/data_o_reg[6]/C



