

================================================================
== Vivado HLS Report for 'convDSPOpt_4'
================================================================
* Date:           Tue May 10 21:15:09 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.487 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|        10|          1|          1|     ?|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 1, D = 10, States = { 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 14 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 4 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.95>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%firPartialRes0_V_0_3 = alloca i17"   --->   Operation 15 'alloca' 'firPartialRes0_V_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%firPartialRes0_V_1_3 = alloca i17"   --->   Operation 16 'alloca' 'firPartialRes0_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%firPartialRes0_V_2_3 = alloca i17"   --->   Operation 17 'alloca' 'firPartialRes0_V_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%firPartialRes0_V_3_3 = alloca i17"   --->   Operation 18 'alloca' 'firPartialRes0_V_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%firPartialRes0_V_4_3 = alloca i17"   --->   Operation 19 'alloca' 'firPartialRes0_V_4_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%firPartialRes0_V_5_3 = alloca i17"   --->   Operation 20 'alloca' 'firPartialRes0_V_5_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%firPartialRes0_V_6_3 = alloca i17"   --->   Operation 21 'alloca' 'firPartialRes0_V_6_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%firPartialRes0_V_7_3 = alloca i17"   --->   Operation 22 'alloca' 'firPartialRes0_V_7_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%firPartialRes1_0_V_3 = alloca i17"   --->   Operation 23 'alloca' 'firPartialRes1_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%firPartialRes1_1_V_3 = alloca i17"   --->   Operation 24 'alloca' 'firPartialRes1_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%firPartialRes1_2_V_2 = alloca i17"   --->   Operation 25 'alloca' 'firPartialRes1_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%firPartialRes1_3_V_2 = alloca i17"   --->   Operation 26 'alloca' 'firPartialRes1_3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%firPartialRes1_4_V_1 = alloca i17"   --->   Operation 27 'alloca' 'firPartialRes1_4_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%firPartialRes1_5_V_1 = alloca i17"   --->   Operation 28 'alloca' 'firPartialRes1_5_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%firPartialRes1_6_V_1 = alloca i17"   --->   Operation 29 'alloca' 'firPartialRes1_6_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%firPartialRes1_7_V_1 = alloca i17"   --->   Operation 30 'alloca' 'firPartialRes1_7_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%outPartialArr0_0_V_3 = alloca i17"   --->   Operation 31 'alloca' 'outPartialArr0_0_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%outPartialArr0_1_V_3 = alloca i17"   --->   Operation 32 'alloca' 'outPartialArr0_1_V_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%outPartialArr0_2_V_2 = alloca i17"   --->   Operation 33 'alloca' 'outPartialArr0_2_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%outPartialArr0_3_V_2 = alloca i17"   --->   Operation 34 'alloca' 'outPartialArr0_3_V_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%outPartialArr0_4_V_1 = alloca i17"   --->   Operation 35 'alloca' 'outPartialArr0_4_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%outPartialArr0_5_V_1 = alloca i17"   --->   Operation 36 'alloca' 'outPartialArr0_5_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%outPartialArr0_6_V_1 = alloca i17"   --->   Operation 37 'alloca' 'outPartialArr0_6_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%outPartialArr0_7_V_1 = alloca i17"   --->   Operation 38 'alloca' 'outPartialArr0_7_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%outPartialArr1_V_0_3 = alloca i17"   --->   Operation 39 'alloca' 'outPartialArr1_V_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%outPartialArr1_V_1_3 = alloca i17"   --->   Operation 40 'alloca' 'outPartialArr1_V_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%outPartialArr1_V_2_3 = alloca i17"   --->   Operation 41 'alloca' 'outPartialArr1_V_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%outPartialArr1_V_3_3 = alloca i17"   --->   Operation 42 'alloca' 'outPartialArr1_V_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%outPartialArr1_V_4_3 = alloca i17"   --->   Operation 43 'alloca' 'outPartialArr1_V_4_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%outPartialArr1_V_5_3 = alloca i17"   --->   Operation 44 'alloca' 'outPartialArr1_V_5_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%outPartialArr1_V_6_3 = alloca i17"   --->   Operation 45 'alloca' 'outPartialArr1_V_6_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%outPartialArr1_V_7_3 = alloca i17"   --->   Operation 46 'alloca' 'outPartialArr1_V_7_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (1.75ns)   --->   "%reps_read = call i32 @_ssdm_op_Read.ap_fifo.i32P(i32* %reps)" [./src/conv2d_DSPopt.hpp:353]   --->   Operation 47 'read' 'reps_read' <Predicate = true> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node add_ln392)   --->   "%shl_ln392 = shl i32 %reps_read, 5" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 48 'shl' 'shl_ln392' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns) (grouped into LUT with out node add_ln392)   --->   "%shl_ln392_3 = shl i32 %reps_read, 3" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 49 'shl' 'shl_ln392_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (1.20ns) (out node of the LUT)   --->   "%add_ln392 = add i32 %shl_ln392, %shl_ln392_3" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 50 'add' 'add_ln392' <Predicate = true> <Delay = 1.20> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.96>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%cast128 = zext i32 %add_ln392 to i44" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 51 'zext' 'cast128' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (2.96ns)   --->   "%bound130 = mul i44 3936, %cast128" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 52 'mul' 'bound130' <Predicate = true> <Delay = 2.96> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.96>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %vec_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 53 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i64* %out_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 54 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32* %reps, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [11 x i8]* @ScalarProp_str)"   --->   Operation 55 'specinterface' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/2] (2.96ns)   --->   "%bound130 = mul i44 3936, %cast128" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 56 'mul' 'bound130' <Predicate = true> <Delay = 2.96> <Core = "MulnS">   --->   Core 17 'MulnS' <Latency = 1> <II = 1> <Delay = 2.96> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.75ns)   --->   "br label %.preheader324.i" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.75>

State 4 <SV = 3> <Delay = 2.84>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten311 = phi i44 [ 0, %entry ], [ %add_ln392_3, %hls_label_37_end ]" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 58 'phi' 'indvar_flatten311' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten93 = phi i13 [ 0, %entry ], [ %select_ln393_83, %hls_label_37_end ]" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 59 'phi' 'indvar_flatten93' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%peIdx_0_i = phi i4 [ 0, %entry ], [ %select_ln393_82, %hls_label_37_end ]" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 60 'phi' 'peIdx_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i10 [ 0, %entry ], [ %select_ln394_3, %hls_label_37_end ]" [./src/conv2d_DSPopt.hpp:394->./src/conv2d_DSPopt.hpp:503]   --->   Operation 61 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%infoldIdx_0_i = phi i4 [ 0, %entry ], [ %infoldIdx, %hls_label_37_end ]"   --->   Operation 62 'phi' 'infoldIdx_0_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln404 = trunc i4 %peIdx_0_i to i3" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 63 'trunc' 'trunc_ln404' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln458 = zext i4 %peIdx_0_i to i64" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 64 'zext' 'zext_ln458' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_0_a = getelementptr [8 x i11]* @conv_2_inc_new_V_0, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 65 'getelementptr' 'conv_2_inc_new_V_0_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_0_l = load i11* %conv_2_inc_new_V_0_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 66 'load' 'conv_2_inc_new_V_0_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_0_s = getelementptr [8 x i21]* @conv_2_bias_new_V_0, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 67 'getelementptr' 'conv_2_bias_new_V_0_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_0_1 = load i21* %conv_2_bias_new_V_0_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 68 'load' 'conv_2_bias_new_V_0_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_1_a = getelementptr [8 x i11]* @conv_2_inc_new_V_1, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 69 'getelementptr' 'conv_2_inc_new_V_1_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 70 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_1_l = load i11* %conv_2_inc_new_V_1_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 70 'load' 'conv_2_inc_new_V_1_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 71 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_1_s = getelementptr [8 x i20]* @conv_2_bias_new_V_1, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 71 'getelementptr' 'conv_2_bias_new_V_1_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 72 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_1_1 = load i20* %conv_2_bias_new_V_1_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 72 'load' 'conv_2_bias_new_V_1_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_2_a = getelementptr [8 x i11]* @conv_2_inc_new_V_2, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 73 'getelementptr' 'conv_2_inc_new_V_2_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_2_l = load i11* %conv_2_inc_new_V_2_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 74 'load' 'conv_2_inc_new_V_2_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_2_s = getelementptr [8 x i21]* @conv_2_bias_new_V_2, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 75 'getelementptr' 'conv_2_bias_new_V_2_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 76 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_2_1 = load i21* %conv_2_bias_new_V_2_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 76 'load' 'conv_2_bias_new_V_2_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_3_a = getelementptr [8 x i11]* @conv_2_inc_new_V_3, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 77 'getelementptr' 'conv_2_inc_new_V_3_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 78 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_3_l = load i11* %conv_2_inc_new_V_3_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 78 'load' 'conv_2_inc_new_V_3_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_3_s = getelementptr [8 x i21]* @conv_2_bias_new_V_3, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 79 'getelementptr' 'conv_2_bias_new_V_3_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_3_1 = load i21* %conv_2_bias_new_V_3_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 80 'load' 'conv_2_bias_new_V_3_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_4_a = getelementptr [8 x i11]* @conv_2_inc_new_V_4, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 81 'getelementptr' 'conv_2_inc_new_V_4_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 82 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_4_l = load i11* %conv_2_inc_new_V_4_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 82 'load' 'conv_2_inc_new_V_4_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_4_s = getelementptr [8 x i20]* @conv_2_bias_new_V_4, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 83 'getelementptr' 'conv_2_bias_new_V_4_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 84 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_4_1 = load i20* %conv_2_bias_new_V_4_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 84 'load' 'conv_2_bias_new_V_4_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_5_a = getelementptr [8 x i11]* @conv_2_inc_new_V_5, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 85 'getelementptr' 'conv_2_inc_new_V_5_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 86 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_5_l = load i11* %conv_2_inc_new_V_5_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 86 'load' 'conv_2_inc_new_V_5_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_5_s = getelementptr [8 x i21]* @conv_2_bias_new_V_5, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 87 'getelementptr' 'conv_2_bias_new_V_5_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 88 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_5_1 = load i21* %conv_2_bias_new_V_5_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 88 'load' 'conv_2_bias_new_V_5_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_6_a = getelementptr [8 x i12]* @conv_2_inc_new_V_6, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 89 'getelementptr' 'conv_2_inc_new_V_6_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 90 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_6_l = load i12* %conv_2_inc_new_V_6_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 90 'load' 'conv_2_inc_new_V_6_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_6_s = getelementptr [8 x i21]* @conv_2_bias_new_V_6, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 91 'getelementptr' 'conv_2_bias_new_V_6_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 92 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_6_1 = load i21* %conv_2_bias_new_V_6_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 92 'load' 'conv_2_bias_new_V_6_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_7_a = getelementptr [8 x i10]* @conv_2_inc_new_V_7, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 93 'getelementptr' 'conv_2_inc_new_V_7_a' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 94 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_7_l = load i10* %conv_2_inc_new_V_7_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 94 'load' 'conv_2_inc_new_V_7_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_7_s = getelementptr [8 x i20]* @conv_2_bias_new_V_7, i64 0, i64 %zext_ln458" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 95 'getelementptr' 'conv_2_bias_new_V_7_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 96 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_7_1 = load i20* %conv_2_bias_new_V_7_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 96 'load' 'conv_2_bias_new_V_7_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_4 : Operation 97 [1/1] (1.29ns)   --->   "%icmp_ln392 = icmp eq i44 %indvar_flatten311, %bound130" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 97 'icmp' 'icmp_ln392' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 98 [1/1] (1.25ns)   --->   "%add_ln392_3 = add i44 1, %indvar_flatten311" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 98 'add' 'add_ln392_3' <Predicate = true> <Delay = 1.25> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 99 [1/1] (0.86ns)   --->   "%icmp_ln393 = icmp eq i13 %indvar_flatten93, 3936" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 99 'icmp' 'icmp_ln393' <Predicate = (!icmp_ln392)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 100 [1/1] (0.45ns)   --->   "%select_ln393 = select i1 %icmp_ln393, i4 0, i4 %peIdx_0_i" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 100 'select' 'select_ln393' <Predicate = (!icmp_ln392)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 101 [1/1] (0.33ns)   --->   "%xor_ln393 = xor i1 %icmp_ln393, true" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 101 'xor' 'xor_ln393' <Predicate = (!icmp_ln392)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.88ns)   --->   "%icmp_ln395 = icmp eq i4 %infoldIdx_0_i, -4" [./src/conv2d_DSPopt.hpp:395->./src/conv2d_DSPopt.hpp:503]   --->   Operation 102 'icmp' 'icmp_ln395' <Predicate = (!icmp_ln392)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln393_12)   --->   "%and_ln393_9 = and i1 %icmp_ln395, %xor_ln393" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 103 'and' 'and_ln393_9' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.85ns)   --->   "%icmp_ln394 = icmp eq i10 %indvar_flatten, 492" [./src/conv2d_DSPopt.hpp:394->./src/conv2d_DSPopt.hpp:503]   --->   Operation 104 'icmp' 'icmp_ln394' <Predicate = (!icmp_ln392)> <Delay = 0.85> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.33ns)   --->   "%and_ln393_10 = and i1 %icmp_ln394, %xor_ln393" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 105 'and' 'and_ln393_10' <Predicate = (!icmp_ln392)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.86ns)   --->   "%peIdx = add i4 1, %select_ln393" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 106 'add' 'peIdx' <Predicate = (!icmp_ln392)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.33ns)   --->   "%or_ln393 = or i1 %and_ln393_10, %icmp_ln393" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 107 'or' 'or_ln393' <Predicate = (!icmp_ln392)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns)   --->   "%trunc_ln404_3 = trunc i4 %peIdx to i3" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 108 'trunc' 'trunc_ln404_3' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node or_ln393_3)   --->   "%xor_ln393_3 = xor i1 %icmp_ln394, true" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 109 'xor' 'xor_ln393_3' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.33ns) (out node of the LUT)   --->   "%or_ln393_3 = or i1 %icmp_ln393, %xor_ln393_3" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 110 'or' 'or_ln393_3' <Predicate = (!icmp_ln392)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.33ns) (out node of the LUT)   --->   "%and_ln393_12 = and i1 %and_ln393_9, %or_ln393_3" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 111 'and' 'and_ln393_12' <Predicate = (!icmp_ln392)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (0.45ns)   --->   "%select_ln393_82 = select i1 %and_ln393_10, i4 %peIdx, i4 %select_ln393" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 112 'select' 'select_ln393_82' <Predicate = (!icmp_ln392)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln399)   --->   "%or_ln399 = or i1 %and_ln393_12, %and_ln393_10" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 113 'or' 'or_ln399' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln399)   --->   "%or_ln399_3 = or i1 %or_ln399, %icmp_ln393" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 114 'or' 'or_ln399_3' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln399 = select i1 %or_ln399_3, i4 0, i4 %infoldIdx_0_i" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 115 'select' 'select_ln399' <Predicate = (!icmp_ln392)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str50006)" [./src/conv2d_DSPopt.hpp:395->./src/conv2d_DSPopt.hpp:503]   --->   Operation 116 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str50006, i32 %tmp_i)" [./src/conv2d_DSPopt.hpp:469->./src/conv2d_DSPopt.hpp:503]   --->   Operation 117 'specregionend' 'empty' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (0.86ns)   --->   "%infoldIdx = add i4 %select_ln399, 1" [./src/conv2d_DSPopt.hpp:395->./src/conv2d_DSPopt.hpp:503]   --->   Operation 118 'add' 'infoldIdx' <Predicate = (!icmp_ln392)> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (0.93ns)   --->   "%add_ln394_3 = add i10 %indvar_flatten, 1" [./src/conv2d_DSPopt.hpp:394->./src/conv2d_DSPopt.hpp:503]   --->   Operation 119 'add' 'add_ln394_3' <Predicate = (!icmp_ln392)> <Delay = 0.93> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.47ns)   --->   "%select_ln394_3 = select i1 %or_ln393, i10 1, i10 %add_ln394_3" [./src/conv2d_DSPopt.hpp:394->./src/conv2d_DSPopt.hpp:503]   --->   Operation 120 'select' 'select_ln394_3' <Predicate = (!icmp_ln392)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.97ns)   --->   "%add_ln393_3 = add i13 %indvar_flatten93, 1" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 121 'add' 'add_ln393_3' <Predicate = (!icmp_ln392)> <Delay = 0.97> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.48ns)   --->   "%select_ln393_83 = select i1 %icmp_ln393, i13 1, i13 %add_ln393_3" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 122 'select' 'select_ln393_83' <Predicate = (!icmp_ln392)> <Delay = 0.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "br label %.preheader324.i" [./src/conv2d_DSPopt.hpp:395->./src/conv2d_DSPopt.hpp:503]   --->   Operation 123 'br' <Predicate = (!icmp_ln392)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.15>
ST_5 : Operation 124 [1/1] (0.00ns)   --->   "%w_0_i = phi i7 [ 0, %entry ], [ %select_ln394, %hls_label_37_end ]" [./src/conv2d_DSPopt.hpp:394->./src/conv2d_DSPopt.hpp:503]   --->   Operation 124 'phi' 'w_0_i' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%shl_ln7 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln404, i4 0)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 125 'bitconcatenate' 'shl_ln7' <Predicate = (!icmp_ln393 & !and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln404 = zext i7 %shl_ln7 to i8" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 126 'zext' 'zext_ln404' <Predicate = (!icmp_ln393 & !and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 127 [1/1] (0.00ns)   --->   "%shl_ln404_6 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln404, i2 0)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 127 'bitconcatenate' 'shl_ln404_6' <Predicate = (!icmp_ln393 & !and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 128 [1/1] (0.00ns)   --->   "%zext_ln404_7 = zext i5 %shl_ln404_6 to i8" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 128 'zext' 'zext_ln404_7' <Predicate = (!icmp_ln393 & !and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 129 [1/1] (0.89ns)   --->   "%sub_ln404 = sub i8 %zext_ln404, %zext_ln404_7" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 129 'sub' 'sub_ln404' <Predicate = (!icmp_ln393 & !and_ln393_10)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 130 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_0_l = load i11* %conv_2_inc_new_V_0_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 130 'load' 'conv_2_inc_new_V_0_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 131 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_0_1 = load i21* %conv_2_bias_new_V_0_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 131 'load' 'conv_2_bias_new_V_0_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 132 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_1_l = load i11* %conv_2_inc_new_V_1_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 132 'load' 'conv_2_inc_new_V_1_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 133 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_1_1 = load i20* %conv_2_bias_new_V_1_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 133 'load' 'conv_2_bias_new_V_1_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 134 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_2_l = load i11* %conv_2_inc_new_V_2_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 134 'load' 'conv_2_inc_new_V_2_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 135 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_2_1 = load i21* %conv_2_bias_new_V_2_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 135 'load' 'conv_2_bias_new_V_2_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 136 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_3_l = load i11* %conv_2_inc_new_V_3_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 136 'load' 'conv_2_inc_new_V_3_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 137 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_3_1 = load i21* %conv_2_bias_new_V_3_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 137 'load' 'conv_2_bias_new_V_3_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 138 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_4_l = load i11* %conv_2_inc_new_V_4_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 138 'load' 'conv_2_inc_new_V_4_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 139 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_4_1 = load i20* %conv_2_bias_new_V_4_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 139 'load' 'conv_2_bias_new_V_4_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 140 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_5_l = load i11* %conv_2_inc_new_V_5_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 140 'load' 'conv_2_inc_new_V_5_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 141 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_5_1 = load i21* %conv_2_bias_new_V_5_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 141 'load' 'conv_2_bias_new_V_5_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 142 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_6_l = load i12* %conv_2_inc_new_V_6_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 142 'load' 'conv_2_inc_new_V_6_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 143 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_6_1 = load i21* %conv_2_bias_new_V_6_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 143 'load' 'conv_2_bias_new_V_6_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 144 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_7_l = load i10* %conv_2_inc_new_V_7_a, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 144 'load' 'conv_2_inc_new_V_7_l' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 145 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_7_1 = load i20* %conv_2_bias_new_V_7_s, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 145 'load' 'conv_2_bias_new_V_7_1' <Predicate = true> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 146 [1/1] (0.00ns)   --->   "br i1 %icmp_ln392, label %.exit, label %hls_label_37_begin" [./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503]   --->   Operation 146 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln404)   --->   "%select_ln393_47 = select i1 %icmp_ln393, i8 0, i8 %sub_ln404" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 147 'select' 'select_ln393_47' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 148 [1/1] (0.86ns)   --->   "%icmp_ln399 = icmp ne i7 %w_0_i, 0" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 148 'icmp' 'icmp_ln399' <Predicate = (!icmp_ln392 & !and_ln393_12)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node o_out)   --->   "%and_ln393 = and i1 %icmp_ln399, %xor_ln393" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 149 'and' 'and_ln393' <Predicate = (!icmp_ln392 & !and_ln393_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 150 [1/1] (0.42ns)   --->   "%select_ln393_64 = select i1 %or_ln393, i7 0, i7 %w_0_i" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 150 'select' 'select_ln393_64' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 151 [1/1] (0.00ns)   --->   "%shl_ln404_mid1 = call i7 @_ssdm_op_BitConcatenate.i7.i3.i4(i3 %trunc_ln404_3, i4 0)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 151 'bitconcatenate' 'shl_ln404_mid1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln404_8 = zext i7 %shl_ln404_mid1 to i8" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 152 'zext' 'zext_ln404_8' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 153 [1/1] (0.00ns)   --->   "%shl_ln404_6_mid1 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %trunc_ln404_3, i2 0)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 153 'bitconcatenate' 'shl_ln404_6_mid1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 154 [1/1] (0.00ns)   --->   "%zext_ln404_9 = zext i5 %shl_ln404_6_mid1 to i8" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 154 'zext' 'zext_ln404_9' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 155 [1/1] (0.89ns)   --->   "%sub_ln404_3 = sub i8 %zext_ln404_8, %zext_ln404_9" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 155 'sub' 'sub_ln404_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node add_ln404)   --->   "%select_ln393_65 = select i1 %and_ln393_10, i8 %sub_ln404_3, i8 %select_ln393_47" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 156 'select' 'select_ln393_65' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln458_3 = zext i4 %peIdx to i64" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 157 'zext' 'zext_ln458_3' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 158 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_0_a_1 = getelementptr [8 x i11]* @conv_2_inc_new_V_0, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 158 'getelementptr' 'conv_2_inc_new_V_0_a_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 159 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_0_l_1 = load i11* %conv_2_inc_new_V_0_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 159 'load' 'conv_2_inc_new_V_0_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 160 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_0_2 = getelementptr [8 x i21]* @conv_2_bias_new_V_0, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 160 'getelementptr' 'conv_2_bias_new_V_0_2' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 161 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_0_3 = load i21* %conv_2_bias_new_V_0_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 161 'load' 'conv_2_bias_new_V_0_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 162 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_1_a_1 = getelementptr [8 x i11]* @conv_2_inc_new_V_1, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 162 'getelementptr' 'conv_2_inc_new_V_1_a_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 163 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_1_l_1 = load i11* %conv_2_inc_new_V_1_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 163 'load' 'conv_2_inc_new_V_1_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 164 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_1_2 = getelementptr [8 x i20]* @conv_2_bias_new_V_1, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 164 'getelementptr' 'conv_2_bias_new_V_1_2' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 165 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_1_3 = load i20* %conv_2_bias_new_V_1_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 165 'load' 'conv_2_bias_new_V_1_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 166 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_2_a_1 = getelementptr [8 x i11]* @conv_2_inc_new_V_2, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 166 'getelementptr' 'conv_2_inc_new_V_2_a_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 167 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_2_l_1 = load i11* %conv_2_inc_new_V_2_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 167 'load' 'conv_2_inc_new_V_2_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 168 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_2_2 = getelementptr [8 x i21]* @conv_2_bias_new_V_2, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 168 'getelementptr' 'conv_2_bias_new_V_2_2' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 169 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_2_3 = load i21* %conv_2_bias_new_V_2_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 169 'load' 'conv_2_bias_new_V_2_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 170 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_3_a_1 = getelementptr [8 x i11]* @conv_2_inc_new_V_3, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 170 'getelementptr' 'conv_2_inc_new_V_3_a_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 171 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_3_l_1 = load i11* %conv_2_inc_new_V_3_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 171 'load' 'conv_2_inc_new_V_3_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 172 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_3_2 = getelementptr [8 x i21]* @conv_2_bias_new_V_3, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 172 'getelementptr' 'conv_2_bias_new_V_3_2' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 173 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_3_3 = load i21* %conv_2_bias_new_V_3_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 173 'load' 'conv_2_bias_new_V_3_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 174 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_4_a_1 = getelementptr [8 x i11]* @conv_2_inc_new_V_4, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 174 'getelementptr' 'conv_2_inc_new_V_4_a_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 175 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_4_l_1 = load i11* %conv_2_inc_new_V_4_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 175 'load' 'conv_2_inc_new_V_4_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 176 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_4_2 = getelementptr [8 x i20]* @conv_2_bias_new_V_4, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 176 'getelementptr' 'conv_2_bias_new_V_4_2' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 177 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_4_3 = load i20* %conv_2_bias_new_V_4_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 177 'load' 'conv_2_bias_new_V_4_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 178 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_5_a_1 = getelementptr [8 x i11]* @conv_2_inc_new_V_5, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 178 'getelementptr' 'conv_2_inc_new_V_5_a_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 179 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_5_l_1 = load i11* %conv_2_inc_new_V_5_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 179 'load' 'conv_2_inc_new_V_5_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 180 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_5_2 = getelementptr [8 x i21]* @conv_2_bias_new_V_5, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 180 'getelementptr' 'conv_2_bias_new_V_5_2' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 181 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_5_3 = load i21* %conv_2_bias_new_V_5_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 181 'load' 'conv_2_bias_new_V_5_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 182 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_6_a_1 = getelementptr [8 x i12]* @conv_2_inc_new_V_6, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 182 'getelementptr' 'conv_2_inc_new_V_6_a_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 183 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_6_l_1 = load i12* %conv_2_inc_new_V_6_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 183 'load' 'conv_2_inc_new_V_6_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_6_2 = getelementptr [8 x i21]* @conv_2_bias_new_V_6, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 184 'getelementptr' 'conv_2_bias_new_V_6_2' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 185 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_6_3 = load i21* %conv_2_bias_new_V_6_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 185 'load' 'conv_2_bias_new_V_6_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%conv_2_inc_new_V_7_a_1 = getelementptr [8 x i10]* @conv_2_inc_new_V_7, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 186 'getelementptr' 'conv_2_inc_new_V_7_a_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 187 [2/2] (1.35ns)   --->   "%conv_2_inc_new_V_7_l_1 = load i10* %conv_2_inc_new_V_7_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 187 'load' 'conv_2_inc_new_V_7_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%conv_2_bias_new_V_7_2 = getelementptr [8 x i20]* @conv_2_bias_new_V_7, i64 0, i64 %zext_ln458_3" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 188 'getelementptr' 'conv_2_bias_new_V_7_2' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 0.00>
ST_5 : Operation 189 [2/2] (1.35ns)   --->   "%conv_2_bias_new_V_7_3 = load i20* %conv_2_bias_new_V_7_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 189 'load' 'conv_2_bias_new_V_7_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node o_out)   --->   "%and_ln393_11 = and i1 %and_ln393, %or_ln393_3" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 190 'and' 'and_ln393_11' <Predicate = (!icmp_ln392 & !and_ln393_12)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 191 [1/1] (0.89ns)   --->   "%w = add i7 2, %select_ln393_64" [./src/conv2d_DSPopt.hpp:394->./src/conv2d_DSPopt.hpp:503]   --->   Operation 191 'add' 'w' <Predicate = (!icmp_ln392)> <Delay = 0.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.86ns)   --->   "%icmp_ln399_5 = icmp ne i7 %w, 0" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 192 'icmp' 'icmp_ln399_5' <Predicate = (!icmp_ln392 & and_ln393_12)> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node o_out)   --->   "%select_ln399_3 = select i1 %and_ln393_12, i1 %icmp_ln399_5, i1 %and_ln393_11" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 193 'select' 'select_ln399_3' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 194 [1/1] (0.42ns)   --->   "%select_ln394 = select i1 %and_ln393_12, i7 %w, i7 %select_ln393_64" [./src/conv2d_DSPopt.hpp:394->./src/conv2d_DSPopt.hpp:503]   --->   Operation 194 'select' 'select_ln394' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node add_ln404)   --->   "%zext_ln395 = zext i4 %select_ln399 to i8" [./src/conv2d_DSPopt.hpp:395->./src/conv2d_DSPopt.hpp:503]   --->   Operation 195 'zext' 'zext_ln395' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 196 [1/1] (0.88ns)   --->   "%icmp_ln399_6 = icmp eq i4 %select_ln399, -5" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 196 'icmp' 'icmp_ln399_6' <Predicate = (!icmp_ln392)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 197 [1/1] (0.33ns) (out node of the LUT)   --->   "%o_out = and i1 %icmp_ln399_6, %select_ln399_3" [./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503]   --->   Operation 197 'and' 'o_out' <Predicate = (!icmp_ln392)> <Delay = 0.33> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 198 [1/1] (0.90ns) (out node of the LUT)   --->   "%add_ln404 = add i8 %select_ln393_65, %zext_ln395" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 198 'add' 'add_ln404' <Predicate = (!icmp_ln392)> <Delay = 0.90> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln404 = sext i8 %add_ln404 to i32" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 199 'sext' 'sext_ln404' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 200 [1/1] (0.00ns)   --->   "%zext_ln404_10 = zext i32 %sext_ln404 to i64" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 200 'zext' 'zext_ln404_10' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 201 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_0_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_0_2, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 201 'getelementptr' 'conv_2_w_new_V_0_2_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 202 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_0_2_l = load i32* %conv_2_w_new_V_0_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 202 'load' 'conv_2_w_new_V_0_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_0_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_0_1, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 203 'getelementptr' 'conv_2_w_new_V_0_1_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 204 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_0_1_l = load i32* %conv_2_w_new_V_0_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 204 'load' 'conv_2_w_new_V_0_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_0_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_0_0, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 205 'getelementptr' 'conv_2_w_new_V_0_0_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 206 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_0_0_l = load i32* %conv_2_w_new_V_0_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 206 'load' 'conv_2_w_new_V_0_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 207 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_1_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_1_2, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 207 'getelementptr' 'conv_2_w_new_V_1_2_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 208 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_1_2_l = load i32* %conv_2_w_new_V_1_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 208 'load' 'conv_2_w_new_V_1_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 209 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_1_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_1_1, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 209 'getelementptr' 'conv_2_w_new_V_1_1_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 210 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_1_1_l = load i32* %conv_2_w_new_V_1_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 210 'load' 'conv_2_w_new_V_1_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 211 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_1_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_1_0, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 211 'getelementptr' 'conv_2_w_new_V_1_0_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 212 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_1_0_l = load i32* %conv_2_w_new_V_1_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 212 'load' 'conv_2_w_new_V_1_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 213 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_2_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_2_2, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 213 'getelementptr' 'conv_2_w_new_V_2_2_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 214 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_2_2_l = load i32* %conv_2_w_new_V_2_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 214 'load' 'conv_2_w_new_V_2_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 215 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_2_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_2_1, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 215 'getelementptr' 'conv_2_w_new_V_2_1_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 216 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_2_1_l = load i32* %conv_2_w_new_V_2_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 216 'load' 'conv_2_w_new_V_2_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 217 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_2_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_2_0, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 217 'getelementptr' 'conv_2_w_new_V_2_0_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 218 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_2_0_l = load i32* %conv_2_w_new_V_2_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 218 'load' 'conv_2_w_new_V_2_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 219 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_3_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_3_2, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 219 'getelementptr' 'conv_2_w_new_V_3_2_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 220 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_3_2_l = load i32* %conv_2_w_new_V_3_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 220 'load' 'conv_2_w_new_V_3_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 221 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_3_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_3_1, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 221 'getelementptr' 'conv_2_w_new_V_3_1_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 222 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_3_1_l = load i32* %conv_2_w_new_V_3_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 222 'load' 'conv_2_w_new_V_3_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 223 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_3_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_3_0, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 223 'getelementptr' 'conv_2_w_new_V_3_0_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 224 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_3_0_l = load i32* %conv_2_w_new_V_3_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 224 'load' 'conv_2_w_new_V_3_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 225 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_4_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_4_2, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 225 'getelementptr' 'conv_2_w_new_V_4_2_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 226 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_4_2_l = load i32* %conv_2_w_new_V_4_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 226 'load' 'conv_2_w_new_V_4_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 227 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_4_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_4_1, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 227 'getelementptr' 'conv_2_w_new_V_4_1_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 228 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_4_1_l = load i32* %conv_2_w_new_V_4_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 228 'load' 'conv_2_w_new_V_4_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 229 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_4_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_4_0, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 229 'getelementptr' 'conv_2_w_new_V_4_0_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 230 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_4_0_l = load i32* %conv_2_w_new_V_4_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 230 'load' 'conv_2_w_new_V_4_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 231 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_5_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_5_2, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 231 'getelementptr' 'conv_2_w_new_V_5_2_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 232 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_5_2_l = load i32* %conv_2_w_new_V_5_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 232 'load' 'conv_2_w_new_V_5_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 233 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_5_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_5_1, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 233 'getelementptr' 'conv_2_w_new_V_5_1_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 234 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_5_1_l = load i32* %conv_2_w_new_V_5_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 234 'load' 'conv_2_w_new_V_5_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 235 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_5_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_5_0, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 235 'getelementptr' 'conv_2_w_new_V_5_0_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 236 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_5_0_l = load i32* %conv_2_w_new_V_5_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 236 'load' 'conv_2_w_new_V_5_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 237 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_6_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_6_2, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 237 'getelementptr' 'conv_2_w_new_V_6_2_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 238 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_6_2_l = load i32* %conv_2_w_new_V_6_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 238 'load' 'conv_2_w_new_V_6_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 239 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_6_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_6_1, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 239 'getelementptr' 'conv_2_w_new_V_6_1_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 240 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_6_1_l = load i32* %conv_2_w_new_V_6_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 240 'load' 'conv_2_w_new_V_6_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 241 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_6_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_6_0, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 241 'getelementptr' 'conv_2_w_new_V_6_0_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 242 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_6_0_l = load i32* %conv_2_w_new_V_6_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 242 'load' 'conv_2_w_new_V_6_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 243 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_7_2_a = getelementptr [96 x i32]* @conv_2_w_new_V_7_2, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 243 'getelementptr' 'conv_2_w_new_V_7_2_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 244 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_7_2_l = load i32* %conv_2_w_new_V_7_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 244 'load' 'conv_2_w_new_V_7_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 245 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_7_1_a = getelementptr [96 x i32]* @conv_2_w_new_V_7_1, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 245 'getelementptr' 'conv_2_w_new_V_7_1_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 246 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_7_1_l = load i32* %conv_2_w_new_V_7_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 246 'load' 'conv_2_w_new_V_7_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%conv_2_w_new_V_7_0_a = getelementptr [96 x i32]* @conv_2_w_new_V_7_0, i64 0, i64 %zext_ln404_10" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 247 'getelementptr' 'conv_2_w_new_V_7_0_a' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_5 : Operation 248 [2/2] (1.35ns)   --->   "%conv_2_w_new_V_7_0_l = load i32* %conv_2_w_new_V_7_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 248 'load' 'conv_2_w_new_V_7_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "br i1 %o_out, label %.preheader.0.i, label %hls_label_37_end" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 249 'br' <Predicate = (!icmp_ln392)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 3.48>
ST_6 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_66)   --->   "%select_ln393_48 = select i1 %icmp_ln393, i21 -81546, i21 %conv_2_bias_new_V_0_1" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 250 'select' 'select_ln393_48' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_67)   --->   "%select_ln393_49 = select i1 %icmp_ln393, i11 580, i11 %conv_2_inc_new_V_0_l" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 251 'select' 'select_ln393_49' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 252 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_68)   --->   "%select_ln393_50 = select i1 %icmp_ln393, i20 -202528, i20 %conv_2_bias_new_V_1_1" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 252 'select' 'select_ln393_50' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_69)   --->   "%select_ln393_51 = select i1 %icmp_ln393, i11 717, i11 %conv_2_inc_new_V_1_l" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 253 'select' 'select_ln393_51' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_70)   --->   "%select_ln393_52 = select i1 %icmp_ln393, i21 107873, i21 %conv_2_bias_new_V_2_1" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 254 'select' 'select_ln393_52' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_71)   --->   "%select_ln393_53 = select i1 %icmp_ln393, i11 -111, i11 %conv_2_inc_new_V_2_l" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 255 'select' 'select_ln393_53' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_72)   --->   "%select_ln393_54 = select i1 %icmp_ln393, i21 460169, i21 %conv_2_bias_new_V_3_1" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 256 'select' 'select_ln393_54' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_73)   --->   "%select_ln393_55 = select i1 %icmp_ln393, i11 759, i11 %conv_2_inc_new_V_3_l" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 257 'select' 'select_ln393_55' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_74)   --->   "%select_ln393_56 = select i1 %icmp_ln393, i20 80113, i20 %conv_2_bias_new_V_4_1" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 258 'select' 'select_ln393_56' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_75)   --->   "%select_ln393_57 = select i1 %icmp_ln393, i11 -982, i11 %conv_2_inc_new_V_4_l" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 259 'select' 'select_ln393_57' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_76)   --->   "%select_ln393_58 = select i1 %icmp_ln393, i21 -114782, i21 %conv_2_bias_new_V_5_1" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 260 'select' 'select_ln393_58' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_77)   --->   "%select_ln393_59 = select i1 %icmp_ln393, i11 -992, i11 %conv_2_inc_new_V_5_l" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 261 'select' 'select_ln393_59' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_78)   --->   "%select_ln393_60 = select i1 %icmp_ln393, i12 1032, i12 %conv_2_inc_new_V_6_l" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 262 'select' 'select_ln393_60' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_79)   --->   "%select_ln393_61 = select i1 %icmp_ln393, i21 71335, i21 %conv_2_bias_new_V_6_1" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 263 'select' 'select_ln393_61' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_80)   --->   "%select_ln393_62 = select i1 %icmp_ln393, i20 354139, i20 %conv_2_bias_new_V_7_1" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 264 'select' 'select_ln393_62' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node select_ln393_81)   --->   "%select_ln393_63 = select i1 %icmp_ln393, i10 -314, i10 %conv_2_inc_new_V_7_l" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 265 'select' 'select_ln393_63' <Predicate = (!icmp_ln392 & !and_ln393_10)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 266 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_0_l_1 = load i11* %conv_2_inc_new_V_0_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 266 'load' 'conv_2_inc_new_V_0_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 267 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_0_3 = load i21* %conv_2_bias_new_V_0_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 267 'load' 'conv_2_bias_new_V_0_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 268 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln393_66 = select i1 %and_ln393_10, i21 %conv_2_bias_new_V_0_3, i21 %select_ln393_48" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 268 'select' 'select_ln393_66' <Predicate = (!icmp_ln392)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 269 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln393_67 = select i1 %and_ln393_10, i11 %conv_2_inc_new_V_0_l_1, i11 %select_ln393_49" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 269 'select' 'select_ln393_67' <Predicate = (!icmp_ln392)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 270 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_1_l_1 = load i11* %conv_2_inc_new_V_1_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 270 'load' 'conv_2_inc_new_V_1_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 271 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_1_3 = load i20* %conv_2_bias_new_V_1_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 271 'load' 'conv_2_bias_new_V_1_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 272 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln393_68 = select i1 %and_ln393_10, i20 %conv_2_bias_new_V_1_3, i20 %select_ln393_50" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 272 'select' 'select_ln393_68' <Predicate = (!icmp_ln392)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 273 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln393_69 = select i1 %and_ln393_10, i11 %conv_2_inc_new_V_1_l_1, i11 %select_ln393_51" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 273 'select' 'select_ln393_69' <Predicate = (!icmp_ln392)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 274 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_2_l_1 = load i11* %conv_2_inc_new_V_2_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 274 'load' 'conv_2_inc_new_V_2_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 275 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_2_3 = load i21* %conv_2_bias_new_V_2_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 275 'load' 'conv_2_bias_new_V_2_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 276 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln393_70 = select i1 %and_ln393_10, i21 %conv_2_bias_new_V_2_3, i21 %select_ln393_52" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 276 'select' 'select_ln393_70' <Predicate = (!icmp_ln392)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 277 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln393_71 = select i1 %and_ln393_10, i11 %conv_2_inc_new_V_2_l_1, i11 %select_ln393_53" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 277 'select' 'select_ln393_71' <Predicate = (!icmp_ln392)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 278 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_3_l_1 = load i11* %conv_2_inc_new_V_3_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 278 'load' 'conv_2_inc_new_V_3_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 279 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_3_3 = load i21* %conv_2_bias_new_V_3_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 279 'load' 'conv_2_bias_new_V_3_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 280 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln393_72 = select i1 %and_ln393_10, i21 %conv_2_bias_new_V_3_3, i21 %select_ln393_54" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 280 'select' 'select_ln393_72' <Predicate = (!icmp_ln392)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 281 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln393_73 = select i1 %and_ln393_10, i11 %conv_2_inc_new_V_3_l_1, i11 %select_ln393_55" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 281 'select' 'select_ln393_73' <Predicate = (!icmp_ln392)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 282 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_4_l_1 = load i11* %conv_2_inc_new_V_4_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 282 'load' 'conv_2_inc_new_V_4_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 283 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_4_3 = load i20* %conv_2_bias_new_V_4_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 283 'load' 'conv_2_bias_new_V_4_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 284 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln393_74 = select i1 %and_ln393_10, i20 %conv_2_bias_new_V_4_3, i20 %select_ln393_56" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 284 'select' 'select_ln393_74' <Predicate = (!icmp_ln392)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 285 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln393_75 = select i1 %and_ln393_10, i11 %conv_2_inc_new_V_4_l_1, i11 %select_ln393_57" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 285 'select' 'select_ln393_75' <Predicate = (!icmp_ln392)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 286 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_5_l_1 = load i11* %conv_2_inc_new_V_5_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 286 'load' 'conv_2_inc_new_V_5_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 287 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_5_3 = load i21* %conv_2_bias_new_V_5_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 287 'load' 'conv_2_bias_new_V_5_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 288 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln393_76 = select i1 %and_ln393_10, i21 %conv_2_bias_new_V_5_3, i21 %select_ln393_58" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 288 'select' 'select_ln393_76' <Predicate = (!icmp_ln392)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 289 [1/1] (0.45ns) (out node of the LUT)   --->   "%select_ln393_77 = select i1 %and_ln393_10, i11 %conv_2_inc_new_V_5_l_1, i11 %select_ln393_59" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 289 'select' 'select_ln393_77' <Predicate = (!icmp_ln392)> <Delay = 0.45> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 290 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_6_l_1 = load i12* %conv_2_inc_new_V_6_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 290 'load' 'conv_2_inc_new_V_6_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 291 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln393_78 = select i1 %and_ln393_10, i12 %conv_2_inc_new_V_6_l_1, i12 %select_ln393_60" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 291 'select' 'select_ln393_78' <Predicate = (!icmp_ln392)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 292 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_6_3 = load i21* %conv_2_bias_new_V_6_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 292 'load' 'conv_2_bias_new_V_6_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 293 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln393_79 = select i1 %and_ln393_10, i21 %conv_2_bias_new_V_6_3, i21 %select_ln393_61" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 293 'select' 'select_ln393_79' <Predicate = (!icmp_ln392)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 294 [1/2] (1.35ns)   --->   "%conv_2_inc_new_V_7_l_1 = load i10* %conv_2_inc_new_V_7_a_1, align 2" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 294 'load' 'conv_2_inc_new_V_7_l_1' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 295 [1/2] (1.35ns)   --->   "%conv_2_bias_new_V_7_3 = load i20* %conv_2_bias_new_V_7_2, align 4" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 295 'load' 'conv_2_bias_new_V_7_3' <Predicate = (!icmp_ln392 & and_ln393_10)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 296 [1/1] (0.43ns) (out node of the LUT)   --->   "%select_ln393_80 = select i1 %and_ln393_10, i20 %conv_2_bias_new_V_7_3, i20 %select_ln393_62" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 296 'select' 'select_ln393_80' <Predicate = (!icmp_ln392)> <Delay = 0.43> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 297 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln393_81 = select i1 %and_ln393_10, i10 %conv_2_inc_new_V_7_l_1, i10 %select_ln393_63" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 297 'select' 'select_ln393_81' <Predicate = (!icmp_ln392)> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 298 [1/1] (1.75ns)   --->   "%tmp_V = call i64 @_ssdm_op_Read.ap_fifo.volatile.i64P(i64* %vec_V_V)" [./src/conv2d_DSPopt.hpp:401->./src/conv2d_DSPopt.hpp:503]   --->   Operation 298 'read' 'tmp_V' <Predicate = (!icmp_ln392)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_6 : Operation 299 [1/1] (0.00ns)   --->   "%trunc_ln647 = trunc i64 %tmp_V to i4" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 299 'trunc' 'trunc_ln647' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 300 [1/1] (0.00ns)   --->   "%p_Result_74_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 32, i32 35)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 300 'partselect' 'p_Result_74_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 301 [1/1] (0.00ns)   --->   "%p_Result_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 4, i32 7)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 301 'partselect' 'p_Result_1_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 302 [1/1] (0.00ns)   --->   "%p_Result_74_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 36, i32 39)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 302 'partselect' 'p_Result_74_1_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 303 [1/1] (0.00ns)   --->   "%p_Result_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 8, i32 11)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 303 'partselect' 'p_Result_2_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 304 [1/1] (0.00ns)   --->   "%p_Result_74_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 40, i32 43)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 304 'partselect' 'p_Result_74_2_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 305 [1/1] (0.00ns)   --->   "%p_Result_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 12, i32 15)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 305 'partselect' 'p_Result_3_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 306 [1/1] (0.00ns)   --->   "%p_Result_74_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 44, i32 47)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 306 'partselect' 'p_Result_74_3_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 307 [1/1] (0.00ns)   --->   "%p_Result_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 16, i32 19)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 307 'partselect' 'p_Result_4_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 308 [1/1] (0.00ns)   --->   "%p_Result_74_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 48, i32 51)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 308 'partselect' 'p_Result_74_4_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 309 [1/1] (0.00ns)   --->   "%p_Result_5_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 20, i32 23)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 309 'partselect' 'p_Result_5_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 310 [1/1] (0.00ns)   --->   "%p_Result_74_5_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 52, i32 55)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 310 'partselect' 'p_Result_74_5_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 311 [1/1] (0.00ns)   --->   "%p_Result_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 24, i32 27)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 311 'partselect' 'p_Result_6_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 312 [1/1] (0.00ns)   --->   "%p_Result_74_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 56, i32 59)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 312 'partselect' 'p_Result_74_6_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 313 [1/1] (0.00ns)   --->   "%p_Result_7_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 28, i32 31)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 313 'partselect' 'p_Result_7_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 314 [1/1] (0.00ns)   --->   "%p_Result_74_7_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %tmp_V, i32 60, i32 63)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 314 'partselect' 'p_Result_74_7_i_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 315 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_0_2_l = load i32* %conv_2_w_new_V_0_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 315 'load' 'conv_2_w_new_V_0_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 316 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_0_1_l = load i32* %conv_2_w_new_V_0_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 316 'load' 'conv_2_w_new_V_0_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 317 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_0_0_l = load i32* %conv_2_w_new_V_0_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 317 'load' 'conv_2_w_new_V_0_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 318 [1/1] (2.13ns)   --->   "%call_ret33_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_0_2_l, i32 %conv_2_w_new_V_0_1_l, i32 %conv_2_w_new_V_0_0_l)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 318 'call' 'call_ret33_i' <Predicate = (!icmp_ln392)> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 319 [1/1] (0.00ns)   --->   "%wpacks_0_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 0" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 319 'extractvalue' 'wpacks_0_0_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 320 [1/1] (0.00ns)   --->   "%wpacks_0_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 1" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 320 'extractvalue' 'wpacks_0_1_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 321 [1/1] (0.00ns)   --->   "%wpacks_0_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 321 'extractvalue' 'wpacks_0_2_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 322 [1/1] (0.00ns)   --->   "%wpacks_0_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 3" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 322 'extractvalue' 'wpacks_0_3_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 323 [1/1] (0.00ns)   --->   "%wpacks_0_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 323 'extractvalue' 'wpacks_0_4_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 324 [1/1] (0.00ns)   --->   "%wpacks_0_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 5" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 324 'extractvalue' 'wpacks_0_5_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 325 [1/1] (0.00ns)   --->   "%wpacks_0_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 6" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 325 'extractvalue' 'wpacks_0_6_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 326 [1/1] (0.00ns)   --->   "%wpacks_0_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret33_i, 7" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 326 'extractvalue' 'wpacks_0_7_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 327 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_1_2_l = load i32* %conv_2_w_new_V_1_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 327 'load' 'conv_2_w_new_V_1_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 328 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_1_1_l = load i32* %conv_2_w_new_V_1_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 328 'load' 'conv_2_w_new_V_1_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 329 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_1_0_l = load i32* %conv_2_w_new_V_1_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 329 'load' 'conv_2_w_new_V_1_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 330 [1/1] (2.13ns)   --->   "%call_ret34_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_1_2_l, i32 %conv_2_w_new_V_1_1_l, i32 %conv_2_w_new_V_1_0_l)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 330 'call' 'call_ret34_i' <Predicate = (!icmp_ln392)> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%wpacks_1_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 0" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 331 'extractvalue' 'wpacks_1_0_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (0.00ns)   --->   "%wpacks_1_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 1" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 332 'extractvalue' 'wpacks_1_1_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%wpacks_1_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 333 'extractvalue' 'wpacks_1_2_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (0.00ns)   --->   "%wpacks_1_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 3" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 334 'extractvalue' 'wpacks_1_3_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%wpacks_1_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 335 'extractvalue' 'wpacks_1_4_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (0.00ns)   --->   "%wpacks_1_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 5" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 336 'extractvalue' 'wpacks_1_5_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%wpacks_1_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 6" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 337 'extractvalue' 'wpacks_1_6_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (0.00ns)   --->   "%wpacks_1_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret34_i, 7" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 338 'extractvalue' 'wpacks_1_7_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 339 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_2_2_l = load i32* %conv_2_w_new_V_2_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 339 'load' 'conv_2_w_new_V_2_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 340 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_2_1_l = load i32* %conv_2_w_new_V_2_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 340 'load' 'conv_2_w_new_V_2_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 341 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_2_0_l = load i32* %conv_2_w_new_V_2_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 341 'load' 'conv_2_w_new_V_2_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 342 [1/1] (2.13ns)   --->   "%call_ret35_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_2_2_l, i32 %conv_2_w_new_V_2_1_l, i32 %conv_2_w_new_V_2_0_l)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 342 'call' 'call_ret35_i' <Predicate = (!icmp_ln392)> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%wpacks_2_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 0" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 343 'extractvalue' 'wpacks_2_0_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (0.00ns)   --->   "%wpacks_2_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 1" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 344 'extractvalue' 'wpacks_2_1_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%wpacks_2_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 345 'extractvalue' 'wpacks_2_2_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (0.00ns)   --->   "%wpacks_2_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 3" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 346 'extractvalue' 'wpacks_2_3_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 347 [1/1] (0.00ns)   --->   "%wpacks_2_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 347 'extractvalue' 'wpacks_2_4_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 348 [1/1] (0.00ns)   --->   "%wpacks_2_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 5" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 348 'extractvalue' 'wpacks_2_5_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%wpacks_2_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 6" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 349 'extractvalue' 'wpacks_2_6_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%wpacks_2_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret35_i, 7" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 350 'extractvalue' 'wpacks_2_7_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 351 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_3_2_l = load i32* %conv_2_w_new_V_3_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 351 'load' 'conv_2_w_new_V_3_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 352 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_3_1_l = load i32* %conv_2_w_new_V_3_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 352 'load' 'conv_2_w_new_V_3_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 353 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_3_0_l = load i32* %conv_2_w_new_V_3_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 353 'load' 'conv_2_w_new_V_3_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 354 [1/1] (2.13ns)   --->   "%call_ret36_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_3_2_l, i32 %conv_2_w_new_V_3_1_l, i32 %conv_2_w_new_V_3_0_l)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 354 'call' 'call_ret36_i' <Predicate = (!icmp_ln392)> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 355 [1/1] (0.00ns)   --->   "%wpacks_3_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 0" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 355 'extractvalue' 'wpacks_3_0_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 356 [1/1] (0.00ns)   --->   "%wpacks_3_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 1" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 356 'extractvalue' 'wpacks_3_1_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 357 [1/1] (0.00ns)   --->   "%wpacks_3_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 357 'extractvalue' 'wpacks_3_2_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 358 [1/1] (0.00ns)   --->   "%wpacks_3_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 3" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 358 'extractvalue' 'wpacks_3_3_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 359 [1/1] (0.00ns)   --->   "%wpacks_3_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 359 'extractvalue' 'wpacks_3_4_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 360 [1/1] (0.00ns)   --->   "%wpacks_3_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 5" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 360 'extractvalue' 'wpacks_3_5_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 361 [1/1] (0.00ns)   --->   "%wpacks_3_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 6" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 361 'extractvalue' 'wpacks_3_6_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 362 [1/1] (0.00ns)   --->   "%wpacks_3_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret36_i, 7" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 362 'extractvalue' 'wpacks_3_7_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 363 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_4_2_l = load i32* %conv_2_w_new_V_4_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 363 'load' 'conv_2_w_new_V_4_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 364 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_4_1_l = load i32* %conv_2_w_new_V_4_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 364 'load' 'conv_2_w_new_V_4_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 365 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_4_0_l = load i32* %conv_2_w_new_V_4_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 365 'load' 'conv_2_w_new_V_4_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 366 [1/1] (2.13ns)   --->   "%call_ret37_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_4_2_l, i32 %conv_2_w_new_V_4_1_l, i32 %conv_2_w_new_V_4_0_l)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 366 'call' 'call_ret37_i' <Predicate = (!icmp_ln392)> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%wpacks_4_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 0" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 367 'extractvalue' 'wpacks_4_0_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 368 [1/1] (0.00ns)   --->   "%wpacks_4_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 1" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 368 'extractvalue' 'wpacks_4_1_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 369 [1/1] (0.00ns)   --->   "%wpacks_4_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 369 'extractvalue' 'wpacks_4_2_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%wpacks_4_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 3" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 370 'extractvalue' 'wpacks_4_3_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%wpacks_4_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 371 'extractvalue' 'wpacks_4_4_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (0.00ns)   --->   "%wpacks_4_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 5" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 372 'extractvalue' 'wpacks_4_5_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%wpacks_4_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 6" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 373 'extractvalue' 'wpacks_4_6_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%wpacks_4_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret37_i, 7" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 374 'extractvalue' 'wpacks_4_7_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 375 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_5_2_l = load i32* %conv_2_w_new_V_5_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 375 'load' 'conv_2_w_new_V_5_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 376 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_5_1_l = load i32* %conv_2_w_new_V_5_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 376 'load' 'conv_2_w_new_V_5_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 377 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_5_0_l = load i32* %conv_2_w_new_V_5_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 377 'load' 'conv_2_w_new_V_5_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 378 [1/1] (2.13ns)   --->   "%call_ret38_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_5_2_l, i32 %conv_2_w_new_V_5_1_l, i32 %conv_2_w_new_V_5_0_l)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 378 'call' 'call_ret38_i' <Predicate = (!icmp_ln392)> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 379 [1/1] (0.00ns)   --->   "%wpacks_5_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 0" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 379 'extractvalue' 'wpacks_5_0_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 380 [1/1] (0.00ns)   --->   "%wpacks_5_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 1" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 380 'extractvalue' 'wpacks_5_1_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 381 [1/1] (0.00ns)   --->   "%wpacks_5_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 381 'extractvalue' 'wpacks_5_2_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 382 [1/1] (0.00ns)   --->   "%wpacks_5_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 3" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 382 'extractvalue' 'wpacks_5_3_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 383 [1/1] (0.00ns)   --->   "%wpacks_5_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 383 'extractvalue' 'wpacks_5_4_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.00ns)   --->   "%wpacks_5_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 5" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 384 'extractvalue' 'wpacks_5_5_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (0.00ns)   --->   "%wpacks_5_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 6" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 385 'extractvalue' 'wpacks_5_6_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 386 [1/1] (0.00ns)   --->   "%wpacks_5_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret38_i, 7" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 386 'extractvalue' 'wpacks_5_7_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 387 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_6_2_l = load i32* %conv_2_w_new_V_6_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 387 'load' 'conv_2_w_new_V_6_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 388 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_6_1_l = load i32* %conv_2_w_new_V_6_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 388 'load' 'conv_2_w_new_V_6_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 389 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_6_0_l = load i32* %conv_2_w_new_V_6_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 389 'load' 'conv_2_w_new_V_6_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 390 [1/1] (2.13ns)   --->   "%call_ret39_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_6_2_l, i32 %conv_2_w_new_V_6_1_l, i32 %conv_2_w_new_V_6_0_l)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 390 'call' 'call_ret39_i' <Predicate = (!icmp_ln392)> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 391 [1/1] (0.00ns)   --->   "%wpacks_6_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 0" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 391 'extractvalue' 'wpacks_6_0_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 392 [1/1] (0.00ns)   --->   "%wpacks_6_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 1" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 392 'extractvalue' 'wpacks_6_1_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 393 [1/1] (0.00ns)   --->   "%wpacks_6_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 393 'extractvalue' 'wpacks_6_2_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%wpacks_6_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 3" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 394 'extractvalue' 'wpacks_6_3_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.00ns)   --->   "%wpacks_6_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 395 'extractvalue' 'wpacks_6_4_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 396 [1/1] (0.00ns)   --->   "%wpacks_6_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 5" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 396 'extractvalue' 'wpacks_6_5_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%wpacks_6_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 6" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 397 'extractvalue' 'wpacks_6_6_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%wpacks_6_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret39_i, 7" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 398 'extractvalue' 'wpacks_6_7_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 399 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_7_2_l = load i32* %conv_2_w_new_V_7_2_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 399 'load' 'conv_2_w_new_V_7_2_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 400 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_7_1_l = load i32* %conv_2_w_new_V_7_1_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 400 'load' 'conv_2_w_new_V_7_1_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 401 [1/2] (1.35ns)   --->   "%conv_2_w_new_V_7_0_l = load i32* %conv_2_w_new_V_7_0_a, align 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 401 'load' 'conv_2_w_new_V_7_0_l' <Predicate = (!icmp_ln392)> <Delay = 1.35> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 1.35> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 96> <ROM>
ST_6 : Operation 402 [1/1] (2.13ns)   --->   "%call_ret40_i = call fastcc { i26, i26, i26, i26, i26, i26, i26, i26 } @pack_weight_data(i32 %conv_2_w_new_V_7_2_l, i32 %conv_2_w_new_V_7_1_l, i32 %conv_2_w_new_V_7_0_l)" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 402 'call' 'call_ret40_i' <Predicate = (!icmp_ln392)> <Delay = 2.13> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%wpacks_7_0_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 0" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 403 'extractvalue' 'wpacks_7_0_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%wpacks_7_1_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 1" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 404 'extractvalue' 'wpacks_7_1_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 405 [1/1] (0.00ns)   --->   "%wpacks_7_2_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 2" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 405 'extractvalue' 'wpacks_7_2_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 406 [1/1] (0.00ns)   --->   "%wpacks_7_3_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 3" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 406 'extractvalue' 'wpacks_7_3_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 407 [1/1] (0.00ns)   --->   "%wpacks_7_4_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 4" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 407 'extractvalue' 'wpacks_7_4_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 408 [1/1] (0.00ns)   --->   "%wpacks_7_5_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 5" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 408 'extractvalue' 'wpacks_7_5_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 409 [1/1] (0.00ns)   --->   "%wpacks_7_6_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 6" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 409 'extractvalue' 'wpacks_7_6_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_6 : Operation 410 [1/1] (0.00ns)   --->   "%wpacks_7_7_V = extractvalue { i26, i26, i26, i26, i26, i26, i26, i26 } %call_ret40_i, 7" [./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503]   --->   Operation 410 'extractvalue' 'wpacks_7_7_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>

State 7 <SV = 6> <Delay = 2.84>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%ipack_0_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_i_i, i7 0, i4 %trunc_ln647)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 411 'bitconcatenate' 'ipack_0_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (0.00ns)   --->   "%ipack_1_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_1_i_i, i7 0, i4 %p_Result_1_i_i)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 412 'bitconcatenate' 'ipack_1_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%ipack_2_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_2_i_i, i7 0, i4 %p_Result_2_i_i)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 413 'bitconcatenate' 'ipack_2_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 414 [1/1] (0.00ns)   --->   "%ipack_3_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_3_i_i, i7 0, i4 %p_Result_3_i_i)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 414 'bitconcatenate' 'ipack_3_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%ipack_4_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_4_i_i, i7 0, i4 %p_Result_4_i_i)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 415 'bitconcatenate' 'ipack_4_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 416 [1/1] (0.00ns)   --->   "%ipack_5_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_5_i_i, i7 0, i4 %p_Result_5_i_i)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 416 'bitconcatenate' 'ipack_5_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 417 [1/1] (0.00ns)   --->   "%ipack_6_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_6_i_i, i7 0, i4 %p_Result_6_i_i)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 417 'bitconcatenate' 'ipack_6_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 418 [1/1] (0.00ns)   --->   "%ipack_7_V = call i15 @_ssdm_op_BitConcatenate.i15.i4.i7.i4(i4 %p_Result_74_7_i_i, i7 0, i4 %p_Result_7_i_i)" [./src/conv2d_DSPopt.hpp:188->./src/conv2d_DSPopt.hpp:402->./src/conv2d_DSPopt.hpp:503]   --->   Operation 418 'bitconcatenate' 'ipack_7_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_7 : Operation 419 [4/4] (2.84ns)   --->   "%call_ret4 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 419 'call' 'call_ret4' <Predicate = (!icmp_ln392)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 420 [4/4] (2.84ns)   --->   "%call_ret5 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 420 'call' 'call_ret5' <Predicate = (!icmp_ln392)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 421 [4/4] (2.84ns)   --->   "%call_ret6 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 421 'call' 'call_ret6' <Predicate = (!icmp_ln392)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 422 [4/4] (2.84ns)   --->   "%call_ret7 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 422 'call' 'call_ret7' <Predicate = (!icmp_ln392)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 423 [4/4] (2.84ns)   --->   "%call_ret8 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_4_0_V, i26 %wpacks_4_1_V, i26 %wpacks_4_2_V, i26 %wpacks_4_3_V, i26 %wpacks_4_4_V, i26 %wpacks_4_5_V, i26 %wpacks_4_6_V, i26 %wpacks_4_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 423 'call' 'call_ret8' <Predicate = (!icmp_ln392)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 424 [4/4] (2.84ns)   --->   "%call_ret9 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_5_0_V, i26 %wpacks_5_1_V, i26 %wpacks_5_2_V, i26 %wpacks_5_3_V, i26 %wpacks_5_4_V, i26 %wpacks_5_5_V, i26 %wpacks_5_6_V, i26 %wpacks_5_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 424 'call' 'call_ret9' <Predicate = (!icmp_ln392)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 425 [4/4] (2.84ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_6_0_V, i26 %wpacks_6_1_V, i26 %wpacks_6_2_V, i26 %wpacks_6_3_V, i26 %wpacks_6_4_V, i26 %wpacks_6_5_V, i26 %wpacks_6_6_V, i26 %wpacks_6_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 425 'call' 'call_ret1' <Predicate = (!icmp_ln392)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_7 : Operation 426 [4/4] (2.84ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_7_0_V, i26 %wpacks_7_1_V, i26 %wpacks_7_2_V, i26 %wpacks_7_3_V, i26 %wpacks_7_4_V, i26 %wpacks_7_5_V, i26 %wpacks_7_6_V, i26 %wpacks_7_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 426 'call' 'call_ret' <Predicate = (!icmp_ln392)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 3.42>
ST_8 : Operation 427 [3/4] (3.42ns)   --->   "%call_ret4 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 427 'call' 'call_ret4' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 428 [3/4] (3.42ns)   --->   "%call_ret5 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 428 'call' 'call_ret5' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 429 [3/4] (3.42ns)   --->   "%call_ret6 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 429 'call' 'call_ret6' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 430 [3/4] (3.42ns)   --->   "%call_ret7 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 430 'call' 'call_ret7' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 431 [3/4] (3.42ns)   --->   "%call_ret8 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_4_0_V, i26 %wpacks_4_1_V, i26 %wpacks_4_2_V, i26 %wpacks_4_3_V, i26 %wpacks_4_4_V, i26 %wpacks_4_5_V, i26 %wpacks_4_6_V, i26 %wpacks_4_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 431 'call' 'call_ret8' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 432 [3/4] (3.42ns)   --->   "%call_ret9 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_5_0_V, i26 %wpacks_5_1_V, i26 %wpacks_5_2_V, i26 %wpacks_5_3_V, i26 %wpacks_5_4_V, i26 %wpacks_5_5_V, i26 %wpacks_5_6_V, i26 %wpacks_5_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 432 'call' 'call_ret9' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 433 [3/4] (3.42ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_6_0_V, i26 %wpacks_6_1_V, i26 %wpacks_6_2_V, i26 %wpacks_6_3_V, i26 %wpacks_6_4_V, i26 %wpacks_6_5_V, i26 %wpacks_6_6_V, i26 %wpacks_6_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 433 'call' 'call_ret1' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_8 : Operation 434 [3/4] (3.42ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_7_0_V, i26 %wpacks_7_1_V, i26 %wpacks_7_2_V, i26 %wpacks_7_3_V, i26 %wpacks_7_4_V, i26 %wpacks_7_5_V, i26 %wpacks_7_6_V, i26 %wpacks_7_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 434 'call' 'call_ret' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 3.42>
ST_9 : Operation 435 [2/4] (3.42ns)   --->   "%call_ret4 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 435 'call' 'call_ret4' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 436 [2/4] (3.42ns)   --->   "%call_ret5 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 436 'call' 'call_ret5' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 437 [2/4] (3.42ns)   --->   "%call_ret6 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 437 'call' 'call_ret6' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 438 [2/4] (3.42ns)   --->   "%call_ret7 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 438 'call' 'call_ret7' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 439 [2/4] (3.42ns)   --->   "%call_ret8 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_4_0_V, i26 %wpacks_4_1_V, i26 %wpacks_4_2_V, i26 %wpacks_4_3_V, i26 %wpacks_4_4_V, i26 %wpacks_4_5_V, i26 %wpacks_4_6_V, i26 %wpacks_4_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 439 'call' 'call_ret8' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 440 [2/4] (3.42ns)   --->   "%call_ret9 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_5_0_V, i26 %wpacks_5_1_V, i26 %wpacks_5_2_V, i26 %wpacks_5_3_V, i26 %wpacks_5_4_V, i26 %wpacks_5_5_V, i26 %wpacks_5_6_V, i26 %wpacks_5_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 440 'call' 'call_ret9' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 441 [2/4] (3.42ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_6_0_V, i26 %wpacks_6_1_V, i26 %wpacks_6_2_V, i26 %wpacks_6_3_V, i26 %wpacks_6_4_V, i26 %wpacks_6_5_V, i26 %wpacks_6_6_V, i26 %wpacks_6_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 441 'call' 'call_ret1' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_9 : Operation 442 [2/4] (3.42ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_7_0_V, i26 %wpacks_7_1_V, i26 %wpacks_7_2_V, i26 %wpacks_7_3_V, i26 %wpacks_7_4_V, i26 %wpacks_7_5_V, i26 %wpacks_7_6_V, i26 %wpacks_7_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 442 'call' 'call_ret' <Predicate = (!icmp_ln392)> <Delay = 3.42> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 3.33>
ST_10 : Operation 443 [1/1] (0.00ns)   --->   "%firPartialRes0_V_0_3_3 = load i17* %firPartialRes0_V_0_3" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 443 'load' 'firPartialRes0_V_0_3_3' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 444 [1/1] (0.00ns)   --->   "%firPartialRes0_V_1_3_3 = load i17* %firPartialRes0_V_1_3" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 444 'load' 'firPartialRes0_V_1_3_3' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 445 [1/1] (0.00ns)   --->   "%firPartialRes0_V_2_3_2 = load i17* %firPartialRes0_V_2_3" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 445 'load' 'firPartialRes0_V_2_3_2' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 446 [1/1] (0.00ns)   --->   "%firPartialRes0_V_3_3_2 = load i17* %firPartialRes0_V_3_3" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 446 'load' 'firPartialRes0_V_3_3_2' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 447 [1/1] (0.00ns)   --->   "%firPartialRes0_V_4_3_1 = load i17* %firPartialRes0_V_4_3" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 447 'load' 'firPartialRes0_V_4_3_1' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 448 [1/1] (0.00ns)   --->   "%firPartialRes0_V_5_3_1 = load i17* %firPartialRes0_V_5_3" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 448 'load' 'firPartialRes0_V_5_3_1' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 449 [1/1] (0.00ns)   --->   "%firPartialRes0_V_6_3_1 = load i17* %firPartialRes0_V_6_3" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 449 'load' 'firPartialRes0_V_6_3_1' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 450 [1/1] (0.00ns)   --->   "%firPartialRes0_V_7_3_1 = load i17* %firPartialRes0_V_7_3" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 450 'load' 'firPartialRes0_V_7_3_1' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 451 [1/1] (0.00ns)   --->   "%firPartialRes1_0_V_s = load i17* %firPartialRes1_0_V_3" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 451 'load' 'firPartialRes1_0_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 452 [1/1] (0.00ns)   --->   "%firPartialRes1_1_V_s = load i17* %firPartialRes1_1_V_3" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 452 'load' 'firPartialRes1_1_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 453 [1/1] (0.00ns)   --->   "%firPartialRes1_2_V_s = load i17* %firPartialRes1_2_V_2" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 453 'load' 'firPartialRes1_2_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 454 [1/1] (0.00ns)   --->   "%firPartialRes1_3_V_s = load i17* %firPartialRes1_3_V_2" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 454 'load' 'firPartialRes1_3_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 455 [1/1] (0.00ns)   --->   "%firPartialRes1_4_V_s = load i17* %firPartialRes1_4_V_1" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 455 'load' 'firPartialRes1_4_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 456 [1/1] (0.00ns)   --->   "%firPartialRes1_5_V_s = load i17* %firPartialRes1_5_V_1" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 456 'load' 'firPartialRes1_5_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 457 [1/1] (0.00ns)   --->   "%firPartialRes1_6_V_s = load i17* %firPartialRes1_6_V_1" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 457 'load' 'firPartialRes1_6_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 458 [1/1] (0.00ns)   --->   "%firPartialRes1_7_V_s = load i17* %firPartialRes1_7_V_1" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 458 'load' 'firPartialRes1_7_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 459 [1/1] (0.00ns)   --->   "%outPartialArr0_0_V_s = load i17* %outPartialArr0_0_V_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 459 'load' 'outPartialArr0_0_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 460 [1/1] (0.00ns)   --->   "%outPartialArr0_1_V_s = load i17* %outPartialArr0_1_V_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 460 'load' 'outPartialArr0_1_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 461 [1/1] (0.00ns)   --->   "%outPartialArr0_2_V_s = load i17* %outPartialArr0_2_V_2" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 461 'load' 'outPartialArr0_2_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 462 [1/1] (0.00ns)   --->   "%outPartialArr0_3_V_s = load i17* %outPartialArr0_3_V_2" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 462 'load' 'outPartialArr0_3_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 463 [1/1] (0.00ns)   --->   "%outPartialArr0_4_V_s = load i17* %outPartialArr0_4_V_1" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 463 'load' 'outPartialArr0_4_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 464 [1/1] (0.00ns)   --->   "%outPartialArr0_5_V_s = load i17* %outPartialArr0_5_V_1" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 464 'load' 'outPartialArr0_5_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 465 [1/1] (0.00ns)   --->   "%outPartialArr0_6_V_s = load i17* %outPartialArr0_6_V_1" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 465 'load' 'outPartialArr0_6_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 466 [1/1] (0.00ns)   --->   "%outPartialArr0_7_V_s = load i17* %outPartialArr0_7_V_1" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 466 'load' 'outPartialArr0_7_V_s' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 467 [1/1] (0.00ns)   --->   "%outPartialArr1_V_0_3_2 = load i17* %outPartialArr1_V_0_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 467 'load' 'outPartialArr1_V_0_3_2' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 468 [1/1] (0.00ns)   --->   "%outPartialArr1_V_1_3_2 = load i17* %outPartialArr1_V_1_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 468 'load' 'outPartialArr1_V_1_3_2' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 469 [1/1] (0.00ns)   --->   "%outPartialArr1_V_2_3_1 = load i17* %outPartialArr1_V_2_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 469 'load' 'outPartialArr1_V_2_3_1' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 470 [1/1] (0.00ns)   --->   "%outPartialArr1_V_3_3_1 = load i17* %outPartialArr1_V_3_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 470 'load' 'outPartialArr1_V_3_3_1' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 471 [1/1] (0.00ns)   --->   "%outPartialArr1_V_4_3_1 = load i17* %outPartialArr1_V_4_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 471 'load' 'outPartialArr1_V_4_3_1' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 472 [1/1] (0.00ns)   --->   "%outPartialArr1_V_5_3_1 = load i17* %outPartialArr1_V_5_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 472 'load' 'outPartialArr1_V_5_3_1' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 473 [1/1] (0.00ns)   --->   "%outPartialArr1_V_6_3_1 = load i17* %outPartialArr1_V_6_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 473 'load' 'outPartialArr1_V_6_3_1' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 474 [1/1] (0.00ns)   --->   "%outPartialArr1_V_7_3_1 = load i17* %outPartialArr1_V_7_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 474 'load' 'outPartialArr1_V_7_3_1' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 475 [1/1] (0.88ns)   --->   "%o_clear = icmp eq i4 %select_ln399, 0" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 475 'icmp' 'o_clear' <Predicate = (!icmp_ln392)> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 476 [1/4] (1.88ns)   --->   "%call_ret4 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_0_0_V, i26 %wpacks_0_1_V, i26 %wpacks_0_2_V, i26 %wpacks_0_3_V, i26 %wpacks_0_4_V, i26 %wpacks_0_5_V, i26 %wpacks_0_6_V, i26 %wpacks_0_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 476 'call' 'call_ret4' <Predicate = (!icmp_ln392)> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 477 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_0_V)   --->   "%firPartial0_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret4, 0" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 477 'extractvalue' 'firPartial0_V_0_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node add_ln398)   --->   "%firPartial1_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret4, 1" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 478 'extractvalue' 'firPartial1_V_0_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 479 [1/1] (0.00ns)   --->   "%firPartial2_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret4, 2" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 479 'extractvalue' 'firPartial2_V_0_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 480 [1/1] (0.00ns)   --->   "%firPartial3_V_0_i = extractvalue { i16, i16, i16, i16 } %call_ret4, 3" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 480 'extractvalue' 'firPartial3_V_0_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_0_V)   --->   "%sext_ln68 = sext i16 %firPartial0_V_0_i to i17" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 481 'sext' 'sext_ln68' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node add_ln398)   --->   "%sext_ln68_107 = sext i16 %firPartial1_V_0_i to i17" [./src/conv2d_DSPopt.hpp:430->./src/conv2d_DSPopt.hpp:503]   --->   Operation 482 'sext' 'sext_ln68_107' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 483 [1/1] (0.00ns)   --->   "%firPartialRes0_0_V = sext i16 %firPartial2_V_0_i to i17" [./src/conv2d_DSPopt.hpp:431->./src/conv2d_DSPopt.hpp:503]   --->   Operation 483 'sext' 'firPartialRes0_0_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 484 [1/1] (0.00ns)   --->   "%sext_ln68_109 = sext i16 %firPartial3_V_0_i to i17" [./src/conv2d_DSPopt.hpp:432->./src/conv2d_DSPopt.hpp:503]   --->   Operation 484 'sext' 'sext_ln68_109' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 485 [1/1] (1.02ns)   --->   "%firPartialRes0_0_V_3 = add i17 %firPartialRes0_V_0_3_3, %firPartialRes0_0_V" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 485 'add' 'firPartialRes0_0_V_3' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 486 [1/1] (1.02ns)   --->   "%add_ln700 = add i17 %firPartialRes1_0_V_s, %sext_ln68_109" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 486 'add' 'add_ln700' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node add_ln398)   --->   "%select_ln398 = select i1 %o_clear, i17 %firPartialRes1_0_V_s, i17 %outPartialArr1_V_0_3_2" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 487 'select' 'select_ln398' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 488 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln398 = add i17 %select_ln398, %sext_ln68_107" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 488 'add' 'add_ln398' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_0_V)   --->   "%select_ln398_23 = select i1 %o_clear, i17 %firPartialRes0_V_0_3_3, i17 %outPartialArr0_0_V_s" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 489 'select' 'select_ln398_23' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 490 [1/1] (0.42ns)   --->   "%select_ln398_24 = select i1 %o_clear, i17 %firPartialRes0_0_V, i17 %firPartialRes0_0_V_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 490 'select' 'select_ln398_24' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 491 [1/1] (0.42ns)   --->   "%firPartialRes1_0_V = select i1 %o_clear, i17 %sext_ln68_109, i17 %add_ln700" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 491 'select' 'firPartialRes1_0_V' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 492 [1/1] (1.02ns) (out node of the LUT)   --->   "%outPartialArr0_0_V = add i17 %select_ln398_23, %sext_ln68" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 492 'add' 'outPartialArr0_0_V' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 493 [1/4] (1.88ns)   --->   "%call_ret5 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_1_0_V, i26 %wpacks_1_1_V, i26 %wpacks_1_2_V, i26 %wpacks_1_3_V, i26 %wpacks_1_4_V, i26 %wpacks_1_5_V, i26 %wpacks_1_6_V, i26 %wpacks_1_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 493 'call' 'call_ret5' <Predicate = (!icmp_ln392)> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 494 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_1_V)   --->   "%firPartial0_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret5, 0" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 494 'extractvalue' 'firPartial0_V_0_1_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 495 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_2)   --->   "%firPartial1_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret5, 1" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 495 'extractvalue' 'firPartial1_V_0_1_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 496 [1/1] (0.00ns)   --->   "%firPartial2_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret5, 2" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 496 'extractvalue' 'firPartial2_V_0_1_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 497 [1/1] (0.00ns)   --->   "%firPartial3_V_0_1_i = extractvalue { i16, i16, i16, i16 } %call_ret5, 3" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 497 'extractvalue' 'firPartial3_V_0_1_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_1_V)   --->   "%sext_ln68_110 = sext i16 %firPartial0_V_0_1_i to i17" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 498 'sext' 'sext_ln68_110' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_2)   --->   "%sext_ln68_111 = sext i16 %firPartial1_V_0_1_i to i17" [./src/conv2d_DSPopt.hpp:430->./src/conv2d_DSPopt.hpp:503]   --->   Operation 499 'sext' 'sext_ln68_111' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 500 [1/1] (0.00ns)   --->   "%firPartialRes0_1_V = sext i16 %firPartial2_V_0_1_i to i17" [./src/conv2d_DSPopt.hpp:431->./src/conv2d_DSPopt.hpp:503]   --->   Operation 500 'sext' 'firPartialRes0_1_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 501 [1/1] (0.00ns)   --->   "%sext_ln68_113 = sext i16 %firPartial3_V_0_1_i to i17" [./src/conv2d_DSPopt.hpp:432->./src/conv2d_DSPopt.hpp:503]   --->   Operation 501 'sext' 'sext_ln68_113' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 502 [1/1] (1.02ns)   --->   "%firPartialRes0_1_V_3 = add i17 %firPartialRes0_V_1_3_3, %firPartialRes0_1_V" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 502 'add' 'firPartialRes0_1_V_3' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 503 [1/1] (1.02ns)   --->   "%add_ln700_113 = add i17 %firPartialRes1_1_V_s, %sext_ln68_113" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 503 'add' 'add_ln700_113' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_2)   --->   "%select_ln398_26 = select i1 %o_clear, i17 %firPartialRes1_1_V_s, i17 %outPartialArr1_V_1_3_2" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 504 'select' 'select_ln398_26' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 505 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln398_2 = add i17 %select_ln398_26, %sext_ln68_111" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 505 'add' 'add_ln398_2' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_1_V)   --->   "%select_ln398_27 = select i1 %o_clear, i17 %firPartialRes0_V_1_3_3, i17 %outPartialArr0_1_V_s" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 506 'select' 'select_ln398_27' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 507 [1/1] (0.42ns)   --->   "%select_ln398_28 = select i1 %o_clear, i17 %firPartialRes0_1_V, i17 %firPartialRes0_1_V_3" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 507 'select' 'select_ln398_28' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 508 [1/1] (0.42ns)   --->   "%firPartialRes1_1_V = select i1 %o_clear, i17 %sext_ln68_113, i17 %add_ln700_113" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 508 'select' 'firPartialRes1_1_V' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 509 [1/1] (1.02ns) (out node of the LUT)   --->   "%outPartialArr0_1_V = add i17 %select_ln398_27, %sext_ln68_110" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 509 'add' 'outPartialArr0_1_V' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 510 [1/4] (1.88ns)   --->   "%call_ret6 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_2_0_V, i26 %wpacks_2_1_V, i26 %wpacks_2_2_V, i26 %wpacks_2_3_V, i26 %wpacks_2_4_V, i26 %wpacks_2_5_V, i26 %wpacks_2_6_V, i26 %wpacks_2_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 510 'call' 'call_ret6' <Predicate = (!icmp_ln392)> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_2_V)   --->   "%firPartial0_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret6, 0" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 511 'extractvalue' 'firPartial0_V_0_2_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_3)   --->   "%firPartial1_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret6, 1" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 512 'extractvalue' 'firPartial1_V_0_2_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 513 [1/1] (0.00ns)   --->   "%firPartial2_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret6, 2" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 513 'extractvalue' 'firPartial2_V_0_2_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 514 [1/1] (0.00ns)   --->   "%firPartial3_V_0_2_i = extractvalue { i16, i16, i16, i16 } %call_ret6, 3" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 514 'extractvalue' 'firPartial3_V_0_2_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_2_V)   --->   "%sext_ln68_114 = sext i16 %firPartial0_V_0_2_i to i17" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 515 'sext' 'sext_ln68_114' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_3)   --->   "%sext_ln68_115 = sext i16 %firPartial1_V_0_2_i to i17" [./src/conv2d_DSPopt.hpp:430->./src/conv2d_DSPopt.hpp:503]   --->   Operation 516 'sext' 'sext_ln68_115' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 517 [1/1] (0.00ns)   --->   "%firPartialRes0_2_V = sext i16 %firPartial2_V_0_2_i to i17" [./src/conv2d_DSPopt.hpp:431->./src/conv2d_DSPopt.hpp:503]   --->   Operation 517 'sext' 'firPartialRes0_2_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 518 [1/1] (0.00ns)   --->   "%sext_ln68_117 = sext i16 %firPartial3_V_0_2_i to i17" [./src/conv2d_DSPopt.hpp:432->./src/conv2d_DSPopt.hpp:503]   --->   Operation 518 'sext' 'sext_ln68_117' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 519 [1/1] (1.02ns)   --->   "%firPartialRes0_2_V_2 = add i17 %firPartialRes0_V_2_3_2, %firPartialRes0_2_V" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 519 'add' 'firPartialRes0_2_V_2' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 520 [1/1] (1.02ns)   --->   "%add_ln700_115 = add i17 %firPartialRes1_2_V_s, %sext_ln68_117" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 520 'add' 'add_ln700_115' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_3)   --->   "%select_ln398_30 = select i1 %o_clear, i17 %firPartialRes1_2_V_s, i17 %outPartialArr1_V_2_3_1" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 521 'select' 'select_ln398_30' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 522 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln398_3 = add i17 %select_ln398_30, %sext_ln68_115" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 522 'add' 'add_ln398_3' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_2_V)   --->   "%select_ln398_31 = select i1 %o_clear, i17 %firPartialRes0_V_2_3_2, i17 %outPartialArr0_2_V_s" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 523 'select' 'select_ln398_31' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 524 [1/1] (0.42ns)   --->   "%select_ln398_32 = select i1 %o_clear, i17 %firPartialRes0_2_V, i17 %firPartialRes0_2_V_2" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 524 'select' 'select_ln398_32' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 525 [1/1] (0.42ns)   --->   "%firPartialRes1_2_V = select i1 %o_clear, i17 %sext_ln68_117, i17 %add_ln700_115" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 525 'select' 'firPartialRes1_2_V' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 526 [1/1] (1.02ns) (out node of the LUT)   --->   "%outPartialArr0_2_V = add i17 %select_ln398_31, %sext_ln68_114" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 526 'add' 'outPartialArr0_2_V' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 527 [1/4] (1.88ns)   --->   "%call_ret7 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_3_0_V, i26 %wpacks_3_1_V, i26 %wpacks_3_2_V, i26 %wpacks_3_3_V, i26 %wpacks_3_4_V, i26 %wpacks_3_5_V, i26 %wpacks_3_6_V, i26 %wpacks_3_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 527 'call' 'call_ret7' <Predicate = (!icmp_ln392)> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_3_V)   --->   "%firPartial0_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret7, 0" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 528 'extractvalue' 'firPartial0_V_0_3_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_4)   --->   "%firPartial1_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret7, 1" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 529 'extractvalue' 'firPartial1_V_0_3_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 530 [1/1] (0.00ns)   --->   "%firPartial2_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret7, 2" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 530 'extractvalue' 'firPartial2_V_0_3_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 531 [1/1] (0.00ns)   --->   "%firPartial3_V_0_3_i = extractvalue { i16, i16, i16, i16 } %call_ret7, 3" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 531 'extractvalue' 'firPartial3_V_0_3_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_3_V)   --->   "%sext_ln68_118 = sext i16 %firPartial0_V_0_3_i to i17" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 532 'sext' 'sext_ln68_118' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_4)   --->   "%sext_ln68_119 = sext i16 %firPartial1_V_0_3_i to i17" [./src/conv2d_DSPopt.hpp:430->./src/conv2d_DSPopt.hpp:503]   --->   Operation 533 'sext' 'sext_ln68_119' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 534 [1/1] (0.00ns)   --->   "%firPartialRes0_3_V = sext i16 %firPartial2_V_0_3_i to i17" [./src/conv2d_DSPopt.hpp:431->./src/conv2d_DSPopt.hpp:503]   --->   Operation 534 'sext' 'firPartialRes0_3_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 535 [1/1] (0.00ns)   --->   "%sext_ln68_121 = sext i16 %firPartial3_V_0_3_i to i17" [./src/conv2d_DSPopt.hpp:432->./src/conv2d_DSPopt.hpp:503]   --->   Operation 535 'sext' 'sext_ln68_121' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 536 [1/1] (1.02ns)   --->   "%firPartialRes0_3_V_2 = add i17 %firPartialRes0_V_3_3_2, %firPartialRes0_3_V" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 536 'add' 'firPartialRes0_3_V_2' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 537 [1/1] (1.02ns)   --->   "%add_ln700_117 = add i17 %firPartialRes1_3_V_s, %sext_ln68_121" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 537 'add' 'add_ln700_117' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_4)   --->   "%select_ln398_34 = select i1 %o_clear, i17 %firPartialRes1_3_V_s, i17 %outPartialArr1_V_3_3_1" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 538 'select' 'select_ln398_34' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 539 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln398_4 = add i17 %select_ln398_34, %sext_ln68_119" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 539 'add' 'add_ln398_4' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_3_V)   --->   "%select_ln398_35 = select i1 %o_clear, i17 %firPartialRes0_V_3_3_2, i17 %outPartialArr0_3_V_s" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 540 'select' 'select_ln398_35' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 541 [1/1] (0.42ns)   --->   "%select_ln398_36 = select i1 %o_clear, i17 %firPartialRes0_3_V, i17 %firPartialRes0_3_V_2" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 541 'select' 'select_ln398_36' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 542 [1/1] (0.42ns)   --->   "%firPartialRes1_3_V = select i1 %o_clear, i17 %sext_ln68_121, i17 %add_ln700_117" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 542 'select' 'firPartialRes1_3_V' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 543 [1/1] (1.02ns) (out node of the LUT)   --->   "%outPartialArr0_3_V = add i17 %select_ln398_35, %sext_ln68_118" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 543 'add' 'outPartialArr0_3_V' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 544 [1/4] (1.88ns)   --->   "%call_ret8 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_4_0_V, i26 %wpacks_4_1_V, i26 %wpacks_4_2_V, i26 %wpacks_4_3_V, i26 %wpacks_4_4_V, i26 %wpacks_4_5_V, i26 %wpacks_4_6_V, i26 %wpacks_4_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 544 'call' 'call_ret8' <Predicate = (!icmp_ln392)> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_4_V)   --->   "%firPartial0_V_0_4_i = extractvalue { i16, i16, i16, i16 } %call_ret8, 0" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 545 'extractvalue' 'firPartial0_V_0_4_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_5)   --->   "%firPartial1_V_0_4_i = extractvalue { i16, i16, i16, i16 } %call_ret8, 1" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 546 'extractvalue' 'firPartial1_V_0_4_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 547 [1/1] (0.00ns)   --->   "%firPartial2_V_0_4_i = extractvalue { i16, i16, i16, i16 } %call_ret8, 2" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 547 'extractvalue' 'firPartial2_V_0_4_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 548 [1/1] (0.00ns)   --->   "%firPartial3_V_0_4_i = extractvalue { i16, i16, i16, i16 } %call_ret8, 3" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 548 'extractvalue' 'firPartial3_V_0_4_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_4_V)   --->   "%sext_ln68_122 = sext i16 %firPartial0_V_0_4_i to i17" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 549 'sext' 'sext_ln68_122' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_5)   --->   "%sext_ln68_123 = sext i16 %firPartial1_V_0_4_i to i17" [./src/conv2d_DSPopt.hpp:430->./src/conv2d_DSPopt.hpp:503]   --->   Operation 550 'sext' 'sext_ln68_123' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 551 [1/1] (0.00ns)   --->   "%firPartialRes0_4_V = sext i16 %firPartial2_V_0_4_i to i17" [./src/conv2d_DSPopt.hpp:431->./src/conv2d_DSPopt.hpp:503]   --->   Operation 551 'sext' 'firPartialRes0_4_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 552 [1/1] (0.00ns)   --->   "%sext_ln68_125 = sext i16 %firPartial3_V_0_4_i to i17" [./src/conv2d_DSPopt.hpp:432->./src/conv2d_DSPopt.hpp:503]   --->   Operation 552 'sext' 'sext_ln68_125' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 553 [1/1] (1.02ns)   --->   "%firPartialRes0_4_V_1 = add i17 %firPartialRes0_V_4_3_1, %firPartialRes0_4_V" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 553 'add' 'firPartialRes0_4_V_1' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 554 [1/1] (1.02ns)   --->   "%add_ln700_119 = add i17 %firPartialRes1_4_V_s, %sext_ln68_125" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 554 'add' 'add_ln700_119' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_5)   --->   "%select_ln398_38 = select i1 %o_clear, i17 %firPartialRes1_4_V_s, i17 %outPartialArr1_V_4_3_1" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 555 'select' 'select_ln398_38' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 556 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln398_5 = add i17 %select_ln398_38, %sext_ln68_123" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 556 'add' 'add_ln398_5' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_4_V)   --->   "%select_ln398_39 = select i1 %o_clear, i17 %firPartialRes0_V_4_3_1, i17 %outPartialArr0_4_V_s" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 557 'select' 'select_ln398_39' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 558 [1/1] (0.42ns)   --->   "%select_ln398_40 = select i1 %o_clear, i17 %firPartialRes0_4_V, i17 %firPartialRes0_4_V_1" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 558 'select' 'select_ln398_40' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 559 [1/1] (0.42ns)   --->   "%firPartialRes1_4_V = select i1 %o_clear, i17 %sext_ln68_125, i17 %add_ln700_119" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 559 'select' 'firPartialRes1_4_V' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 560 [1/1] (1.02ns) (out node of the LUT)   --->   "%outPartialArr0_4_V = add i17 %select_ln398_39, %sext_ln68_122" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 560 'add' 'outPartialArr0_4_V' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 561 [1/4] (1.88ns)   --->   "%call_ret9 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_5_0_V, i26 %wpacks_5_1_V, i26 %wpacks_5_2_V, i26 %wpacks_5_3_V, i26 %wpacks_5_4_V, i26 %wpacks_5_5_V, i26 %wpacks_5_6_V, i26 %wpacks_5_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 561 'call' 'call_ret9' <Predicate = (!icmp_ln392)> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 562 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_5_V)   --->   "%firPartial0_V_0_5_i = extractvalue { i16, i16, i16, i16 } %call_ret9, 0" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 562 'extractvalue' 'firPartial0_V_0_5_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_6)   --->   "%firPartial1_V_0_5_i = extractvalue { i16, i16, i16, i16 } %call_ret9, 1" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 563 'extractvalue' 'firPartial1_V_0_5_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 564 [1/1] (0.00ns)   --->   "%firPartial2_V_0_5_i = extractvalue { i16, i16, i16, i16 } %call_ret9, 2" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 564 'extractvalue' 'firPartial2_V_0_5_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 565 [1/1] (0.00ns)   --->   "%firPartial3_V_0_5_i = extractvalue { i16, i16, i16, i16 } %call_ret9, 3" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 565 'extractvalue' 'firPartial3_V_0_5_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_5_V)   --->   "%sext_ln68_126 = sext i16 %firPartial0_V_0_5_i to i17" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 566 'sext' 'sext_ln68_126' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_6)   --->   "%sext_ln68_127 = sext i16 %firPartial1_V_0_5_i to i17" [./src/conv2d_DSPopt.hpp:430->./src/conv2d_DSPopt.hpp:503]   --->   Operation 567 'sext' 'sext_ln68_127' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 568 [1/1] (0.00ns)   --->   "%firPartialRes0_5_V = sext i16 %firPartial2_V_0_5_i to i17" [./src/conv2d_DSPopt.hpp:431->./src/conv2d_DSPopt.hpp:503]   --->   Operation 568 'sext' 'firPartialRes0_5_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 569 [1/1] (0.00ns)   --->   "%sext_ln68_129 = sext i16 %firPartial3_V_0_5_i to i17" [./src/conv2d_DSPopt.hpp:432->./src/conv2d_DSPopt.hpp:503]   --->   Operation 569 'sext' 'sext_ln68_129' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 570 [1/1] (1.02ns)   --->   "%firPartialRes0_5_V_1 = add i17 %firPartialRes0_V_5_3_1, %firPartialRes0_5_V" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 570 'add' 'firPartialRes0_5_V_1' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 571 [1/1] (1.02ns)   --->   "%add_ln700_121 = add i17 %firPartialRes1_5_V_s, %sext_ln68_129" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 571 'add' 'add_ln700_121' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_6)   --->   "%select_ln398_42 = select i1 %o_clear, i17 %firPartialRes1_5_V_s, i17 %outPartialArr1_V_5_3_1" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 572 'select' 'select_ln398_42' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 573 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln398_6 = add i17 %select_ln398_42, %sext_ln68_127" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 573 'add' 'add_ln398_6' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_5_V)   --->   "%select_ln398_43 = select i1 %o_clear, i17 %firPartialRes0_V_5_3_1, i17 %outPartialArr0_5_V_s" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 574 'select' 'select_ln398_43' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 575 [1/1] (0.42ns)   --->   "%select_ln398_44 = select i1 %o_clear, i17 %firPartialRes0_5_V, i17 %firPartialRes0_5_V_1" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 575 'select' 'select_ln398_44' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 576 [1/1] (0.42ns)   --->   "%firPartialRes1_5_V = select i1 %o_clear, i17 %sext_ln68_129, i17 %add_ln700_121" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 576 'select' 'firPartialRes1_5_V' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 577 [1/1] (1.02ns) (out node of the LUT)   --->   "%outPartialArr0_5_V = add i17 %select_ln398_43, %sext_ln68_126" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 577 'add' 'outPartialArr0_5_V' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 578 [1/4] (1.88ns)   --->   "%call_ret1 = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_6_0_V, i26 %wpacks_6_1_V, i26 %wpacks_6_2_V, i26 %wpacks_6_3_V, i26 %wpacks_6_4_V, i26 %wpacks_6_5_V, i26 %wpacks_6_6_V, i26 %wpacks_6_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 578 'call' 'call_ret1' <Predicate = (!icmp_ln392)> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 579 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_6_V)   --->   "%firPartial0_V_0_6_i = extractvalue { i16, i16, i16, i16 } %call_ret1, 0" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 579 'extractvalue' 'firPartial0_V_0_6_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 580 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_7)   --->   "%firPartial1_V_0_6_i = extractvalue { i16, i16, i16, i16 } %call_ret1, 1" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 580 'extractvalue' 'firPartial1_V_0_6_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 581 [1/1] (0.00ns)   --->   "%firPartial2_V_0_6_i = extractvalue { i16, i16, i16, i16 } %call_ret1, 2" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 581 'extractvalue' 'firPartial2_V_0_6_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 582 [1/1] (0.00ns)   --->   "%firPartial3_V_0_6_i = extractvalue { i16, i16, i16, i16 } %call_ret1, 3" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 582 'extractvalue' 'firPartial3_V_0_6_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_6_V)   --->   "%sext_ln68_130 = sext i16 %firPartial0_V_0_6_i to i17" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 583 'sext' 'sext_ln68_130' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_7)   --->   "%sext_ln68_131 = sext i16 %firPartial1_V_0_6_i to i17" [./src/conv2d_DSPopt.hpp:430->./src/conv2d_DSPopt.hpp:503]   --->   Operation 584 'sext' 'sext_ln68_131' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 585 [1/1] (0.00ns)   --->   "%firPartialRes0_6_V = sext i16 %firPartial2_V_0_6_i to i17" [./src/conv2d_DSPopt.hpp:431->./src/conv2d_DSPopt.hpp:503]   --->   Operation 585 'sext' 'firPartialRes0_6_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 586 [1/1] (0.00ns)   --->   "%sext_ln68_133 = sext i16 %firPartial3_V_0_6_i to i17" [./src/conv2d_DSPopt.hpp:432->./src/conv2d_DSPopt.hpp:503]   --->   Operation 586 'sext' 'sext_ln68_133' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 587 [1/1] (1.02ns)   --->   "%firPartialRes0_6_V_1 = add i17 %firPartialRes0_V_6_3_1, %firPartialRes0_6_V" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 587 'add' 'firPartialRes0_6_V_1' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 588 [1/1] (1.02ns)   --->   "%add_ln700_123 = add i17 %firPartialRes1_6_V_s, %sext_ln68_133" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 588 'add' 'add_ln700_123' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_7)   --->   "%select_ln398_46 = select i1 %o_clear, i17 %firPartialRes1_6_V_s, i17 %outPartialArr1_V_6_3_1" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 589 'select' 'select_ln398_46' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 590 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln398_7 = add i17 %select_ln398_46, %sext_ln68_131" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 590 'add' 'add_ln398_7' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_6_V)   --->   "%select_ln398_47 = select i1 %o_clear, i17 %firPartialRes0_V_6_3_1, i17 %outPartialArr0_6_V_s" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 591 'select' 'select_ln398_47' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 592 [1/1] (0.42ns)   --->   "%select_ln398_48 = select i1 %o_clear, i17 %firPartialRes0_6_V, i17 %firPartialRes0_6_V_1" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 592 'select' 'select_ln398_48' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 593 [1/1] (0.42ns)   --->   "%firPartialRes1_6_V = select i1 %o_clear, i17 %sext_ln68_133, i17 %add_ln700_123" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 593 'select' 'firPartialRes1_6_V' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 594 [1/1] (1.02ns) (out node of the LUT)   --->   "%outPartialArr0_6_V = add i17 %select_ln398_47, %sext_ln68_130" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 594 'add' 'outPartialArr0_6_V' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 595 [1/4] (1.88ns)   --->   "%call_ret = call fastcc { i16, i16, i16, i16 } @simd_MAC(i26 %wpacks_7_0_V, i26 %wpacks_7_1_V, i26 %wpacks_7_2_V, i26 %wpacks_7_3_V, i26 %wpacks_7_4_V, i26 %wpacks_7_5_V, i26 %wpacks_7_6_V, i26 %wpacks_7_7_V, i15 %ipack_0_V, i15 %ipack_1_V, i15 %ipack_2_V, i15 %ipack_3_V, i15 %ipack_4_V, i15 %ipack_5_V, i15 %ipack_6_V, i15 %ipack_7_V)" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 595 'call' 'call_ret' <Predicate = (!icmp_ln392)> <Delay = 1.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_10 : Operation 596 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_7_V)   --->   "%firPartial0_V_0_7_i = extractvalue { i16, i16, i16, i16 } %call_ret, 0" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 596 'extractvalue' 'firPartial0_V_0_7_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_8)   --->   "%firPartial1_V_0_7_i = extractvalue { i16, i16, i16, i16 } %call_ret, 1" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 597 'extractvalue' 'firPartial1_V_0_7_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 598 [1/1] (0.00ns)   --->   "%firPartial2_V_0_7_i = extractvalue { i16, i16, i16, i16 } %call_ret, 2" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 598 'extractvalue' 'firPartial2_V_0_7_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 599 [1/1] (0.00ns)   --->   "%firPartial3_V_0_7_i = extractvalue { i16, i16, i16, i16 } %call_ret, 3" [./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503]   --->   Operation 599 'extractvalue' 'firPartial3_V_0_7_i' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_7_V)   --->   "%sext_ln68_134 = sext i16 %firPartial0_V_0_7_i to i17" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 600 'sext' 'sext_ln68_134' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_8)   --->   "%sext_ln68_135 = sext i16 %firPartial1_V_0_7_i to i17" [./src/conv2d_DSPopt.hpp:430->./src/conv2d_DSPopt.hpp:503]   --->   Operation 601 'sext' 'sext_ln68_135' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 602 [1/1] (0.00ns)   --->   "%firPartialRes0_7_V = sext i16 %firPartial2_V_0_7_i to i17" [./src/conv2d_DSPopt.hpp:431->./src/conv2d_DSPopt.hpp:503]   --->   Operation 602 'sext' 'firPartialRes0_7_V' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 603 [1/1] (0.00ns)   --->   "%sext_ln68_137 = sext i16 %firPartial3_V_0_7_i to i17" [./src/conv2d_DSPopt.hpp:432->./src/conv2d_DSPopt.hpp:503]   --->   Operation 603 'sext' 'sext_ln68_137' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 604 [1/1] (1.02ns)   --->   "%firPartialRes0_7_V_1 = add i17 %firPartialRes0_V_7_3_1, %firPartialRes0_7_V" [./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503]   --->   Operation 604 'add' 'firPartialRes0_7_V_1' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 605 [1/1] (1.02ns)   --->   "%add_ln700_125 = add i17 %firPartialRes1_7_V_s, %sext_ln68_137" [./src/conv2d_DSPopt.hpp:437->./src/conv2d_DSPopt.hpp:503]   --->   Operation 605 'add' 'add_ln700_125' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node add_ln398_8)   --->   "%select_ln398_50 = select i1 %o_clear, i17 %firPartialRes1_7_V_s, i17 %outPartialArr1_V_7_3_1" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 606 'select' 'select_ln398_50' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 607 [1/1] (1.02ns) (out node of the LUT)   --->   "%add_ln398_8 = add i17 %select_ln398_50, %sext_ln68_135" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 607 'add' 'add_ln398_8' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node outPartialArr0_7_V)   --->   "%select_ln398_51 = select i1 %o_clear, i17 %firPartialRes0_V_7_3_1, i17 %outPartialArr0_7_V_s" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 608 'select' 'select_ln398_51' <Predicate = (!icmp_ln392)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 609 [1/1] (0.42ns)   --->   "%select_ln398_52 = select i1 %o_clear, i17 %firPartialRes0_7_V, i17 %firPartialRes0_7_V_1" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 609 'select' 'select_ln398_52' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 610 [1/1] (0.42ns)   --->   "%firPartialRes1_7_V = select i1 %o_clear, i17 %sext_ln68_137, i17 %add_ln700_125" [./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503]   --->   Operation 610 'select' 'firPartialRes1_7_V' <Predicate = (!icmp_ln392)> <Delay = 0.42> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 611 [1/1] (1.02ns) (out node of the LUT)   --->   "%outPartialArr0_7_V = add i17 %select_ln398_51, %sext_ln68_134" [./src/conv2d_DSPopt.hpp:429->./src/conv2d_DSPopt.hpp:503]   --->   Operation 611 'add' 'outPartialArr0_7_V' <Predicate = (!icmp_ln392)> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.20> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 612 [1/1] (0.00ns)   --->   "store i17 %add_ln398_8, i17* %outPartialArr1_V_7_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 612 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 613 [1/1] (0.00ns)   --->   "store i17 %add_ln398_7, i17* %outPartialArr1_V_6_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 613 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 614 [1/1] (0.00ns)   --->   "store i17 %add_ln398_6, i17* %outPartialArr1_V_5_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 614 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 615 [1/1] (0.00ns)   --->   "store i17 %add_ln398_5, i17* %outPartialArr1_V_4_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 615 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 616 [1/1] (0.00ns)   --->   "store i17 %add_ln398_4, i17* %outPartialArr1_V_3_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 616 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 617 [1/1] (0.00ns)   --->   "store i17 %add_ln398_3, i17* %outPartialArr1_V_2_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 617 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 618 [1/1] (0.00ns)   --->   "store i17 %add_ln398_2, i17* %outPartialArr1_V_1_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 618 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 619 [1/1] (0.00ns)   --->   "store i17 %add_ln398, i17* %outPartialArr1_V_0_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 619 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 620 [1/1] (0.00ns)   --->   "store i17 %outPartialArr0_7_V, i17* %outPartialArr0_7_V_1" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 620 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 621 [1/1] (0.00ns)   --->   "store i17 %outPartialArr0_6_V, i17* %outPartialArr0_6_V_1" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 621 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 622 [1/1] (0.00ns)   --->   "store i17 %outPartialArr0_5_V, i17* %outPartialArr0_5_V_1" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 622 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 623 [1/1] (0.00ns)   --->   "store i17 %outPartialArr0_4_V, i17* %outPartialArr0_4_V_1" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 623 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 624 [1/1] (0.00ns)   --->   "store i17 %outPartialArr0_3_V, i17* %outPartialArr0_3_V_2" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 624 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 625 [1/1] (0.00ns)   --->   "store i17 %outPartialArr0_2_V, i17* %outPartialArr0_2_V_2" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 625 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 626 [1/1] (0.00ns)   --->   "store i17 %outPartialArr0_1_V, i17* %outPartialArr0_1_V_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 626 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 627 [1/1] (0.00ns)   --->   "store i17 %outPartialArr0_0_V, i17* %outPartialArr0_0_V_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 627 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 628 [1/1] (0.00ns)   --->   "store i17 %firPartialRes1_7_V, i17* %firPartialRes1_7_V_1" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 628 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 629 [1/1] (0.00ns)   --->   "store i17 %firPartialRes1_6_V, i17* %firPartialRes1_6_V_1" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 629 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 630 [1/1] (0.00ns)   --->   "store i17 %firPartialRes1_5_V, i17* %firPartialRes1_5_V_1" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 630 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 631 [1/1] (0.00ns)   --->   "store i17 %firPartialRes1_4_V, i17* %firPartialRes1_4_V_1" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 631 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 632 [1/1] (0.00ns)   --->   "store i17 %firPartialRes1_3_V, i17* %firPartialRes1_3_V_2" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 632 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 633 [1/1] (0.00ns)   --->   "store i17 %firPartialRes1_2_V, i17* %firPartialRes1_2_V_2" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 633 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 634 [1/1] (0.00ns)   --->   "store i17 %firPartialRes1_1_V, i17* %firPartialRes1_1_V_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 634 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 635 [1/1] (0.00ns)   --->   "store i17 %firPartialRes1_0_V, i17* %firPartialRes1_0_V_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 635 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 636 [1/1] (0.00ns)   --->   "store i17 %select_ln398_52, i17* %firPartialRes0_V_7_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 636 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 637 [1/1] (0.00ns)   --->   "store i17 %select_ln398_48, i17* %firPartialRes0_V_6_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 637 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 638 [1/1] (0.00ns)   --->   "store i17 %select_ln398_44, i17* %firPartialRes0_V_5_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 638 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 639 [1/1] (0.00ns)   --->   "store i17 %select_ln398_40, i17* %firPartialRes0_V_4_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 639 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 640 [1/1] (0.00ns)   --->   "store i17 %select_ln398_36, i17* %firPartialRes0_V_3_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 640 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 641 [1/1] (0.00ns)   --->   "store i17 %select_ln398_32, i17* %firPartialRes0_V_2_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 641 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 642 [1/1] (0.00ns)   --->   "store i17 %select_ln398_28, i17* %firPartialRes0_V_1_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 642 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_10 : Operation 643 [1/1] (0.00ns)   --->   "store i17 %select_ln398_24, i17* %firPartialRes0_V_0_3" [./src/conv2d_DSPopt.hpp:451->./src/conv2d_DSPopt.hpp:503]   --->   Operation 643 'store' <Predicate = (!icmp_ln392)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 2.84>
ST_11 : Operation 644 [1/1] (0.00ns)   --->   "%zext_ln393 = zext i11 %select_ln393_67 to i12" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 644 'zext' 'zext_ln393' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_11 : Operation 645 [1/1] (0.00ns)   --->   "%sext_ln393 = sext i20 %select_ln393_68 to i21" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 645 'sext' 'sext_ln393' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_11 : Operation 646 [1/1] (0.00ns)   --->   "%zext_ln393_6 = zext i11 %select_ln393_69 to i12" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 646 'zext' 'zext_ln393_6' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_11 : Operation 647 [1/1] (0.00ns)   --->   "%zext_ln393_7 = zext i11 %select_ln393_71 to i12" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 647 'zext' 'zext_ln393_7' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_11 : Operation 648 [1/1] (0.00ns)   --->   "%zext_ln393_8 = zext i11 %select_ln393_73 to i12" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 648 'zext' 'zext_ln393_8' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_11 : Operation 649 [1/1] (0.00ns)   --->   "%sext_ln393_11 = sext i20 %select_ln393_74 to i21" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 649 'sext' 'sext_ln393_11' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_11 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln393_9 = zext i11 %select_ln393_75 to i12" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 650 'zext' 'zext_ln393_9' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_11 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln393_10 = zext i11 %select_ln393_77 to i12" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 651 'zext' 'zext_ln393_10' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_11 : Operation 652 [1/1] (0.00ns)   --->   "%sext_ln393_12 = sext i20 %select_ln393_80 to i21" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 652 'sext' 'sext_ln393_12' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_11 : Operation 653 [1/1] (0.00ns)   --->   "%zext_ln393_11 = zext i10 %select_ln393_81 to i12" [./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503]   --->   Operation 653 'zext' 'zext_ln393_11' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_11 : Operation 654 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str49942) nounwind" [./src/conv2d_DSPopt.hpp:396->./src/conv2d_DSPopt.hpp:503]   --->   Operation 654 'specpipeline' <Predicate = (!icmp_ln392)> <Delay = 0.00>
ST_11 : Operation 655 [2/2] (2.84ns)   --->   "%p_024_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_0_V, i12 %zext_ln393, i21 %select_ln393_66)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 655 'call' 'p_024_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 656 [2/2] (2.84ns)   --->   "%p_020_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398, i12 %zext_ln393, i21 %select_ln393_66)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 656 'call' 'p_020_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 657 [2/2] (2.84ns)   --->   "%p_024_1_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_1_V, i12 %zext_ln393_6, i21 %sext_ln393)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 657 'call' 'p_024_1_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 658 [2/2] (2.84ns)   --->   "%p_020_1_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_2, i12 %zext_ln393_6, i21 %sext_ln393)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 658 'call' 'p_020_1_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 659 [2/2] (2.84ns)   --->   "%p_024_2_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_2_V, i12 %zext_ln393_7, i21 %select_ln393_70)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 659 'call' 'p_024_2_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 660 [2/2] (2.84ns)   --->   "%p_020_2_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_3, i12 %zext_ln393_7, i21 %select_ln393_70)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 660 'call' 'p_020_2_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 661 [2/2] (2.84ns)   --->   "%p_024_3_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_3_V, i12 %zext_ln393_8, i21 %select_ln393_72)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 661 'call' 'p_024_3_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 662 [2/2] (2.84ns)   --->   "%p_020_3_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_4, i12 %zext_ln393_8, i21 %select_ln393_72)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 662 'call' 'p_020_3_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 663 [2/2] (2.84ns)   --->   "%p_024_4_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_4_V, i12 %zext_ln393_9, i21 %sext_ln393_11)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 663 'call' 'p_024_4_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 664 [2/2] (2.84ns)   --->   "%p_020_4_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_5, i12 %zext_ln393_9, i21 %sext_ln393_11)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 664 'call' 'p_020_4_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 665 [2/2] (2.84ns)   --->   "%p_024_5_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_5_V, i12 %zext_ln393_10, i21 %select_ln393_76)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 665 'call' 'p_024_5_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 666 [2/2] (2.84ns)   --->   "%p_020_5_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_6, i12 %zext_ln393_10, i21 %select_ln393_76)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 666 'call' 'p_020_5_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 667 [2/2] (2.84ns)   --->   "%p_024_6_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_6_V, i12 %select_ln393_78, i21 %select_ln393_79)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 667 'call' 'p_024_6_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 668 [2/2] (2.84ns)   --->   "%p_020_6_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_7, i12 %select_ln393_78, i21 %select_ln393_79)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 668 'call' 'p_020_6_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 669 [2/2] (2.84ns)   --->   "%p_024_7_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_7_V, i12 %zext_ln393_11, i21 %sext_ln393_12)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 669 'call' 'p_024_7_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 670 [2/2] (2.84ns)   --->   "%p_020_7_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_8, i12 %zext_ln393_11, i21 %sext_ln393_12)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 670 'call' 'p_020_7_i' <Predicate = (o_out)> <Delay = 2.84> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 2.69>
ST_12 : Operation 671 [1/2] (2.69ns)   --->   "%p_024_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_0_V, i12 %zext_ln393, i21 %select_ln393_66)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 671 'call' 'p_024_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 672 [1/2] (2.69ns)   --->   "%p_020_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398, i12 %zext_ln393, i21 %select_ln393_66)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 672 'call' 'p_020_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 673 [1/2] (2.69ns)   --->   "%p_024_1_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_1_V, i12 %zext_ln393_6, i21 %sext_ln393)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 673 'call' 'p_024_1_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 674 [1/2] (2.69ns)   --->   "%p_020_1_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_2, i12 %zext_ln393_6, i21 %sext_ln393)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 674 'call' 'p_020_1_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 675 [1/2] (2.69ns)   --->   "%p_024_2_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_2_V, i12 %zext_ln393_7, i21 %select_ln393_70)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 675 'call' 'p_024_2_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 676 [1/2] (2.69ns)   --->   "%p_020_2_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_3, i12 %zext_ln393_7, i21 %select_ln393_70)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 676 'call' 'p_020_2_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 677 [1/2] (2.69ns)   --->   "%p_024_3_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_3_V, i12 %zext_ln393_8, i21 %select_ln393_72)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 677 'call' 'p_024_3_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 678 [1/2] (2.69ns)   --->   "%p_020_3_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_4, i12 %zext_ln393_8, i21 %select_ln393_72)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 678 'call' 'p_020_3_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 679 [1/2] (2.69ns)   --->   "%p_024_4_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_4_V, i12 %zext_ln393_9, i21 %sext_ln393_11)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 679 'call' 'p_024_4_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 680 [1/2] (2.69ns)   --->   "%p_020_4_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_5, i12 %zext_ln393_9, i21 %sext_ln393_11)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 680 'call' 'p_020_4_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 681 [1/2] (2.69ns)   --->   "%p_024_5_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_5_V, i12 %zext_ln393_10, i21 %select_ln393_76)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 681 'call' 'p_024_5_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 682 [1/2] (2.69ns)   --->   "%p_020_5_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_6, i12 %zext_ln393_10, i21 %select_ln393_76)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 682 'call' 'p_020_5_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 683 [1/2] (2.69ns)   --->   "%p_024_6_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_6_V, i12 %select_ln393_78, i21 %select_ln393_79)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 683 'call' 'p_024_6_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 684 [1/2] (2.69ns)   --->   "%p_020_6_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_7, i12 %select_ln393_78, i21 %select_ln393_79)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 684 'call' 'p_020_6_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 685 [1/2] (2.69ns)   --->   "%p_024_7_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %outPartialArr0_7_V, i12 %zext_ln393_11, i21 %sext_ln393_12)" [./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503]   --->   Operation 685 'call' 'p_024_7_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_12 : Operation 686 [1/2] (2.69ns)   --->   "%p_020_7_i = call fastcc i4 @bn_qurelu_fixed.1(i17 %add_ln398_8, i12 %zext_ln393_11, i21 %sext_ln393_12)" [./src/conv2d_DSPopt.hpp:462->./src/conv2d_DSPopt.hpp:503]   --->   Operation 686 'call' 'p_020_7_i' <Predicate = (o_out)> <Delay = 2.69> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 1.75>
ST_13 : Operation 687 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i4 %p_020_7_i, i4 %p_020_6_i, i4 %p_020_5_i, i4 %p_020_4_i, i4 %p_020_3_i, i4 %p_020_2_i, i4 %p_020_1_i, i4 %p_020_i, i4 %p_024_7_i, i4 %p_024_6_i, i4 %p_024_5_i, i4 %p_024_4_i, i4 %p_024_3_i, i4 %p_024_2_i, i4 %p_024_1_i, i4 %p_024_i)" [./src/conv2d_DSPopt.hpp:466->./src/conv2d_DSPopt.hpp:503]   --->   Operation 687 'bitconcatenate' 'p_Result_s' <Predicate = (o_out)> <Delay = 0.00>
ST_13 : Operation 688 [1/1] (1.75ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i64P(i64* %out_V_V, i64 %p_Result_s)" [./src/conv2d_DSPopt.hpp:466->./src/conv2d_DSPopt.hpp:503]   --->   Operation 688 'write' <Predicate = (o_out)> <Delay = 1.75> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 2.16> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_13 : Operation 689 [1/1] (0.00ns)   --->   "br label %hls_label_37_end" [./src/conv2d_DSPopt.hpp:468->./src/conv2d_DSPopt.hpp:503]   --->   Operation 689 'br' <Predicate = (o_out)> <Delay = 0.00>

State 14 <SV = 5> <Delay = 0.00>
ST_14 : Operation 690 [1/1] (0.00ns)   --->   "ret void" [./src/conv2d_DSPopt.hpp:503]   --->   Operation 690 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 4ns, clock uncertainty: 0.5ns.

 <State 1>: 2.95ns
The critical path consists of the following:
	fifo read on port 'reps' (./src/conv2d_DSPopt.hpp:353) [119]  (1.75 ns)
	'shl' operation ('shl_ln392', ./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503) [120]  (0 ns)
	'add' operation ('add_ln392', ./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503) [122]  (1.2 ns)

 <State 2>: 2.96ns
The critical path consists of the following:
	'mul' operation ('bound130', ./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503) [124]  (2.96 ns)

 <State 3>: 2.96ns
The critical path consists of the following:
	'mul' operation ('bound130', ./src/conv2d_DSPopt.hpp:392->./src/conv2d_DSPopt.hpp:503) [124]  (2.96 ns)

 <State 4>: 2.84ns
The critical path consists of the following:
	'phi' operation ('indvar_flatten93', ./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503) with incoming values : ('select_ln393_83', ./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503) [128]  (0 ns)
	'icmp' operation ('icmp_ln393', ./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503) [208]  (0.862 ns)
	'xor' operation ('xor_ln393', ./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503) [227]  (0.331 ns)
	'and' operation ('and_ln393_10', ./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503) [233]  (0.331 ns)
	'or' operation ('or_ln399', ./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503) [309]  (0 ns)
	'or' operation ('or_ln399_3', ./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503) [310]  (0 ns)
	'select' operation ('select_ln399', ./src/conv2d_DSPopt.hpp:399->./src/conv2d_DSPopt.hpp:503) [311]  (0.45 ns)
	'add' operation ('infoldIdx', ./src/conv2d_DSPopt.hpp:395->./src/conv2d_DSPopt.hpp:503) [660]  (0.868 ns)

 <State 5>: 3.16ns
The critical path consists of the following:
	'sub' operation ('sub_ln404', ./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503) [138]  (0.897 ns)
	'select' operation ('select_ln393_47', ./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503) [210]  (0 ns)
	'select' operation ('select_ln393_65', ./src/conv2d_DSPopt.hpp:393->./src/conv2d_DSPopt.hpp:503) [243]  (0 ns)
	'add' operation ('add_ln404', ./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503) [346]  (0.907 ns)
	'getelementptr' operation ('conv_2_w_new_V_0_2_a', ./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503) [349]  (0 ns)
	'load' operation ('conv_2_w_new_V_0_2_l', ./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503) on array 'conv_2_w_new_V_0_2' [350]  (1.35 ns)

 <State 6>: 3.49ns
The critical path consists of the following:
	'load' operation ('conv_2_w_new_V_0_2_l', ./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503) on array 'conv_2_w_new_V_0_2' [350]  (1.35 ns)
	'call' operation ('call_ret33_i', ./src/conv2d_DSPopt.hpp:404->./src/conv2d_DSPopt.hpp:503) to 'pack_weight_data' [355]  (2.14 ns)

 <State 7>: 2.85ns
The critical path consists of the following:
	'call' operation ('call_ret4', ./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503) to 'simd_MAC' [469]  (2.85 ns)

 <State 8>: 3.43ns
The critical path consists of the following:
	'call' operation ('call_ret4', ./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503) to 'simd_MAC' [469]  (3.43 ns)

 <State 9>: 3.43ns
The critical path consists of the following:
	'call' operation ('call_ret4', ./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503) to 'simd_MAC' [469]  (3.43 ns)

 <State 10>: 3.33ns
The critical path consists of the following:
	'call' operation ('call_ret4', ./src/conv2d_DSPopt.hpp:423->./src/conv2d_DSPopt.hpp:503) to 'simd_MAC' [469]  (1.88 ns)
	'add' operation ('firPartialRes0[0].V', ./src/conv2d_DSPopt.hpp:436->./src/conv2d_DSPopt.hpp:503) [478]  (1.03 ns)
	'select' operation ('select_ln398_24', ./src/conv2d_DSPopt.hpp:398->./src/conv2d_DSPopt.hpp:503) [483]  (0.425 ns)

 <State 11>: 2.85ns
The critical path consists of the following:
	'call' operation ('p_024_i', ./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) to 'bn_qurelu_fixed.1' [639]  (2.85 ns)

 <State 12>: 2.7ns
The critical path consists of the following:
	'call' operation ('p_024_i', ./src/conv2d_DSPopt.hpp:458->./src/conv2d_DSPopt.hpp:503) to 'bn_qurelu_fixed.1' [639]  (2.7 ns)

 <State 13>: 1.75ns
The critical path consists of the following:
	fifo write on port 'out_V_V' (./src/conv2d_DSPopt.hpp:466->./src/conv2d_DSPopt.hpp:503) [656]  (1.75 ns)

 <State 14>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
