

================================================================
== Vitis HLS Report for 'substring'
================================================================
* Date:           Sun Jun 23 03:45:57 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        substring
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.956 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98343|    98343|  0.492 ms|  0.492 ms|  98344|  98344|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%s_7_18_loc = alloca i64 1"   --->   Operation 18 'alloca' 's_7_18_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%s_6_17_loc = alloca i64 1"   --->   Operation 19 'alloca' 's_6_17_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%s_5_16_loc = alloca i64 1"   --->   Operation 20 'alloca' 's_5_16_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%s_4_15_loc = alloca i64 1"   --->   Operation 21 'alloca' 's_4_15_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%s_3_14_loc = alloca i64 1"   --->   Operation 22 'alloca' 's_3_14_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%s_2_13_loc = alloca i64 1"   --->   Operation 23 'alloca' 's_2_13_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%s_1_12_loc = alloca i64 1"   --->   Operation 24 'alloca' 's_1_12_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%s_0_11_loc = alloca i64 1"   --->   Operation 25 'alloca' 's_0_11_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_0_VITIS_LOOP_31_1, i32 %str_0, i32 %str_1, i32 %s_0_11_loc"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 27 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_0_VITIS_LOOP_31_1, i32 %str_0, i32 %str_1, i32 %s_0_11_loc"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 28 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_1_VITIS_LOOP_49_2, i32 %str_1, i32 %str_2, i32 %s_1_12_loc"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_1_VITIS_LOOP_49_2, i32 %str_1, i32 %str_2, i32 %s_1_12_loc"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_2_VITIS_LOOP_67_3, i32 %str_2, i32 %str_3, i32 %s_2_13_loc"   --->   Operation 30 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_2_VITIS_LOOP_67_3, i32 %str_2, i32 %str_3, i32 %s_2_13_loc"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 32 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_3_VITIS_LOOP_85_4, i32 %str_3, i32 %str_4, i32 %s_3_14_loc"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 33 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_3_VITIS_LOOP_85_4, i32 %str_3, i32 %str_4, i32 %s_3_14_loc"   --->   Operation 33 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 34 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_4_VITIS_LOOP_103_5, i32 %str_4, i32 %str_5, i32 %s_4_15_loc"   --->   Operation 34 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 35 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_4_VITIS_LOOP_103_5, i32 %str_4, i32 %str_5, i32 %s_4_15_loc"   --->   Operation 35 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 36 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_5_VITIS_LOOP_121_6, i32 %str_5, i32 %str_6, i32 %s_5_16_loc"   --->   Operation 36 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 37 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_5_VITIS_LOOP_121_6, i32 %str_5, i32 %str_6, i32 %s_5_16_loc"   --->   Operation 37 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 38 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_6_VITIS_LOOP_139_7, i32 %str_6, i32 %str_7, i32 %s_6_17_loc"   --->   Operation 38 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_6_VITIS_LOOP_139_7, i32 %str_6, i32 %str_7, i32 %s_6_17_loc"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 40 [2/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_7_VITIS_LOOP_157_8, i32 %str_7, i32 %s_7_18_loc"   --->   Operation 40 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 41 [1/2] (0.00ns)   --->   "%call_ln0 = call void @substring_Pipeline_loop_7_VITIS_LOOP_157_8, i32 %str_7, i32 %s_7_18_loc"   --->   Operation 41 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 2.95>
ST_17 : Operation 42 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 0"   --->   Operation 42 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 43 [1/1] (0.00ns)   --->   "%spectopmodule_ln14 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/Inter-Block/substring/substring.cpp:14]   --->   Operation 43 'spectopmodule' 'spectopmodule_ln14' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_0"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 47 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_1"   --->   Operation 47 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 49 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_2"   --->   Operation 49 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 51 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_3"   --->   Operation 51 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_4, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 53 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_4"   --->   Operation 53 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_5, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 55 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_5"   --->   Operation 55 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_6, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 57 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_6"   --->   Operation 57 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %str_7, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 59 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %str_7"   --->   Operation 59 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 60 [1/1] (0.00ns)   --->   "%s_0_11_loc_load = load i32 %s_0_11_loc"   --->   Operation 60 'load' 's_0_11_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 61 [1/1] (0.00ns)   --->   "%s_1_12_loc_load = load i32 %s_1_12_loc"   --->   Operation 61 'load' 's_1_12_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 62 [1/1] (0.00ns)   --->   "%s_2_13_loc_load = load i32 %s_2_13_loc"   --->   Operation 62 'load' 's_2_13_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 63 [1/1] (0.00ns)   --->   "%s_3_14_loc_load = load i32 %s_3_14_loc"   --->   Operation 63 'load' 's_3_14_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 64 [1/1] (0.00ns)   --->   "%s_4_15_loc_load = load i32 %s_4_15_loc"   --->   Operation 64 'load' 's_4_15_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 65 [1/1] (0.00ns)   --->   "%s_5_16_loc_load = load i32 %s_5_16_loc"   --->   Operation 65 'load' 's_5_16_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 66 [1/1] (0.00ns)   --->   "%s_6_17_loc_load = load i32 %s_6_17_loc"   --->   Operation 66 'load' 's_6_17_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 67 [1/1] (0.00ns)   --->   "%s_7_18_loc_load = load i32 %s_7_18_loc"   --->   Operation 67 'load' 's_7_18_loc_load' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 68 [1/1] (1.14ns)   --->   "%add_ln168 = add i32 %s_1_12_loc_load, i32 %s_0_11_loc_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 68 'add' 'add_ln168' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 69 [1/1] (1.14ns)   --->   "%add_ln168_1 = add i32 %s_2_13_loc_load, i32 %s_3_14_loc_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 69 'add' 'add_ln168_1' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 70 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln168_2 = add i32 %add_ln168_1, i32 %add_ln168" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 70 'add' 'add_ln168_2' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln168_3 = add i32 %s_4_15_loc_load, i32 %s_5_16_loc_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 71 'add' 'add_ln168_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 72 [1/1] (1.14ns)   --->   "%add_ln168_4 = add i32 %s_6_17_loc_load, i32 %s_7_18_loc_load" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 72 'add' 'add_ln168_4' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.14> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 73 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln168_5 = add i32 %add_ln168_4, i32 %add_ln168_3" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 73 'add' 'add_ln168_5' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 74 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln168_6 = add i32 %add_ln168_5, i32 %add_ln168_2" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 74 'add' 'add_ln168_6' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 75 [1/1] (0.00ns)   --->   "%ret_ln168 = ret i32 %add_ln168_6" [HLS-benchmarks/Inter-Block/substring/substring.cpp:168]   --->   Operation 75 'ret' 'ret_ln168' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:

 <State 6>: 0.000ns
The critical path consists of the following:

 <State 7>: 0.000ns
The critical path consists of the following:

 <State 8>: 0.000ns
The critical path consists of the following:

 <State 9>: 0.000ns
The critical path consists of the following:

 <State 10>: 0.000ns
The critical path consists of the following:

 <State 11>: 0.000ns
The critical path consists of the following:

 <State 12>: 0.000ns
The critical path consists of the following:

 <State 13>: 0.000ns
The critical path consists of the following:

 <State 14>: 0.000ns
The critical path consists of the following:

 <State 15>: 0.000ns
The critical path consists of the following:

 <State 16>: 0.000ns
The critical path consists of the following:

 <State 17>: 2.956ns
The critical path consists of the following:
	'load' operation 32 bit ('s_6_17_loc_load') on local variable 's_6_17_loc' [48]  (0.000 ns)
	'add' operation 32 bit ('add_ln168_4', HLS-benchmarks/Inter-Block/substring/substring.cpp:168) [55]  (1.142 ns)
	'add' operation 32 bit ('add_ln168_5', HLS-benchmarks/Inter-Block/substring/substring.cpp:168) [56]  (0.907 ns)
	'add' operation 32 bit ('add_ln168_6', HLS-benchmarks/Inter-Block/substring/substring.cpp:168) [57]  (0.907 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
