$date
	Sun Oct 23 04:41:46 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#634465
b10110 !
1"
#634466
b10110 &
b10110 %
1$
#634467
0"
#634470
b1011 &
b1011 %
#634474
b100010 &
b100010 %
#634478
b10001 &
b10001 %
#634482
b110100 &
b110100 %
#634486
b11010 &
b11010 %
#634490
b1101 &
b1101 %
#634494
b101000 &
b101000 %
#634498
b10100 &
b10100 %
#634502
b1010 &
b1010 %
#634506
b101 &
b101 %
#634510
b10000 &
b10000 %
#634514
b1000 &
b1000 %
#634518
b100 &
b100 %
#634522
b10 &
b10 %
#634526
b1 &
1#
b1 %
#634530
b0 &
b0 %
0#
0$
#1645023
b10001 !
1"
#1645026
b10001 &
b10001 %
1$
#1645027
0"
#1645030
b110100 &
b110100 %
#1645034
b11010 &
b11010 %
#1645038
b1101 &
b1101 %
#1645042
b101000 &
b101000 %
#1645046
b10100 &
b10100 %
#1645050
b1010 &
b1010 %
#1645054
b101 &
b101 %
#1645058
b10000 &
b10000 %
#1645062
b1000 &
b1000 %
#1645066
b100 &
b100 %
#1645070
b10 &
b10 %
#1645074
b1 &
b1 %
1#
#1645078
b0 &
0#
b0 %
0$
#2721042
b1101 &
b1101 %
1$
b1101 !
1"
#2721043
0"
#2721046
b101000 &
b101000 %
#2721050
b10100 &
b10100 %
#2721054
b1010 &
b1010 %
#2721058
b101 &
b101 %
#2721062
b10000 &
b10000 %
#2721066
b1000 &
b1000 %
#2721070
b100 &
b100 %
#2721074
b10 &
b10 %
#2721078
b1 &
1#
b1 %
#2721082
b0 &
b0 %
0#
0$
#4500012
