var areaJSON={"columns":["", "ALUTs", "FFs", "RAMs", "DSPs", "MLABs", "Details"], "debug_enabled":"true", "type":"module", "total_percent":[19.6661, 10.5162, 9.82865, 91.5223, 1.11989], "total":[87110, 167952, 2483, 17, 137], "name":"Kernel System", "max_resources":[854400, 1708800, 2713, 1518, 42720], "children":[{"name":"Static Partition", "type":"partition", "children":[{"name":"Board interface", "type":"resource", "data":[65540, 131080, 176, 0, 0], "details":[{"type":"text", "text":"Platform interface logic."}]}]}, {"name":"Global interconnect", "type":"resource", "data":[935, 4429, 18, 0, 0], "details":[{"type":"text", "text":"Global interconnect for 6 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect."}, {"type":"brief", "text":"For 6 global loads and 1 global store."}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Global Memory Interconnect", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"}]}]}, {"name":"System description ROM", "type":"resource", "data":[0, 67, 2, 0, 0], "details":[{"type":"text", "text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program."}, {"type":"brief", "text":"Contains information for the host."}]}, {"name":"conv2d1x1", "compute_units":1, "type":"function", "total_percent":[4.3877, 2.73584, 1.89466, 84.2978, 1.11989], "total_kernel_resources":[20635, 32375.7, 2287, 17, 137], "details":[{"type":"text", "text":"Number of compute units: 1"}, {"type":"text", "text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}, {"type":"brief", "text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality."}], "children":[{"name":"Function overhead", "type":"resource", "data":[1138, 2586.68, 0, 0, 10], "details":[{"type":"text", "text":"Kernel dispatch logic."}, {"type":"brief", "text":"Kernel dispatch logic."}]}, {"name":"conv1x1_NDRange_locmem.cl:28 (im_in)", "type":"resource", "data":[0, 0, 2048, 0, 0], "debug":[[{"filename":"device/v1.3/conv1x1_NDRange_locmem.cl", "line":28}]], "details":[{"type":"table", "Private memory":"Stall-free", "Requested size":"2048000 bytes", "Implemented size":"4194304 bytes", "Memory Usage":"2048 RAMs", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"131072 words", "Number of replicates":"1", "Number of private copies":"2", "Additional information":[{"type":"text", "text":"Requested size 2048000 bytes, implemented size 4194304 bytes, stall-free, 1 read and 1 write. "}, {"type":"text", "text":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in 2 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this factor."}, {"type":"text", "text":"Private memory implemented in on-chip block RAM."}], "Reference":[{"type":"text", "text":"See %L for more information.", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}, {"type":"brief", "text":"Stall-free,\\n2048000B requested,\\n4194304B implemented."}]}, {"name":"conv2d1x1.B0", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[446, 898, 0, 0, 13], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[446, 898, 0, 0, 13]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 15], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"conv1x1_NDRange_locmem.cl:14", "type":"resource", "data":[32, 0, 0, 1.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":14}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}, {"name":"conv1x1_NDRange_locmem.cl:16", "type":"resource", "data":[362, 440, 13, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":16}]], "children":[{"name":"Load", "type":"resource", "count":1, "data":[362, 440, 13, 0, 0], "details":[{"type":"text", "text":"Load uses a Prefetching LSU"}, {"type":"brief", "text":"Prefetching LSU"}]}], "replace_name":"true"}, {"name":"conv1x1_NDRange_locmem.cl:18", "type":"resource", "data":[64, 0, 0, 3, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":18}]], "children":[{"name":"32-bit Integer Multiply", "type":"resource", "count":2, "data":[64, 0, 0, 3, 0]}], "replace_name":"true"}, {"name":"conv1x1_NDRange_locmem.cl:23", "type":"resource", "data":[35, 1, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":23}]], "children":[{"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"conv1x1_NDRange_locmem.cl:30", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":30}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"conv2d1x1.B1", "type":"basicblock", "children":[{"name":"Computation", "type":"resource", "children":[{"name":"conv1x1_NDRange_locmem.cl:51", "type":"resource", "data":[19, 33, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":51}]], "children":[{"name":"llvm.fpga.wg.limiter.exit", "type":"resource", "count":1, "data":[19, 33, 0, 0, 0]}], "replace_name":"true"}]}]}, {"name":"conv2d1x1.B2", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[60, 149, 0, 0, 22], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[60, 149, 0, 0, 22]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"conv1x1_NDRange_locmem.cl:26", "type":"resource", "data":[64, 0, 0, 1.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":26}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}], "replace_name":"true"}]}]}, {"name":"conv2d1x1.B3", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[850, 1860, 16, 0, 25], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[850, 1860, 16, 0, 25]}]}, {"name":"Cluster logic", "type":"resource", "data":[16, 12, 0, 0, 17], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"conv1x1_NDRange_locmem.cl:32", "type":"resource", "data":[3104, 4299, 42, 1.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"conv1x1_NDRange_locmem.cl:33", "type":"resource", "data":[3104, 4299, 42, 1.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":33}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"conv1x1_NDRange_locmem.cl:34", "type":"resource", "data":[3104, 4299, 42, 1.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":34}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}], "replace_name":"true"}, {"name":"conv1x1_NDRange_locmem.cl:35", "type":"resource", "data":[3166, 4323, 42, 1.5, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "children":[{"name":"32-bit Integer Add", "type":"resource", "count":1, "data":[32, 0, 0, 0, 0]}, {"name":"32-bit Integer Multiply", "type":"resource", "count":1, "data":[32, 0, 0, 1.5, 0]}, {"name":"Load", "type":"resource", "count":1, "data":[3040, 4299, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}]}, {"name":"Store", "type":"resource", "count":1, "data":[62, 24, 0, 0, 0], "details":[{"type":"text", "text":"Store uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free write to memory declared on %L.", "links":[{"filename":"device/v1.3/conv1x1_NDRange_locmem.cl", "line":"28"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"conv1x1_NDRange_locmem.cl:38", "type":"resource", "data":[36, 2, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":38}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 1, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"conv1x1_NDRange_locmem.cl:42", "type":"resource", "data":[3154, 4532, 42, 1, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "children":[{"name":"32-bit Floating-point Add", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}, {"name":"Load", "type":"resource", "count":2, "data":[3154, 4532, 42, 0, 0], "details":[{"type":"text", "text":"Load uses a Burst-coalesced cached LSU.  Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}, {"type":"brief", "text":"Burst-coalesced cached LSU,\\nLoad with a private 512 kilobit cache"}, {"type":"text", "text":"Load uses a Pipelined never-stall LSU"}, {"type":"brief", "text":"Pipelined never-stall LSU"}, {"type":"text", "text":"Stall-free read from memory declared on %L.", "links":[{"filename":"device/v1.3/conv1x1_NDRange_locmem.cl", "line":"28"}]}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}], "replace_name":"true"}, {"name":"conv1x1_NDRange_locmem.cl:43", "type":"resource", "data":[0, 0, 0, 2, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":43}]], "children":[{"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":2, "data":[0, 0, 0, 2, 0]}], "replace_name":"true"}, {"name":"conv1x1_NDRange_locmem.cl:44", "type":"resource", "data":[0, 0, 0, 1, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":44}]], "children":[{"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}, {"name":"conv1x1_NDRange_locmem.cl:45", "type":"resource", "data":[0, 0, 0, 1, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":45}]], "children":[{"name":"32-bit Floating-point Dot Product of Size 2", "type":"resource", "count":1, "data":[0, 0, 0, 1, 0]}], "replace_name":"true"}]}]}, {"name":"conv2d1x1.B4", "type":"basicblock", "children":[{"name":"State", "type":"resource", "data":[1234, 2489, 0, 0, 0], "details":[{"type":"brief", "text":"Live values and control logic"}, {"type":"text", "text":"Resources for live values and control logic. To reduce this area:", "details":[{"type":"text", "text":"reduce size of local variables"}, {"type":"text", "text":"reduce scope of local variables, localizing them as much as possible"}, {"type":"text", "text":"reduce number of nested loops"}]}], "children":[{"name":"No Source Line", "type":"resource", "data":[1234, 2489, 0, 0, 0]}]}, {"name":"Cluster logic", "type":"resource", "data":[8, 6, 0, 0, 2], "details":[{"type":"brief", "text":"Logic required to efficiently support sets of operations that do not stall"}, {"type":"text", "text":"Logic required to efficiently support sets of operations that do not stall. This area cannot be affected directly."}]}, {"name":"Computation", "type":"resource", "children":[{"name":"No Source Line", "type":"resource", "data":[1, 0, 0, 0, 0], "debug":[[{"filename":"", "line":0}]], "children":[{"name":"Input Synchronization for \'input_size\'", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}]}, {"name":"conv1x1_NDRange_locmem.cl:23", "type":"resource", "data":[36, 1, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":23}]], "children":[{"name":"1-bit And", "type":"resource", "count":1, "data":[1, 0, 0, 0, 0]}, {"name":"32-bit Integer Compare", "type":"resource", "count":1, "data":[35, 1, 0, 0, 0]}], "replace_name":"true"}, {"name":"conv1x1_NDRange_locmem.cl:25", "type":"resource", "data":[26, 0, 0, 0, 0], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":25}]], "children":[{"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}], "replace_name":"true"}, {"name":"conv1x1_NDRange_locmem.cl:48", "type":"resource", "data":[524, 2133, 0, 0, 31], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":48}]], "children":[{"name":"32-bit Floating-point Compare", "type":"resource", "count":1, "data":[108, 5, 0, 0, 0]}, {"name":"32-bit Select", "type":"resource", "count":1, "data":[26, 0, 0, 0, 0]}, {"name":"Store", "type":"resource", "count":1, "data":[390, 2128, 0, 0, 31], "details":[{"type":"text", "text":"Store uses a Burst-coalesced LSU"}, {"type":"brief", "text":"Burst-coalesced LSU"}]}], "replace_name":"true"}]}]}]}]};
var area_srcJSON={"children":[{"children":[{"data":[65540,131080,176,0,0],"details":[{"text":"Platform interface logic.","type":"text"}],"name":"Board interface","type":"resource"}],"name":"Static Partition","type":"partition"},{"data":[935,4429,18,0,0],"details":[{"text":"Global interconnect for 6 global loads and 1 global store. Reduce number of global loads and stores to simplify global interconnect.","type":"text"},{"text":"For 6 global loads and 1 global store.","type":"brief"},{"links":[{"guide":"Best Practices Guide : Global Memory Interconnect","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/hnj1476724450050.html"}],"text":"See %L for more information","type":"text"}],"name":"Global interconnect","type":"resource"},{"data":[0,67,2,0,0],"details":[{"text":"This read-only memory contains information for the host about the system and about each kernel in the system, including kernel names, arguments, and attributes. The system description ROM ensures that the binary image on the FPGA is compatible with the host program.","type":"text"},{"text":"Contains information for the host.","type":"brief"}],"name":"System description ROM","type":"resource"},{"children":[{"data":[40,30,0,0,36],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[1138,2586.68,0,0,10],"details":[{"text":"Kernel dispatch logic.","type":"text"},{"text":"Kernel dispatch logic.","type":"brief"}],"name":"Function overhead","type":"resource"},{"data":[0,0,2048,0,0],"details":[{"Additional information":[{"text":"Requested size 2048000 bytes, implemented size 4194304 bytes, stall-free, 1 read and 1 write. ","type":"text"},{"text":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups. This resulted in 2 times increase in actual block RAM usage. Reducing the number of barriers or increasing max_work_group_size may help reduce this factor.","type":"text"},{"text":"Private memory implemented in on-chip block RAM.","type":"text"}],"Bank depth":"131072 words","Bank width":"128 bits","Implemented size":"4194304 bytes","Memory Usage":"2048 RAMs","Number of banks":"1","Number of private copies":"2","Number of replicates":"1","Private memory":"Stall-free","Reference":[{"links":[{"guide":"Best Practices Guide : Local Memory","link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}],"text":"See %L for more information.","type":"text"}],"Requested size":"2048000 bytes","type":"table"},{"text":"Stall-free,\\n2048000B requested,\\n4194304B implemented.","type":"brief"}],"name":"conv1x1_NDRange_locmem.cl:28 (im_in)","type":"resource"},{"children":[{"count":4,"data":[2590,5396,16,0,60],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"Input Synchronization for \'input_size\'","type":"resource"}],"data":[2591,5396,16,0,60],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"14"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":14}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:14","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[362,440,13,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"16"}]],"name":"Load","type":"resource"}],"data":[362,440,13,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":16}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:16","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[64,0,0,3,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"18"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[64,0,0,3,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":18}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:18","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[70,2,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"23"}]],"name":"32-bit Integer Compare","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"23"}]],"name":"1-bit And","type":"resource"}],"data":[71,2,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":23}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:23","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"30"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"30"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":30}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:30","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[19,33,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"51"}]],"name":"llvm.fpga.wg.limiter.exit","type":"resource"}],"data":[19,33,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":51}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:51","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"26"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"26"}]],"name":"32-bit Integer Multiply","type":"resource"}],"data":[64,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":26}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:26","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"32"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"32"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"32"}]],"name":"Load","type":"resource"}],"data":[3104,4299,42,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":32}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:32","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"33"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"33"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"33"}]],"name":"Load","type":"resource"}],"data":[3104,4299,42,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":33}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:33","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"34"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"34"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"34"}]],"name":"Load","type":"resource"}],"data":[3104,4299,42,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":34}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:34","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"35"}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[32,0,0,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"35"}]],"name":"32-bit Integer Multiply","type":"resource"},{"count":1,"data":[3040,4299,42,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"35"}]],"name":"Load","type":"resource"},{"count":1,"data":[62,24,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"35"}]],"name":"Store","type":"resource"}],"data":[3166,4323,42,1.5,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":35}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:35","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"38"}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"38"}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[36,2,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":38}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:38","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"42"}]],"name":"32-bit Floating-point Add","type":"resource"},{"count":2,"data":[3154,4532,42,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"42"}]],"name":"Load","type":"resource"}],"data":[3154,4532,42,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":42}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:42","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[0,0,0,2,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"43"}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"}],"data":[0,0,0,2,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":43}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:43","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"44"}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"}],"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":44}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:44","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"45"}]],"name":"32-bit Floating-point Dot Product of Size 2","type":"resource"}],"data":[0,0,0,1,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":45}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:45","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"25"}]],"name":"32-bit Select","type":"resource"}],"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":25}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:25","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[108,5,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"48"}]],"name":"32-bit Floating-point Compare","type":"resource"},{"count":1,"data":[26,0,0,0,0],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"48"}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[390,2128,0,0,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":"48"}]],"name":"Store","type":"resource"}],"data":[524,2133,0,0,31],"debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl","line":48}]],"name":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl:48","replace_name":"true","type":"resource"}],"compute_units":1,"data":[20635,32375.68,2287,17,137],"debug":[[{"filename":"device/v1.3/conv1x1_NDRange_locmem.cl","line":28}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"Kernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"text"},{"text":"1 compute unit.\\nKernel attribute \'uses_global_work_offset\' not specified. Add \'__attribute__((uses_global_work_offset(0)))\' to reduce area utilization if the kernel will always be enqueued with a 0 or NULL global_work_offset argument in clEnqueueNDRangeKernel. Add \'__attribute__((uses_global_work_offset(1)))\' to hide this suggestion without affecting kernel functionality.","type":"brief"}],"name":"conv2d1x1","total_kernel_resources":[20635,32375.7,2287,17,137],"total_percent":[4.3877,2.73584,1.89466,84.2978,1.11989],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[21570,36871.68,2307,17,137],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"Kernel System","total":[87110,167952,2483,17,137],"total_percent":[19.6661,10.5162,9.82865,91.5223,1.11989],"type":"module"};
var mavJSON={"nodes":[{"type":"kernel", "id":2, "name":"conv2d1x1", "children":[{"type":"bb", "id":3, "name":"conv2d1x1.B0", "children":[{"type":"inst", "id":8, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":16}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Prefetching", "Stall-free":"No", "Start Cycle":"12", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":17, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":18, "name":"End", "details":[{"type":"table", "Start Cycle":"15", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"15"}]}, {"type":"bb", "id":4, "name":"conv2d1x1.B1", "details":[{"type":"table", "Latency":"0"}]}, {"type":"bb", "id":5, "name":"conv2d1x1.B2", "details":[{"type":"table", "Latency":"9", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Entry to loop. ", "Loops To":"22"}]}, {"type":"bb", "id":6, "name":"conv2d1x1.B3", "children":[{"type":"inst", "id":9, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"8", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":10, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":33}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"8", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":11, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":34}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"8", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":12, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"8", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":13, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Burst-coalesced cached", "Stall-free":"No", "Start Cycle":"8", "Latency":"128", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":14, "name":"Store", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Stores to":"im_in", "Start Cycle":"139", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":15, "name":"Load", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]], "details":[{"type":"table", "Width":"128 bits", "Type":"Pipelined never-stall", "Stall-free":"Yes", "Loads from":"im_in", "Start Cycle":"140", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":19, "name":"Loop Input", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":38}]], "details":[{"type":"table", "Start Cycle":"0", "Latency":"1", "Loops To":"20"}]}, {"type":"inst", "id":20, "name":"Loop End", "details":[{"type":"table", "Start Cycle":"161", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"161", "II":"n/a", "Subloops":"No", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Loop is not pipelined. See Loops Analysis for more information."}]}, {"type":"bb", "id":7, "name":"conv2d1x1.B4", "children":[{"type":"inst", "id":16, "name":"Store", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":48}]], "details":[{"type":"table", "Width":"32 bits", "Type":"Burst-coalesced", "Stall-free":"No", "Start Cycle":"4", "Latency":"2", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Load-Store Units", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/yeo1491314105959.html"}]}]}]}, {"type":"inst", "id":21, "name":"Begin", "details":[{"type":"table", "Start Cycle":"0", "Latency":"1"}]}, {"type":"inst", "id":22, "name":"End", "details":[{"type":"table", "Start Cycle":"6", "Latency":"1"}]}], "details":[{"type":"table", "Latency":"6", "II":"n/a", "Subloops":"Yes", "Pipelined":"No", "Fmax Bottlenecks":"No", "Loop Info":"Exit which branches back to loop. "}]}, {"type":"memtype", "id":23, "name":"Local Memory", "children":[{"type":"memsys", "id":24, "name":"im_in", "debug":[[{"filename":"device/v1.3/conv1x1_NDRange_locmem.cl", "line":28}]], "details":[{"type":"table", "Requested size":"2048000 bytes", "Implemented size":"2097152 bytes", "Number of banks":"1", "Bank width":"128 bits", "Bank depth":"131072 words", "Number of replicates":"1", "Number of private copies":"2", "Additional Information":"For each replicate, 2 private copies were created to efficiently support multiple simultaneous workgroups", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Local Memory", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/chn1469549457114.html"}]}]}]}]}]}, {"type":"memtype", "id":1, "name":"Global Memory", "children":[{"type":"memsys", "id":28, "name":"DDR", "details":[{"type":"table", "Number of banks":"1"}]}]}], "links":[{"from":24, "to":15}, {"from":14, "to":24}, {"from":8, "to":18}, {"from":22, "to":4}, {"from":22, "to":5}, {"from":18, "to":5}, {"from":20, "to":19}, {"from":5, "to":19}, {"from":9, "to":20}, {"from":10, "to":20}, {"from":11, "to":20}, {"from":12, "to":20}, {"from":13, "to":20}, {"from":14, "to":20}, {"from":15, "to":20}, {"from":20, "to":21}, {"from":16, "to":22}, {"from":17, "to":8}, {"from":19, "to":9}, {"from":19, "to":10}, {"from":19, "to":11}, {"from":19, "to":12}, {"from":19, "to":13}, {"from":9, "to":14}, {"from":10, "to":14}, {"from":11, "to":14}, {"from":12, "to":14}, {"from":13, "to":14}, {"from":9, "to":15}, {"from":10, "to":15}, {"from":11, "to":15}, {"from":12, "to":15}, {"from":13, "to":15}, {"from":21, "to":16}, {"from":28, "to":9}, {"from":28, "to":12}, {"from":28, "to":8}, {"from":28, "to":13}, {"from":28, "to":10}, {"from":28, "to":11}, {"from":16, "to":28}]};
var loopsJSON={"columns":["", "Pipelined", "II", "Speculated iterations", "Details"], "children":[{"name":"Kernel: conv2d1x1", "data":["", "", ""], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":3}]], "details":[{"type":"brief", "text":"ND-Range"}, {"type":"text", "text":"ND-Range"}, {"type":"text", "text":"Fmax bottlenck block: None"}, {"type":"text", "text":"See %L for more information", "links":[{"guide":"Best Practices Guide : Kernels", "link":"file:////home/joerock/intelFPGA_pro/21.1/hld/aoc_help_pages/ipp1476408832230.html"}]}], "children":[{"name":"conv2d1x1.B2", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":23}]], "details":[{"type":"brief", "text":"Thread capacity = 178"}, {"type":"text", "text":"Thread capacity = 178"}], "children":[{"name":"Fused loop conv2d1x1.B3", "data":["No", "n/a", "n/a"], "debug":[[{"filename":"Multiple Locations", "line":0}]], "details":[{"type":"brief", "text":"Thread capacity = 162"}, {"type":"text", "text":"Thread capacity = 162"}], "children":[{"name":"Fused subloop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"device/v1.3/conv1x1_NDRange_locmem.cl", "line":30}]], "children":[]}, {"name":"Fused subloop", "data":["n/a", "n/a", "n/a"], "debug":[[{"filename":"device/v1.3/conv1x1_NDRange_locmem.cl", "line":38}]], "children":[]}]}]}]}]};
var loop_attrJSON={"name":"loop_attributes", "id":4294967295, "nodes":[{"name":"conv2d1x1", "id":3253413328, "clk":"No", "fmax":"240.00", "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":9}]], "type":"kernel", "children":[{"name":"conv2d1x1.B0", "id":3253229968, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"15.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"conv2d1x1.B2", "id":3252698624, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"1", "lt":"9.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":23}]], "type":"loop", "children":[{"name":"Fused loop conv2d1x1.B3", "id":3252698704, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"n/a", "ll":"2", "lt":"161.000000", "mi":"n/a", "pl":"No", "tc":"0", "tn":"1", "details":[{"type":"text", "text":"Hyper-Optimized loop structure: n/a"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":38}]], "type":"loop"}]}, {"name":"conv2d1x1.B4", "id":3252698784, "af":"240.00", "br":"1", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"6.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}, {"name":"conv2d1x1.B1", "id":3253230048, "af":"240.00", "br":"0", "ci":"0", "fo":"Disabled", "ii":"1", "ll":"1", "lt":"1.000000", "mi":"n/a", "pl":"Yes", "tc":"0", "tn":"1", "type":"bb"}]}]};
var summaryJSON={"performanceSummary":{"name":"Kernel Summary", "columns":["Kernel Name", "Kernel Type", "Autorun", "Workgroup Size", "# Compute Units"], "children":[{"name":"conv2d1x1", "data":["NDRange", "No", "n/a", 1], "details":[{"type":"text", "text":"Kernel type: NDRange"}, {"type":"text", "text":"Maximum workgroup size: 512"}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":3}]]}]}, "estimatedResources":{"name":"Estimated Resource Usage", "columns":["Kernel Name", "ALUTs ", "FFs  ", "RAMs ", "DSPs ", "MLABs"], "children":[{"name":"conv2d1x1", "data":[20635, 32375.7, 2287, 17, 137], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":3}]]}, {"name":"Global Interconnect", "classes":["summary-highlight", "nohover"], "data":[935, 4429, 18, 0, 0]}, {"name":"Board Interface", "classes":["summary-highlight", "nohover"], "data":[65540, 131080, 176, 0, 0]}, {"name":"System description ROM", "classes":["summary-highlight", "nohover"], "data":[0, 67, 2, 0, 0]}, {"name":"Total", "classes":["summary-highlight", "nohover"], "data":[87110, 167951, 2483, 17, 137], "data_percent":[10.1955, 9.82865, 91.5223, 1.11989]}, {"name":"Available", "classes":["summary-highlight", "nohover"], "data":[854400, 1708800, 2713, 1518, 0]}]}, "compileWarnings":{"name":"Compile Warnings", "children":[{"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":32}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":33}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":34}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":35}]]}, {"name":"Load uses a Burst-coalesced cached LSU", "details":[{"type":"text", "text":"Load with a private 512 kilobit cache. Cache is not shared with any other load. It is flushed on kernel start. Use Dynamic Profiler to verify cache effectiveness. Other kernels should not be updating the data in global memory while this kernel is using it. Cache is created when memory access pattern is data-dependent or appears to be repetitive. Simplify access pattern or mark pointer as \'volatile\' to disable generation of this cache."}], "debug":[[{"filename":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "line":42}]]}]}};
var warningsJSON={"nodes":[{"details":[{"text":"Compiler Warning: Limiting maximum work-group size to 512 in function conv2d1x1(...) to support private memory."}],"name":"Limiting maximum work-group size to 512 in function conv2d1x1(...) to support private memory."}]};
var fileJSON=[{"path":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "name":"conv1x1_NDRange_locmem.cl", "has_active_debug_locs":false, "absName":"/home/joerock/Documents/TFM/Quartus_Sim-Em/Squeezenet/device/v1.3/conv1x1_NDRange_locmem.cl", "content":"//1x1 convolution layer\012//output one feature map per kernel\012__kernel void conv2d1x1(\012	const int input_channels, const int input_size,\012	__global float * restrict input_im,\012	__global const float4* restrict filter_weight,\012	__global const float* restrict filter_bias,\012	__global float *restrict output_im)\012{\012	// Adding restrict keyword\012    int filter_index = get_global_id(0); // 0 - (output_channels - 1)\012	int i = get_global_id(1);\012\012	filter_weight += filter_index * input_channels;\012\012	float bias = filter_bias[filter_index];\012	\012	output_im += filter_index * input_size * input_size;//start_channel is for 1x1 feature map in fire layer\012\012	//loop over output feature map\012	//for(int i = 0; i < input_size; i++)\012	{\012		for(int j = 0; j < input_size; j++)\012		{\012			float tmp = bias;\012			int loc = i * input_size + j;\012                \012            float4 im_in[250];\012            //float4 * im_ptr = im_in;\012            for(int k = 0; k < input_channels; k++)\012			{\012				im_in[k].s0 = input_im[((k << 2) + 0) * input_size * input_size + loc];\012                im_in[k].s1 = input_im[((k << 2) + 1) * input_size * input_size + loc];\012                im_in[k].s2 = input_im[((k << 2) + 2) * input_size * input_size + loc];\012                im_in[k].s3 = input_im[((k << 2) + 3) * input_size * input_size + loc];\012			}\012\012			for(int k = 0; k < input_channels; k++)\012			{\012				//float8 weight = filter_weight[k];\012				//float8 feature;\012				tmp += im_in[k].s0 * filter_weight[k].s0\012				     + im_in[k].s1 * filter_weight[k].s1\012					 + im_in[k].s2 * filter_weight[k].s2\012					 + im_in[k].s3 * filter_weight[k].s3;\012			}\012			//add relu after conv\012			output_im[loc] = (tmp > 0.0) ? tmp : 0.0;\012		}\012	}\012}\012"}];
var alpha_viewer=false;