

================================================================
== Vitis HLS Report for 'sobel_hls_Pipeline_1'
================================================================
* Date:           Fri Nov  8 22:16:19 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        sobel_hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.473 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2502|     2502|  25.020 us|  25.020 us|  2502|  2502|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     2500|     2500|         1|          1|          1|  2500|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      38|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      27|    -|
|Register         |        -|     -|      14|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      14|      65|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |empty_13_fu_58_p2      |         +|   0|  0|  19|          12|           1|
    |exitcond1407_fu_52_p2  |      icmp|   0|  0|  19|          12|          12|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  38|          24|          13|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|   12|         24|
    |empty_fu_26              |   9|          2|   12|         24|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|   25|         50|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |ap_CS_fsm    |   1|   0|    1|          0|
    |ap_done_reg  |   1|   0|    1|          0|
    |empty_fu_26  |  12|   0|   12|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  14|   0|   14|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_1|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_1|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_1|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_1|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_1|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|  sobel_hls_Pipeline_1|  return value|
|output_r_address0  |  out|   12|   ap_memory|              output_r|         array|
|output_r_ce0       |  out|    1|   ap_memory|              output_r|         array|
|output_r_we0       |  out|    1|   ap_memory|              output_r|         array|
|output_r_d0        |  out|    8|   ap_memory|              output_r|         array|
+-------------------+-----+-----+------------+----------------------+--------------+

