Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1.1 (win64) Build 3286242 Wed Jul 28 13:10:47 MDT 2021
| Date         : Tue Nov  2 13:35:04 2021
| Host         : DESKTOP-R7BDQNG running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file ./report/yuv_filter_timing_routed.rpt
| Design       : bd_0_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (82)
6. checking no_output_delay (202)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (82)
-------------------------------
 There are 82 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (202)
---------------------------------
 There are 202 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.606        0.000                      0                 2323        0.097        0.000                      0                 2323        4.020        0.000                       0                   928  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)       Period(ns)      Frequency(MHz)
-----   ------------       ----------      --------------
ap_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
ap_clk              2.606        0.000                      0                 2323        0.097        0.000                      0                 2323        4.020        0.000                       0                   928  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  ap_clk
  To Clock:  ap_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.606ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.097ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.606ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[24]
                            (rising edge-triggered cell DSP48E1 clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ap_clk rise@10.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        5.432ns  (logic 2.169ns (39.929%)  route 3.263ns (60.071%))
  Logic Levels:           6  (CARRY4=3 LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 10.924 - 10.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.973     0.973    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/ap_clk
    SLICE_X21Y40         FDRE                                         r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y40         FDRE (Prop_fdre_C_Q)         0.456     1.429 f  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/Q
                         net (fo=6, routed)           1.036     2.465    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/Q[4]
    SLICE_X20Y39         LUT6 (Prop_lut6_I0_O)        0.124     2.589 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/sub_ln59_1_fu_411_p2_carry__1_i_6/O
                         net (fo=3, routed)           0.709     3.298    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11_n_9
    SLICE_X21Y42         LUT3 (Prop_lut3_I1_O)        0.124     3.422 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2/O
                         net (fo=1, routed)           0.000     3.422    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_2_n_0
    SLICE_X21Y42         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.823 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.823    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_n_0
    SLICE_X21Y43         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     3.980 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__2/CO[1]
                         net (fo=3, routed)           0.642     4.621    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/CO[0]
    SLICE_X20Y43         LUT2 (Prop_lut2_I0_O)        0.329     4.950 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/grp_fu_567_p2_carry__2_i_2/O
                         net (fo=1, routed)           0.000     4.950    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8_n_15
    SLICE_X20Y43         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     5.528 r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__2/O[2]
                         net (fo=33, routed)          0.877     6.405    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/C[15]
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[24]
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)    10.000    10.000 r  
                                                      0.000    10.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.924    10.924    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/ap_clk
    DSP48_X1Y17          DSP48E1                                      r  bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/CLK
                         clock pessimism              0.000    10.924    
                         clock uncertainty           -0.035    10.889    
    DSP48_X1Y17          DSP48E1 (Setup_dsp48e1_CLK_C[24])
                                                     -1.878     9.011    bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg
  -------------------------------------------------------------------
                         required time                          9.011    
                         arrival time                          -6.405    
  -------------------------------------------------------------------
                         slack                                  2.606    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/add_ln103_1_reg_704_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/zext_ln103_1_reg_724_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ap_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ap_clk rise@0.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.410     0.410    bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/ap_clk
    SLICE_X49Y34         FDRE                                         r  bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/add_ln103_1_reg_704_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y34         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/add_ln103_1_reg_704_reg[4]/Q
                         net (fo=1, routed)           0.056     0.607    bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/out_channels_ch2_address0[4]
    SLICE_X49Y34         FDRE                                         r  bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/zext_ln103_1_reg_724_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=928, unset)          0.432     0.432    bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/ap_clk
    SLICE_X49Y34         FDRE                                         r  bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/zext_ln103_1_reg_724_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X49Y34         FDRE (Hold_fdre_C_D)         0.078     0.510    bd_0_i/hls_inst/U0/yuv2rgb_1_U0/grp_yuv2rgb_1_Pipeline_YUV2RGB_LOOP_X_YUV2RGB_LOOP_Y_fu_72/zext_ln103_1_reg_724_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.510    
                         arrival time                           0.607    
  -------------------------------------------------------------------
                         slack                                  0.097    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ap_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ap_clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X2Y12   bd_0_i/hls_inst/U0/rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_5ns_8ns_13_4_1_U9/yuv_filter_mac_muladd_8ns_5ns_8ns_13_4_1_DSP48_2_U/p_reg_reg/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y41  bd_0_i/hls_inst/U0/U_scale_c_U/U_yuv_filter_fifo_w8_d3_S_shiftReg/SRL_SIG_reg[2][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y41  bd_0_i/hls_inst/U0/U_scale_c_U/U_yuv_filter_fifo_w8_d3_S_shiftReg/SRL_SIG_reg[2][0]_srl3/CLK



