{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665328854798 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665328854798 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct  9 17:20:54 2022 " "Processing started: Sun Oct  9 17:20:54 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665328854798 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665328854798 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off compteur -c compteur " "Command: quartus_map --read_settings_files=on --write_settings_files=off compteur -c compteur" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665328854799 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665328854999 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665328854999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "affichage.vhd 8 4 " "Found 8 design units, including 4 entities, in source file affichage.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LED_DISPLAY-LED_DISPLAY_ARCHITECTURE " "Found design unit 1: LED_DISPLAY-LED_DISPLAY_ARCHITECTURE" {  } { { "affichage.vhd" "" { Text "C:/Users/mbdj/Dev/Electronique/FPGA/affichage/affichage.vhd" 63 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665328860444 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 CLOCK-CLOCK_ARCHITECTURE " "Found design unit 2: CLOCK-CLOCK_ARCHITECTURE" {  } { { "affichage.vhd" "" { Text "C:/Users/mbdj/Dev/Electronique/FPGA/affichage/affichage.vhd" 96 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665328860444 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 NOMBRE_A_AFFICHER-NOMBRE_A_AFFICHER_ARCHITECTURE " "Found design unit 3: NOMBRE_A_AFFICHER-NOMBRE_A_AFFICHER_ARCHITECTURE" {  } { { "affichage.vhd" "" { Text "C:/Users/mbdj/Dev/Electronique/FPGA/affichage/affichage.vhd" 136 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665328860444 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 AFFICHEUR_DISPLAY-AFFICHEUR_DISPLAY_ARCHITECTURE " "Found design unit 4: AFFICHEUR_DISPLAY-AFFICHEUR_DISPLAY_ARCHITECTURE" {  } { { "affichage.vhd" "" { Text "C:/Users/mbdj/Dev/Electronique/FPGA/affichage/affichage.vhd" 177 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665328860444 ""} { "Info" "ISGN_ENTITY_NAME" "1 LED_DISPLAY " "Found entity 1: LED_DISPLAY" {  } { { "affichage.vhd" "" { Text "C:/Users/mbdj/Dev/Electronique/FPGA/affichage/affichage.vhd" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665328860444 ""} { "Info" "ISGN_ENTITY_NAME" "2 CLOCK " "Found entity 2: CLOCK" {  } { { "affichage.vhd" "" { Text "C:/Users/mbdj/Dev/Electronique/FPGA/affichage/affichage.vhd" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665328860444 ""} { "Info" "ISGN_ENTITY_NAME" "3 NOMBRE_A_AFFICHER " "Found entity 3: NOMBRE_A_AFFICHER" {  } { { "affichage.vhd" "" { Text "C:/Users/mbdj/Dev/Electronique/FPGA/affichage/affichage.vhd" 129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665328860444 ""} { "Info" "ISGN_ENTITY_NAME" "4 AFFICHEUR_DISPLAY " "Found entity 4: AFFICHEUR_DISPLAY" {  } { { "affichage.vhd" "" { Text "C:/Users/mbdj/Dev/Electronique/FPGA/affichage/affichage.vhd" 170 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665328860444 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665328860444 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "AFFICHEUR_DISPLAY " "Elaborating entity \"AFFICHEUR_DISPLAY\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665328860466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:Horloge " "Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:Horloge\"" {  } { { "affichage.vhd" "Horloge" { Text "C:/Users/mbdj/Dev/Electronique/FPGA/affichage/affichage.vhd" 206 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665328860466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOMBRE_A_AFFICHER NOMBRE_A_AFFICHER:Generateur_de_nombres " "Elaborating entity \"NOMBRE_A_AFFICHER\" for hierarchy \"NOMBRE_A_AFFICHER:Generateur_de_nombres\"" {  } { { "affichage.vhd" "Generateur_de_nombres" { Text "C:/Users/mbdj/Dev/Electronique/FPGA/affichage/affichage.vhd" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665328860467 ""}
{ "Warning" "WVRFX_VHDL_USED_INITIAL_VALUE" "table_de_nombres affichage.vhd(143) " "VHDL Variable Declaration warning at affichage.vhd(143): used initial value expression for variable \"table_de_nombres\" because variable was never assigned a value" {  } { { "affichage.vhd" "" { Text "C:/Users/mbdj/Dev/Electronique/FPGA/affichage/affichage.vhd" 143 0 0 } }  } 0 10542 "VHDL Variable Declaration warning at %2!s!: used initial value expression for variable \"%1!s!\" because variable was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1665328860467 "|AFFICHEUR_DISPLAY|NOMBRE_A_AFFICHER:Generateur_de_nombres"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LED_DISPLAY LED_DISPLAY:Afficheur_de_nombres " "Elaborating entity \"LED_DISPLAY\" for hierarchy \"LED_DISPLAY:Afficheur_de_nombres\"" {  } { { "affichage.vhd" "Afficheur_de_nombres" { Text "C:/Users/mbdj/Dev/Electronique/FPGA/affichage/affichage.vhd" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665328860468 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665328860582 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "98 " "Implemented 98 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665328860658 ""} { "Info" "ICUT_CUT_TM_OPINS" "7 " "Implemented 7 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665328860658 ""} { "Info" "ICUT_CUT_TM_LCELLS" "90 " "Implemented 90 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665328860658 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665328860658 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665328860685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct  9 17:21:00 2022 " "Processing ended: Sun Oct  9 17:21:00 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665328860685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665328860685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665328860685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665328860685 ""}
