// This file is part of www.nand2tetris.org
// and the book "The Elements of Computing Systems"
// by Nisan and Schocken, MIT Press.
// File name: projects/03/b/RAM4K.hdl
/**
 * Memory of 4K 16-bit registers.
 * If load is asserted, the value of the register selected by
 * address is set to in; Otherwise, the value does not change.
 * The value of the selected register is emitted by out.
 */
CHIP RAM4K {
    IN in[16], load, address[12];
    OUT out[16];

    PARTS:
    DMux8Way(in=load ,sel=address[9..11] ,a=Dmuxa ,b=Dmuxb ,c=Dmuxc ,d=Dmuxd ,e=Dmuxe ,f=Dmuxf ,g=Dmuxg ,h=Dmuxh );
    RAM512(in=in ,load=Dmuxa ,address=address[0..8] ,out=outRAMa );
    RAM512(in=in ,load=Dmuxb ,address=address[0..8] ,out=outRAMb );
    RAM512(in=in ,load=Dmuxc ,address=address[0..8] ,out=outRAMc );
    RAM512(in=in ,load=Dmuxd ,address=address[0..8] ,out=outRAMd );
    RAM512(in=in ,load=Dmuxe ,address=address[0..8] ,out=outRAMe );
    RAM512(in=in ,load=Dmuxf ,address=address[0..8] ,out=outRAMf );
    RAM512(in=in ,load=Dmuxg ,address=address[0..8] ,out=outRAMg );
    RAM512(in=in ,load=Dmuxh ,address=address[0..8] ,out=outRAMh );
    Mux8Way16(a=outRAMa ,b=outRAMb ,c=outRAMc ,d=outRAMd ,e=outRAMe ,f=outRAMf ,g=outRAMg ,h=outRAMh ,sel=address[9..11] ,out=out);
}
