[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExampleAdd|ExampleAdd>io_overFlow",
    "sources":[
      "~ExampleAdd|ExampleAdd>io_res",
      "~ExampleAdd|ExampleAdd>io_num1",
      "~ExampleAdd|ExampleAdd>io_num2"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~ExampleAdd|ExampleAdd>io_res",
    "sources":[
      "~ExampleAdd|ExampleAdd>io_num1",
      "~ExampleAdd|ExampleAdd>io_num2"
    ]
  }
]