

================================================================
== Vitis HLS Report for 'conv2_Pipeline_F1_1'
================================================================
* Date:           Sun Jan 26 19:56:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        Alex_Net
* Solution:       NN (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.537 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                    |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                      |
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+
    |     1202|     1202|  12.020 us|  12.020 us|  1201|  1201|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- F1_1    |     1200|     1200|         2|          1|          1|  1200|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.53>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%phi_urem282 = alloca i32 1"   --->   Operation 5 'alloca' 'phi_urem282' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul280 = alloca i32 1"   --->   Operation 6 'alloca' 'phi_mul280' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%h = alloca i32 1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 7 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %filter_conv2, void @empty_21, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_mul298_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %phi_mul298"   --->   Operation 9 'read' 'phi_mul298_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.42ns)   --->   "%store_ln79 = store i11 0, i11 %h" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 10 'store' 'store_ln79' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i22 0, i22 %phi_mul280"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %phi_urem282"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc17"   --->   Operation 13 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%phi_urem282_load = load i11 %phi_urem282" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 14 'load' 'phi_urem282_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%h_5 = load i11 %h" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 15 'load' 'h_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.79ns)   --->   "%icmp_ln79 = icmp_eq  i11 %h_5, i11 1200" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 16 'icmp' 'icmp_ln79' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.79ns)   --->   "%add_ln79 = add i11 %h_5, i11 1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 17 'add' 'add_ln79' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln79 = br i1 %icmp_ln79, void %for.inc17.split, void %for.inc26.preheader.exitStub" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 18 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%zext_ln79 = zext i11 %h_5" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 19 'zext' 'zext_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln79 = trunc i11 %phi_urem282_load" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 20 'trunc' 'trunc_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.87ns)   --->   "%add_ln81 = add i18 %zext_ln79, i18 %phi_mul298_read" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 21 'add' 'add_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln81 = zext i18 %add_ln81" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 22 'zext' 'zext_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%filter_conv2_addr = getelementptr i32 %filter_conv2, i64 0, i64 %zext_ln81" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 23 'getelementptr' 'filter_conv2_addr' <Predicate = (!icmp_ln79)> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (1.23ns)   --->   "%filter_conv2_load = load i19 %filter_conv2_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 24 'load' 'filter_conv2_load' <Predicate = (!icmp_ln79)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 307200> <RAM>
ST_1 : Operation 25 [1/1] (0.78ns)   --->   "%switch_ln81 = switch i5 %trunc_ln79, void %arrayidx16.case.24, i5 0, void %arrayidx16.case.0, i5 1, void %arrayidx16.case.1, i5 2, void %arrayidx16.case.2, i5 3, void %arrayidx16.case.3, i5 4, void %arrayidx16.case.4, i5 5, void %arrayidx16.case.5, i5 6, void %arrayidx16.case.6, i5 7, void %arrayidx16.case.7, i5 8, void %arrayidx16.case.8, i5 9, void %arrayidx16.case.9, i5 10, void %arrayidx16.case.10, i5 11, void %arrayidx16.case.11, i5 12, void %arrayidx16.case.12, i5 13, void %arrayidx16.case.13, i5 14, void %arrayidx16.case.14, i5 15, void %arrayidx16.case.15, i5 16, void %arrayidx16.case.16, i5 17, void %arrayidx16.case.17, i5 18, void %arrayidx16.case.18, i5 19, void %arrayidx16.case.19, i5 20, void %arrayidx16.case.20, i5 21, void %arrayidx16.case.21, i5 22, void %arrayidx16.case.22, i5 23, void %arrayidx16.case.23" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 25 'switch' 'switch_ln81' <Predicate = (!icmp_ln79)> <Delay = 0.78>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%add_ln79_4 = add i11 %phi_urem282_load, i11 1" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 26 'add' 'add_ln79_4' <Predicate = (!icmp_ln79)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.79ns)   --->   "%icmp_ln79_2 = icmp_eq  i11 %phi_urem282_load, i11 24" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 27 'icmp' 'icmp_ln79_2' <Predicate = (!icmp_ln79)> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.38ns)   --->   "%select_ln79 = select i1 %icmp_ln79_2, i11 0, i11 %add_ln79_4" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 28 'select' 'select_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln79 = store i11 %add_ln79, i11 %h" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 29 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%store_ln79 = store i11 %select_ln79, i11 %phi_urem282" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 30 'store' 'store_ln79' <Predicate = (!icmp_ln79)> <Delay = 0.42>
ST_1 : Operation 117 [1/1] (0.42ns)   --->   "%ret_ln0 = ret"   --->   Operation 117 'ret' 'ret_ln0' <Predicate = (icmp_ln79)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.47>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_mul280_load = load i22 %phi_mul280" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 31 'load' 'phi_mul280_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specpipeline_ln80 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:80]   --->   Operation 32 'specpipeline' 'specpipeline_ln80' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%speclooptripcount_ln79 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1200, i64 1200, i64 1200" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 33 'speclooptripcount' 'speclooptripcount_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%specloopname_ln79 = specloopname void @_ssdm_op_SpecLoopName, void @empty_16" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 34 'specloopname' 'specloopname_ln79' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.91ns)   --->   "%add_ln79_3 = add i22 %phi_mul280_load, i22 2622" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 35 'add' 'add_ln79_3' <Predicate = true> <Delay = 0.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i6 @_ssdm_op_PartSelect.i6.i22.i32.i32, i22 %phi_mul280_load, i32 16, i32 21" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 36 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln79_2 = zext i6 %tmp" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 37 'zext' 'zext_ln79_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/2] ( I:1.23ns O:1.23ns )   --->   "%filter_conv2_load = load i19 %filter_conv2_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 38 'load' 'filter_conv2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 307200> <RAM>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%bitcast_ln81 = bitcast i32 %filter_conv2_load" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 39 'bitcast' 'bitcast_ln81' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%filter_local_addr = getelementptr i32 %filter_local, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 40 'getelementptr' 'filter_local_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%filter_local_1_addr = getelementptr i32 %filter_local_1, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 41 'getelementptr' 'filter_local_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%filter_local_2_addr = getelementptr i32 %filter_local_2, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 42 'getelementptr' 'filter_local_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%filter_local_3_addr = getelementptr i32 %filter_local_3, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 43 'getelementptr' 'filter_local_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%filter_local_4_addr = getelementptr i32 %filter_local_4, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 44 'getelementptr' 'filter_local_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%filter_local_5_addr = getelementptr i32 %filter_local_5, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 45 'getelementptr' 'filter_local_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%filter_local_6_addr = getelementptr i32 %filter_local_6, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 46 'getelementptr' 'filter_local_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%filter_local_7_addr = getelementptr i32 %filter_local_7, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 47 'getelementptr' 'filter_local_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%filter_local_8_addr = getelementptr i32 %filter_local_8, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 48 'getelementptr' 'filter_local_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%filter_local_9_addr = getelementptr i32 %filter_local_9, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 49 'getelementptr' 'filter_local_9_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%filter_local_10_addr = getelementptr i32 %filter_local_10, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 50 'getelementptr' 'filter_local_10_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%filter_local_11_addr = getelementptr i32 %filter_local_11, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 51 'getelementptr' 'filter_local_11_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%filter_local_12_addr = getelementptr i32 %filter_local_12, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 52 'getelementptr' 'filter_local_12_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%filter_local_13_addr = getelementptr i32 %filter_local_13, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 53 'getelementptr' 'filter_local_13_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%filter_local_14_addr = getelementptr i32 %filter_local_14, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 54 'getelementptr' 'filter_local_14_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%filter_local_15_addr = getelementptr i32 %filter_local_15, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 55 'getelementptr' 'filter_local_15_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%filter_local_16_addr = getelementptr i32 %filter_local_16, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 56 'getelementptr' 'filter_local_16_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%filter_local_17_addr = getelementptr i32 %filter_local_17, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 57 'getelementptr' 'filter_local_17_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%filter_local_18_addr = getelementptr i32 %filter_local_18, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 58 'getelementptr' 'filter_local_18_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%filter_local_19_addr = getelementptr i32 %filter_local_19, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 59 'getelementptr' 'filter_local_19_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%filter_local_20_addr = getelementptr i32 %filter_local_20, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 60 'getelementptr' 'filter_local_20_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%filter_local_21_addr = getelementptr i32 %filter_local_21, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 61 'getelementptr' 'filter_local_21_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%filter_local_22_addr = getelementptr i32 %filter_local_22, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 62 'getelementptr' 'filter_local_22_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%filter_local_23_addr = getelementptr i32 %filter_local_23, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 63 'getelementptr' 'filter_local_23_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%filter_local_24_addr = getelementptr i32 %filter_local_24, i64 0, i64 %zext_ln79_2" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 64 'getelementptr' 'filter_local_24_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_23_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 65 'store' 'store_ln81' <Predicate = (trunc_ln79 == 23)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 66 'br' 'br_ln81' <Predicate = (trunc_ln79 == 23)> <Delay = 0.00>
ST_2 : Operation 67 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_22_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 67 'store' 'store_ln81' <Predicate = (trunc_ln79 == 22)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 68 'br' 'br_ln81' <Predicate = (trunc_ln79 == 22)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_21_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 69 'store' 'store_ln81' <Predicate = (trunc_ln79 == 21)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 70 'br' 'br_ln81' <Predicate = (trunc_ln79 == 21)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_20_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 71 'store' 'store_ln81' <Predicate = (trunc_ln79 == 20)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 72 'br' 'br_ln81' <Predicate = (trunc_ln79 == 20)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_19_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 73 'store' 'store_ln81' <Predicate = (trunc_ln79 == 19)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 74 'br' 'br_ln81' <Predicate = (trunc_ln79 == 19)> <Delay = 0.00>
ST_2 : Operation 75 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_18_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 75 'store' 'store_ln81' <Predicate = (trunc_ln79 == 18)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 76 'br' 'br_ln81' <Predicate = (trunc_ln79 == 18)> <Delay = 0.00>
ST_2 : Operation 77 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_17_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 77 'store' 'store_ln81' <Predicate = (trunc_ln79 == 17)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 78 'br' 'br_ln81' <Predicate = (trunc_ln79 == 17)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_16_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 79 'store' 'store_ln81' <Predicate = (trunc_ln79 == 16)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 80 'br' 'br_ln81' <Predicate = (trunc_ln79 == 16)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_15_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 81 'store' 'store_ln81' <Predicate = (trunc_ln79 == 15)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 82 'br' 'br_ln81' <Predicate = (trunc_ln79 == 15)> <Delay = 0.00>
ST_2 : Operation 83 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_14_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 83 'store' 'store_ln81' <Predicate = (trunc_ln79 == 14)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 84 'br' 'br_ln81' <Predicate = (trunc_ln79 == 14)> <Delay = 0.00>
ST_2 : Operation 85 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_13_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 85 'store' 'store_ln81' <Predicate = (trunc_ln79 == 13)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 86 'br' 'br_ln81' <Predicate = (trunc_ln79 == 13)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_12_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 87 'store' 'store_ln81' <Predicate = (trunc_ln79 == 12)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 88 'br' 'br_ln81' <Predicate = (trunc_ln79 == 12)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_11_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 89 'store' 'store_ln81' <Predicate = (trunc_ln79 == 11)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 90 'br' 'br_ln81' <Predicate = (trunc_ln79 == 11)> <Delay = 0.00>
ST_2 : Operation 91 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_10_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 91 'store' 'store_ln81' <Predicate = (trunc_ln79 == 10)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 92 'br' 'br_ln81' <Predicate = (trunc_ln79 == 10)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_9_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 93 'store' 'store_ln81' <Predicate = (trunc_ln79 == 9)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 94 'br' 'br_ln81' <Predicate = (trunc_ln79 == 9)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_8_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 95 'store' 'store_ln81' <Predicate = (trunc_ln79 == 8)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 96 'br' 'br_ln81' <Predicate = (trunc_ln79 == 8)> <Delay = 0.00>
ST_2 : Operation 97 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_7_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 97 'store' 'store_ln81' <Predicate = (trunc_ln79 == 7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 98 'br' 'br_ln81' <Predicate = (trunc_ln79 == 7)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_6_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 99 'store' 'store_ln81' <Predicate = (trunc_ln79 == 6)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 100 'br' 'br_ln81' <Predicate = (trunc_ln79 == 6)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_5_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 101 'store' 'store_ln81' <Predicate = (trunc_ln79 == 5)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 102 'br' 'br_ln81' <Predicate = (trunc_ln79 == 5)> <Delay = 0.00>
ST_2 : Operation 103 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_4_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 103 'store' 'store_ln81' <Predicate = (trunc_ln79 == 4)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 104 'br' 'br_ln81' <Predicate = (trunc_ln79 == 4)> <Delay = 0.00>
ST_2 : Operation 105 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_3_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 105 'store' 'store_ln81' <Predicate = (trunc_ln79 == 3)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 106 'br' 'br_ln81' <Predicate = (trunc_ln79 == 3)> <Delay = 0.00>
ST_2 : Operation 107 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_2_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 107 'store' 'store_ln81' <Predicate = (trunc_ln79 == 2)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 108 'br' 'br_ln81' <Predicate = (trunc_ln79 == 2)> <Delay = 0.00>
ST_2 : Operation 109 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_1_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 109 'store' 'store_ln81' <Predicate = (trunc_ln79 == 1)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 110 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 110 'br' 'br_ln81' <Predicate = (trunc_ln79 == 1)> <Delay = 0.00>
ST_2 : Operation 111 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 111 'store' 'store_ln81' <Predicate = (trunc_ln79 == 0)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 112 'br' 'br_ln81' <Predicate = (trunc_ln79 == 0)> <Delay = 0.00>
ST_2 : Operation 113 [1/1] ( I:1.23ns O:1.23ns )   --->   "%store_ln81 = store i32 %bitcast_ln81, i6 %filter_local_24_addr" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 113 'store' 'store_ln81' <Predicate = (trunc_ln79 == 31) | (trunc_ln79 == 30) | (trunc_ln79 == 29) | (trunc_ln79 == 28) | (trunc_ln79 == 27) | (trunc_ln79 == 26) | (trunc_ln79 == 25) | (trunc_ln79 == 24)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 48> <RAM>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%br_ln81 = br void %arrayidx16.exit" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81]   --->   Operation 114 'br' 'br_ln81' <Predicate = (trunc_ln79 == 31) | (trunc_ln79 == 30) | (trunc_ln79 == 29) | (trunc_ln79 == 28) | (trunc_ln79 == 27) | (trunc_ln79 == 26) | (trunc_ln79 == 25) | (trunc_ln79 == 24)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.42ns)   --->   "%store_ln79 = store i22 %add_ln79_3, i22 %phi_mul280" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 115 'store' 'store_ln79' <Predicate = true> <Delay = 0.42>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%br_ln79 = br void %for.inc17" [../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79]   --->   Operation 116 'br' 'br_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.537ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln79', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79) of constant 0 on local variable 'h', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79 [33]  (0.427 ns)
	'load' operation 11 bit ('h', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79) on local variable 'h', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:79 [39]  (0.000 ns)
	'add' operation 18 bit ('add_ln81', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81) [53]  (0.873 ns)
	'getelementptr' operation 19 bit ('filter_conv2_addr', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81) [55]  (0.000 ns)
	'load' operation 32 bit ('filter_conv2_load', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81) on array 'filter_conv2' [56]  (1.237 ns)

 <State 2>: 2.474ns
The critical path consists of the following:
	'load' operation 32 bit ('filter_conv2_load', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81) on array 'filter_conv2' [56]  (1.237 ns)
	'store' operation 0 bit ('store_ln81', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81) of variable 'bitcast_ln81', ../AlexNet-FPGA-implementation/Conv2/src/conv2.cpp:81 on array 'filter_local_7' [133]  (1.237 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
