{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1671897120716 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1671897120744 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec 24 18:52:00 2022 " "Processing started: Sat Dec 24 18:52:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1671897120744 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1671897120744 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Controll_Fetch -c Controll_Fetch " "Command: quartus_map --read_settings_files=on --write_settings_files=off Controll_Fetch -c Controll_Fetch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1671897120744 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1671897122154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controll_fetch.vhd 2 1 " "Found 2 design units, including 1 entities, in source file controll_fetch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Controll_Fetch-RTL " "Found design unit 1: Controll_Fetch-RTL" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671897148586 ""} { "Info" "ISGN_ENTITY_NAME" "1 Controll_Fetch " "Found entity 1: Controll_Fetch" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1671897148586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1671897148586 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Controll_Fetch " "Elaborating entity \"Controll_Fetch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1671897148706 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_IR Controll_Fetch.vhd(19) " "VHDL Signal Declaration warning at Controll_Fetch.vhd(19): used implicit default value for signal \"out_IR\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1671897148716 "|Controll_Fetch"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[0\] GND " "Pin \"out_IR\[0\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[1\] GND " "Pin \"out_IR\[1\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[2\] GND " "Pin \"out_IR\[2\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[3\] GND " "Pin \"out_IR\[3\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[4\] GND " "Pin \"out_IR\[4\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[5\] GND " "Pin \"out_IR\[5\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[6\] GND " "Pin \"out_IR\[6\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[7\] GND " "Pin \"out_IR\[7\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[8\] GND " "Pin \"out_IR\[8\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[9\] GND " "Pin \"out_IR\[9\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[10\] GND " "Pin \"out_IR\[10\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[11\] GND " "Pin \"out_IR\[11\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[12\] GND " "Pin \"out_IR\[12\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[13\] GND " "Pin \"out_IR\[13\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[14\] GND " "Pin \"out_IR\[14\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_IR\[15\] GND " "Pin \"out_IR\[15\]\" is stuck at GND" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1671897150055 "|Controll_Fetch|out_IR[15]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1671897150055 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1671897150385 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1671897151809 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151809 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "20 " "Design contains 20 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "modeADDZA\[0\] " "No output dependent on input pin \"modeADDZA\[0\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|modeADDZA[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "modeADDZA\[1\] " "No output dependent on input pin \"modeADDZA\[1\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 13 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|modeADDZA[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "loadPC " "No output dependent on input pin \"loadPC\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 14 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|loadPC"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "loadIR " "No output dependent on input pin \"loadIR\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|loadIR"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[0\] " "No output dependent on input pin \"pm_data\[0\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[1\] " "No output dependent on input pin \"pm_data\[1\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[2\] " "No output dependent on input pin \"pm_data\[2\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[3\] " "No output dependent on input pin \"pm_data\[3\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[4\] " "No output dependent on input pin \"pm_data\[4\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[5\] " "No output dependent on input pin \"pm_data\[5\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[6\] " "No output dependent on input pin \"pm_data\[6\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[7\] " "No output dependent on input pin \"pm_data\[7\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[8\] " "No output dependent on input pin \"pm_data\[8\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[9\] " "No output dependent on input pin \"pm_data\[9\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[10\] " "No output dependent on input pin \"pm_data\[10\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[11\] " "No output dependent on input pin \"pm_data\[11\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[12\] " "No output dependent on input pin \"pm_data\[12\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[13\] " "No output dependent on input pin \"pm_data\[13\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[14\] " "No output dependent on input pin \"pm_data\[14\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "pm_data\[15\] " "No output dependent on input pin \"pm_data\[15\]\"" {  } { { "Controll_Fetch.vhd" "" { Text "C:/Users/79315/Desktop/vhdl_homework/core/Stack/Controll_Fetch.vhd" 18 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1671897151909 "|Controll_Fetch|pm_data[15]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1671897151909 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "123 " "Implemented 123 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1671897151919 ""} { "Info" "ICUT_CUT_TM_OPINS" "28 " "Implemented 28 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1671897151919 ""} { "Info" "ICUT_CUT_TM_LCELLS" "59 " "Implemented 59 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1671897151919 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1671897151919 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 39 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 39 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4854 " "Peak virtual memory: 4854 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1671897152019 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec 24 18:52:32 2022 " "Processing ended: Sat Dec 24 18:52:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1671897152019 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:32 " "Elapsed time: 00:00:32" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1671897152019 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:15 " "Total CPU time (on all processors): 00:01:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1671897152019 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1671897152019 ""}
