{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 24 08:52:54 2012 " "Info: Processing started: Wed Oct 24 08:52:54 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off eeprom_spi_bdf -c eeprom_spi_bdf " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off eeprom_spi_bdf -c eeprom_spi_bdf" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk_in " "Info: Assuming node \"clk_in\" is an undefined clock" {  } { { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 136 -112 56 152 "clk_in" "" } } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_in" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "3 " "Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_key_2ms " "Info: Detected ripple clock \"clock:inst\|clk_key_2ms\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_key_2ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_key_20ms " "Info: Detected ripple clock \"clock:inst\|clk_key_20ms\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_key_20ms" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock:inst\|clk_txd_sig " "Info: Detected ripple clock \"clock:inst\|clk_txd_sig\" as buffer" {  } { { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock:inst\|clk_txd_sig" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk_in register eeprom_spi:inst1\|st\[23\] register eeprom_spi:inst1\|data_in\[3\] 68.15 MHz 14.674 ns Internal " "Info: Clock \"clk_in\" has Internal fmax of 68.15 MHz between source register \"eeprom_spi:inst1\|st\[23\]\" and destination register \"eeprom_spi:inst1\|data_in\[3\]\" (period= 14.674 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.965 ns + Longest register register " "Info: + Longest register to register delay is 13.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns eeprom_spi:inst1\|st\[23\] 1 REG LC_X13_Y8_N2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X13_Y8_N2; Fanout = 4; REG Node = 'eeprom_spi:inst1\|st\[23\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { eeprom_spi:inst1|st[23] } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.304 ns) + CELL(0.740 ns) 2.044 ns eeprom_spi:inst1\|LessThan1~8 2 COMB LC_X14_Y8_N5 1 " "Info: 2: + IC(1.304 ns) + CELL(0.740 ns) = 2.044 ns; Loc. = LC_X14_Y8_N5; Fanout = 1; COMB Node = 'eeprom_spi:inst1\|LessThan1~8'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.044 ns" { eeprom_spi:inst1|st[23] eeprom_spi:inst1|LessThan1~8 } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.705 ns) + CELL(0.914 ns) 3.663 ns eeprom_spi:inst1\|LessThan1~11 3 COMB LC_X14_Y8_N4 3 " "Info: 3: + IC(0.705 ns) + CELL(0.914 ns) = 3.663 ns; Loc. = LC_X14_Y8_N4; Fanout = 3; COMB Node = 'eeprom_spi:inst1\|LessThan1~11'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.619 ns" { eeprom_spi:inst1|LessThan1~8 eeprom_spi:inst1|LessThan1~11 } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.842 ns) + CELL(0.740 ns) 6.245 ns eeprom_spi:inst1\|LessThan1~12 4 COMB LC_X11_Y8_N6 11 " "Info: 4: + IC(1.842 ns) + CELL(0.740 ns) = 6.245 ns; Loc. = LC_X11_Y8_N6; Fanout = 11; COMB Node = 'eeprom_spi:inst1\|LessThan1~12'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.582 ns" { eeprom_spi:inst1|LessThan1~11 eeprom_spi:inst1|LessThan1~12 } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 117 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.957 ns) + CELL(0.200 ns) 8.402 ns eeprom_spi:inst1\|Mux64~3 5 COMB LC_X10_Y6_N9 36 " "Info: 5: + IC(1.957 ns) + CELL(0.200 ns) = 8.402 ns; Loc. = LC_X10_Y6_N9; Fanout = 36; COMB Node = 'eeprom_spi:inst1\|Mux64~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.157 ns" { eeprom_spi:inst1|LessThan1~12 eeprom_spi:inst1|Mux64~3 } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.967 ns) + CELL(0.200 ns) 11.569 ns eeprom_spi:inst1\|Decoder0~9 6 COMB LC_X16_Y3_N6 2 " "Info: 6: + IC(2.967 ns) + CELL(0.200 ns) = 11.569 ns; Loc. = LC_X16_Y3_N6; Fanout = 2; COMB Node = 'eeprom_spi:inst1\|Decoder0~9'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.167 ns" { eeprom_spi:inst1|Mux64~3 eeprom_spi:inst1|Decoder0~9 } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 56 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.805 ns) + CELL(0.591 ns) 13.965 ns eeprom_spi:inst1\|data_in\[3\] 7 REG LC_X15_Y2_N1 2 " "Info: 7: + IC(1.805 ns) + CELL(0.591 ns) = 13.965 ns; Loc. = LC_X15_Y2_N1; Fanout = 2; REG Node = 'eeprom_spi:inst1\|data_in\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.396 ns" { eeprom_spi:inst1|Decoder0~9 eeprom_spi:inst1|data_in[3] } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.385 ns ( 24.24 % ) " "Info: Total cell delay = 3.385 ns ( 24.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.580 ns ( 75.76 % ) " "Info: Total interconnect delay = 10.580 ns ( 75.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.965 ns" { eeprom_spi:inst1|st[23] eeprom_spi:inst1|LessThan1~8 eeprom_spi:inst1|LessThan1~11 eeprom_spi:inst1|LessThan1~12 eeprom_spi:inst1|Mux64~3 eeprom_spi:inst1|Decoder0~9 eeprom_spi:inst1|data_in[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.965 ns" { eeprom_spi:inst1|st[23] {} eeprom_spi:inst1|LessThan1~8 {} eeprom_spi:inst1|LessThan1~11 {} eeprom_spi:inst1|LessThan1~12 {} eeprom_spi:inst1|Mux64~3 {} eeprom_spi:inst1|Decoder0~9 {} eeprom_spi:inst1|data_in[3] {} } { 0.000ns 1.304ns 0.705ns 1.842ns 1.957ns 2.967ns 1.805ns } { 0.000ns 0.740ns 0.914ns 0.740ns 0.200ns 0.200ns 0.591ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.151 ns + Shortest register " "Info: + Shortest clock path from clock \"clk_in\" to destination register is 8.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 136 -112 56 152 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_txd_sig 2 REG LC_X12_Y3_N4 107 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 107; REG Node = 'clock:inst\|clk_txd_sig'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_txd_sig } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.038 ns) + CELL(0.918 ns) 8.151 ns eeprom_spi:inst1\|data_in\[3\] 3 REG LC_X15_Y2_N1 2 " "Info: 3: + IC(3.038 ns) + CELL(0.918 ns) = 8.151 ns; Loc. = LC_X15_Y2_N1; Fanout = 2; REG Node = 'eeprom_spi:inst1\|data_in\[3\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.956 ns" { clock:inst|clk_txd_sig eeprom_spi:inst1|data_in[3] } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.41 % ) " "Info: Total cell delay = 3.375 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.776 ns ( 58.59 % ) " "Info: Total interconnect delay = 4.776 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.151 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|data_in[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.151 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|data_in[3] {} } { 0.000ns 0.000ns 1.738ns 3.038ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 8.151 ns - Longest register " "Info: - Longest clock path from clock \"clk_in\" to source register is 8.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 136 -112 56 152 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_txd_sig 2 REG LC_X12_Y3_N4 107 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 107; REG Node = 'clock:inst\|clk_txd_sig'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_txd_sig } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.038 ns) + CELL(0.918 ns) 8.151 ns eeprom_spi:inst1\|st\[23\] 3 REG LC_X13_Y8_N2 4 " "Info: 3: + IC(3.038 ns) + CELL(0.918 ns) = 8.151 ns; Loc. = LC_X13_Y8_N2; Fanout = 4; REG Node = 'eeprom_spi:inst1\|st\[23\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.956 ns" { clock:inst|clk_txd_sig eeprom_spi:inst1|st[23] } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.41 % ) " "Info: Total cell delay = 3.375 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.776 ns ( 58.59 % ) " "Info: Total interconnect delay = 4.776 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.151 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|st[23] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.151 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|st[23] {} } { 0.000ns 0.000ns 1.738ns 3.038ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.151 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|data_in[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.151 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|data_in[3] {} } { 0.000ns 0.000ns 1.738ns 3.038ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.151 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|st[23] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.151 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|st[23] {} } { 0.000ns 0.000ns 1.738ns 3.038ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "13.965 ns" { eeprom_spi:inst1|st[23] eeprom_spi:inst1|LessThan1~8 eeprom_spi:inst1|LessThan1~11 eeprom_spi:inst1|LessThan1~12 eeprom_spi:inst1|Mux64~3 eeprom_spi:inst1|Decoder0~9 eeprom_spi:inst1|data_in[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "13.965 ns" { eeprom_spi:inst1|st[23] {} eeprom_spi:inst1|LessThan1~8 {} eeprom_spi:inst1|LessThan1~11 {} eeprom_spi:inst1|LessThan1~12 {} eeprom_spi:inst1|Mux64~3 {} eeprom_spi:inst1|Decoder0~9 {} eeprom_spi:inst1|data_in[3] {} } { 0.000ns 1.304ns 0.705ns 1.842ns 1.957ns 2.967ns 1.805ns } { 0.000ns 0.740ns 0.914ns 0.740ns 0.200ns 0.200ns 0.591ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.151 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|data_in[3] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.151 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|data_in[3] {} } { 0.000ns 0.000ns 1.738ns 3.038ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.151 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|st[23] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.151 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|st[23] {} } { 0.000ns 0.000ns 1.738ns 3.038ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "eeprom_spi:inst1\|data_in\[5\] do clk_in 1.291 ns register " "Info: tsu for register \"eeprom_spi:inst1\|data_in\[5\]\" (data pin = \"do\", clock pin = \"clk_in\") is 1.291 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.109 ns + Longest pin register " "Info: + Longest pin to register delay is 9.109 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns do 1 PIN PIN_16 8 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_16; Fanout = 8; PIN Node = 'do'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { do } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 480 336 504 496 "do" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.794 ns) + CELL(1.183 ns) 9.109 ns eeprom_spi:inst1\|data_in\[5\] 2 REG LC_X15_Y2_N7 2 " "Info: 2: + IC(6.794 ns) + CELL(1.183 ns) = 9.109 ns; Loc. = LC_X15_Y2_N7; Fanout = 2; REG Node = 'eeprom_spi:inst1\|data_in\[5\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.977 ns" { do eeprom_spi:inst1|data_in[5] } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.315 ns ( 25.41 % ) " "Info: Total cell delay = 2.315 ns ( 25.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.794 ns ( 74.59 % ) " "Info: Total interconnect delay = 6.794 ns ( 74.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.109 ns" { do eeprom_spi:inst1|data_in[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.109 ns" { do {} do~combout {} eeprom_spi:inst1|data_in[5] {} } { 0.000ns 0.000ns 6.794ns } { 0.000ns 1.132ns 1.183ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.333 ns + " "Info: + Micro setup delay of destination is 0.333 ns" {  } { { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 8.151 ns - Shortest register " "Info: - Shortest clock path from clock \"clk_in\" to destination register is 8.151 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 136 -112 56 152 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_txd_sig 2 REG LC_X12_Y3_N4 107 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X12_Y3_N4; Fanout = 107; REG Node = 'clock:inst\|clk_txd_sig'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_txd_sig } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.038 ns) + CELL(0.918 ns) 8.151 ns eeprom_spi:inst1\|data_in\[5\] 3 REG LC_X15_Y2_N7 2 " "Info: 3: + IC(3.038 ns) + CELL(0.918 ns) = 8.151 ns; Loc. = LC_X15_Y2_N7; Fanout = 2; REG Node = 'eeprom_spi:inst1\|data_in\[5\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.956 ns" { clock:inst|clk_txd_sig eeprom_spi:inst1|data_in[5] } "NODE_NAME" } } { "eeprom_spi.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 41.41 % ) " "Info: Total cell delay = 3.375 ns ( 41.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.776 ns ( 58.59 % ) " "Info: Total interconnect delay = 4.776 ns ( 58.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.151 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|data_in[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.151 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|data_in[5] {} } { 0.000ns 0.000ns 1.738ns 3.038ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.109 ns" { do eeprom_spi:inst1|data_in[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.109 ns" { do {} do~combout {} eeprom_spi:inst1|data_in[5] {} } { 0.000ns 0.000ns 6.794ns } { 0.000ns 1.132ns 1.183ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.151 ns" { clk_in clock:inst|clk_txd_sig eeprom_spi:inst1|data_in[5] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.151 ns" { clk_in {} clk_in~combout {} clock:inst|clk_txd_sig {} eeprom_spi:inst1|data_in[5] {} } { 0.000ns 0.000ns 1.738ns 3.038ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk_in row\[0\] key:inst4\|row_sig\[0\] 14.932 ns register " "Info: tco from clock \"clk_in\" to destination pin \"row\[0\]\" through register \"key:inst4\|row_sig\[0\]\" is 14.932 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in source 9.586 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to source register is 9.586 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 136 -112 56 152 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_key_20ms 2 REG LC_X14_Y6_N4 3 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X14_Y6_N4; Fanout = 3; REG Node = 'clock:inst\|clk_key_20ms'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_key_20ms } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.473 ns) + CELL(0.918 ns) 9.586 ns key:inst4\|row_sig\[0\] 3 REG LC_X8_Y5_N2 7 " "Info: 3: + IC(4.473 ns) + CELL(0.918 ns) = 9.586 ns; Loc. = LC_X8_Y5_N2; Fanout = 7; REG Node = 'key:inst4\|row_sig\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.391 ns" { clock:inst|clk_key_20ms key:inst4|row_sig[0] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.21 % ) " "Info: Total cell delay = 3.375 ns ( 35.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.211 ns ( 64.79 % ) " "Info: Total interconnect delay = 6.211 ns ( 64.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.586 ns" { clk_in clock:inst|clk_key_20ms key:inst4|row_sig[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.586 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_20ms {} key:inst4|row_sig[0] {} } { 0.000ns 0.000ns 1.738ns 4.473ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.376 ns + " "Info: + Micro clock to output delay of source is 0.376 ns" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 28 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.970 ns + Longest register pin " "Info: + Longest register to pin delay is 4.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns key:inst4\|row_sig\[0\] 1 REG LC_X8_Y5_N2 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X8_Y5_N2; Fanout = 7; REG Node = 'key:inst4\|row_sig\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { key:inst4|row_sig[0] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 28 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.648 ns) + CELL(2.322 ns) 4.970 ns row\[0\] 2 PIN PIN_44 0 " "Info: 2: + IC(2.648 ns) + CELL(2.322 ns) = 4.970 ns; Loc. = PIN_44; Fanout = 0; PIN Node = 'row\[0\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.970 ns" { key:inst4|row_sig[0] row[0] } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 240 536 712 256 "row\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.322 ns ( 46.72 % ) " "Info: Total cell delay = 2.322 ns ( 46.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.648 ns ( 53.28 % ) " "Info: Total interconnect delay = 2.648 ns ( 53.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.970 ns" { key:inst4|row_sig[0] row[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.970 ns" { key:inst4|row_sig[0] {} row[0] {} } { 0.000ns 2.648ns } { 0.000ns 2.322ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.586 ns" { clk_in clock:inst|clk_key_20ms key:inst4|row_sig[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.586 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_20ms {} key:inst4|row_sig[0] {} } { 0.000ns 0.000ns 1.738ns 4.473ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.970 ns" { key:inst4|row_sig[0] row[0] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.970 ns" { key:inst4|row_sig[0] {} row[0] {} } { 0.000ns 2.648ns } { 0.000ns 2.322ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "key:inst4\|col_tmp\[1\] col\[1\] clk_in 3.043 ns register " "Info: th for register \"key:inst4\|col_tmp\[1\]\" (data pin = \"col\[1\]\", clock pin = \"clk_in\") is 3.043 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk_in destination 9.498 ns + Longest register " "Info: + Longest clock path from clock \"clk_in\" to destination register is 9.498 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.163 ns) 1.163 ns clk_in 1 CLK PIN_18 52 " "Info: 1: + IC(0.000 ns) + CELL(1.163 ns) = 1.163 ns; Loc. = PIN_18; Fanout = 52; CLK Node = 'clk_in'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk_in } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 136 -112 56 152 "clk_in" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.738 ns) + CELL(1.294 ns) 4.195 ns clock:inst\|clk_key_2ms 2 REG LC_X10_Y4_N0 17 " "Info: 2: + IC(1.738 ns) + CELL(1.294 ns) = 4.195 ns; Loc. = LC_X10_Y4_N0; Fanout = 17; REG Node = 'clock:inst\|clk_key_2ms'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { clk_in clock:inst|clk_key_2ms } "NODE_NAME" } } { "clock.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/clock.vhd" 25 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.385 ns) + CELL(0.918 ns) 9.498 ns key:inst4\|col_tmp\[1\] 3 REG LC_X6_Y6_N8 1 " "Info: 3: + IC(4.385 ns) + CELL(0.918 ns) = 9.498 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; REG Node = 'key:inst4\|col_tmp\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.303 ns" { clock:inst|clk_key_2ms key:inst4|col_tmp[1] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.375 ns ( 35.53 % ) " "Info: Total cell delay = 3.375 ns ( 35.53 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.123 ns ( 64.47 % ) " "Info: Total interconnect delay = 6.123 ns ( 64.47 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.498 ns" { clk_in clock:inst|clk_key_2ms key:inst4|col_tmp[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.498 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst4|col_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 4.385ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.221 ns + " "Info: + Micro hold delay of destination is 0.221 ns" {  } { { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.676 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.676 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.132 ns) 1.132 ns col\[1\] 1 PIN PIN_38 9 " "Info: 1: + IC(0.000 ns) + CELL(1.132 ns) = 1.132 ns; Loc. = PIN_38; Fanout = 9; PIN Node = 'col\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { col[1] } "NODE_NAME" } } { "eeprom_spi_bdf.bdf" "" { Schematic "C:/Users/Administrator/Desktop/EPM1270T144C/eeprom_spi_bdf.bdf" { { 352 136 304 368 "col\[1..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.740 ns) + CELL(0.804 ns) 6.676 ns key:inst4\|col_tmp\[1\] 2 REG LC_X6_Y6_N8 1 " "Info: 2: + IC(4.740 ns) + CELL(0.804 ns) = 6.676 ns; Loc. = LC_X6_Y6_N8; Fanout = 1; REG Node = 'key:inst4\|col_tmp\[1\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.544 ns" { col[1] key:inst4|col_tmp[1] } "NODE_NAME" } } { "key.vhd" "" { Text "C:/Users/Administrator/Desktop/EPM1270T144C/key.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.936 ns ( 29.00 % ) " "Info: Total cell delay = 1.936 ns ( 29.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.740 ns ( 71.00 % ) " "Info: Total interconnect delay = 4.740 ns ( 71.00 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.676 ns" { col[1] key:inst4|col_tmp[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.676 ns" { col[1] {} col[1]~combout {} key:inst4|col_tmp[1] {} } { 0.000ns 0.000ns 4.740ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.498 ns" { clk_in clock:inst|clk_key_2ms key:inst4|col_tmp[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "9.498 ns" { clk_in {} clk_in~combout {} clock:inst|clk_key_2ms {} key:inst4|col_tmp[1] {} } { 0.000ns 0.000ns 1.738ns 4.385ns } { 0.000ns 1.163ns 1.294ns 0.918ns } "" } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.676 ns" { col[1] key:inst4|col_tmp[1] } "NODE_NAME" } } { "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.676 ns" { col[1] {} col[1]~combout {} key:inst4|col_tmp[1] {} } { 0.000ns 0.000ns 4.740ns } { 0.000ns 1.132ns 0.804ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "166 " "Info: Peak virtual memory: 166 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 24 08:52:54 2012 " "Info: Processing ended: Wed Oct 24 08:52:54 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
