// Seed: 2565720227
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  input wire id_1;
  uwire id_3;
  assign module_1.id_11 = 0;
  logic [7:0] id_4 = id_4[1];
  wor id_5, id_6;
  assign id_6 = id_3 ? 1 : id_5;
endmodule
module module_1 (
    output supply0 id_0,
    output tri1 id_1,
    input tri id_2,
    input wire void id_3,
    input uwire id_4,
    output uwire id_5,
    input uwire id_6,
    input supply1 id_7,
    input tri0 id_8,
    output supply0 id_9,
    input tri id_10,
    input wor id_11,
    output wire id_12,
    input tri id_13,
    input tri1 id_14,
    output tri1 id_15
);
  assign id_9 = id_13;
  wire id_17, id_18, id_19;
  wire id_20, id_21;
  module_0 modCall_1 (
      id_21,
      id_19
  );
endmodule
