

================================================================
== Synthesis Summary Report of 'kernel_nlp_slr0'
================================================================
+ General Information: 
    * Date:           Fri Jan  3 21:47:30 2025
    * Version:        2023.2 (Build 4023990 on Oct 11 2023)
    * Project:        kernel_nlp_slr0
    * Solution:       solution (Vitis Kernel Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu55c-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----+-------------+------------+-----+
    |         Modules         | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |          |    |             |            |     |
    |         & Loops         | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM   | DSP|      FF     |     LUT    | URAM|
    +-------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----+-------------+------------+-----+
    |+ kernel_nlp_slr0*       |     -|  0.00|    10475|  4.761e+04|         -|    10476|      -|  dataflow|  136 (3%)|   -|  20938 (~0%)|  13951 (1%)|    -|
    | + load_vA_for_task3     |     -|  0.00|    10267|  4.666e+04|         -|    10267|      -|        no|         -|   -|    805 (~0%)|   159 (~0%)|    -|
    |  o VITIS_LOOP_21_1      |     -|  3.32|    10265|  4.665e+04|        75|        1|  10192|       yes|         -|   -|            -|           -|    -|
    | + load_vA_for_task1     |     -|  0.00|    10475|  4.761e+04|         -|    10475|      -|        no|         -|   -|    805 (~0%)|   159 (~0%)|    -|
    |  o VITIS_LOOP_56_1      |     -|  3.32|    10473|  4.760e+04|        75|        1|  10400|       yes|         -|   -|            -|           -|    -|
    | + load_vx_for_task1     |     -|  0.00|      101|    459.045|         -|      101|      -|        no|         -|   -|    796 (~0%)|   141 (~0%)|    -|
    |  o VITIS_LOOP_91_1      |     -|  3.32|       99|    449.955|        75|        1|     26|       yes|         -|   -|            -|           -|    -|
    | + store_vy_for_task3    |     -|  0.00|       97|    440.865|         -|       97|      -|        no|         -|   -|   1301 (~0%)|   156 (~0%)|    -|
    |  o VITIS_LOOP_125_1     |     -|  3.32|       95|    431.775|        71|        1|     26|       yes|         -|   -|            -|           -|    -|
    | + store_vtmp_for_task1  |     -|  0.00|      121|    549.945|         -|      121|      -|        no|         -|   -|    790 (~0%)|   159 (~0%)|    -|
    |  o VITIS_LOOP_176_1     |     -|  3.32|      119|    540.855|        71|        1|     50|       yes|         -|   -|            -|           -|    -|
    +-------------------------+------+------+---------+-----------+----------+---------+-------+----------+----------+----+-------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+-----------------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| Interface                   | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   | Resource Estimate |
|                             | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |                   |
+-----------------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+
| m_axi_kernel_vA_for_task1   | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
| m_axi_kernel_vA_for_task3   | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
| m_axi_kernel_vtmp_for_task1 | 256 -> 256 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=16           |
| m_axi_kernel_vx_for_task1   | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
| m_axi_kernel_vy_for_task3   | 512 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          | BRAM=30           |
+-----------------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+-------------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* S_AXILITE Registers
+---------------+------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| Interface     | Register         | Offset | Width | Access | Description                      | Bit Fields                                                                         |
+---------------+------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+
| s_axi_control | CTRL             | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER             | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                           |
| s_axi_control | IP_IER           | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                      |
| s_axi_control | IP_ISR           | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                      |
| s_axi_control | vtmp_for_task1_1 | 0x10   | 32    | W      | Data signal of vtmp_for_task1    |                                                                                    |
| s_axi_control | vtmp_for_task1_2 | 0x14   | 32    | W      | Data signal of vtmp_for_task1    |                                                                                    |
| s_axi_control | vA_for_task1_1   | 0x1c   | 32    | W      | Data signal of vA_for_task1      |                                                                                    |
| s_axi_control | vA_for_task1_2   | 0x20   | 32    | W      | Data signal of vA_for_task1      |                                                                                    |
| s_axi_control | vA_for_task3_1   | 0x28   | 32    | W      | Data signal of vA_for_task3      |                                                                                    |
| s_axi_control | vA_for_task3_2   | 0x2c   | 32    | W      | Data signal of vA_for_task3      |                                                                                    |
| s_axi_control | vx_for_task1_1   | 0x34   | 32    | W      | Data signal of vx_for_task1      |                                                                                    |
| s_axi_control | vx_for_task1_2   | 0x38   | 32    | W      | Data signal of vx_for_task1      |                                                                                    |
| s_axi_control | vy_for_task3_1   | 0x40   | 32    | W      | Data signal of vy_for_task3      |                                                                                    |
| s_axi_control | vy_for_task3_2   | 0x44   | 32    | W      | Data signal of vy_for_task3      |                                                                                    |
+---------------+------------------+--------+-------+--------+----------------------------------+------------------------------------------------------------------------------------+

* AXIS
+----------------------------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| Interface                  | Direction | Register Mode | TDATA | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+----------------------------+-----------+---------------+-------+-------+-------+--------+-------+--------+
| fifo_A_from_off_chip_to_S1 | out       | both          | 512   | 64    | 1     | 1      | 64    | 1      |
| fifo_A_from_off_chip_to_S3 | out       | both          | 512   | 64    | 1     | 1      | 64    | 1      |
| fifo_tmp_to_off_chip       | in        | both          | 256   | 32    | 1     | 1      | 32    | 1      |
| fifo_x_from_off_chip_to_S1 | out       | both          | 512   | 64    | 1     | 1      | 64    | 1      |
| fifo_y_to_off_chip         | in        | both          | 512   | 64    | 1     | 1      | 64    | 1      |
+----------------------------+-----------+---------------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------+
| Interface | Type          | Ports     |
+-----------+---------------+-----------+
| ap_clk    | clock         | ap_clk    |
| ap_rst_n  | reset         | ap_rst_n  |
| interrupt | interrupt     | interrupt |
| ap_ctrl   | ap_ctrl_chain |           |
+-----------+---------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------------------+-----------+----------------------------------------------------------+
| Argument                   | Direction | Datatype                                                 |
+----------------------------+-----------+----------------------------------------------------------+
| vtmp_for_task1             | out       | vector<float, 8>*                                        |
| vA_for_task1               | in        | vector<float, 16>*                                       |
| vA_for_task3               | in        | vector<float, 16>*                                       |
| vx_for_task1               | in        | vector<float, 16>*                                       |
| vy_for_task3               | out       | vector<float, 16>*                                       |
| fifo_A_from_off_chip_to_S3 | out       | stream<hls::axis<ap_uint<512>, 0, 0, 0, '8', false>, 0>& |
| fifo_A_from_off_chip_to_S1 | out       | stream<hls::axis<ap_uint<512>, 0, 0, 0, '8', false>, 0>& |
| fifo_x_from_off_chip_to_S1 | out       | stream<hls::axis<ap_uint<512>, 0, 0, 0, '8', false>, 0>& |
| fifo_y_to_off_chip         | in        | stream<hls::axis<ap_uint<512>, 0, 0, 0, '8', false>, 0>& |
| fifo_tmp_to_off_chip       | in        | stream<hls::axis<ap_uint<256>, 0, 0, 0, '8', false>, 0>& |
+----------------------------+-----------+----------------------------------------------------------+

* SW-to-HW Mapping
+----------------------------+-----------------------------+-----------+----------+--------------------------------------------+
| Argument                   | HW Interface                | HW Type   | HW Usage | HW Info                                    |
+----------------------------+-----------------------------+-----------+----------+--------------------------------------------+
| vtmp_for_task1             | m_axi_kernel_vtmp_for_task1 | interface |          |                                            |
| vtmp_for_task1             | s_axi_control               | register  | offset   | name=vtmp_for_task1_1 offset=0x10 range=32 |
| vtmp_for_task1             | s_axi_control               | register  | offset   | name=vtmp_for_task1_2 offset=0x14 range=32 |
| vA_for_task1               | m_axi_kernel_vA_for_task1   | interface |          |                                            |
| vA_for_task1               | s_axi_control               | register  | offset   | name=vA_for_task1_1 offset=0x1c range=32   |
| vA_for_task1               | s_axi_control               | register  | offset   | name=vA_for_task1_2 offset=0x20 range=32   |
| vA_for_task3               | m_axi_kernel_vA_for_task3   | interface |          |                                            |
| vA_for_task3               | s_axi_control               | register  | offset   | name=vA_for_task3_1 offset=0x28 range=32   |
| vA_for_task3               | s_axi_control               | register  | offset   | name=vA_for_task3_2 offset=0x2c range=32   |
| vx_for_task1               | m_axi_kernel_vx_for_task1   | interface |          |                                            |
| vx_for_task1               | s_axi_control               | register  | offset   | name=vx_for_task1_1 offset=0x34 range=32   |
| vx_for_task1               | s_axi_control               | register  | offset   | name=vx_for_task1_2 offset=0x38 range=32   |
| vy_for_task3               | m_axi_kernel_vy_for_task3   | interface |          |                                            |
| vy_for_task3               | s_axi_control               | register  | offset   | name=vy_for_task3_1 offset=0x40 range=32   |
| vy_for_task3               | s_axi_control               | register  | offset   | name=vy_for_task3_2 offset=0x44 range=32   |
| fifo_A_from_off_chip_to_S3 | fifo_A_from_off_chip_to_S3  | interface |          |                                            |
| fifo_A_from_off_chip_to_S1 | fifo_A_from_off_chip_to_S1  | interface |          |                                            |
| fifo_x_from_off_chip_to_S1 | fifo_x_from_off_chip_to_S1  | interface |          |                                            |
| fifo_y_to_off_chip         | fifo_y_to_off_chip          | interface |          |                                            |
| fifo_tmp_to_off_chip       | fifo_tmp_to_off_chip        | interface |          |                                            |
+----------------------------+-----------------------------+-----------+----------+--------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

* Inferred Burst Summary
+-----------------------------+-----------+--------+-------+------------------+------------------------------------------------------------------+
| HW Interface                | Direction | Length | Width | Loop             | Loop Location                                                    |
+-----------------------------+-----------+--------+-------+------------------+------------------------------------------------------------------+
| m_axi_kernel_vA_for_task1   | read      | 10400  | 512   | VITIS_LOOP_56_1  | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:56:19  |
| m_axi_kernel_vA_for_task3   | read      | 10192  | 512   | VITIS_LOOP_21_1  | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:21:19  |
| m_axi_kernel_vtmp_for_task1 | write     | 50     | 256   | VITIS_LOOP_176_1 | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:176:20 |
| m_axi_kernel_vx_for_task1   | read      | 26     | 512   | VITIS_LOOP_91_1  | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:91:19  |
| m_axi_kernel_vy_for_task3   | write     | 26     | 512   | VITIS_LOOP_125_1 | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:125:20 |
+-----------------------------+-----------+--------+-------+------------------+------------------------------------------------------------------+

* All M_AXI Variable Accesses
+-----------------------------+----------+------------------------------------------------------------------+-----------+--------------+--------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
| HW Interface                | Variable | Access Location                                                  | Direction | Burst Status | Length | Loop             | Loop Location                                                    | Resolution | Problem                                                                                                  |
+-----------------------------+----------+------------------------------------------------------------------+-----------+--------------+--------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+
| m_axi_kernel_vA_for_task1   | vA       | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:23:19  | read      | Widen Fail   |        | VITIS_LOOP_56_1  | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:56:19  | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_kernel_vA_for_task1   | vA       | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:23:19  | read      | Inferred     | 10400  | VITIS_LOOP_56_1  | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:56:19  |            |                                                                                                          |
| m_axi_kernel_vA_for_task3   | vA       | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:23:19  | read      | Widen Fail   |        | VITIS_LOOP_21_1  | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:21:19  | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_kernel_vA_for_task3   | vA       | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:23:19  | read      | Inferred     | 10192  | VITIS_LOOP_21_1  | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:21:19  |            |                                                                                                          |
| m_axi_kernel_vtmp_for_task1 | vtmp     | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:197:13 | write     | Widen Fail   |        | VITIS_LOOP_176_1 | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:176:20 | 214-307    | Could not widen since type i256 size is greater than or equal to alignment 32(bytes)                     |
| m_axi_kernel_vtmp_for_task1 | vtmp     | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:197:13 | write     | Inferred     | 50     | VITIS_LOOP_176_1 | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:176:20 |            |                                                                                                          |
| m_axi_kernel_vx_for_task1   | vx       | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:23:19  | read      | Inferred     | 26     | VITIS_LOOP_91_1  | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:91:19  |            |                                                                                                          |
| m_axi_kernel_vx_for_task1   | vx       | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:93:19  | read      | Widen Fail   |        | VITIS_LOOP_91_1  | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:91:19  | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_kernel_vy_for_task3   | vy       | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:162:11 | write     | Widen Fail   |        | VITIS_LOOP_125_1 | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:125:20 | 214-353    | Could not widen since type i512 size is greater than or equal to the max_widen_bitwidth threshold of 512 |
| m_axi_kernel_vy_for_task3   | vy       | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:162:11 | write     | Inferred     | 26     | VITIS_LOOP_125_1 | /scratch/spouget/atax_MEDIUM_eval_bit_242892/src/slr0.cpp:125:20 |            |                                                                                                          |
+-----------------------------+----------+------------------------------------------------------------------+-----------+--------------+--------+------------------+------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------+

    * Resolution URL: docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&url=ug1448-hls-guidance&resourceid=XXX-YYY.html (replace XXX-YYY with column value)

================================================================
== Bind Op Report
================================================================
+-------------------------+-----+--------+-----------+-----+--------+---------+
| Name                    | DSP | Pragma | Variable  | Op  | Impl   | Latency |
+-------------------------+-----+--------+-----------+-----+--------+---------+
| + kernel_nlp_slr0       | 0   |        |           |     |        |         |
|  + load_vA_for_task3    | 0   |        |           |     |        |         |
|    add_ln21_fu_149_p2   |     |        | add_ln21  | add | fabric | 0       |
|  + load_vA_for_task1    | 0   |        |           |     |        |         |
|    add_ln56_fu_149_p2   |     |        | add_ln56  | add | fabric | 0       |
|  + load_vx_for_task1    | 0   |        |           |     |        |         |
|    add_ln91_fu_149_p2   |     |        | add_ln91  | add | fabric | 0       |
|  + store_vy_for_task3   | 0   |        |           |     |        |         |
|    add_ln125_fu_146_p2  |     |        | add_ln125 | add | fabric | 0       |
|  + store_vtmp_for_task1 | 0   |        |           |     |        |         |
|    add_ln176_fu_144_p2  |     |        | add_ln176 | add | fabric | 0       |
+-------------------------+-----+--------+-----------+-----+--------+---------+


================================================================
== Storage Report
================================================================
+---------------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                            | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                                 |           |           |      |      |        |          |      |         | Banks            |
+---------------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + kernel_nlp_slr0               |           |           | 136  | 0    |        |          |      |         |                  |
|   control_s_axi_U               | interface | s_axilite |      |      |        |          |      |         |                  |
|   kernel_vA_for_task1_m_axi_U   | interface | m_axi     | 30   |      |        |          |      |         |                  |
|   kernel_vA_for_task3_m_axi_U   | interface | m_axi     | 30   |      |        |          |      |         |                  |
|   kernel_vtmp_for_task1_m_axi_U | interface | m_axi     | 16   |      |        |          |      |         |                  |
|   kernel_vx_for_task1_m_axi_U   | interface | m_axi     | 30   |      |        |          |      |         |                  |
|   kernel_vy_for_task3_m_axi_U   | interface | m_axi     | 30   |      |        |          |      |         |                  |
+---------------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Ignored Pragmas
+-----------+----------+----------------------------------------------+-------------------------------------------------+
| Type      | Options  | Location                                     | Messages                                        |
+-----------+----------+----------------------------------------------+-------------------------------------------------+
| data_pack | VARIABLE | ../../../src/slr0.cpp:230 in kernel_nlp_slr0 | the pragma is not supported and will be ignored |
| data_pack | VARIABLE | ../../../src/slr0.cpp:231 in kernel_nlp_slr0 | the pragma is not supported and will be ignored |
| data_pack | VARIABLE | ../../../src/slr0.cpp:232 in kernel_nlp_slr0 | the pragma is not supported and will be ignored |
| data_pack | VARIABLE | ../../../src/slr0.cpp:233 in kernel_nlp_slr0 | the pragma is not supported and will be ignored |
| data_pack | VARIABLE | ../../../src/slr0.cpp:234 in kernel_nlp_slr0 | the pragma is not supported and will be ignored |
+-----------+----------+----------------------------------------------+-------------------------------------------------+

* Valid Pragma Syntax
+-----------+---------------------------------------------------------------------------+---------------------------------------------------+
| Type      | Options                                                                   | Location                                          |
+-----------+---------------------------------------------------------------------------+---------------------------------------------------+
| inline    | off                                                                       | ../../../src/slr0.cpp:11 in load_va_for_task3     |
| pipeline  | II = 1                                                                    | ../../../src/slr0.cpp:13 in load_va_for_task3     |
| inline    | off                                                                       | ../../../src/slr0.cpp:20 in load_va_for_task3     |
| pipeline  | II = 1                                                                    | ../../../src/slr0.cpp:22 in load_va_for_task3     |
| inline    | off                                                                       | ../../../src/slr0.cpp:46 in load_va_for_task1     |
| pipeline  | II = 1                                                                    | ../../../src/slr0.cpp:48 in load_va_for_task1     |
| inline    | off                                                                       | ../../../src/slr0.cpp:55 in load_va_for_task1     |
| pipeline  | II = 1                                                                    | ../../../src/slr0.cpp:57 in load_va_for_task1     |
| inline    | off                                                                       | ../../../src/slr0.cpp:81 in load_vx_for_task1     |
| pipeline  | II = 1                                                                    | ../../../src/slr0.cpp:83 in load_vx_for_task1     |
| inline    | off                                                                       | ../../../src/slr0.cpp:90 in load_vx_for_task1     |
| pipeline  | II = 1                                                                    | ../../../src/slr0.cpp:92 in load_vx_for_task1     |
| inline    | off                                                                       | ../../../src/slr0.cpp:116 in store_vy_for_task3   |
| pipeline  | II = 1                                                                    | ../../../src/slr0.cpp:118 in store_vy_for_task3   |
| inline    | off                                                                       | ../../../src/slr0.cpp:124 in store_vy_for_task3   |
| pipeline  | II = 1                                                                    | ../../../src/slr0.cpp:126 in store_vy_for_task3   |
| inline    | off                                                                       | ../../../src/slr0.cpp:167 in store_vtmp_for_task1 |
| pipeline  | II = 1                                                                    | ../../../src/slr0.cpp:169 in store_vtmp_for_task1 |
| inline    | off                                                                       | ../../../src/slr0.cpp:175 in store_vtmp_for_task1 |
| pipeline  | II = 1                                                                    | ../../../src/slr0.cpp:177 in store_vtmp_for_task1 |
| interface | axis port = fifo_A_from_off_chip_to_S3                                    | ../../../src/slr0.cpp:210 in kernel_nlp_slr0      |
| interface | axis port = fifo_A_from_off_chip_to_S1                                    | ../../../src/slr0.cpp:211 in kernel_nlp_slr0      |
| interface | axis port = fifo_x_from_off_chip_to_S1                                    | ../../../src/slr0.cpp:212 in kernel_nlp_slr0      |
| interface | axis port = fifo_y_to_off_chip                                            | ../../../src/slr0.cpp:213 in kernel_nlp_slr0      |
| interface | axis port = fifo_tmp_to_off_chip                                          | ../../../src/slr0.cpp:214 in kernel_nlp_slr0      |
| interface | m_axi port = vtmp_for_task1 offset = slave bundle = kernel_vtmp_for_task1 | ../../../src/slr0.cpp:215 in kernel_nlp_slr0      |
| aggregate | variable = vx_for_task1                                                   | ../../../src/slr0.cpp:216 in kernel_nlp_slr0      |
| interface | m_axi port = vA_for_task1 offset = slave bundle = kernel_vA_for_task1     | ../../../src/slr0.cpp:217 in kernel_nlp_slr0      |
| aggregate | variable = vy_for_task3                                                   | ../../../src/slr0.cpp:218 in kernel_nlp_slr0      |
| interface | m_axi port = vA_for_task3 offset = slave bundle = kernel_vA_for_task3     | ../../../src/slr0.cpp:219 in kernel_nlp_slr0      |
| interface | m_axi port = vx_for_task1 offset = slave bundle = kernel_vx_for_task1     | ../../../src/slr0.cpp:221 in kernel_nlp_slr0      |
| interface | m_axi port = vy_for_task3 offset = slave bundle = kernel_vy_for_task3     | ../../../src/slr0.cpp:223 in kernel_nlp_slr0      |
| interface | s_axilite port = vtmp_for_task1 bundle = control                          | ../../../src/slr0.cpp:225 in kernel_nlp_slr0      |
| interface | s_axilite port = vA_for_task1 bundle = control                            | ../../../src/slr0.cpp:226 in kernel_nlp_slr0      |
| interface | s_axilite port = vA_for_task3 bundle = control                            | ../../../src/slr0.cpp:227 in kernel_nlp_slr0      |
| interface | s_axilite port = vx_for_task1 bundle = control                            | ../../../src/slr0.cpp:228 in kernel_nlp_slr0      |
| interface | s_axilite port = vy_for_task3 bundle = control                            | ../../../src/slr0.cpp:229 in kernel_nlp_slr0      |
| interface | s_axilite port = return bundle = control                                  | ../../../src/slr0.cpp:235 in kernel_nlp_slr0      |
| dataflow  |                                                                           | ../../../src/slr0.cpp:236 in kernel_nlp_slr0      |
+-----------+---------------------------------------------------------------------------+---------------------------------------------------+


