Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Tue Mar  4 22:27:19 2025
| Host         : DESKTOP-34C1KEP running 64-bit major release  (build 9200)
| Command      : report_methodology -file main_methodology_drc_routed.rpt -pb main_methodology_drc_routed.pb -rpx main_methodology_drc_routed.rpx
| Design       : main
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 67
+-----------+----------+-------------------------------+------------+
| Rule      | Severity | Description                   | Violations |
+-----------+----------+-------------------------------+------------+
| TIMING-16 | Warning  | Large setup violation         | 18         |
| TIMING-18 | Warning  | Missing input or output delay | 49         |
+-----------+----------+-------------------------------+------------+

2. REPORT DETAILS
-----------------
TIMING-16#1 Warning
Large setup violation  
There is a large setup violation of -6.218 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[7]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#2 Warning
Large setup violation  
There is a large setup violation of -6.301 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[8]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#3 Warning
Large setup violation  
There is a large setup violation of -6.886 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[5]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#4 Warning
Large setup violation  
There is a large setup violation of -6.888 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[2]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#5 Warning
Large setup violation  
There is a large setup violation of -7.042 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[0]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#6 Warning
Large setup violation  
There is a large setup violation of -7.046 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[4]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#7 Warning
Large setup violation  
There is a large setup violation of -7.052 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[1]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#8 Warning
Large setup violation  
There is a large setup violation of -7.071 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[6]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#9 Warning
Large setup violation  
There is a large setup violation of -7.183 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[3]/D (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#10 Warning
Large setup violation  
There is a large setup violation of -7.399 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[0]/R (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#11 Warning
Large setup violation  
There is a large setup violation of -7.399 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[3]/R (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#12 Warning
Large setup violation  
There is a large setup violation of -7.399 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[4]/R (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#13 Warning
Large setup violation  
There is a large setup violation of -7.399 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[6]/R (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#14 Warning
Large setup violation  
There is a large setup violation of -7.399 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[8]/R (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#15 Warning
Large setup violation  
There is a large setup violation of -7.417 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[1]/R (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#16 Warning
Large setup violation  
There is a large setup violation of -7.417 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[2]/R (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#17 Warning
Large setup violation  
There is a large setup violation of -7.417 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[5]/R (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-16#18 Warning
Large setup violation  
There is a large setup violation of -7.417 ns between re_reg[3]/C (clocked by clk_100) and rf_reg[7]/R (clocked by clk_100). Large setup violations at the end of those stages might be difficult to fix during the post-placement implementation flow and could be the result of non-optimal XDC constraints or non-optimal design architecture
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on a[0] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on a[1] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on a[2] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on a[3] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on a[4] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on a[5] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on a[6] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on a[7] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on b[0] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on b[1] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on b[2] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on b[3] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on b[4] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on b[5] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on b[6] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on b[7] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on c[0] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on c[1] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on c[2] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on c[3] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on c[4] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on c[5] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on c[6] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on c[7] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on d[0] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on d[1] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on d[2] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on d[3] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on d[4] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on d[5] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on d[6] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on d[7] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on e[0] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on e[1] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on e[2] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on e[3] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on e[4] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on e[5] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on e[6] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on e[7] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An output delay is missing on f[0] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An output delay is missing on f[1] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An output delay is missing on f[2] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An output delay is missing on f[3] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An output delay is missing on f[4] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An output delay is missing on f[5] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An output delay is missing on f[6] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An output delay is missing on f[7] relative to clock(s) clk_100
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An output delay is missing on f[8] relative to clock(s) clk_100
Related violations: <none>


