
----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2022.2-SP4.2 <build 132111>)
| Date         : Mon Oct  9 13:38:58 2023
| Design       : hdmi_colorbar_top
| Device       : PGL25G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Production
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                                                                               
**************************************************************************************************************************************************************
                                                                                                       Clock   Non-clock                                      
 Clock                                          Period       Waveform            Type                  Loads       Loads  Sources                             
--------------------------------------------------------------------------------------------------------------------------------------------------------------
 sys_clk                                        20.0000      {0.0000 10.0000}    Declared                  0           2  {sys_clk}                           
   sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred  2.6660       {0.0000 1.3330}     Generated (sys_clk)      52           0  {clk_wiz_0/u_pll_e3/goppll/CLKOUT1} 
   sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred  13.3330      {0.0000 6.6660}     Generated (sys_clk)      77           0  {clk_wiz_0/u_pll_e3/goppll/CLKOUT0} 
==============================================================================================================================================================

 Clock Groups:                                                                                      
****************************************************************************************************
 Clock Group                   Group Type                 Clocks                                    
----------------------------------------------------------------------------------------------------
====================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                           375.0938 MHz    513.6107 MHz         2.6660         1.9470          0.719
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                            75.0019 MHz    171.9395 MHz        13.3330         5.8160          7.517
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.571       0.000              0             74
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.719       0.000              0            177
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     7.517       0.000              0            281
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.110       0.000              0             74
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.322       0.000              0            177
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.316       0.000              0            281
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                    11.396       0.000              0             27
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.645       0.000              0             27
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred        -0.184      -1.472              8             52
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred         6.046       0.000              0             77
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     1.301       0.000              0             74
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     1.264       0.000              0            177
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     9.178       0.000              0            281
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.206       0.000              0             74
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
                                                     0.259       0.000              0            177
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.255       0.000              0            281
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                    11.926       0.000              0             27
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                        sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
                                                     0.518       0.000              0             27
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred         0.120       0.000              0             52
 sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred         6.170       0.000              0             77
====================================================================================================

Slow Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.444  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.603
  Launch Clock Delay      :  4.468
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.096      31.134         ntclkbufg_0      
 CLMA_182_8/CLK                                                            r       u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/CLK

 CLMA_182_8/Q2                     tco                   0.290      31.424 r       u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.837      32.261         u_rgb2dvi_0/red_10bit [8]
 CLMA_186_8/D2                                                             r       u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  32.261         Logic Levels: 0  
                                                                                   Logic: 0.290ns(25.732%), Route: 0.837ns(74.268%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000      31.169 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.760      32.929         ntclkbufg_1      
 CLMA_186_8/CLK                                                            r       u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.350                          
 clock uncertainty                                      -0.150      33.200                          

 Setup time                                             -0.368      32.832                          

 Data required time                                                 32.832                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.832                          
 Data arrival time                                                  32.261                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.571                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_r/dout[9]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.444  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.603
  Launch Clock Delay      :  4.468
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.096      31.134         ntclkbufg_0      
 CLMA_182_8/CLK                                                            r       u_rgb2dvi_0/encoder_r/dout[9]/opit_0_MUX4TO1Q/CLK

 CLMA_182_8/Q1                     tco                   0.291      31.425 r       u_rgb2dvi_0/encoder_r/dout[9]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        0.775      32.200         u_rgb2dvi_0/red_10bit [9]
 CLMA_186_8/A3                                                             r       u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                  32.200         Logic Levels: 0  
                                                                                   Logic: 0.291ns(27.298%), Route: 0.775ns(72.702%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000      31.169 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.760      32.929         ntclkbufg_1      
 CLMA_186_8/CLK                                                            r       u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.350                          
 clock uncertainty                                      -0.150      33.200                          

 Setup time                                             -0.397      32.803                          

 Data required time                                                 32.803                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.803                          
 Data arrival time                                                  32.200                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.603                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.420  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.620
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    1.254      27.964 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.964         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076      28.040 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348      28.388         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107      28.495 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543      29.038         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      29.038 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.089      31.127         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.291      31.418 r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.805      32.223         u_rgb2dvi_0/reset
 CLMS_206_9/RS                                                             r       u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                  32.223         Logic Levels: 0  
                                                                                   Logic: 0.291ns(26.551%), Route: 0.805ns(73.449%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      30.283 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.283         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      30.331 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      30.627         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096      30.723 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446      31.169         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000      31.169 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.777      32.946         ntclkbufg_1      
 CLMS_206_9/CLK                                                            r       u_rgb2dvi_0/serializer_clk/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.421      33.367                          
 clock uncertainty                                      -0.150      33.217                          

 Setup time                                             -0.376      32.841                          

 Data required time                                                 32.841                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 32.841                          
 Data arrival time                                                  32.223                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.618                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_b/dout[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.420  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.438
  Launch Clock Delay      :  3.597
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.750       3.597         ntclkbufg_0      
 CLMA_174_9/CLK                                                            r       u_rgb2dvi_0/encoder_b/dout[0]/opit_0_MUX4TO1Q/CLK

 CLMA_174_9/Q0                     tco                   0.222       3.819 f       u_rgb2dvi_0/encoder_b/dout[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=5)        0.364       4.183         u_rgb2dvi_0/blue_10bit [0]
 CLMA_174_20/A0                                                            f       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   4.183         Logic Levels: 0  
                                                                                   Logic: 0.222ns(37.884%), Route: 0.364ns(62.116%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.072       4.438         ntclkbufg_1      
 CLMA_174_20/CLK                                                           r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.017                          
 clock uncertainty                                       0.150       4.167                          

 Hold time                                              -0.094       4.073                          

 Data required time                                                  4.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.073                          
 Data arrival time                                                   4.183                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.110                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.430  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.449
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.751       3.598         ntclkbufg_0      
 CLMS_166_13/CLK                                                           r       u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/CLK

 CLMS_166_13/Q2                    tco                   0.224       3.822 f       u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        0.355       4.177         u_rgb2dvi_0/green_10bit [9]
 CLMA_174_13/A1                                                            f       u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.177         Logic Levels: 0  
                                                                                   Logic: 0.224ns(38.687%), Route: 0.355ns(61.313%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.083       4.449         ntclkbufg_1      
 CLMA_174_13/CLK                                                           r       u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.028                          
 clock uncertainty                                       0.150       4.178                          

 Hold time                                              -0.121       4.057                          

 Data required time                                                  4.057                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.057                          
 Data arrival time                                                   4.177                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.120                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.447  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  3.597
  Clock Pessimism Removal :  -0.421

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.750       3.597         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.224       3.821 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.386       4.207         u_rgb2dvi_0/reset
 CLMA_186_9/A1                                                             f       u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.207         Logic Levels: 0  
                                                                                   Logic: 0.224ns(36.721%), Route: 0.386ns(63.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.099       4.465         ntclkbufg_1      
 CLMA_186_9/CLK                                                            r       u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.421       4.044                          
 clock uncertainty                                       0.150       4.194                          

 Hold time                                              -0.121       4.073                          

 Data required time                                                  4.073                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.073                          
 Data arrival time                                                   4.207                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.134                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.622
  Launch Clock Delay      :  4.438
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.072       4.438         ntclkbufg_1      
 CLMA_174_20/CLK                                                           r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_174_20/Q0                    tco                   0.289       4.727 r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.120       4.847         u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
 CLMA_174_21/Y0                    td                    0.285       5.132 r       u_rgb2dvi_0/serializer_b/N28/gateop/Z
                                   net (fanout=1)        0.860       5.992         u_rgb2dvi_0/serializer_b/N28
 IOL_147_5/TX_DATA[1]                                                      r       u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]

 Data arrival time                                                   5.992         Logic Levels: 1  
                                                                                   Logic: 0.574ns(36.937%), Route: 0.980ns(63.063%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       4.509 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.779       6.288         ntclkbufg_1      
 IOL_147_5/CLK_SYS                                                         r       u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.750       7.038                          
 clock uncertainty                                      -0.150       6.888                          

 Setup time                                             -0.177       6.711                          

 Data required time                                                  6.711                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.711                          
 Data arrival time                                                   5.992                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.719                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.097  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.615
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.096       4.462         ntclkbufg_1      
 CLMA_166_8/CLK                                                            r       u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_166_8/Q0                     tco                   0.289       4.751 r       u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.120       4.871         u_rgb2dvi_0/serializer_g/datain_rise_shift [0]
 CLMA_166_8/Y3                     td                    0.468       5.339 r       u_rgb2dvi_0/serializer_g/N29/gateop_perm/Z
                                   net (fanout=1)        0.566       5.905         u_rgb2dvi_0/serializer_g/N29
 IOL_155_5/TX_DATA[0]                                                      r       u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   5.905         Logic Levels: 1  
                                                                                   Logic: 0.757ns(52.460%), Route: 0.686ns(47.540%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       4.509 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.772       6.281         ntclkbufg_1      
 IOL_155_5/CLK_SYS                                                         r       u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.750       7.031                          
 clock uncertainty                                      -0.150       6.881                          

 Setup time                                             -0.177       6.704                          

 Data required time                                                  6.704                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.704                          
 Data arrival time                                                   5.905                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.799                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.133  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.576
  Launch Clock Delay      :  4.459
  Clock Pessimism Removal :  0.750

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.093       4.459         ntclkbufg_1      
 CLMA_178_8/CLK                                                            r       u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_178_8/Q1                     tco                   0.291       4.750 r       u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.889       5.639         u_rgb2dvi_0/serializer_b/bit_cnt [0]
 CLMA_174_20/A2                                                            r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                   5.639         Logic Levels: 0  
                                                                                   Logic: 0.291ns(24.661%), Route: 0.889ns(75.339%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       3.623 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.623         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       3.671 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       3.967         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096       4.063 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       4.509         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       4.509 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.733       6.242         ntclkbufg_1      
 CLMA_174_20/CLK                                                           r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.750       6.992                          
 clock uncertainty                                      -0.150       6.842                          

 Setup time                                             -0.388       6.454                          

 Data required time                                                  6.454                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  6.454                          
 Data arrival time                                                   5.639                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.815                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  3.603
  Clock Pessimism Removal :  -0.832

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.760       3.603         ntclkbufg_1      
 CLMA_186_9/CLK                                                            r       u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q0                     tco                   0.222       3.825 f       u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.095       3.920         u_rgb2dvi_0/serializer_r/bit_cnt [2]
 CLMA_186_8/B4                                                             f       u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.920         Logic Levels: 0  
                                                                                   Logic: 0.222ns(70.032%), Route: 0.095ns(29.968%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.099       4.465         ntclkbufg_1      
 CLMA_186_8/CLK                                                            r       u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.832       3.633                          
 clock uncertainty                                       0.000       3.633                          

 Hold time                                              -0.035       3.598                          

 Data required time                                                  3.598                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.598                          
 Data arrival time                                                   3.920                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.322                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.449
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.744       3.587         ntclkbufg_1      
 CLMA_174_12/CLK                                                           r       u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/CLK

 CLMA_174_12/Q0                    tco                   0.222       3.809 f       u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       3.893         u_rgb2dvi_0/serializer_g/datain_rise_shift [4]
 CLMA_174_12/B4                                                            f       u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.893         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.549%), Route: 0.084ns(27.451%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.083       4.449         ntclkbufg_1      
 CLMA_174_12/CLK                                                           r       u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.588                          
 clock uncertainty                                       0.000       3.588                          

 Hold time                                              -0.035       3.553                          

 Data required time                                                  3.553                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.553                          
 Data arrival time                                                   3.893                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.340                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.449
  Launch Clock Delay      :  3.587
  Clock Pessimism Removal :  -0.861

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT1               td                    0.096       1.397 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.446       1.843         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.843 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.744       3.587         ntclkbufg_1      
 CLMA_174_12/CLK                                                           r       u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/CLK

 CLMA_174_12/Q1                    tco                   0.224       3.811 f       u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.084       3.895         u_rgb2dvi_0/serializer_g/datain_rise_shift [3]
 CLMA_174_12/C4                                                            f       u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.895         Logic Levels: 0  
                                                                                   Logic: 0.224ns(72.727%), Route: 0.084ns(27.273%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT1               td                    0.101       1.823 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.543       2.366         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.366 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.083       4.449         ntclkbufg_1      
 CLMA_174_12/CLK                                                           r       u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.861       3.588                          
 clock uncertainty                                       0.000       3.588                          

 Hold time                                              -0.034       3.554                          

 Data required time                                                  3.554                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.554                          
 Data arrival time                                                   3.895                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.341                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.588
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.090       4.462         ntclkbufg_0      
 CLMA_146_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMA_146_25/Q1                    tco                   0.291       4.753 r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.553       5.306         u_rgb2dvi_0/encoder_g/n0q_m [3]
 CLMS_150_17/Y1                    td                    0.575       5.881 r       u_rgb2dvi_0/encoder_g/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.402       6.283         _N3              
 CLMS_154_21/Y1                    td                    0.288       6.571 r       u_rgb2dvi_0/encoder_g/N95/gateop_perm/Z
                                   net (fanout=16)       0.415       6.986         u_rgb2dvi_0/encoder_g/decision2
 CLMA_154_16/Y2                    td                    0.210       7.196 r       u_rgb2dvi_0/encoder_g/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.264       7.460         u_rgb2dvi_0/encoder_g/nb11 [1]
                                   td                    0.474       7.934 f       u_rgb2dvi_0/encoder_g/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.934         u_rgb2dvi_0/encoder_g/_N480
 CLMA_154_20/Y3                    td                    0.501       8.435 r       u_rgb2dvi_0/encoder_g/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.264       8.699         u_rgb2dvi_0/encoder_g/nb12 [3]
 CLMS_150_21/COUT                  td                    0.507       9.206 r       u_rgb2dvi_0/encoder_g/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.206         u_rgb2dvi_0/encoder_g/N220_9.co [4]
 CLMS_150_25/Y0                    td                    0.269       9.475 r       u_rgb2dvi_0/encoder_g/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.410       9.885         u_rgb2dvi_0/encoder_g/nb7 [4]
 CLMA_158_24/A4                                                            r       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.885         Logic Levels: 6  
                                                                                   Logic: 3.115ns(57.441%), Route: 2.308ns(42.559%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.741      16.921         ntclkbufg_0      
 CLMA_158_24/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.673                          
 clock uncertainty                                      -0.150      17.523                          

 Setup time                                             -0.121      17.402                          

 Data required time                                                 17.402                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.402                          
 Data arrival time                                                   9.885                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.517                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n1q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.122  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.588
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.090       4.462         ntclkbufg_0      
 CLMA_146_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/n1q_m[3]/opit_0_L5Q_perm/CLK

 CLMA_146_25/Q2                    tco                   0.290       4.752 r       u_rgb2dvi_0/encoder_g/n1q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.602       5.354         u_rgb2dvi_0/encoder_g/n1q_m [3]
 CLMA_154_16/Y1                    td                    0.575       5.929 r       u_rgb2dvi_0/encoder_g/N99.lt_0/gateop_A2/Y1
                                   net (fanout=11)       0.567       6.496         _N5              
 CLMS_162_21/Y3                    td                    0.287       6.783 r       u_rgb2dvi_0/encoder_g/N222_7[1]/gateop/F
                                   net (fanout=1)        0.546       7.329         u_rgb2dvi_0/encoder_g/nb4 [1]
                                   td                    0.474       7.803 f       u_rgb2dvi_0/encoder_g/N222_7.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.803         u_rgb2dvi_0/encoder_g/N222_7.co [2]
 CLMA_158_21/Y3                    td                    0.501       8.304 r       u_rgb2dvi_0/encoder_g/N222_7.fsub_3/gateop_A2/Y1
                                   net (fanout=2)        0.405       8.709         u_rgb2dvi_0/encoder_g/nb14 [3]
 CLMA_162_24/Y1                    td                    0.527       9.236 r       u_rgb2dvi_0/encoder_g/N222_13_4/gateop_A2/Y1
                                   net (fanout=1)        0.264       9.500         u_rgb2dvi_0/encoder_g/nb0 [4]
 CLMA_158_24/A1                                                            r       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   9.500         Logic Levels: 4  
                                                                                   Logic: 2.654ns(52.680%), Route: 2.384ns(47.320%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.741      16.921         ntclkbufg_0      
 CLMA_158_24/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.673                          
 clock uncertainty                                      -0.150      17.523                          

 Setup time                                             -0.231      17.292                          

 Data required time                                                 17.292                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.292                          
 Data arrival time                                                   9.500                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.792                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : sequential timing path
Clock Skew  :    -0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.594
  Launch Clock Delay      :  4.462
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.090       4.462         ntclkbufg_0      
 CLMA_146_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMA_146_25/Q1                    tco                   0.291       4.753 r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.553       5.306         u_rgb2dvi_0/encoder_g/n0q_m [3]
 CLMS_150_17/Y1                    td                    0.575       5.881 r       u_rgb2dvi_0/encoder_g/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.402       6.283         _N3              
 CLMS_154_21/Y1                    td                    0.288       6.571 r       u_rgb2dvi_0/encoder_g/N95/gateop_perm/Z
                                   net (fanout=16)       0.415       6.986         u_rgb2dvi_0/encoder_g/decision2
 CLMA_154_16/Y2                    td                    0.210       7.196 r       u_rgb2dvi_0/encoder_g/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.264       7.460         u_rgb2dvi_0/encoder_g/nb11 [1]
                                   td                    0.474       7.934 f       u_rgb2dvi_0/encoder_g/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       7.934         u_rgb2dvi_0/encoder_g/_N480
 CLMA_154_20/Y2                    td                    0.271       8.205 r       u_rgb2dvi_0/encoder_g/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.403       8.608         u_rgb2dvi_0/encoder_g/nb12 [2]
 CLMS_150_21/Y3                    td                    0.683       9.291 r       u_rgb2dvi_0/encoder_g/N220_9.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.305       9.596         u_rgb2dvi_0/encoder_g/nb7 [3]
 CLMA_158_20/D4                                                            r       u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   9.596         Logic Levels: 5  
                                                                                   Logic: 2.792ns(54.383%), Route: 2.342ns(45.617%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.747      16.927         ntclkbufg_0      
 CLMA_158_20/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.679                          
 clock uncertainty                                      -0.150      17.529                          

 Setup time                                             -0.120      17.409                          

 Data required time                                                 17.409                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 17.409                          
 Data arrival time                                                   9.596                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         7.813                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/din_q[7:0]_1[0]/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.030  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.462
  Launch Clock Delay      :  3.598
  Clock Pessimism Removal :  -0.834

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.751       3.598         ntclkbufg_0      
 CLMA_146_24/CLK                                                           r       u_rgb2dvi_0/encoder_g/din_q[7:0]_1[0]/opit_0_inv/CLK

 CLMA_146_24/Q0                    tco                   0.222       3.820 f       u_rgb2dvi_0/encoder_g/din_q[7:0]_1[0]/opit_0_inv/Q
                                   net (fanout=10)       0.089       3.909         u_rgb2dvi_0/encoder_g/din_q [0]
 CLMA_146_25/B4                                                            f       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   3.909         Logic Levels: 0  
                                                                                   Logic: 0.222ns(71.383%), Route: 0.089ns(28.617%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.090       4.462         ntclkbufg_0      
 CLMA_146_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.834       3.628                          
 clock uncertainty                                       0.000       3.628                          

 Hold time                                              -0.035       3.593                          

 Data required time                                                  3.593                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.593                          
 Data arrival time                                                   3.909                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.482
  Launch Clock Delay      :  3.617
  Clock Pessimism Removal :  -0.865

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.770       3.617         ntclkbufg_0      
 CLMA_150_8/CLK                                                            r       u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_150_8/Q0                     tco                   0.222       3.839 f       u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       3.925         u_rgb2dvi_0/encoder_b/cnt [2]
 CLMA_150_8/A0                                                             f       u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.925         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.110       4.482         ntclkbufg_0      
 CLMA_150_8/CLK                                                            r       u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.865       3.617                          
 clock uncertainty                                       0.000       3.617                          

 Hold time                                              -0.094       3.523                          

 Data required time                                                  3.523                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.523                          
 Data arrival time                                                   3.925                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.466
  Launch Clock Delay      :  3.602
  Clock Pessimism Removal :  -0.864

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.755       3.602         ntclkbufg_0      
 CLMS_162_13/CLK                                                           r       u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_162_13/Q0                    tco                   0.222       3.824 f       u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.086       3.910         u_rgb2dvi_0/encoder_r/cnt [2]
 CLMS_162_13/A0                                                            f       u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   3.910         Logic Levels: 0  
                                                                                   Logic: 0.222ns(72.078%), Route: 0.086ns(27.922%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.094       4.466         ntclkbufg_0      
 CLMS_162_13/CLK                                                           r       u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.864       3.602                          
 clock uncertainty                                       0.000       3.602                          

 Hold time                                              -0.094       3.508                          

 Data required time                                                  3.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.508                          
 Data arrival time                                                   3.910                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.402                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.594
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.089       4.461         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.289       4.750 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.766       5.516         u_rgb2dvi_0/reset
 CLMA_158_20/RS                                                            f       u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.516         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.393%), Route: 0.766ns(72.607%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.747      16.927         ntclkbufg_0      
 CLMA_158_20/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.679                          
 clock uncertainty                                      -0.150      17.529                          

 Recovery time                                          -0.617      16.912                          

 Data required time                                                 16.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.912                          
 Data arrival time                                                   5.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.396                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.594
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.089       4.461         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.289       4.750 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.766       5.516         u_rgb2dvi_0/reset
 CLMA_158_20/RS                                                            f       u_rgb2dvi_0/encoder_g/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.516         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.393%), Route: 0.766ns(72.607%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.747      16.927         ntclkbufg_0      
 CLMA_158_20/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.679                          
 clock uncertainty                                      -0.150      17.529                          

 Recovery time                                          -0.617      16.912                          

 Data required time                                                 16.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.912                          
 Data arrival time                                                   5.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.396                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (slow corner)
Path Class  : async timing path
Clock Skew  :    -0.115  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.594
  Launch Clock Delay      :  4.461
  Clock Pessimism Removal :  0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.089       4.461         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.289       4.750 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.766       5.516         u_rgb2dvi_0/reset
 CLMA_158_20/RS                                                            f       u_rgb2dvi_0/encoder_g/cnt[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   5.516         Logic Levels: 0  
                                                                                   Logic: 0.289ns(27.393%), Route: 0.766ns(72.607%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.913      14.290 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.290         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048      14.338 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296      14.634         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100      14.734 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446      15.180         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      15.180 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.747      16.927         ntclkbufg_0      
 CLMA_158_20/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.752      17.679                          
 clock uncertainty                                      -0.150      17.529                          

 Recovery time                                          -0.617      16.912                          

 Data required time                                                 16.912                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 16.912                          
 Data arrival time                                                   5.516                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.396                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/encoder_b/dout[2]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  3.597
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.750       3.597         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.224       3.821 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.317       4.138         u_rgb2dvi_0/reset
 CLMS_178_9/RS                                                             f       u_rgb2dvi_0/encoder_b/dout[2]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   4.138         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.405%), Route: 0.317ns(58.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.093       4.465         ntclkbufg_0      
 CLMS_178_9/CLK                                                            r       u_rgb2dvi_0/encoder_b/dout[2]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.752       3.713                          
 clock uncertainty                                       0.000       3.713                          

 Removal time                                           -0.220       3.493                          

 Data required time                                                  3.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.493                          
 Data arrival time                                                   4.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.645                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  3.597
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.750       3.597         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.224       3.821 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.317       4.138         u_rgb2dvi_0/reset
 CLMS_178_9/RS                                                             f       u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/RS

 Data arrival time                                                   4.138         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.405%), Route: 0.317ns(58.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.093       4.465         ntclkbufg_0      
 CLMS_178_9/CLK                                                            r       u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/CLK
 clock pessimism                                        -0.752       3.713                          
 clock uncertainty                                       0.000       3.713                          

 Removal time                                           -0.220       3.493                          

 Data required time                                                  3.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.493                          
 Data arrival time                                                   4.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.645                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/encoder_b/dout[9]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (slow corner)
Path Class  : async timing path
Clock Skew  :    0.116  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.465
  Launch Clock Delay      :  3.597
  Clock Pessimism Removal :  -0.752

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.913       0.957 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.957         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.048       1.005 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.296       1.301         _N9              
 PLL_122_55/CLK_OUT0               td                    0.100       1.401 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.446       1.847         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.847 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.750       3.597         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.224       3.821 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.317       4.138         u_rgb2dvi_0/reset
 CLMS_178_9/RS                                                             f       u_rgb2dvi_0/encoder_b/dout[9]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   4.138         Logic Levels: 0  
                                                                                   Logic: 0.224ns(41.405%), Route: 0.317ns(58.595%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.254       1.298 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.298         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.076       1.374 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.348       1.722         _N9              
 PLL_122_55/CLK_OUT0               td                    0.107       1.829 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.543       2.372         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       2.372 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       2.093       4.465         ntclkbufg_0      
 CLMS_178_9/CLK                                                            r       u_rgb2dvi_0/encoder_b/dout[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.752       3.713                          
 clock uncertainty                                       0.000       3.713                          

 Removal time                                           -0.220       3.493                          

 Data required time                                                  3.493                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.493                          
 Data arrival time                                                   4.138                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.645                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N9              
 PLL_122_55/CLK_OUT1               td                    0.100       1.935 f       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552       2.487         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.487 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.153       4.640         ntclkbufg_1      
 IOL_231_6/CLK_SYS                                                         f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK

 IOL_231_6/DO                      tco                   0.547       5.187 f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.187         u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/ntO
 IOBD_229_0/PAD                    td                    3.056       8.243 f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_0/O
                                   net (fanout=1)        0.056       8.299         tmds_clk_p       
 U16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   8.299         Logic Levels: 1  
                                                                                   Logic: 3.603ns(98.470%), Route: 0.056ns(1.530%)
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N9              
 PLL_122_55/CLK_OUT1               td                    0.100       1.935 f       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552       2.487         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.487 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.146       4.633         ntclkbufg_1      
 IOL_223_5/CLK_SYS                                                         f       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK

 IOL_223_5/DO                      tco                   0.547       5.180 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.180         u_rgb2dvi_0/serializer_r/gtp_outbuft_n/ntO
 IOBS_220_0/PAD                    td                    3.056       8.236 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_0/O
                                   net (fanout=1)        0.062       8.298         nt_tmds_data_n[2]
 V15                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   8.298         Logic Levels: 1  
                                                                                   Logic: 3.603ns(98.308%), Route: 0.062ns(1.692%)
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.367       1.411 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.411         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.075       1.486 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.349       1.835         _N9              
 PLL_122_55/CLK_OUT1               td                    0.100       1.935 f       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.552       2.487         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       2.487 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       2.146       4.633         ntclkbufg_1      
 IOL_223_6/CLK_SYS                                                         f       u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_1_IOL/SYSCLK

 IOL_223_6/DO                      tco                   0.547       5.180 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       5.180         u_rgb2dvi_0/serializer_r/gtp_outbuft_p/ntO
 IOBD_221_0/PAD                    td                    3.056       8.236 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_0/O
                                   net (fanout=1)        0.058       8.294         nt_tmds_data_p[2]
 U15                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                   8.294         Logic Levels: 1  
                                                                                   Logic: 3.603ns(98.416%), Route: 0.058ns(1.584%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/cnt_v[2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=12)       2.658       4.190         nt_sys_rst_n     
 CLMA_146_32/RS                                                            r       u_video_driver/cnt_v[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.190         Logic Levels: 2  
                                                                                   Logic: 1.480ns(35.322%), Route: 2.710ns(64.678%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/cnt_v[4]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=12)       2.658       4.190         nt_sys_rst_n     
 CLMA_146_32/RS                                                            r       u_video_driver/cnt_v[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.190         Logic Levels: 2  
                                                                                   Logic: 1.480ns(35.322%), Route: 2.710ns(64.678%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/cnt_v[6]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (slow corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.398       1.450 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.450         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.082       1.532 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=12)       2.658       4.190         nt_sys_rst_n     
 CLMA_146_32/RSCO                  td                    0.115       4.305 f       u_video_driver/cnt_v[4]/opit_0_inv_A2Q21/RSOUT
                                   net (fanout=2)        0.000       4.305         ntR3             
 CLMA_146_36/RSCI                                                          f       u_video_driver/cnt_v[6]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   4.305         Logic Levels: 3  
                                                                                   Logic: 1.595ns(37.050%), Route: 2.710ns(62.950%)
====================================================================================================

{sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_5/CLK_SYS       u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           High Pulse Width  IOL_147_5/CLK_SYS       u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 -0.184      1.333           1.517           Low Pulse Width   IOL_147_6/CLK_SYS       u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.046       6.666           0.620           High Pulse Width  CLMS_138_25/CLK         u_rgb2dvi_0/encoder_b/c0_q/opit_0_L5Q_perm/CLK
 6.046       6.666           0.620           High Pulse Width  CLMS_154_13/CLK         u_rgb2dvi_0/encoder_b/c0_reg/opit_0/CLK
 6.046       6.666           0.620           High Pulse Width  CLMS_154_9/CLK          u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/CLK
====================================================================================================

====================================================================================================
Fast Corner
****************************************************************************************************
====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.302
  Launch Clock Delay      :  2.728
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.115      29.394         ntclkbufg_0      
 CLMA_182_8/CLK                                                            r       u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/CLK

 CLMA_182_8/Q2                     tco                   0.223      29.617 f       u_rgb2dvi_0/encoder_r/dout[8]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.548      30.165         u_rgb2dvi_0/red_10bit [8]
 CLMA_186_8/D2                                                             f       u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/L2

 Data arrival time                                                  30.165         Logic Levels: 0  
                                                                                   Logic: 0.223ns(28.923%), Route: 0.548ns(71.077%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000      30.629 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.999      31.628         ntclkbufg_1      
 CLMA_186_8/CLK                                                            r       u_rgb2dvi_0/serializer_r/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.900                          
 clock uncertainty                                      -0.150      31.750                          

 Setup time                                             -0.284      31.466                          

 Data required time                                                 31.466                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.466                          
 Data arrival time                                                  30.165                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.301                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_r/dout[9]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.302
  Launch Clock Delay      :  2.728
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.115      29.394         ntclkbufg_0      
 CLMA_182_8/CLK                                                            r       u_rgb2dvi_0/encoder_r/dout[9]/opit_0_MUX4TO1Q/CLK

 CLMA_182_8/Q1                     tco                   0.223      29.617 f       u_rgb2dvi_0/encoder_r/dout[9]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        0.480      30.097         u_rgb2dvi_0/red_10bit [9]
 CLMA_186_8/A3                                                             f       u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/L3

 Data arrival time                                                  30.097         Logic Levels: 0  
                                                                                   Logic: 0.223ns(31.721%), Route: 0.480ns(68.279%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000      30.629 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.999      31.628         ntclkbufg_1      
 CLMA_186_8/CLK                                                            r       u_rgb2dvi_0/serializer_r/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.900                          
 clock uncertainty                                      -0.150      31.750                          

 Setup time                                             -0.308      31.442                          

 Data required time                                                 31.442                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.442                          
 Data arrival time                                                  30.097                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.345                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/L3
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.154  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.295
  Launch Clock Delay      :  2.721
  Clock Pessimism Removal :  0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        26.666      26.666 r                        
 V9                                                      0.000      26.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044      26.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.968      27.678 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      27.678         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058      27.736 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191      27.927         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083      28.010 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269      28.279         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      28.279 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.108      29.387         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.223      29.610 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.467      30.077         u_rgb2dvi_0/reset
 CLMA_178_8/A3                                                             f       u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/L3

 Data arrival time                                                  30.077         Logic Levels: 0  
                                                                                   Logic: 0.223ns(32.319%), Route: 0.467ns(67.681%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                        29.326      29.326 r                        
 V9                                                      0.000      29.326 r       sys_clk (port)   
                                   net (fanout=1)        0.044      29.370         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      30.104 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      30.104         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      30.142 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      30.315         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074      30.389 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240      30.629         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000      30.629 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.992      31.621         ntclkbufg_1      
 CLMA_178_8/CLK                                                            r       u_rgb2dvi_0/serializer_b/bit_cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.272      31.893                          
 clock uncertainty                                      -0.150      31.743                          

 Setup time                                             -0.308      31.435                          

 Data required time                                                 31.435                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 31.435                          
 Data arrival time                                                  30.077                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.358                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_b/dout[0]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.136  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.704
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.989       2.296         ntclkbufg_0      
 CLMA_174_9/CLK                                                            r       u_rgb2dvi_0/encoder_b/dout[0]/opit_0_MUX4TO1Q/CLK

 CLMA_174_9/Q0                     tco                   0.182       2.478 r       u_rgb2dvi_0/encoder_b/dout[0]/opit_0_MUX4TO1Q/Q
                                   net (fanout=5)        0.233       2.711         u_rgb2dvi_0/blue_10bit [0]
 CLMA_174_20/A0                                                            r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.711         Logic Levels: 0  
                                                                                   Logic: 0.182ns(43.855%), Route: 0.233ns(56.145%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.095       2.704         ntclkbufg_1      
 CLMA_174_20/CLK                                                           r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.432                          
 clock uncertainty                                       0.150       2.582                          

 Hold time                                              -0.077       2.505                          

 Data required time                                                  2.505                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.505                          
 Data arrival time                                                   2.711                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.206                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.143  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.713
  Launch Clock Delay      :  2.298
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.991       2.298         ntclkbufg_0      
 CLMS_166_13/CLK                                                           r       u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/CLK

 CLMS_166_13/Q2                    tco                   0.183       2.481 r       u_rgb2dvi_0/encoder_g/dout[9]/opit_0_MUX4TO1Q/Q
                                   net (fanout=1)        0.227       2.708         u_rgb2dvi_0/green_10bit [9]
 CLMA_174_13/A1                                                            r       u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   2.708         Logic Levels: 0  
                                                                                   Logic: 0.183ns(44.634%), Route: 0.227ns(55.366%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.104       2.713         ntclkbufg_1      
 CLMA_174_13/CLK                                                           r       u_rgb2dvi_0/serializer_g/datain_fall_shift[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.441                          
 clock uncertainty                                       0.150       2.591                          

 Hold time                                              -0.093       2.498                          

 Data required time                                                  2.498                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.498                          
 Data arrival time                                                   2.708                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.210                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.159  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.727
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.272

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.989       2.296         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.184       2.480 r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.253       2.733         u_rgb2dvi_0/reset
 CLMA_186_9/A1                                                             r       u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   2.733         Logic Levels: 0  
                                                                                   Logic: 0.184ns(42.105%), Route: 0.253ns(57.895%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.118       2.727         ntclkbufg_1      
 CLMA_186_9/CLK                                                            r       u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.272       2.455                          
 clock uncertainty                                       0.150       2.605                          

 Hold time                                              -0.093       2.512                          

 Data required time                                                  2.512                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.512                          
 Data arrival time                                                   2.733                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.221                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.319
  Launch Clock Delay      :  2.704
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.095       2.704         ntclkbufg_1      
 CLMA_174_20/CLK                                                           r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_174_20/Q0                    tco                   0.223       2.927 r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.073       3.000         u_rgb2dvi_0/serializer_b/datain_fall_shift [0]
 CLMA_174_21/Y0                    td                    0.226       3.226 f       u_rgb2dvi_0/serializer_b/N28/gateop/Z
                                   net (fanout=1)        0.608       3.834         u_rgb2dvi_0/serializer_b/N28
 IOL_147_5/TX_DATA[1]                                                      f       u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/D[1]

 Data arrival time                                                   3.834         Logic Levels: 1  
                                                                                   Logic: 0.449ns(39.735%), Route: 0.681ns(60.265%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       3.969 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.016       4.985         ntclkbufg_1      
 IOL_147_5/CLK_SYS                                                         r       u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.370       5.355                          
 clock uncertainty                                      -0.150       5.205                          

 Setup time                                             -0.107       5.098                          

 Data required time                                                  5.098                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.098                          
 Data arrival time                                                   3.834                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.264                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L2
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.072  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.279
  Launch Clock Delay      :  2.721
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.112       2.721         ntclkbufg_1      
 CLMA_178_8/CLK                                                            r       u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/CLK

 CLMA_178_8/Q1                     tco                   0.223       2.944 f       u_rgb2dvi_0/serializer_b/bit_cnt[0]/opit_0_L5Q_perm/Q
                                   net (fanout=31)       0.596       3.540         u_rgb2dvi_0/serializer_b/bit_cnt [0]
 CLMA_174_20/A2                                                            f       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/L2

 Data arrival time                                                   3.540         Logic Levels: 0  
                                                                                   Logic: 0.223ns(27.228%), Route: 0.596ns(72.772%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       3.969 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.976       4.945         ntclkbufg_1      
 CLMA_174_20/CLK                                                           r       u_rgb2dvi_0/serializer_b/datain_fall_shift[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370       5.315                          
 clock uncertainty                                      -0.150       5.165                          

 Setup time                                             -0.305       4.860                          

 Data required time                                                  4.860                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.860                          
 Data arrival time                                                   3.540                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.320                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[0]
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.042  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.312
  Launch Clock Delay      :  2.724
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.115       2.724         ntclkbufg_1      
 CLMA_166_8/CLK                                                            r       u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/CLK

 CLMA_166_8/Q0                     tco                   0.223       2.947 r       u_rgb2dvi_0/serializer_g/datain_rise_shift[0]/opit_0_L5Q_perm/Q
                                   net (fanout=2)        0.073       3.020         u_rgb2dvi_0/serializer_g/datain_rise_shift [0]
 CLMA_166_8/Y3                     td                    0.360       3.380 f       u_rgb2dvi_0/serializer_g/N29/gateop_perm/Z
                                   net (fanout=1)        0.381       3.761         u_rgb2dvi_0/serializer_g/N29
 IOL_155_5/TX_DATA[0]                                                      f       u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/D[0]

 Data arrival time                                                   3.761         Logic Levels: 1  
                                                                                   Logic: 0.583ns(56.220%), Route: 0.454ns(43.780%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         2.666       2.666 r                        
 V9                                                      0.000       2.666 r       sys_clk (port)   
                                   net (fanout=1)        0.044       2.710         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       3.444 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       3.444         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       3.482 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       3.655         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074       3.729 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       3.969         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       3.969 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.009       4.978         ntclkbufg_1      
 IOL_155_5/CLK_SYS                                                         r       u_rgb2dvi_0/serializer_g/gtp_outbuft_n/opit_1_IOL/SYSCLK
 clock pessimism                                         0.370       5.348                          
 clock uncertainty                                      -0.150       5.198                          

 Setup time                                             -0.107       5.091                          

 Data required time                                                  5.091                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.091                          
 Data arrival time                                                   3.761                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         1.330                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.015  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.727
  Launch Clock Delay      :  2.302
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.999       2.302         ntclkbufg_1      
 CLMA_186_9/CLK                                                            r       u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_186_9/Q0                     tco                   0.179       2.481 f       u_rgb2dvi_0/serializer_r/bit_cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=12)       0.066       2.547         u_rgb2dvi_0/serializer_r/bit_cnt [2]
 CLMA_186_8/B4                                                             f       u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.547         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.061%), Route: 0.066ns(26.939%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.118       2.727         ntclkbufg_1      
 CLMA_186_8/CLK                                                            r       u_rgb2dvi_0/serializer_r/datain_fall_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.317                          
 clock uncertainty                                       0.000       2.317                          

 Hold time                                              -0.029       2.288                          

 Data required time                                                  2.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.288                          
 Data arrival time                                                   2.547                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.259                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.713
  Launch Clock Delay      :  2.287
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.984       2.287         ntclkbufg_1      
 CLMA_174_12/CLK                                                           r       u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/CLK

 CLMA_174_12/Q1                    tco                   0.180       2.467 f       u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.525         u_rgb2dvi_0/serializer_g/datain_rise_shift [3]
 CLMA_174_12/C4                                                            f       u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.525         Logic Levels: 0  
                                                                                   Logic: 0.180ns(75.630%), Route: 0.058ns(24.370%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.104       2.713         ntclkbufg_1      
 CLMA_174_12/CLK                                                           r       u_rgb2dvi_0/serializer_g/datain_rise_shift[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.288                          
 clock uncertainty                                       0.000       2.288                          

 Hold time                                              -0.028       2.260                          

 Data required time                                                  2.260                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.260                          
 Data arrival time                                                   2.525                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.001  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.713
  Launch Clock Delay      :  2.287
  Clock Pessimism Removal :  -0.425

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT1               td                    0.074       1.063 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.240       1.303         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.303 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       0.984       2.287         ntclkbufg_1      
 CLMA_174_12/CLK                                                           r       u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/CLK

 CLMA_174_12/Q0                    tco                   0.179       2.466 f       u_rgb2dvi_0/serializer_g/datain_rise_shift[4]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.058       2.524         u_rgb2dvi_0/serializer_g/datain_rise_shift [4]
 CLMA_174_12/B4                                                            f       u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.524         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.527%), Route: 0.058ns(24.473%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT1               td                    0.079       1.340 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.269       1.609         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.609 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.104       2.713         ntclkbufg_1      
 CLMA_174_12/CLK                                                           r       u_rgb2dvi_0/serializer_g/datain_rise_shift[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.425       2.288                          
 clock uncertainty                                       0.000       2.288                          

 Hold time                                              -0.029       2.259                          

 Data required time                                                  2.259                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.259                          
 Data arrival time                                                   2.524                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.265                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.114       2.727         ntclkbufg_0      
 CLMA_146_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMA_146_25/Q1                    tco                   0.223       2.950 f       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.355       3.305         u_rgb2dvi_0/encoder_g/n0q_m [3]
 CLMS_150_17/Y1                    td                    0.442       3.747 f       u_rgb2dvi_0/encoder_g/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.255       4.002         _N3              
 CLMS_154_21/Y1                    td                    0.224       4.226 f       u_rgb2dvi_0/encoder_g/N95/gateop_perm/Z
                                   net (fanout=16)       0.266       4.492         u_rgb2dvi_0/encoder_g/decision2
 CLMA_154_16/Y2                    td                    0.162       4.654 r       u_rgb2dvi_0/encoder_g/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.157       4.811         u_rgb2dvi_0/encoder_g/nb11 [1]
                                   td                    0.365       5.176 f       u_rgb2dvi_0/encoder_g/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.176         u_rgb2dvi_0/encoder_g/_N480
 CLMA_154_20/Y3                    td                    0.387       5.563 r       u_rgb2dvi_0/encoder_g/N220_7_3/gateop_A2/Y1
                                   net (fanout=2)        0.159       5.722         u_rgb2dvi_0/encoder_g/nb12 [3]
 CLMS_150_21/COUT                  td                    0.391       6.113 r       u_rgb2dvi_0/encoder_g/N220_9.fsub_3/gateop_A2/Cout
                                   net (fanout=1)        0.000       6.113         u_rgb2dvi_0/encoder_g/N220_9.co [4]
 CLMS_150_25/Y0                    td                    0.206       6.319 f       u_rgb2dvi_0/encoder_g/N220_9.fsub_5/gateop/Y
                                   net (fanout=1)        0.268       6.587         u_rgb2dvi_0/encoder_g/nb7 [4]
 CLMA_158_24/A4                                                            f       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.587         Logic Levels: 6  
                                                                                   Logic: 2.400ns(62.176%), Route: 1.460ns(37.824%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.984      15.624         ntclkbufg_0      
 CLMA_158_24/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.994                          
 clock uncertainty                                      -0.150      15.844                          

 Setup time                                             -0.079      15.765                          

 Data required time                                                 15.765                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.765                          
 Data arrival time                                                   6.587                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.178                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n1q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.066  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.291
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.114       2.727         ntclkbufg_0      
 CLMA_146_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/n1q_m[3]/opit_0_L5Q_perm/CLK

 CLMA_146_25/Q2                    tco                   0.223       2.950 f       u_rgb2dvi_0/encoder_g/n1q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=9)        0.383       3.333         u_rgb2dvi_0/encoder_g/n1q_m [3]
 CLMA_154_16/Y1                    td                    0.442       3.775 f       u_rgb2dvi_0/encoder_g/N99.lt_0/gateop_A2/Y1
                                   net (fanout=11)       0.367       4.142         _N5              
 CLMS_162_21/Y3                    td                    0.222       4.364 f       u_rgb2dvi_0/encoder_g/N222_7[1]/gateop/F
                                   net (fanout=1)        0.338       4.702         u_rgb2dvi_0/encoder_g/nb4 [1]
                                   td                    0.365       5.067 f       u_rgb2dvi_0/encoder_g/N222_7.fsub_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.067         u_rgb2dvi_0/encoder_g/N222_7.co [2]
 CLMA_158_21/Y3                    td                    0.387       5.454 r       u_rgb2dvi_0/encoder_g/N222_7.fsub_3/gateop_A2/Y1
                                   net (fanout=2)        0.239       5.693         u_rgb2dvi_0/encoder_g/nb14 [3]
 CLMA_162_24/Y1                    td                    0.396       6.089 f       u_rgb2dvi_0/encoder_g/N222_13_4/gateop_A2/Y1
                                   net (fanout=1)        0.167       6.256         u_rgb2dvi_0/encoder_g/nb0 [4]
 CLMA_158_24/A1                                                            f       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/L1

 Data arrival time                                                   6.256         Logic Levels: 4  
                                                                                   Logic: 2.035ns(57.665%), Route: 1.494ns(42.335%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.984      15.624         ntclkbufg_0      
 CLMA_158_24/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[4]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.994                          
 clock uncertainty                                      -0.150      15.844                          

 Setup time                                             -0.191      15.653                          

 Data required time                                                 15.653                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.653                          
 Data arrival time                                                   6.256                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.397                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : sequential timing path
Clock Skew  :    -0.061  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.296
  Launch Clock Delay      :  2.727
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.114       2.727         ntclkbufg_0      
 CLMA_146_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK

 CLMA_146_25/Q1                    tco                   0.223       2.950 f       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/Q
                                   net (fanout=8)        0.355       3.305         u_rgb2dvi_0/encoder_g/n0q_m [3]
 CLMS_150_17/Y1                    td                    0.442       3.747 f       u_rgb2dvi_0/encoder_g/N94.eq_0/gateop_A2/Y1
                                   net (fanout=1)        0.255       4.002         _N3              
 CLMS_154_21/Y1                    td                    0.224       4.226 f       u_rgb2dvi_0/encoder_g/N95/gateop_perm/Z
                                   net (fanout=16)       0.266       4.492         u_rgb2dvi_0/encoder_g/decision2
 CLMA_154_16/Y2                    td                    0.162       4.654 r       u_rgb2dvi_0/encoder_g/N220_8[1]/gateop_perm/Z
                                   net (fanout=1)        0.157       4.811         u_rgb2dvi_0/encoder_g/nb11 [1]
                                   td                    0.365       5.176 f       u_rgb2dvi_0/encoder_g/N220_7_1/gateop_A2/Cout
                                   net (fanout=1)        0.000       5.176         u_rgb2dvi_0/encoder_g/_N480
 CLMA_154_20/Y2                    td                    0.202       5.378 f       u_rgb2dvi_0/encoder_g/N220_7_3/gateop_A2/Y0
                                   net (fanout=2)        0.257       5.635         u_rgb2dvi_0/encoder_g/nb12 [2]
 CLMS_150_21/Y3                    td                    0.528       6.163 r       u_rgb2dvi_0/encoder_g/N220_9.fsub_3/gateop_A2/Y1
                                   net (fanout=1)        0.184       6.347         u_rgb2dvi_0/encoder_g/nb7 [3]
 CLMA_158_20/D4                                                            r       u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   6.347         Logic Levels: 5  
                                                                                   Logic: 2.146ns(59.282%), Route: 1.474ns(40.718%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.989      15.629         ntclkbufg_0      
 CLMA_158_20/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.999                          
 clock uncertainty                                      -0.150      15.849                          

 Setup time                                             -0.092      15.757                          

 Data required time                                                 15.757                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.757                          
 Data arrival time                                                   6.347                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         9.410                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_g/din_q[7:0]_1[0]/opit_0_inv/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.016  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.727
  Launch Clock Delay      :  2.301
  Clock Pessimism Removal :  -0.410

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.994       2.301         ntclkbufg_0      
 CLMA_146_24/CLK                                                           r       u_rgb2dvi_0/encoder_g/din_q[7:0]_1[0]/opit_0_inv/CLK

 CLMA_146_24/Q0                    tco                   0.179       2.480 f       u_rgb2dvi_0/encoder_g/din_q[7:0]_1[0]/opit_0_inv/Q
                                   net (fanout=10)       0.063       2.543         u_rgb2dvi_0/encoder_g/din_q [0]
 CLMA_146_25/B4                                                            f       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/L4

 Data arrival time                                                   2.543         Logic Levels: 0  
                                                                                   Logic: 0.179ns(73.967%), Route: 0.063ns(26.033%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.114       2.727         ntclkbufg_0      
 CLMA_146_25/CLK                                                           r       u_rgb2dvi_0/encoder_g/n0q_m[3]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.410       2.317                          
 clock uncertainty                                       0.000       2.317                          

 Hold time                                              -0.029       2.288                          

 Data required time                                                  2.288                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.288                          
 Data arrival time                                                   2.543                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.255                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.741
  Launch Clock Delay      :  2.315
  Clock Pessimism Removal :  -0.426

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.008       2.315         ntclkbufg_0      
 CLMA_150_8/CLK                                                            r       u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/CLK

 CLMA_150_8/Q0                     tco                   0.179       2.494 f       u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.059       2.553         u_rgb2dvi_0/encoder_b/cnt [2]
 CLMA_150_8/A0                                                             f       u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.553         Logic Levels: 0  
                                                                                   Logic: 0.179ns(75.210%), Route: 0.059ns(24.790%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.128       2.741         ntclkbufg_0      
 CLMA_150_8/CLK                                                            r       u_rgb2dvi_0/encoder_b/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.426       2.315                          
 clock uncertainty                                       0.000       2.315                          

 Hold time                                              -0.078       2.237                          

 Data required time                                                  2.237                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.237                          
 Data arrival time                                                   2.553                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.316                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/CLK
Endpoint    : u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/L0
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : sequential timing path
Clock Skew  :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.727
  Launch Clock Delay      :  2.301
  Clock Pessimism Removal :  -0.426

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.994       2.301         ntclkbufg_0      
 CLMS_162_13/CLK                                                           r       u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/CLK

 CLMS_162_13/Q0                    tco                   0.179       2.480 f       u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.061       2.541         u_rgb2dvi_0/encoder_r/cnt [2]
 CLMS_162_13/A0                                                            f       u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/L0

 Data arrival time                                                   2.541         Logic Levels: 0  
                                                                                   Logic: 0.179ns(74.583%), Route: 0.061ns(25.417%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.114       2.727         ntclkbufg_0      
 CLMS_162_13/CLK                                                           r       u_rgb2dvi_0/encoder_r/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.426       2.301                          
 clock uncertainty                                       0.000       2.301                          

 Hold time                                              -0.078       2.223                          

 Data required time                                                  2.223                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.223                          
 Data arrival time                                                   2.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.318                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.296
  Launch Clock Delay      :  2.721
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.108       2.721         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.223       2.944 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.503       3.447         u_rgb2dvi_0/reset
 CLMA_158_20/RS                                                            f       u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.447         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.716%), Route: 0.503ns(69.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.989      15.629         ntclkbufg_0      
 CLMA_158_20/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[0]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.999                          
 clock uncertainty                                      -0.150      15.849                          

 Recovery time                                          -0.476      15.373                          

 Data required time                                                 15.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.373                          
 Data arrival time                                                   3.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.926                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[1]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.296
  Launch Clock Delay      :  2.721
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.108       2.721         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.223       2.944 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.503       3.447         u_rgb2dvi_0/reset
 CLMA_158_20/RS                                                            f       u_rgb2dvi_0/encoder_g/cnt[1]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.447         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.716%), Route: 0.503ns(69.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.989      15.629         ntclkbufg_0      
 CLMA_158_20/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[1]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.999                          
 clock uncertainty                                      -0.150      15.849                          

 Recovery time                                          -0.476      15.373                          

 Data required time                                                 15.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.373                          
 Data arrival time                                                   3.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.926                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/encoder_g/cnt[2]/opit_0_L5Q_perm/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : max (fast corner)
Path Class  : async timing path
Clock Skew  :    -0.055  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.296
  Launch Clock Delay      :  2.721
  Clock Pessimism Removal :  0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.108       2.721         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.223       2.944 f       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.503       3.447         u_rgb2dvi_0/reset
 CLMA_158_20/RS                                                            f       u_rgb2dvi_0/encoder_g/cnt[2]/opit_0_L5Q_perm/RS

 Data arrival time                                                   3.447         Logic Levels: 0  
                                                                                   Logic: 0.223ns(30.716%), Route: 0.503ns(69.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                        13.333      13.333 r                        
 V9                                                      0.000      13.333 r       sys_clk (port)   
                                   net (fanout=1)        0.044      13.377         sys_clk          
 IOBS_128_0/DIN                    td                    0.734      14.111 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000      14.111         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038      14.149 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173      14.322         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078      14.400 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240      14.640         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000      14.640 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.989      15.629         ntclkbufg_0      
 CLMA_158_20/CLK                                                           r       u_rgb2dvi_0/encoder_g/cnt[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                         0.370      15.999                          
 clock uncertainty                                      -0.150      15.849                          

 Recovery time                                          -0.476      15.373                          

 Data required time                                                 15.373                          
----------------------------------------------------------------------------------------------------
 Data required time                                                 15.373                          
 Data arrival time                                                   3.447                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                        11.926                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/encoder_b/dout[2]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.725
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.989       2.296         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.184       2.480 r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.206       2.686         u_rgb2dvi_0/reset
 CLMS_178_9/RS                                                             r       u_rgb2dvi_0/encoder_b/dout[2]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   2.686         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.179%), Route: 0.206ns(52.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.112       2.725         ntclkbufg_0      
 CLMS_178_9/CLK                                                            r       u_rgb2dvi_0/encoder_b/dout[2]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.370       2.355                          
 clock uncertainty                                       0.000       2.355                          

 Removal time                                           -0.187       2.168                          

 Data required time                                                  2.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.168                          
 Data arrival time                                                   2.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.725
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.989       2.296         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.184       2.480 r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.206       2.686         u_rgb2dvi_0/reset
 CLMS_178_9/RS                                                             r       u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/RS

 Data arrival time                                                   2.686         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.179%), Route: 0.206ns(52.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.112       2.725         ntclkbufg_0      
 CLMS_178_9/CLK                                                            r       u_rgb2dvi_0/encoder_b/dout[8]/opit_0_L5Q/CLK
 clock pessimism                                        -0.370       2.355                          
 clock uncertainty                                       0.000       2.355                          

 Removal time                                           -0.187       2.168                          

 Data required time                                                  2.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.168                          
 Data arrival time                                                   2.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK
Endpoint    : u_rgb2dvi_0/encoder_b/dout[9]/opit_0_MUX4TO1Q/RS
Path Group  : sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred
Path Type   : min (fast corner)
Path Class  : async timing path
Clock Skew  :    0.059  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  2.725
  Launch Clock Delay      :  2.296
  Clock Pessimism Removal :  -0.370

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.734       0.778 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.778         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.038       0.816 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.173       0.989         _N9              
 PLL_122_55/CLK_OUT0               td                    0.078       1.067 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.240       1.307         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.307 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       0.989       2.296         ntclkbufg_0      
 CLMA_174_8/CLK                                                            r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/CLK

 CLMA_174_8/Q1                     tco                   0.184       2.480 r       u_rgb2dvi_0/reset_syn/reset_2/opit_0/Q
                                   net (fanout=68)       0.206       2.686         u_rgb2dvi_0/reset
 CLMS_178_9/RS                                                             r       u_rgb2dvi_0/encoder_b/dout[9]/opit_0_MUX4TO1Q/RS

 Data arrival time                                                   2.686         Logic Levels: 0  
                                                                                   Logic: 0.184ns(47.179%), Route: 0.206ns(52.821%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V9                                                      0.000       0.000 r       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    0.968       1.012 r       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.012         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.058       1.070 r       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.261         _N9              
 PLL_122_55/CLK_OUT0               td                    0.083       1.344 r       clk_wiz_0/u_pll_e3/goppll/CLKOUT0
                                   net (fanout=1)        0.269       1.613         pixel_clk        
 USCM_56_112/CLK_USCM              td                    0.000       1.613 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=77)       1.112       2.725         ntclkbufg_0      
 CLMS_178_9/CLK                                                            r       u_rgb2dvi_0/encoder_b/dout[9]/opit_0_MUX4TO1Q/CLK
 clock pessimism                                        -0.370       2.355                          
 clock uncertainty                                       0.000       2.355                          

 Removal time                                           -0.187       2.168                          

 Data required time                                                  2.168                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  2.168                          
 Data arrival time                                                   2.686                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.518                          
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_n[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.056       1.100 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.057       1.157 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.348         _N9              
 PLL_122_55/CLK_OUT1               td                    0.077       1.425 f       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.272       1.697         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.697 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.155       2.852         ntclkbufg_1      
 IOL_223_5/CLK_SYS                                                         f       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/SYSCLK

 IOL_223_5/DO                      tco                   0.422       3.274 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       3.274         u_rgb2dvi_0/serializer_r/gtp_outbuft_n/ntO
 IOBS_220_0/PAD                    td                    2.358       5.632 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_n/opit_0/O
                                   net (fanout=1)        0.062       5.694         nt_tmds_data_n[2]
 V15                                                                       f       tmds_data_n[2] (port)

 Data arrival time                                                   5.694         Logic Levels: 1  
                                                                                   Logic: 2.780ns(97.818%), Route: 0.062ns(2.182%)
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK
Endpoint    : tmds_clk_p (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.056       1.100 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.057       1.157 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.348         _N9              
 PLL_122_55/CLK_OUT1               td                    0.077       1.425 f       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.272       1.697         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.697 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.159       2.856         ntclkbufg_1      
 IOL_231_6/CLK_SYS                                                         f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/SYSCLK

 IOL_231_6/DO                      tco                   0.422       3.278 f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       3.278         u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/ntO
 IOBD_229_0/PAD                    td                    2.358       5.636 f       u_rgb2dvi_0/serializer_clk/gtp_outbuft_p/opit_0/O
                                   net (fanout=1)        0.056       5.692         tmds_clk_p       
 U16                                                                       f       tmds_clk_p (port)

 Data arrival time                                                   5.692         Logic Levels: 1  
                                                                                   Logic: 2.780ns(98.025%), Route: 0.056ns(1.975%)
====================================================================================================

====================================================================================================

Startpoint  : u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_1_IOL/SYSCLK
Endpoint    : tmds_data_p[2] (port)
Path Group  : **default**
Path Type   : max (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred (falling edge)
                                                         0.000       0.000 f                        
 V9                                                      0.000       0.000 f       sys_clk (port)   
                                   net (fanout=1)        0.044       0.044         sys_clk          
 IOBS_128_0/DIN                    td                    1.056       1.100 f       sys_clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.100         sys_clk_ibuf/ntD 
 IOL_131_5/INCK                    td                    0.057       1.157 f       sys_clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.191       1.348         _N9              
 PLL_122_55/CLK_OUT1               td                    0.077       1.425 f       clk_wiz_0/u_pll_e3/goppll/CLKOUT1
                                   net (fanout=1)        0.272       1.697         pixel_clk_5x     
 USCM_56_113/CLK_USCM              td                    0.000       1.697 f       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=52)       1.155       2.852         ntclkbufg_1      
 IOL_223_6/CLK_SYS                                                         f       u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_1_IOL/SYSCLK

 IOL_223_6/DO                      tco                   0.422       3.274 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_1_IOL/PADO
                                   net (fanout=1)        0.000       3.274         u_rgb2dvi_0/serializer_r/gtp_outbuft_p/ntO
 IOBD_221_0/PAD                    td                    2.358       5.632 f       u_rgb2dvi_0/serializer_r/gtp_outbuft_p/opit_0/O
                                   net (fanout=1)        0.058       5.690         nt_tmds_data_p[2]
 U15                                                                       f       tmds_data_p[2] (port)

 Data arrival time                                                   5.690         Logic Levels: 1  
                                                                                   Logic: 2.780ns(97.956%), Route: 0.058ns(2.044%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/cnt_v[2]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=12)       1.751       3.118         nt_sys_rst_n     
 CLMA_146_32/RS                                                            r       u_video_driver/cnt_v[2]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.118         Logic Levels: 2  
                                                                                   Logic: 1.315ns(42.174%), Route: 1.803ns(57.826%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/cnt_v[4]/opit_0_inv_A2Q21/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=12)       1.751       3.118         nt_sys_rst_n     
 CLMA_146_32/RS                                                            r       u_video_driver/cnt_v[4]/opit_0_inv_A2Q21/RS

 Data arrival time                                                   3.118         Logic Levels: 2  
                                                                                   Logic: 1.315ns(42.174%), Route: 1.803ns(57.826%)
====================================================================================================

====================================================================================================

Startpoint  : sys_rst_n (port)
Endpoint    : u_video_driver/cnt_h[0]/opit_0_inv_L5Q_perm/RS
Path Group  : **default**
Path Type   : min (fast corner)
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 C4                                                      0.000       0.000 r       sys_rst_n (port) 
                                   net (fanout=1)        0.052       0.052         sys_rst_n        
 IOBR_17_252/DIN                   td                    1.249       1.301 r       sys_rst_n_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.301         sys_rst_n_ibuf/ntD
 IOL_19_249/RX_DATA_DD             td                    0.066       1.367 r       sys_rst_n_ibuf/opit_1/OUT
                                   net (fanout=12)       1.816       3.183         nt_sys_rst_n     
 CLMS_134_29/RS                                                            r       u_video_driver/cnt_h[0]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   3.183         Logic Levels: 2  
                                                                                   Logic: 1.315ns(41.313%), Route: 1.868ns(58.687%)
====================================================================================================

{sys_clk|clk_wiz_0/u_pll_e3/CLKOUT1_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 0.120       1.333           1.213           Low Pulse Width   IOL_147_5/CLK_SYS       u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           High Pulse Width  IOL_147_5/CLK_SYS       u_rgb2dvi_0/serializer_b/gtp_outbuft_n/opit_1_IOL/SYSCLK
 0.120       1.333           1.213           Low Pulse Width   IOL_147_6/CLK_SYS       u_rgb2dvi_0/serializer_b/gtp_outbuft_p/opit_1_IOL/SYSCLK
====================================================================================================

{sys_clk|clk_wiz_0/u_pll_e3/CLKOUT0_Inferred} Minimum Pulse Width :
****************************************************************************************************
 Slack       Actual Width    Require Width   Type              Location                Pin          
----------------------------------------------------------------------------------------------------
 6.170       6.666           0.496           High Pulse Width  CLMS_138_25/CLK         u_rgb2dvi_0/encoder_b/c0_q/opit_0_L5Q_perm/CLK
 6.170       6.666           0.496           High Pulse Width  CLMS_154_13/CLK         u_rgb2dvi_0/encoder_b/c0_reg/opit_0/CLK
 6.170       6.666           0.496           High Pulse Width  CLMS_154_9/CLK          u_rgb2dvi_0/encoder_b/cnt[3]/opit_0_L5Q_perm/CLK
====================================================================================================

====================================================================================================

Inputs and Outputs :
+-------------------------------------------------------------------------------------------------------------------+
| Type       | File Name                                                                                           
+-------------------------------------------------------------------------------------------------------------------+
| Input      | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/place_route/hdmi_colorbar_top_pnr.adf       
| Output     | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/report_timing/hdmi_colorbar_top_rtp.adf     
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/report_timing/hdmi_colorbar_top.rtr         
|            | E:/Document/FPGA/PGL/PGL25G/Finalized/hdmi_colorbar/prj/report_timing/rtr.db                        
+-------------------------------------------------------------------------------------------------------------------+


Flow Command: report_timing 
Peak memory: 820 MB
Total CPU time to report_timing completion : 0h:0m:4s
Process Total CPU time to report_timing completion : 0h:0m:4s
Total real time to report_timing completion : 0h:0m:5s
