v 20130925 2
C 40000 40000 0 0 0 title-B.sym
C 45500 48100 1 90 0 diode-1.sym
{
T 44900 48500 5 10 0 0 90 0 1
device=DIODE
T 45000 48400 5 10 1 1 90 0 1
refdes=D1
T 45500 48100 5 10 0 0 0 0 1
model-name=DI_1N5401
}
C 46300 48100 1 90 0 diode-1.sym
{
T 45700 48500 5 10 0 0 90 0 1
device=DIODE
T 45800 48400 5 10 1 1 90 0 1
refdes=D2
T 46300 48500 5 10 1 1 0 0 1
model-name=DI_1N5401
}
C 45500 47000 1 90 0 diode-1.sym
{
T 44900 47400 5 10 0 0 90 0 1
device=DIODE
T 45000 47300 5 10 1 1 90 0 1
refdes=D3
T 45500 47000 5 10 0 0 0 0 1
model-name=DI_1N5401
}
C 46300 47000 1 90 0 diode-1.sym
{
T 45700 47400 5 10 0 0 90 0 1
device=DIODE
T 45800 47300 5 10 1 1 90 0 1
refdes=D4
T 46300 47000 5 10 0 1 0 0 1
model-name=DI_1N5401
}
C 50400 47400 1 90 0 capacitor-1.sym
{
T 49700 47600 5 10 0 0 90 0 1
device=CAPACITOR
T 49900 47600 5 10 1 1 90 0 1
refdes=C2
T 49500 47600 5 10 0 0 90 0 1
symversion=0.1
T 50400 47400 5 10 1 1 0 0 1
value=0.1uF
}
C 47200 48200 1 270 0 capacitor-2.sym
{
T 47900 48000 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 47700 48000 5 10 1 1 270 0 1
refdes=C1
T 48100 48000 5 10 0 0 270 0 1
symversion=0.1
T 47200 48200 5 10 1 1 0 0 1
value=2200uF
}
C 47900 48400 1 0 0 lm7812-1.sym
{
T 49500 49700 5 10 0 0 0 0 1
device=7812
T 49300 49400 5 10 1 1 0 6 1
refdes=U1
T 47800 49600 5 10 1 0 0 0 1
model-name=LM7812
}
C 47300 46100 1 0 0 gnd-1.sym
N 46100 48100 46100 47900 4
N 45300 48100 45300 47900 4
N 45300 47000 47400 47000 4
N 47400 46400 47400 47300 4
N 50200 47400 50200 47000 4
N 50200 47000 47400 47000 4
N 48700 48400 48700 47000 4
N 45300 49000 47900 49000 4
N 47400 48200 47400 49000 4
N 49600 48700 50900 48700 4
{
T 50600 48500 5 10 1 1 0 0 1
netname=out12
}
N 50200 48700 50200 48300 4
N 46100 48000 46700 48000 4
{
T 46300 48100 5 10 1 1 0 0 1
netname=inB
}
N 45300 48000 44700 48000 4
{
T 44700 48100 5 10 1 1 0 0 1
netname=InA
}
C 43500 44500 1 0 0 vsin-1.sym
{
T 44200 45150 5 10 1 1 0 0 1
refdes=V1
T 44200 45350 5 10 0 0 0 0 1
device=vsin
T 44200 45550 5 10 0 0 0 0 1
footprint=none
T 44200 44950 5 10 1 1 0 0 1
value=sin 0 15 50hz
}
N 43800 45700 43800 46200 4
{
T 43900 45800 5 10 1 1 0 0 1
netname=InA
}
N 43800 44500 43800 43900 4
{
T 43900 44200 5 10 1 1 0 0 1
netname=InB
}
C 41300 45300 1 0 0 spice-model-1.sym
{
T 41400 46000 5 10 0 1 0 0 1
device=model
T 41400 45900 5 10 1 1 0 0 1
refdes=A1
T 42600 45600 5 10 1 1 0 0 1
model-name=LM7812
T 41800 45400 5 10 1 1 0 0 1
file=spice/regulators.lib
}
N 49500 49000 49600 49000 4
N 49600 49000 49600 48700 4
C 50400 43900 1 90 0 capacitor-1.sym
{
T 49700 44100 5 10 0 0 90 0 1
device=CAPACITOR
T 49500 44100 5 10 0 0 90 0 1
symversion=0.1
T 49900 44100 5 10 1 1 90 0 1
refdes=C4
T 50400 43900 5 10 1 1 0 0 1
value=0.1uF
}
C 47200 44700 1 270 0 capacitor-2.sym
{
T 47900 44500 5 10 0 0 270 0 1
device=POLARIZED_CAPACITOR
T 48100 44500 5 10 0 0 270 0 1
symversion=0.1
T 47700 44500 5 10 1 1 270 0 1
refdes=C3
T 47200 44700 5 10 1 1 0 0 1
value=2200uF
}
C 47900 44900 1 0 0 lm7812-1.sym
{
T 49500 46200 5 10 0 0 0 0 1
device=7805
T 47900 44900 5 10 0 0 0 0 1
refdes=XU2
T 48400 45900 5 10 1 1 0 0 1
model-name=LM7805
}
C 47300 42600 1 0 0 gnd-1.sym
N 47400 42900 47400 43800 4
N 50200 43900 50200 43500 4
N 50200 43500 47400 43500 4
N 48700 44900 48700 43500 4
N 47400 44700 47400 45500 4
N 49600 45200 50900 45200 4
{
T 50600 45000 5 10 1 1 0 0 1
netname=out05
}
N 50200 45200 50200 44800 4
N 49500 45500 49600 45500 4
N 49600 45500 49600 45200 4
N 46900 45500 47900 45500 4
N 46900 45500 46900 49000 4
C 41200 44300 1 0 0 spice-model-1.sym
{
T 41300 45000 5 10 0 1 0 0 1
device=model
T 41300 44900 5 10 1 1 0 0 1
refdes=A2
T 42500 44600 5 10 1 1 0 0 1
model-name=DI_1N5401
T 41700 44400 5 10 1 1 0 0 1
file=spice/1N5401.txt
}
