vendor_name = ModelSim
source_file = 1, E:/study/Labs/Verify/flab5/flab5.qsys
source_file = 1, E:/study/Labs/Verify/flab5/flab5.cmp
source_file = 1, E:/study/Labs/Verify/flab5/flab5.v
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/flab5.v
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_avalon_sc_fifo.v
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_arbitrator.sv
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_burst_uncompressor.sv
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_master_agent.sv
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_master_translator.sv
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_slave_agent.sv
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_merlin_slave_translator.sv
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_reset_controller.sdc
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_reset_controller.v
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/altera_reset_synchronizer.v
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_addr_router.sv
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_cmd_xbar_demux.sv
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_cmd_xbar_mux.sv
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_id_router.sv
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_irq_mapper.sv
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_nios2_qsys_0.v
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_nios2_qsys_0_rf_ram_a.mif
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_nios2_qsys_0_rf_ram_b.mif
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_nios2_qsys_0_test_bench.v
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_onchip_memory2_0.hex
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_onchip_memory2_0.v
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_pio_0.v
source_file = 1, E:/study/Labs/Verify/flab5/db/ip/flab5/submodules/flab5_rsp_xbar_demux.sv
source_file = 1, E:/study/Labs/Verify/flab5/db/flab5.cbx.xml
source_file = 1, c:/altera/12.1sp1/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/12.1sp1/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/12.1sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/12.1sp1/quartus/libraries/megafunctions/aglobal121.inc
source_file = 1, c:/altera/12.1sp1/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/12.1sp1/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/12.1sp1/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/12.1sp1/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/12.1sp1/quartus/libraries/megafunctions/cbx.lst
source_file = 1, E:/study/Labs/Verify/flab5/db/altsyncram_k3c1.tdf
source_file = 1, E:/study/Labs/Verify/flab5/onchip_memory2_0.hex
source_file = 1, E:/study/Labs/Verify/flab5/db/decode_1oa.tdf
source_file = 1, E:/study/Labs/Verify/flab5/db/mux_ujb.tdf
source_file = 1, E:/study/Labs/Verify/flab5/db/altsyncram_qig1.tdf
source_file = 1, flab5_nios2_qsys_0_rf_ram_a.mif
source_file = 1, E:/study/Labs/Verify/flab5/db/altsyncram_rig1.tdf
source_file = 1, flab5_nios2_qsys_0_rf_ram_b.mif
design_name = flab5
instance = comp, \out_data_export[0]~I , out_data_export[0], flab5, 1
instance = comp, \out_data_export[1]~I , out_data_export[1], flab5, 1
instance = comp, \out_data_export[2]~I , out_data_export[2], flab5, 1
instance = comp, \out_data_export[3]~I , out_data_export[3], flab5, 1
instance = comp, \out_data_export[4]~I , out_data_export[4], flab5, 1
instance = comp, \out_data_export[5]~I , out_data_export[5], flab5, 1
instance = comp, \out_data_export[6]~I , out_data_export[6], flab5, 1
instance = comp, \out_data_export[7]~I , out_data_export[7], flab5, 1
instance = comp, \reset_reset_n~I , reset_reset_n, flab5, 1
instance = comp, \clk_clk~I , clk_clk, flab5, 1
