
G431-MSC-Sensors.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ca60  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e28  0800cc40  0800cc40  0000dc40  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800da68  0800da68  0000f200  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800da68  0800da68  0000ea68  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800da70  0800da70  0000f200  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800da70  0800da70  0000ea70  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800da74  0800da74  0000ea74  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000200  20000000  0800da78  0000f000  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000398  20000200  0800dc78  0000f200  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000598  0800dc78  0000f598  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000f200  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012d88  00000000  00000000  0000f230  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002884  00000000  00000000  00021fb8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000e88  00000000  00000000  00024840  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000b46  00000000  00000000  000256c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001f364  00000000  00000000  0002620e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000131c2  00000000  00000000  00045572  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000bcc06  00000000  00000000  00058734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0011533a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000054cc  00000000  00000000  00115380  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006c  00000000  00000000  0011a84c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000200 	.word	0x20000200
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800cc28 	.word	0x0800cc28

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000204 	.word	0x20000204
 800021c:	0800cc28 	.word	0x0800cc28

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_uldivmod>:
 8000cd8:	b953      	cbnz	r3, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cda:	b94a      	cbnz	r2, 8000cf0 <__aeabi_uldivmod+0x18>
 8000cdc:	2900      	cmp	r1, #0
 8000cde:	bf08      	it	eq
 8000ce0:	2800      	cmpeq	r0, #0
 8000ce2:	bf1c      	itt	ne
 8000ce4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ce8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cec:	f000 b9be 	b.w	800106c <__aeabi_idiv0>
 8000cf0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cf4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cf8:	f000 f83c 	bl	8000d74 <__udivmoddi4>
 8000cfc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d00:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d04:	b004      	add	sp, #16
 8000d06:	4770      	bx	lr

08000d08 <__aeabi_d2lz>:
 8000d08:	b538      	push	{r3, r4, r5, lr}
 8000d0a:	2200      	movs	r2, #0
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	4604      	mov	r4, r0
 8000d10:	460d      	mov	r5, r1
 8000d12:	f7ff ff0b 	bl	8000b2c <__aeabi_dcmplt>
 8000d16:	b928      	cbnz	r0, 8000d24 <__aeabi_d2lz+0x1c>
 8000d18:	4620      	mov	r0, r4
 8000d1a:	4629      	mov	r1, r5
 8000d1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d20:	f000 b80a 	b.w	8000d38 <__aeabi_d2ulz>
 8000d24:	4620      	mov	r0, r4
 8000d26:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d2a:	f000 f805 	bl	8000d38 <__aeabi_d2ulz>
 8000d2e:	4240      	negs	r0, r0
 8000d30:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d34:	bd38      	pop	{r3, r4, r5, pc}
 8000d36:	bf00      	nop

08000d38 <__aeabi_d2ulz>:
 8000d38:	b5d0      	push	{r4, r6, r7, lr}
 8000d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d6c <__aeabi_d2ulz+0x34>)
 8000d3c:	2200      	movs	r2, #0
 8000d3e:	4606      	mov	r6, r0
 8000d40:	460f      	mov	r7, r1
 8000d42:	f7ff fc81 	bl	8000648 <__aeabi_dmul>
 8000d46:	f7ff ff57 	bl	8000bf8 <__aeabi_d2uiz>
 8000d4a:	4604      	mov	r4, r0
 8000d4c:	f7ff fc02 	bl	8000554 <__aeabi_ui2d>
 8000d50:	4b07      	ldr	r3, [pc, #28]	@ (8000d70 <__aeabi_d2ulz+0x38>)
 8000d52:	2200      	movs	r2, #0
 8000d54:	f7ff fc78 	bl	8000648 <__aeabi_dmul>
 8000d58:	4602      	mov	r2, r0
 8000d5a:	460b      	mov	r3, r1
 8000d5c:	4630      	mov	r0, r6
 8000d5e:	4639      	mov	r1, r7
 8000d60:	f7ff faba 	bl	80002d8 <__aeabi_dsub>
 8000d64:	f7ff ff48 	bl	8000bf8 <__aeabi_d2uiz>
 8000d68:	4621      	mov	r1, r4
 8000d6a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d6c:	3df00000 	.word	0x3df00000
 8000d70:	41f00000 	.word	0x41f00000

08000d74 <__udivmoddi4>:
 8000d74:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d78:	9d08      	ldr	r5, [sp, #32]
 8000d7a:	468e      	mov	lr, r1
 8000d7c:	4604      	mov	r4, r0
 8000d7e:	4688      	mov	r8, r1
 8000d80:	2b00      	cmp	r3, #0
 8000d82:	d14a      	bne.n	8000e1a <__udivmoddi4+0xa6>
 8000d84:	428a      	cmp	r2, r1
 8000d86:	4617      	mov	r7, r2
 8000d88:	d962      	bls.n	8000e50 <__udivmoddi4+0xdc>
 8000d8a:	fab2 f682 	clz	r6, r2
 8000d8e:	b14e      	cbz	r6, 8000da4 <__udivmoddi4+0x30>
 8000d90:	f1c6 0320 	rsb	r3, r6, #32
 8000d94:	fa01 f806 	lsl.w	r8, r1, r6
 8000d98:	fa20 f303 	lsr.w	r3, r0, r3
 8000d9c:	40b7      	lsls	r7, r6
 8000d9e:	ea43 0808 	orr.w	r8, r3, r8
 8000da2:	40b4      	lsls	r4, r6
 8000da4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000da8:	fa1f fc87 	uxth.w	ip, r7
 8000dac:	fbb8 f1fe 	udiv	r1, r8, lr
 8000db0:	0c23      	lsrs	r3, r4, #16
 8000db2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000db6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dba:	fb01 f20c 	mul.w	r2, r1, ip
 8000dbe:	429a      	cmp	r2, r3
 8000dc0:	d909      	bls.n	8000dd6 <__udivmoddi4+0x62>
 8000dc2:	18fb      	adds	r3, r7, r3
 8000dc4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000dc8:	f080 80ea 	bcs.w	8000fa0 <__udivmoddi4+0x22c>
 8000dcc:	429a      	cmp	r2, r3
 8000dce:	f240 80e7 	bls.w	8000fa0 <__udivmoddi4+0x22c>
 8000dd2:	3902      	subs	r1, #2
 8000dd4:	443b      	add	r3, r7
 8000dd6:	1a9a      	subs	r2, r3, r2
 8000dd8:	b2a3      	uxth	r3, r4
 8000dda:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dde:	fb0e 2210 	mls	r2, lr, r0, r2
 8000de2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000de6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dea:	459c      	cmp	ip, r3
 8000dec:	d909      	bls.n	8000e02 <__udivmoddi4+0x8e>
 8000dee:	18fb      	adds	r3, r7, r3
 8000df0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000df4:	f080 80d6 	bcs.w	8000fa4 <__udivmoddi4+0x230>
 8000df8:	459c      	cmp	ip, r3
 8000dfa:	f240 80d3 	bls.w	8000fa4 <__udivmoddi4+0x230>
 8000dfe:	443b      	add	r3, r7
 8000e00:	3802      	subs	r0, #2
 8000e02:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e06:	eba3 030c 	sub.w	r3, r3, ip
 8000e0a:	2100      	movs	r1, #0
 8000e0c:	b11d      	cbz	r5, 8000e16 <__udivmoddi4+0xa2>
 8000e0e:	40f3      	lsrs	r3, r6
 8000e10:	2200      	movs	r2, #0
 8000e12:	e9c5 3200 	strd	r3, r2, [r5]
 8000e16:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d905      	bls.n	8000e2a <__udivmoddi4+0xb6>
 8000e1e:	b10d      	cbz	r5, 8000e24 <__udivmoddi4+0xb0>
 8000e20:	e9c5 0100 	strd	r0, r1, [r5]
 8000e24:	2100      	movs	r1, #0
 8000e26:	4608      	mov	r0, r1
 8000e28:	e7f5      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e2a:	fab3 f183 	clz	r1, r3
 8000e2e:	2900      	cmp	r1, #0
 8000e30:	d146      	bne.n	8000ec0 <__udivmoddi4+0x14c>
 8000e32:	4573      	cmp	r3, lr
 8000e34:	d302      	bcc.n	8000e3c <__udivmoddi4+0xc8>
 8000e36:	4282      	cmp	r2, r0
 8000e38:	f200 8105 	bhi.w	8001046 <__udivmoddi4+0x2d2>
 8000e3c:	1a84      	subs	r4, r0, r2
 8000e3e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e42:	2001      	movs	r0, #1
 8000e44:	4690      	mov	r8, r2
 8000e46:	2d00      	cmp	r5, #0
 8000e48:	d0e5      	beq.n	8000e16 <__udivmoddi4+0xa2>
 8000e4a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e4e:	e7e2      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000e50:	2a00      	cmp	r2, #0
 8000e52:	f000 8090 	beq.w	8000f76 <__udivmoddi4+0x202>
 8000e56:	fab2 f682 	clz	r6, r2
 8000e5a:	2e00      	cmp	r6, #0
 8000e5c:	f040 80a4 	bne.w	8000fa8 <__udivmoddi4+0x234>
 8000e60:	1a8a      	subs	r2, r1, r2
 8000e62:	0c03      	lsrs	r3, r0, #16
 8000e64:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e68:	b280      	uxth	r0, r0
 8000e6a:	b2bc      	uxth	r4, r7
 8000e6c:	2101      	movs	r1, #1
 8000e6e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e72:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e76:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e7a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e7e:	429a      	cmp	r2, r3
 8000e80:	d907      	bls.n	8000e92 <__udivmoddi4+0x11e>
 8000e82:	18fb      	adds	r3, r7, r3
 8000e84:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e88:	d202      	bcs.n	8000e90 <__udivmoddi4+0x11c>
 8000e8a:	429a      	cmp	r2, r3
 8000e8c:	f200 80e0 	bhi.w	8001050 <__udivmoddi4+0x2dc>
 8000e90:	46c4      	mov	ip, r8
 8000e92:	1a9b      	subs	r3, r3, r2
 8000e94:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e98:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e9c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ea0:	fb02 f404 	mul.w	r4, r2, r4
 8000ea4:	429c      	cmp	r4, r3
 8000ea6:	d907      	bls.n	8000eb8 <__udivmoddi4+0x144>
 8000ea8:	18fb      	adds	r3, r7, r3
 8000eaa:	f102 30ff 	add.w	r0, r2, #4294967295
 8000eae:	d202      	bcs.n	8000eb6 <__udivmoddi4+0x142>
 8000eb0:	429c      	cmp	r4, r3
 8000eb2:	f200 80ca 	bhi.w	800104a <__udivmoddi4+0x2d6>
 8000eb6:	4602      	mov	r2, r0
 8000eb8:	1b1b      	subs	r3, r3, r4
 8000eba:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ebe:	e7a5      	b.n	8000e0c <__udivmoddi4+0x98>
 8000ec0:	f1c1 0620 	rsb	r6, r1, #32
 8000ec4:	408b      	lsls	r3, r1
 8000ec6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eca:	431f      	orrs	r7, r3
 8000ecc:	fa0e f401 	lsl.w	r4, lr, r1
 8000ed0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ed4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ed8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000edc:	4323      	orrs	r3, r4
 8000ede:	fa00 f801 	lsl.w	r8, r0, r1
 8000ee2:	fa1f fc87 	uxth.w	ip, r7
 8000ee6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eea:	0c1c      	lsrs	r4, r3, #16
 8000eec:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ef0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ef4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ef8:	45a6      	cmp	lr, r4
 8000efa:	fa02 f201 	lsl.w	r2, r2, r1
 8000efe:	d909      	bls.n	8000f14 <__udivmoddi4+0x1a0>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f06:	f080 809c 	bcs.w	8001042 <__udivmoddi4+0x2ce>
 8000f0a:	45a6      	cmp	lr, r4
 8000f0c:	f240 8099 	bls.w	8001042 <__udivmoddi4+0x2ce>
 8000f10:	3802      	subs	r0, #2
 8000f12:	443c      	add	r4, r7
 8000f14:	eba4 040e 	sub.w	r4, r4, lr
 8000f18:	fa1f fe83 	uxth.w	lr, r3
 8000f1c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f20:	fb09 4413 	mls	r4, r9, r3, r4
 8000f24:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f28:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f2c:	45a4      	cmp	ip, r4
 8000f2e:	d908      	bls.n	8000f42 <__udivmoddi4+0x1ce>
 8000f30:	193c      	adds	r4, r7, r4
 8000f32:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f36:	f080 8082 	bcs.w	800103e <__udivmoddi4+0x2ca>
 8000f3a:	45a4      	cmp	ip, r4
 8000f3c:	d97f      	bls.n	800103e <__udivmoddi4+0x2ca>
 8000f3e:	3b02      	subs	r3, #2
 8000f40:	443c      	add	r4, r7
 8000f42:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f46:	eba4 040c 	sub.w	r4, r4, ip
 8000f4a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f4e:	4564      	cmp	r4, ip
 8000f50:	4673      	mov	r3, lr
 8000f52:	46e1      	mov	r9, ip
 8000f54:	d362      	bcc.n	800101c <__udivmoddi4+0x2a8>
 8000f56:	d05f      	beq.n	8001018 <__udivmoddi4+0x2a4>
 8000f58:	b15d      	cbz	r5, 8000f72 <__udivmoddi4+0x1fe>
 8000f5a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f5e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f62:	fa04 f606 	lsl.w	r6, r4, r6
 8000f66:	fa22 f301 	lsr.w	r3, r2, r1
 8000f6a:	431e      	orrs	r6, r3
 8000f6c:	40cc      	lsrs	r4, r1
 8000f6e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f72:	2100      	movs	r1, #0
 8000f74:	e74f      	b.n	8000e16 <__udivmoddi4+0xa2>
 8000f76:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f7a:	0c01      	lsrs	r1, r0, #16
 8000f7c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f80:	b280      	uxth	r0, r0
 8000f82:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f86:	463b      	mov	r3, r7
 8000f88:	4638      	mov	r0, r7
 8000f8a:	463c      	mov	r4, r7
 8000f8c:	46b8      	mov	r8, r7
 8000f8e:	46be      	mov	lr, r7
 8000f90:	2620      	movs	r6, #32
 8000f92:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f96:	eba2 0208 	sub.w	r2, r2, r8
 8000f9a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f9e:	e766      	b.n	8000e6e <__udivmoddi4+0xfa>
 8000fa0:	4601      	mov	r1, r0
 8000fa2:	e718      	b.n	8000dd6 <__udivmoddi4+0x62>
 8000fa4:	4610      	mov	r0, r2
 8000fa6:	e72c      	b.n	8000e02 <__udivmoddi4+0x8e>
 8000fa8:	f1c6 0220 	rsb	r2, r6, #32
 8000fac:	fa2e f302 	lsr.w	r3, lr, r2
 8000fb0:	40b7      	lsls	r7, r6
 8000fb2:	40b1      	lsls	r1, r6
 8000fb4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fbc:	430a      	orrs	r2, r1
 8000fbe:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fc2:	b2bc      	uxth	r4, r7
 8000fc4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fc8:	0c11      	lsrs	r1, r2, #16
 8000fca:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fce:	fb08 f904 	mul.w	r9, r8, r4
 8000fd2:	40b0      	lsls	r0, r6
 8000fd4:	4589      	cmp	r9, r1
 8000fd6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000fda:	b280      	uxth	r0, r0
 8000fdc:	d93e      	bls.n	800105c <__udivmoddi4+0x2e8>
 8000fde:	1879      	adds	r1, r7, r1
 8000fe0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fe4:	d201      	bcs.n	8000fea <__udivmoddi4+0x276>
 8000fe6:	4589      	cmp	r9, r1
 8000fe8:	d81f      	bhi.n	800102a <__udivmoddi4+0x2b6>
 8000fea:	eba1 0109 	sub.w	r1, r1, r9
 8000fee:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ff2:	fb09 f804 	mul.w	r8, r9, r4
 8000ff6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000ffa:	b292      	uxth	r2, r2
 8000ffc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001000:	4542      	cmp	r2, r8
 8001002:	d229      	bcs.n	8001058 <__udivmoddi4+0x2e4>
 8001004:	18ba      	adds	r2, r7, r2
 8001006:	f109 31ff 	add.w	r1, r9, #4294967295
 800100a:	d2c4      	bcs.n	8000f96 <__udivmoddi4+0x222>
 800100c:	4542      	cmp	r2, r8
 800100e:	d2c2      	bcs.n	8000f96 <__udivmoddi4+0x222>
 8001010:	f1a9 0102 	sub.w	r1, r9, #2
 8001014:	443a      	add	r2, r7
 8001016:	e7be      	b.n	8000f96 <__udivmoddi4+0x222>
 8001018:	45f0      	cmp	r8, lr
 800101a:	d29d      	bcs.n	8000f58 <__udivmoddi4+0x1e4>
 800101c:	ebbe 0302 	subs.w	r3, lr, r2
 8001020:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001024:	3801      	subs	r0, #1
 8001026:	46e1      	mov	r9, ip
 8001028:	e796      	b.n	8000f58 <__udivmoddi4+0x1e4>
 800102a:	eba7 0909 	sub.w	r9, r7, r9
 800102e:	4449      	add	r1, r9
 8001030:	f1a8 0c02 	sub.w	ip, r8, #2
 8001034:	fbb1 f9fe 	udiv	r9, r1, lr
 8001038:	fb09 f804 	mul.w	r8, r9, r4
 800103c:	e7db      	b.n	8000ff6 <__udivmoddi4+0x282>
 800103e:	4673      	mov	r3, lr
 8001040:	e77f      	b.n	8000f42 <__udivmoddi4+0x1ce>
 8001042:	4650      	mov	r0, sl
 8001044:	e766      	b.n	8000f14 <__udivmoddi4+0x1a0>
 8001046:	4608      	mov	r0, r1
 8001048:	e6fd      	b.n	8000e46 <__udivmoddi4+0xd2>
 800104a:	443b      	add	r3, r7
 800104c:	3a02      	subs	r2, #2
 800104e:	e733      	b.n	8000eb8 <__udivmoddi4+0x144>
 8001050:	f1ac 0c02 	sub.w	ip, ip, #2
 8001054:	443b      	add	r3, r7
 8001056:	e71c      	b.n	8000e92 <__udivmoddi4+0x11e>
 8001058:	4649      	mov	r1, r9
 800105a:	e79c      	b.n	8000f96 <__udivmoddi4+0x222>
 800105c:	eba1 0109 	sub.w	r1, r1, r9
 8001060:	46c4      	mov	ip, r8
 8001062:	fbb1 f9fe 	udiv	r9, r1, lr
 8001066:	fb09 f804 	mul.w	r8, r9, r4
 800106a:	e7c4      	b.n	8000ff6 <__udivmoddi4+0x282>

0800106c <__aeabi_idiv0>:
 800106c:	4770      	bx	lr
 800106e:	bf00      	nop

08001070 <main>:
/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void)
{
 8001070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001074:	f5ad 7d5d 	sub.w	sp, sp, #884	@ 0x374
 8001078:	af0c      	add	r7, sp, #48	@ 0x30
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 800107a:	f000 fcc4 	bl	8001a06 <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800107e:	f000 f947 	bl	8001310 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001082:	f000 fa1b 	bl	80014bc <MX_GPIO_Init>
	MX_I2C1_Init();
 8001086:	f000 f98f 	bl	80013a8 <MX_I2C1_Init>
	MX_LPUART1_UART_Init();
 800108a:	f000 f9cd 	bl	8001428 <MX_LPUART1_UART_Init>
	/* USER CODE BEGIN 2 */
	setup();
 800108e:	f005 fda3 	bl	8006bd8 <setup>

	HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\n--- Initialisation du MPU9250 ---\r\n", 39, HAL_MAX_DELAY);
 8001092:	f04f 33ff 	mov.w	r3, #4294967295
 8001096:	2227      	movs	r2, #39	@ 0x27
 8001098:	4991      	ldr	r1, [pc, #580]	@ (80012e0 <main+0x270>)
 800109a:	4892      	ldr	r0, [pc, #584]	@ (80012e4 <main+0x274>)
 800109c:	f002 fef6 	bl	8003e8c <HAL_UART_Transmit>
	checkMPU9250_ID();   // Vrifie le WHO_AM_I du MPU
 80010a0:	f003 ff7c 	bl	8004f9c <checkMPU9250_ID>
	InitSensors();       // Initialise les registres de base
 80010a4:	f003 ffcc 	bl	8005040 <InitSensors>

	// === Calibration du gyroscope ===
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\n\r\nDbut de la calibration du gyroscope...\r\n", 47, HAL_MAX_DELAY);
 80010a8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ac:	222f      	movs	r2, #47	@ 0x2f
 80010ae:	498e      	ldr	r1, [pc, #568]	@ (80012e8 <main+0x278>)
 80010b0:	488c      	ldr	r0, [pc, #560]	@ (80012e4 <main+0x274>)
 80010b2:	f002 feeb 	bl	8003e8c <HAL_UART_Transmit>
	GyrCalib(1000);  // Prend 1000 chantillons immobiles pour calculer les offsets
 80010b6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80010ba:	f004 fe01 	bl	8005cc0 <GyrCalib>
	ReadOffsetGyro();
 80010be:	f004 ff3f 	bl	8005f40 <ReadOffsetGyro>

	// === Calibration  light  du magntomtre ===
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\nDbut de la calibration lite du magntomtre...\r\n", 52, HAL_MAX_DELAY);
 80010c2:	f04f 33ff 	mov.w	r3, #4294967295
 80010c6:	2234      	movs	r2, #52	@ 0x34
 80010c8:	4988      	ldr	r1, [pc, #544]	@ (80012ec <main+0x27c>)
 80010ca:	4886      	ldr	r0, [pc, #536]	@ (80012e4 <main+0x274>)
 80010cc:	f002 fede 	bl	8003e8c <HAL_UART_Transmit>
	MagCalibLite(300, 50);  // 300 mesures, 50 ms d'cart
 80010d0:	2132      	movs	r1, #50	@ 0x32
 80010d2:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 80010d6:	f005 fa59 	bl	800658c <MagCalibLite>
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Calibration lite du magntomtre termine !\r\n", 49, HAL_MAX_DELAY);
 80010da:	f04f 33ff 	mov.w	r3, #4294967295
 80010de:	2231      	movs	r2, #49	@ 0x31
 80010e0:	4983      	ldr	r1, [pc, #524]	@ (80012f0 <main+0x280>)
 80010e2:	4880      	ldr	r0, [pc, #512]	@ (80012e4 <main+0x274>)
 80010e4:	f002 fed2 	bl	8003e8c <HAL_UART_Transmit>

	// === Calibration plus pousse du magntomtre ===
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\nDbut de la calibration hard & soft iron magntomtre...\r\n", strlen("\r\nDbut de la calibration hard & soft iron magntomtre...\r\n"), HAL_MAX_DELAY);
 80010e8:	f04f 33ff 	mov.w	r3, #4294967295
 80010ec:	223f      	movs	r2, #63	@ 0x3f
 80010ee:	4981      	ldr	r1, [pc, #516]	@ (80012f4 <main+0x284>)
 80010f0:	487c      	ldr	r0, [pc, #496]	@ (80012e4 <main+0x274>)
 80010f2:	f002 fecb 	bl	8003e8c <HAL_UART_Transmit>

	double mag_bias[3], mag_scale[3];
	MagCalib(&hi2c1, mag_bias, mag_scale);
 80010f6:	f507 7244 	add.w	r2, r7, #784	@ 0x310
 80010fa:	f507 734a 	add.w	r3, r7, #808	@ 0x328
 80010fe:	4619      	mov	r1, r3
 8001100:	487d      	ldr	r0, [pc, #500]	@ (80012f8 <main+0x288>)
 8001102:	f005 fb07 	bl	8006714 <MagCalib>

	// Affichage des rsultats de calibration
	char calib_msg[100];
	snprintf(calib_msg, sizeof(calib_msg),
 8001106:	e9d7 23ca 	ldrd	r2, r3, [r7, #808]	@ 0x328
 800110a:	e9d7 01cc 	ldrd	r0, r1, [r7, #816]	@ 0x330
 800110e:	e9d7 45ce 	ldrd	r4, r5, [r7, #824]	@ 0x338
 8001112:	e9d7 89c4 	ldrd	r8, r9, [r7, #784]	@ 0x310
 8001116:	e9d7 abc6 	ldrd	sl, fp, [r7, #792]	@ 0x318
 800111a:	ed97 7bc8 	vldr	d7, [r7, #800]	@ 0x320
 800111e:	f507 762b 	add.w	r6, r7, #684	@ 0x2ac
 8001122:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8001126:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800112a:	e9cd 8906 	strd	r8, r9, [sp, #24]
 800112e:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8001132:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8001136:	e9cd 2300 	strd	r2, r3, [sp]
 800113a:	4a70      	ldr	r2, [pc, #448]	@ (80012fc <main+0x28c>)
 800113c:	2164      	movs	r1, #100	@ 0x64
 800113e:	4630      	mov	r0, r6
 8001140:	f006 fdd8 	bl	8007cf4 <sniprintf>
			"\r\nBias: X=%.3f | Y=%.3f | Z=%.3f\r\nScale: X=%.3f | Y=%.3f | Z=%.3f\r\n",
			mag_bias[0], mag_bias[1], mag_bias[2],
			mag_scale[0], mag_scale[1], mag_scale[2]);
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)calib_msg, strlen(calib_msg), HAL_MAX_DELAY);
 8001144:	f507 732b 	add.w	r3, r7, #684	@ 0x2ac
 8001148:	4618      	mov	r0, r3
 800114a:	f7ff f8b9 	bl	80002c0 <strlen>
 800114e:	4603      	mov	r3, r0
 8001150:	b29a      	uxth	r2, r3
 8001152:	f507 712b 	add.w	r1, r7, #684	@ 0x2ac
 8001156:	f04f 33ff 	mov.w	r3, #4294967295
 800115a:	4862      	ldr	r0, [pc, #392]	@ (80012e4 <main+0x274>)
 800115c:	f002 fe96 	bl	8003e8c <HAL_UART_Transmit>

	HAL_UART_Transmit(&hlpuart1,(uint8_t*)"Calibration hard & soft iron termine", strlen("Calibration hard & soft iron termine"), HAL_MAX_DELAY);
 8001160:	f04f 33ff 	mov.w	r3, #4294967295
 8001164:	2226      	movs	r2, #38	@ 0x26
 8001166:	4966      	ldr	r1, [pc, #408]	@ (8001300 <main+0x290>)
 8001168:	485e      	ldr	r0, [pc, #376]	@ (80012e4 <main+0x274>)
 800116a:	f002 fe8f 	bl	8003e8c <HAL_UART_Transmit>

	// --- Lecture d'une mesure magntomtre calibre ---
	double mag_results[3];
	char mag_msg[100];

	MagMeasureMsgCalib(mag_results, mag_msg, sizeof(mag_msg), mag_bias, mag_scale);
 800116e:	f507 724a 	add.w	r2, r7, #808	@ 0x328
 8001172:	f507 710b 	add.w	r1, r7, #556	@ 0x22c
 8001176:	f507 7024 	add.w	r0, r7, #656	@ 0x290
 800117a:	f507 7344 	add.w	r3, r7, #784	@ 0x310
 800117e:	9300      	str	r3, [sp, #0]
 8001180:	4613      	mov	r3, r2
 8001182:	2264      	movs	r2, #100	@ 0x64
 8001184:	f005 fc4e 	bl	8006a24 <MagMeasureMsgCalib>
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)mag_msg, strlen(mag_msg), HAL_MAX_DELAY);
 8001188:	f507 730b 	add.w	r3, r7, #556	@ 0x22c
 800118c:	4618      	mov	r0, r3
 800118e:	f7ff f897 	bl	80002c0 <strlen>
 8001192:	4603      	mov	r3, r0
 8001194:	b29a      	uxth	r2, r3
 8001196:	f507 710b 	add.w	r1, r7, #556	@ 0x22c
 800119a:	f04f 33ff 	mov.w	r3, #4294967295
 800119e:	4851      	ldr	r0, [pc, #324]	@ (80012e4 <main+0x274>)
 80011a0:	f002 fe74 	bl	8003e8c <HAL_UART_Transmit>

		double acc_data[3], gyro_data[3], mag_data[3];
		double roll, pitch, heading;

		// Mesures
		TempMeasureMsg(temp_msg, sizeof(temp_msg));
 80011a4:	1d3b      	adds	r3, r7, #4
 80011a6:	2132      	movs	r1, #50	@ 0x32
 80011a8:	4618      	mov	r0, r3
 80011aa:	f004 f805 	bl	80051b8 <TempMeasureMsg>
		GyroMeasureMsg(gyro_data, gyro_msg, sizeof(gyro_msg));
 80011ae:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 80011b2:	f507 73fc 	add.w	r3, r7, #504	@ 0x1f8
 80011b6:	2264      	movs	r2, #100	@ 0x64
 80011b8:	4618      	mov	r0, r3
 80011ba:	f004 fa03 	bl	80055c4 <GyroMeasureMsg>
		AccMeasureMsg(acc_data, acc_msg, sizeof(acc_msg));
 80011be:	f107 019c 	add.w	r1, r7, #156	@ 0x9c
 80011c2:	f507 7304 	add.w	r3, r7, #528	@ 0x210
 80011c6:	2264      	movs	r2, #100	@ 0x64
 80011c8:	4618      	mov	r0, r3
 80011ca:	f004 f8cf 	bl	800536c <AccMeasureMsg>
		MagMeasureMsg(mag_data, mag_msg, sizeof(mag_msg));
 80011ce:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 80011d2:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 80011d6:	2264      	movs	r2, #100	@ 0x64
 80011d8:	4618      	mov	r0, r3
 80011da:	f004 fa9d 	bl	8005718 <MagMeasureMsg>

		// Boussole compense
		 CompassMeasureMsg(acc_data, compass_msg, sizeof(compass_msg), &acc_calib);
 80011de:	f507 71b2 	add.w	r1, r7, #356	@ 0x164
 80011e2:	f507 7004 	add.w	r0, r7, #528	@ 0x210
 80011e6:	4b47      	ldr	r3, [pc, #284]	@ (8001304 <main+0x294>)
 80011e8:	2264      	movs	r2, #100	@ 0x64
 80011ea:	f003 fccd 	bl	8004b88 <CompassMeasureMsg>

		// Transmission UART dans l'ordre dsir
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)temp_msg, strlen(temp_msg), HAL_MAX_DELAY);
 80011ee:	1d3b      	adds	r3, r7, #4
 80011f0:	4618      	mov	r0, r3
 80011f2:	f7ff f865 	bl	80002c0 <strlen>
 80011f6:	4603      	mov	r3, r0
 80011f8:	b29a      	uxth	r2, r3
 80011fa:	1d39      	adds	r1, r7, #4
 80011fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001200:	4838      	ldr	r0, [pc, #224]	@ (80012e4 <main+0x274>)
 8001202:	f002 fe43 	bl	8003e8c <HAL_UART_Transmit>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)gyro_msg, strlen(gyro_msg), HAL_MAX_DELAY);
 8001206:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 800120a:	4618      	mov	r0, r3
 800120c:	f7ff f858 	bl	80002c0 <strlen>
 8001210:	4603      	mov	r3, r0
 8001212:	b29a      	uxth	r2, r3
 8001214:	f107 0138 	add.w	r1, r7, #56	@ 0x38
 8001218:	f04f 33ff 	mov.w	r3, #4294967295
 800121c:	4831      	ldr	r0, [pc, #196]	@ (80012e4 <main+0x274>)
 800121e:	f002 fe35 	bl	8003e8c <HAL_UART_Transmit>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)acc_msg, strlen(acc_msg), HAL_MAX_DELAY);
 8001222:	f107 039c 	add.w	r3, r7, #156	@ 0x9c
 8001226:	4618      	mov	r0, r3
 8001228:	f7ff f84a 	bl	80002c0 <strlen>
 800122c:	4603      	mov	r3, r0
 800122e:	b29a      	uxth	r2, r3
 8001230:	f107 019c 	add.w	r1, r7, #156	@ 0x9c
 8001234:	f04f 33ff 	mov.w	r3, #4294967295
 8001238:	482a      	ldr	r0, [pc, #168]	@ (80012e4 <main+0x274>)
 800123a:	f002 fe27 	bl	8003e8c <HAL_UART_Transmit>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)mag_msg, strlen(mag_msg), HAL_MAX_DELAY);
 800123e:	f507 7380 	add.w	r3, r7, #256	@ 0x100
 8001242:	4618      	mov	r0, r3
 8001244:	f7ff f83c 	bl	80002c0 <strlen>
 8001248:	4603      	mov	r3, r0
 800124a:	b29a      	uxth	r2, r3
 800124c:	f507 7180 	add.w	r1, r7, #256	@ 0x100
 8001250:	f04f 33ff 	mov.w	r3, #4294967295
 8001254:	4823      	ldr	r0, [pc, #140]	@ (80012e4 <main+0x274>)
 8001256:	f002 fe19 	bl	8003e8c <HAL_UART_Transmit>

		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\n", strlen("\r\n"), HAL_MAX_DELAY);
 800125a:	f04f 33ff 	mov.w	r3, #4294967295
 800125e:	2202      	movs	r2, #2
 8001260:	4929      	ldr	r1, [pc, #164]	@ (8001308 <main+0x298>)
 8001262:	4820      	ldr	r0, [pc, #128]	@ (80012e4 <main+0x274>)
 8001264:	f002 fe12 	bl	8003e8c <HAL_UART_Transmit>

		// Calcul de l'orientation compense
		TiltCompensatedCompass(acc_data, mag_data, &roll, &pitch, &heading);
 8001268:	f507 74e8 	add.w	r4, r7, #464	@ 0x1d0
 800126c:	f507 72ec 	add.w	r2, r7, #472	@ 0x1d8
 8001270:	f507 71f0 	add.w	r1, r7, #480	@ 0x1e0
 8001274:	f507 7004 	add.w	r0, r7, #528	@ 0x210
 8001278:	f507 73e4 	add.w	r3, r7, #456	@ 0x1c8
 800127c:	9300      	str	r3, [sp, #0]
 800127e:	4623      	mov	r3, r4
 8001280:	f003 fd46 	bl	8004d10 <TiltCompensatedCompass>

		snprintf(compass_msg, sizeof(compass_msg),
 8001284:	f507 73f0 	add.w	r3, r7, #480	@ 0x1e0
 8001288:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800128c:	f507 71e8 	add.w	r1, r7, #464	@ 0x1d0
 8001290:	e9d1 0100 	ldrd	r0, r1, [r1]
 8001294:	f507 74e8 	add.w	r4, r7, #464	@ 0x1d0
 8001298:	e954 4502 	ldrd	r4, r5, [r4, #-8]
 800129c:	f507 76b2 	add.w	r6, r7, #356	@ 0x164
 80012a0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80012a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80012a8:	e9cd 2300 	strd	r2, r3, [sp]
 80012ac:	4a17      	ldr	r2, [pc, #92]	@ (800130c <main+0x29c>)
 80012ae:	2164      	movs	r1, #100	@ 0x64
 80012b0:	4630      	mov	r0, r6
 80012b2:	f006 fd1f 	bl	8007cf4 <sniprintf>
		         "Roulis=%.2f deg | Tangage=%.2f deg | NordMag=%.2f deg\r\n",
		         roll, pitch, heading);
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)compass_msg, strlen(compass_msg), HAL_MAX_DELAY);
 80012b6:	f507 73b2 	add.w	r3, r7, #356	@ 0x164
 80012ba:	4618      	mov	r0, r3
 80012bc:	f7ff f800 	bl	80002c0 <strlen>
 80012c0:	4603      	mov	r3, r0
 80012c2:	b29a      	uxth	r2, r3
 80012c4:	f507 71b2 	add.w	r1, r7, #356	@ 0x164
 80012c8:	f04f 33ff 	mov.w	r3, #4294967295
 80012cc:	4805      	ldr	r0, [pc, #20]	@ (80012e4 <main+0x274>)
 80012ce:	f002 fddd 	bl	8003e8c <HAL_UART_Transmit>


		HAL_Delay(1000);
 80012d2:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80012d6:	f000 fc07 	bl	8001ae8 <HAL_Delay>
	{
 80012da:	bf00      	nop
 80012dc:	e762      	b.n	80011a4 <main+0x134>
 80012de:	bf00      	nop
 80012e0:	0800cc40 	.word	0x0800cc40
 80012e4:	20000270 	.word	0x20000270
 80012e8:	0800cc68 	.word	0x0800cc68
 80012ec:	0800cc98 	.word	0x0800cc98
 80012f0:	0800ccd0 	.word	0x0800ccd0
 80012f4:	0800cd04 	.word	0x0800cd04
 80012f8:	2000021c 	.word	0x2000021c
 80012fc:	0800cd44 	.word	0x0800cd44
 8001300:	0800cd88 	.word	0x0800cd88
 8001304:	20000308 	.word	0x20000308
 8001308:	0800cdb0 	.word	0x0800cdb0
 800130c:	0800cdb4 	.word	0x0800cdb4

08001310 <SystemClock_Config>:
/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void)
{
 8001310:	b580      	push	{r7, lr}
 8001312:	b094      	sub	sp, #80	@ 0x50
 8001314:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001316:	f107 0318 	add.w	r3, r7, #24
 800131a:	2238      	movs	r2, #56	@ 0x38
 800131c:	2100      	movs	r1, #0
 800131e:	4618      	mov	r0, r3
 8001320:	f006 fe18 	bl	8007f54 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001324:	1d3b      	adds	r3, r7, #4
 8001326:	2200      	movs	r2, #0
 8001328:	601a      	str	r2, [r3, #0]
 800132a:	605a      	str	r2, [r3, #4]
 800132c:	609a      	str	r2, [r3, #8]
 800132e:	60da      	str	r2, [r3, #12]
 8001330:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8001332:	2000      	movs	r0, #0
 8001334:	f001 fd88 	bl	8002e48 <HAL_PWREx_ControlVoltageScaling>

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001338:	2302      	movs	r3, #2
 800133a:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800133c:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001340:	627b      	str	r3, [r7, #36]	@ 0x24
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001342:	2340      	movs	r3, #64	@ 0x40
 8001344:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001346:	2302      	movs	r3, #2
 8001348:	637b      	str	r3, [r7, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800134a:	2302      	movs	r3, #2
 800134c:	63bb      	str	r3, [r7, #56]	@ 0x38
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800134e:	2304      	movs	r3, #4
 8001350:	63fb      	str	r3, [r7, #60]	@ 0x3c
	RCC_OscInitStruct.PLL.PLLN = 85;
 8001352:	2355      	movs	r3, #85	@ 0x55
 8001354:	643b      	str	r3, [r7, #64]	@ 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001356:	2302      	movs	r3, #2
 8001358:	647b      	str	r3, [r7, #68]	@ 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800135a:	2302      	movs	r3, #2
 800135c:	64bb      	str	r3, [r7, #72]	@ 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800135e:	2302      	movs	r3, #2
 8001360:	64fb      	str	r3, [r7, #76]	@ 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001362:	f107 0318 	add.w	r3, r7, #24
 8001366:	4618      	mov	r0, r3
 8001368:	f001 fe22 	bl	8002fb0 <HAL_RCC_OscConfig>
 800136c:	4603      	mov	r3, r0
 800136e:	2b00      	cmp	r3, #0
 8001370:	d001      	beq.n	8001376 <SystemClock_Config+0x66>
	{
		Error_Handler();
 8001372:	f000 f91f 	bl	80015b4 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001376:	230f      	movs	r3, #15
 8001378:	607b      	str	r3, [r7, #4]
			|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800137a:	2303      	movs	r3, #3
 800137c:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800137e:	2300      	movs	r3, #0
 8001380:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001382:	2300      	movs	r3, #0
 8001384:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001386:	2300      	movs	r3, #0
 8001388:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 800138a:	1d3b      	adds	r3, r7, #4
 800138c:	2104      	movs	r1, #4
 800138e:	4618      	mov	r0, r3
 8001390:	f002 f920 	bl	80035d4 <HAL_RCC_ClockConfig>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <SystemClock_Config+0x8e>
	{
		Error_Handler();
 800139a:	f000 f90b 	bl	80015b4 <Error_Handler>
	}
}
 800139e:	bf00      	nop
 80013a0:	3750      	adds	r7, #80	@ 0x50
 80013a2:	46bd      	mov	sp, r7
 80013a4:	bd80      	pop	{r7, pc}
	...

080013a8 <MX_I2C1_Init>:
 * @brief I2C1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_I2C1_Init(void)
{
 80013a8:	b580      	push	{r7, lr}
 80013aa:	af00      	add	r7, sp, #0
	/* USER CODE END I2C1_Init 0 */

	/* USER CODE BEGIN I2C1_Init 1 */

	/* USER CODE END I2C1_Init 1 */
	hi2c1.Instance = I2C1;
 80013ac:	4b1b      	ldr	r3, [pc, #108]	@ (800141c <MX_I2C1_Init+0x74>)
 80013ae:	4a1c      	ldr	r2, [pc, #112]	@ (8001420 <MX_I2C1_Init+0x78>)
 80013b0:	601a      	str	r2, [r3, #0]
	hi2c1.Init.Timing = 0x40B285C2;
 80013b2:	4b1a      	ldr	r3, [pc, #104]	@ (800141c <MX_I2C1_Init+0x74>)
 80013b4:	4a1b      	ldr	r2, [pc, #108]	@ (8001424 <MX_I2C1_Init+0x7c>)
 80013b6:	605a      	str	r2, [r3, #4]
	hi2c1.Init.OwnAddress1 = 0;
 80013b8:	4b18      	ldr	r3, [pc, #96]	@ (800141c <MX_I2C1_Init+0x74>)
 80013ba:	2200      	movs	r2, #0
 80013bc:	609a      	str	r2, [r3, #8]
	hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80013be:	4b17      	ldr	r3, [pc, #92]	@ (800141c <MX_I2C1_Init+0x74>)
 80013c0:	2201      	movs	r2, #1
 80013c2:	60da      	str	r2, [r3, #12]
	hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80013c4:	4b15      	ldr	r3, [pc, #84]	@ (800141c <MX_I2C1_Init+0x74>)
 80013c6:	2200      	movs	r2, #0
 80013c8:	611a      	str	r2, [r3, #16]
	hi2c1.Init.OwnAddress2 = 0;
 80013ca:	4b14      	ldr	r3, [pc, #80]	@ (800141c <MX_I2C1_Init+0x74>)
 80013cc:	2200      	movs	r2, #0
 80013ce:	615a      	str	r2, [r3, #20]
	hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80013d0:	4b12      	ldr	r3, [pc, #72]	@ (800141c <MX_I2C1_Init+0x74>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	619a      	str	r2, [r3, #24]
	hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80013d6:	4b11      	ldr	r3, [pc, #68]	@ (800141c <MX_I2C1_Init+0x74>)
 80013d8:	2200      	movs	r2, #0
 80013da:	61da      	str	r2, [r3, #28]
	hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80013dc:	4b0f      	ldr	r3, [pc, #60]	@ (800141c <MX_I2C1_Init+0x74>)
 80013de:	2200      	movs	r2, #0
 80013e0:	621a      	str	r2, [r3, #32]
	if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80013e2:	480e      	ldr	r0, [pc, #56]	@ (800141c <MX_I2C1_Init+0x74>)
 80013e4:	f000 fe20 	bl	8002028 <HAL_I2C_Init>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <MX_I2C1_Init+0x4a>
	{
		Error_Handler();
 80013ee:	f000 f8e1 	bl	80015b4 <Error_Handler>
	}

	/** Configure Analogue filter
	 */
	if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80013f2:	2100      	movs	r1, #0
 80013f4:	4809      	ldr	r0, [pc, #36]	@ (800141c <MX_I2C1_Init+0x74>)
 80013f6:	f001 fc8f 	bl	8002d18 <HAL_I2CEx_ConfigAnalogFilter>
 80013fa:	4603      	mov	r3, r0
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d001      	beq.n	8001404 <MX_I2C1_Init+0x5c>
	{
		Error_Handler();
 8001400:	f000 f8d8 	bl	80015b4 <Error_Handler>
	}

	/** Configure Digital filter
	 */
	if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001404:	2100      	movs	r1, #0
 8001406:	4805      	ldr	r0, [pc, #20]	@ (800141c <MX_I2C1_Init+0x74>)
 8001408:	f001 fcd1 	bl	8002dae <HAL_I2CEx_ConfigDigitalFilter>
 800140c:	4603      	mov	r3, r0
 800140e:	2b00      	cmp	r3, #0
 8001410:	d001      	beq.n	8001416 <MX_I2C1_Init+0x6e>
	{
		Error_Handler();
 8001412:	f000 f8cf 	bl	80015b4 <Error_Handler>
	}
	/* USER CODE BEGIN I2C1_Init 2 */

	/* USER CODE END I2C1_Init 2 */

}
 8001416:	bf00      	nop
 8001418:	bd80      	pop	{r7, pc}
 800141a:	bf00      	nop
 800141c:	2000021c 	.word	0x2000021c
 8001420:	40005400 	.word	0x40005400
 8001424:	40b285c2 	.word	0x40b285c2

08001428 <MX_LPUART1_UART_Init>:
 * @brief LPUART1 Initialization Function
 * @param None
 * @retval None
 */
static void MX_LPUART1_UART_Init(void)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	af00      	add	r7, sp, #0
	/* USER CODE END LPUART1_Init 0 */

	/* USER CODE BEGIN LPUART1_Init 1 */

	/* USER CODE END LPUART1_Init 1 */
	hlpuart1.Instance = LPUART1;
 800142c:	4b21      	ldr	r3, [pc, #132]	@ (80014b4 <MX_LPUART1_UART_Init+0x8c>)
 800142e:	4a22      	ldr	r2, [pc, #136]	@ (80014b8 <MX_LPUART1_UART_Init+0x90>)
 8001430:	601a      	str	r2, [r3, #0]
	hlpuart1.Init.BaudRate = 115200;
 8001432:	4b20      	ldr	r3, [pc, #128]	@ (80014b4 <MX_LPUART1_UART_Init+0x8c>)
 8001434:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001438:	605a      	str	r2, [r3, #4]
	hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800143a:	4b1e      	ldr	r3, [pc, #120]	@ (80014b4 <MX_LPUART1_UART_Init+0x8c>)
 800143c:	2200      	movs	r2, #0
 800143e:	609a      	str	r2, [r3, #8]
	hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8001440:	4b1c      	ldr	r3, [pc, #112]	@ (80014b4 <MX_LPUART1_UART_Init+0x8c>)
 8001442:	2200      	movs	r2, #0
 8001444:	60da      	str	r2, [r3, #12]
	hlpuart1.Init.Parity = UART_PARITY_NONE;
 8001446:	4b1b      	ldr	r3, [pc, #108]	@ (80014b4 <MX_LPUART1_UART_Init+0x8c>)
 8001448:	2200      	movs	r2, #0
 800144a:	611a      	str	r2, [r3, #16]
	hlpuart1.Init.Mode = UART_MODE_TX_RX;
 800144c:	4b19      	ldr	r3, [pc, #100]	@ (80014b4 <MX_LPUART1_UART_Init+0x8c>)
 800144e:	220c      	movs	r2, #12
 8001450:	615a      	str	r2, [r3, #20]
	hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001452:	4b18      	ldr	r3, [pc, #96]	@ (80014b4 <MX_LPUART1_UART_Init+0x8c>)
 8001454:	2200      	movs	r2, #0
 8001456:	619a      	str	r2, [r3, #24]
	hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001458:	4b16      	ldr	r3, [pc, #88]	@ (80014b4 <MX_LPUART1_UART_Init+0x8c>)
 800145a:	2200      	movs	r2, #0
 800145c:	621a      	str	r2, [r3, #32]
	hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800145e:	4b15      	ldr	r3, [pc, #84]	@ (80014b4 <MX_LPUART1_UART_Init+0x8c>)
 8001460:	2200      	movs	r2, #0
 8001462:	625a      	str	r2, [r3, #36]	@ 0x24
	hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001464:	4b13      	ldr	r3, [pc, #76]	@ (80014b4 <MX_LPUART1_UART_Init+0x8c>)
 8001466:	2200      	movs	r2, #0
 8001468:	629a      	str	r2, [r3, #40]	@ 0x28
	if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 800146a:	4812      	ldr	r0, [pc, #72]	@ (80014b4 <MX_LPUART1_UART_Init+0x8c>)
 800146c:	f002 fcbe 	bl	8003dec <HAL_UART_Init>
 8001470:	4603      	mov	r3, r0
 8001472:	2b00      	cmp	r3, #0
 8001474:	d001      	beq.n	800147a <MX_LPUART1_UART_Init+0x52>
	{
		Error_Handler();
 8001476:	f000 f89d 	bl	80015b4 <Error_Handler>
	}
	if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 800147a:	2100      	movs	r1, #0
 800147c:	480d      	ldr	r0, [pc, #52]	@ (80014b4 <MX_LPUART1_UART_Init+0x8c>)
 800147e:	f003 fab7 	bl	80049f0 <HAL_UARTEx_SetTxFifoThreshold>
 8001482:	4603      	mov	r3, r0
 8001484:	2b00      	cmp	r3, #0
 8001486:	d001      	beq.n	800148c <MX_LPUART1_UART_Init+0x64>
	{
		Error_Handler();
 8001488:	f000 f894 	bl	80015b4 <Error_Handler>
	}
	if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 800148c:	2100      	movs	r1, #0
 800148e:	4809      	ldr	r0, [pc, #36]	@ (80014b4 <MX_LPUART1_UART_Init+0x8c>)
 8001490:	f003 faec 	bl	8004a6c <HAL_UARTEx_SetRxFifoThreshold>
 8001494:	4603      	mov	r3, r0
 8001496:	2b00      	cmp	r3, #0
 8001498:	d001      	beq.n	800149e <MX_LPUART1_UART_Init+0x76>
	{
		Error_Handler();
 800149a:	f000 f88b 	bl	80015b4 <Error_Handler>
	}
	if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 800149e:	4805      	ldr	r0, [pc, #20]	@ (80014b4 <MX_LPUART1_UART_Init+0x8c>)
 80014a0:	f003 fa6d 	bl	800497e <HAL_UARTEx_DisableFifoMode>
 80014a4:	4603      	mov	r3, r0
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d001      	beq.n	80014ae <MX_LPUART1_UART_Init+0x86>
	{
		Error_Handler();
 80014aa:	f000 f883 	bl	80015b4 <Error_Handler>
	}
	/* USER CODE BEGIN LPUART1_Init 2 */

	/* USER CODE END LPUART1_Init 2 */

}
 80014ae:	bf00      	nop
 80014b0:	bd80      	pop	{r7, pc}
 80014b2:	bf00      	nop
 80014b4:	20000270 	.word	0x20000270
 80014b8:	40008000 	.word	0x40008000

080014bc <MX_GPIO_Init>:
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void)
{
 80014bc:	b580      	push	{r7, lr}
 80014be:	b08a      	sub	sp, #40	@ 0x28
 80014c0:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014c2:	f107 0314 	add.w	r3, r7, #20
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]
 80014ca:	605a      	str	r2, [r3, #4]
 80014cc:	609a      	str	r2, [r3, #8]
 80014ce:	60da      	str	r2, [r3, #12]
 80014d0:	611a      	str	r2, [r3, #16]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOC_CLK_ENABLE();
 80014d2:	4b35      	ldr	r3, [pc, #212]	@ (80015a8 <MX_GPIO_Init+0xec>)
 80014d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014d6:	4a34      	ldr	r2, [pc, #208]	@ (80015a8 <MX_GPIO_Init+0xec>)
 80014d8:	f043 0304 	orr.w	r3, r3, #4
 80014dc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014de:	4b32      	ldr	r3, [pc, #200]	@ (80015a8 <MX_GPIO_Init+0xec>)
 80014e0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014e2:	f003 0304 	and.w	r3, r3, #4
 80014e6:	613b      	str	r3, [r7, #16]
 80014e8:	693b      	ldr	r3, [r7, #16]
	__HAL_RCC_GPIOF_CLK_ENABLE();
 80014ea:	4b2f      	ldr	r3, [pc, #188]	@ (80015a8 <MX_GPIO_Init+0xec>)
 80014ec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014ee:	4a2e      	ldr	r2, [pc, #184]	@ (80015a8 <MX_GPIO_Init+0xec>)
 80014f0:	f043 0320 	orr.w	r3, r3, #32
 80014f4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80014f6:	4b2c      	ldr	r3, [pc, #176]	@ (80015a8 <MX_GPIO_Init+0xec>)
 80014f8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80014fa:	f003 0320 	and.w	r3, r3, #32
 80014fe:	60fb      	str	r3, [r7, #12]
 8001500:	68fb      	ldr	r3, [r7, #12]
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8001502:	4b29      	ldr	r3, [pc, #164]	@ (80015a8 <MX_GPIO_Init+0xec>)
 8001504:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001506:	4a28      	ldr	r2, [pc, #160]	@ (80015a8 <MX_GPIO_Init+0xec>)
 8001508:	f043 0301 	orr.w	r3, r3, #1
 800150c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800150e:	4b26      	ldr	r3, [pc, #152]	@ (80015a8 <MX_GPIO_Init+0xec>)
 8001510:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001512:	f003 0301 	and.w	r3, r3, #1
 8001516:	60bb      	str	r3, [r7, #8]
 8001518:	68bb      	ldr	r3, [r7, #8]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 800151a:	4b23      	ldr	r3, [pc, #140]	@ (80015a8 <MX_GPIO_Init+0xec>)
 800151c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800151e:	4a22      	ldr	r2, [pc, #136]	@ (80015a8 <MX_GPIO_Init+0xec>)
 8001520:	f043 0302 	orr.w	r3, r3, #2
 8001524:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001526:	4b20      	ldr	r3, [pc, #128]	@ (80015a8 <MX_GPIO_Init+0xec>)
 8001528:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800152a:	f003 0302 	and.w	r3, r3, #2
 800152e:	607b      	str	r3, [r7, #4]
 8001530:	687b      	ldr	r3, [r7, #4]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 8001532:	2200      	movs	r2, #0
 8001534:	2120      	movs	r1, #32
 8001536:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800153a:	f000 fd5d 	bl	8001ff8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 800153e:	2200      	movs	r2, #0
 8001540:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001544:	4819      	ldr	r0, [pc, #100]	@ (80015ac <MX_GPIO_Init+0xf0>)
 8001546:	f000 fd57 	bl	8001ff8 <HAL_GPIO_WritePin>

	/*Configure GPIO pin : PC13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 800154a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800154e:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001550:	2300      	movs	r3, #0
 8001552:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001554:	2300      	movs	r3, #0
 8001556:	61fb      	str	r3, [r7, #28]
	HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001558:	f107 0314 	add.w	r3, r7, #20
 800155c:	4619      	mov	r1, r3
 800155e:	4814      	ldr	r0, [pc, #80]	@ (80015b0 <MX_GPIO_Init+0xf4>)
 8001560:	f000 fbc8 	bl	8001cf4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PA5 */
	GPIO_InitStruct.Pin = GPIO_PIN_5;
 8001564:	2320      	movs	r3, #32
 8001566:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001568:	2301      	movs	r3, #1
 800156a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800156c:	2300      	movs	r3, #0
 800156e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001570:	2300      	movs	r3, #0
 8001572:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001574:	f107 0314 	add.w	r3, r7, #20
 8001578:	4619      	mov	r1, r3
 800157a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800157e:	f000 fbb9 	bl	8001cf4 <HAL_GPIO_Init>

	/*Configure GPIO pin : PB13 */
	GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001582:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001586:	617b      	str	r3, [r7, #20]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001588:	2301      	movs	r3, #1
 800158a:	61bb      	str	r3, [r7, #24]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800158c:	2300      	movs	r3, #0
 800158e:	61fb      	str	r3, [r7, #28]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001590:	2300      	movs	r3, #0
 8001592:	623b      	str	r3, [r7, #32]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001594:	f107 0314 	add.w	r3, r7, #20
 8001598:	4619      	mov	r1, r3
 800159a:	4804      	ldr	r0, [pc, #16]	@ (80015ac <MX_GPIO_Init+0xf0>)
 800159c:	f000 fbaa 	bl	8001cf4 <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 80015a0:	bf00      	nop
 80015a2:	3728      	adds	r7, #40	@ 0x28
 80015a4:	46bd      	mov	sp, r7
 80015a6:	bd80      	pop	{r7, pc}
 80015a8:	40021000 	.word	0x40021000
 80015ac:	48000400 	.word	0x48000400
 80015b0:	48000800 	.word	0x48000800

080015b4 <Error_Handler>:
/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void)
{
 80015b4:	b480      	push	{r7}
 80015b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80015b8:	b672      	cpsid	i
}
 80015ba:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1)
 80015bc:	bf00      	nop
 80015be:	e7fd      	b.n	80015bc <Error_Handler+0x8>

080015c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80015c6:	4b0f      	ldr	r3, [pc, #60]	@ (8001604 <HAL_MspInit+0x44>)
 80015c8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015ca:	4a0e      	ldr	r2, [pc, #56]	@ (8001604 <HAL_MspInit+0x44>)
 80015cc:	f043 0301 	orr.w	r3, r3, #1
 80015d0:	6613      	str	r3, [r2, #96]	@ 0x60
 80015d2:	4b0c      	ldr	r3, [pc, #48]	@ (8001604 <HAL_MspInit+0x44>)
 80015d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80015d6:	f003 0301 	and.w	r3, r3, #1
 80015da:	607b      	str	r3, [r7, #4]
 80015dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80015de:	4b09      	ldr	r3, [pc, #36]	@ (8001604 <HAL_MspInit+0x44>)
 80015e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015e2:	4a08      	ldr	r2, [pc, #32]	@ (8001604 <HAL_MspInit+0x44>)
 80015e4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80015e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80015ea:	4b06      	ldr	r3, [pc, #24]	@ (8001604 <HAL_MspInit+0x44>)
 80015ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80015ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80015f2:	603b      	str	r3, [r7, #0]
 80015f4:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80015f6:	f001 fccb 	bl	8002f90 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80015fa:	bf00      	nop
 80015fc:	3708      	adds	r7, #8
 80015fe:	46bd      	mov	sp, r7
 8001600:	bd80      	pop	{r7, pc}
 8001602:	bf00      	nop
 8001604:	40021000 	.word	0x40021000

08001608 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b09c      	sub	sp, #112	@ 0x70
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001610:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8001614:	2200      	movs	r2, #0
 8001616:	601a      	str	r2, [r3, #0]
 8001618:	605a      	str	r2, [r3, #4]
 800161a:	609a      	str	r2, [r3, #8]
 800161c:	60da      	str	r2, [r3, #12]
 800161e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001620:	f107 0318 	add.w	r3, r7, #24
 8001624:	2244      	movs	r2, #68	@ 0x44
 8001626:	2100      	movs	r1, #0
 8001628:	4618      	mov	r0, r3
 800162a:	f006 fc93 	bl	8007f54 <memset>
  if(hi2c->Instance==I2C1)
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	681b      	ldr	r3, [r3, #0]
 8001632:	4a2d      	ldr	r2, [pc, #180]	@ (80016e8 <HAL_I2C_MspInit+0xe0>)
 8001634:	4293      	cmp	r3, r2
 8001636:	d153      	bne.n	80016e0 <HAL_I2C_MspInit+0xd8>

    /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8001638:	2340      	movs	r3, #64	@ 0x40
 800163a:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800163c:	2300      	movs	r3, #0
 800163e:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001640:	f107 0318 	add.w	r3, r7, #24
 8001644:	4618      	mov	r0, r3
 8001646:	f002 f9e1 	bl	8003a0c <HAL_RCCEx_PeriphCLKConfig>
 800164a:	4603      	mov	r3, r0
 800164c:	2b00      	cmp	r3, #0
 800164e:	d001      	beq.n	8001654 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001650:	f7ff ffb0 	bl	80015b4 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001654:	4b25      	ldr	r3, [pc, #148]	@ (80016ec <HAL_I2C_MspInit+0xe4>)
 8001656:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001658:	4a24      	ldr	r2, [pc, #144]	@ (80016ec <HAL_I2C_MspInit+0xe4>)
 800165a:	f043 0301 	orr.w	r3, r3, #1
 800165e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001660:	4b22      	ldr	r3, [pc, #136]	@ (80016ec <HAL_I2C_MspInit+0xe4>)
 8001662:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001664:	f003 0301 	and.w	r3, r3, #1
 8001668:	617b      	str	r3, [r7, #20]
 800166a:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800166c:	4b1f      	ldr	r3, [pc, #124]	@ (80016ec <HAL_I2C_MspInit+0xe4>)
 800166e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001670:	4a1e      	ldr	r2, [pc, #120]	@ (80016ec <HAL_I2C_MspInit+0xe4>)
 8001672:	f043 0302 	orr.w	r3, r3, #2
 8001676:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001678:	4b1c      	ldr	r3, [pc, #112]	@ (80016ec <HAL_I2C_MspInit+0xe4>)
 800167a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800167c:	f003 0302 	and.w	r3, r3, #2
 8001680:	613b      	str	r3, [r7, #16]
 8001682:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8001684:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001688:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800168a:	2312      	movs	r3, #18
 800168c:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800168e:	2300      	movs	r3, #0
 8001690:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001692:	2300      	movs	r3, #0
 8001694:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001696:	2304      	movs	r3, #4
 8001698:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800169a:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800169e:	4619      	mov	r1, r3
 80016a0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80016a4:	f000 fb26 	bl	8001cf4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80016a8:	2380      	movs	r3, #128	@ 0x80
 80016aa:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80016ac:	2312      	movs	r3, #18
 80016ae:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b0:	2300      	movs	r3, #0
 80016b2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016b4:	2300      	movs	r3, #0
 80016b6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80016b8:	2304      	movs	r3, #4
 80016ba:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80016bc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80016c0:	4619      	mov	r1, r3
 80016c2:	480b      	ldr	r0, [pc, #44]	@ (80016f0 <HAL_I2C_MspInit+0xe8>)
 80016c4:	f000 fb16 	bl	8001cf4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 80016c8:	4b08      	ldr	r3, [pc, #32]	@ (80016ec <HAL_I2C_MspInit+0xe4>)
 80016ca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016cc:	4a07      	ldr	r2, [pc, #28]	@ (80016ec <HAL_I2C_MspInit+0xe4>)
 80016ce:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 80016d2:	6593      	str	r3, [r2, #88]	@ 0x58
 80016d4:	4b05      	ldr	r3, [pc, #20]	@ (80016ec <HAL_I2C_MspInit+0xe4>)
 80016d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016d8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80016dc:	60fb      	str	r3, [r7, #12]
 80016de:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 80016e0:	bf00      	nop
 80016e2:	3770      	adds	r7, #112	@ 0x70
 80016e4:	46bd      	mov	sp, r7
 80016e6:	bd80      	pop	{r7, pc}
 80016e8:	40005400 	.word	0x40005400
 80016ec:	40021000 	.word	0x40021000
 80016f0:	48000400 	.word	0x48000400

080016f4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b09a      	sub	sp, #104	@ 0x68
 80016f8:	af00      	add	r7, sp, #0
 80016fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80016fc:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001700:	2200      	movs	r2, #0
 8001702:	601a      	str	r2, [r3, #0]
 8001704:	605a      	str	r2, [r3, #4]
 8001706:	609a      	str	r2, [r3, #8]
 8001708:	60da      	str	r2, [r3, #12]
 800170a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800170c:	f107 0310 	add.w	r3, r7, #16
 8001710:	2244      	movs	r2, #68	@ 0x44
 8001712:	2100      	movs	r1, #0
 8001714:	4618      	mov	r0, r3
 8001716:	f006 fc1d 	bl	8007f54 <memset>
  if(huart->Instance==LPUART1)
 800171a:	687b      	ldr	r3, [r7, #4]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	4a1f      	ldr	r2, [pc, #124]	@ (800179c <HAL_UART_MspInit+0xa8>)
 8001720:	4293      	cmp	r3, r2
 8001722:	d136      	bne.n	8001792 <HAL_UART_MspInit+0x9e>

    /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8001724:	2320      	movs	r3, #32
 8001726:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 8001728:	2300      	movs	r3, #0
 800172a:	627b      	str	r3, [r7, #36]	@ 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800172c:	f107 0310 	add.w	r3, r7, #16
 8001730:	4618      	mov	r0, r3
 8001732:	f002 f96b 	bl	8003a0c <HAL_RCCEx_PeriphCLKConfig>
 8001736:	4603      	mov	r3, r0
 8001738:	2b00      	cmp	r3, #0
 800173a:	d001      	beq.n	8001740 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 800173c:	f7ff ff3a 	bl	80015b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8001740:	4b17      	ldr	r3, [pc, #92]	@ (80017a0 <HAL_UART_MspInit+0xac>)
 8001742:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001744:	4a16      	ldr	r2, [pc, #88]	@ (80017a0 <HAL_UART_MspInit+0xac>)
 8001746:	f043 0301 	orr.w	r3, r3, #1
 800174a:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800174c:	4b14      	ldr	r3, [pc, #80]	@ (80017a0 <HAL_UART_MspInit+0xac>)
 800174e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001750:	f003 0301 	and.w	r3, r3, #1
 8001754:	60fb      	str	r3, [r7, #12]
 8001756:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001758:	4b11      	ldr	r3, [pc, #68]	@ (80017a0 <HAL_UART_MspInit+0xac>)
 800175a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800175c:	4a10      	ldr	r2, [pc, #64]	@ (80017a0 <HAL_UART_MspInit+0xac>)
 800175e:	f043 0301 	orr.w	r3, r3, #1
 8001762:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001764:	4b0e      	ldr	r3, [pc, #56]	@ (80017a0 <HAL_UART_MspInit+0xac>)
 8001766:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001768:	f003 0301 	and.w	r3, r3, #1
 800176c:	60bb      	str	r3, [r7, #8]
 800176e:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 8001770:	230c      	movs	r3, #12
 8001772:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001774:	2302      	movs	r3, #2
 8001776:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001778:	2300      	movs	r3, #0
 800177a:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800177c:	2300      	movs	r3, #0
 800177e:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 8001780:	230c      	movs	r3, #12
 8001782:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001784:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001788:	4619      	mov	r1, r3
 800178a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800178e:	f000 fab1 	bl	8001cf4 <HAL_GPIO_Init>

    /* USER CODE END LPUART1_MspInit 1 */

  }

}
 8001792:	bf00      	nop
 8001794:	3768      	adds	r7, #104	@ 0x68
 8001796:	46bd      	mov	sp, r7
 8001798:	bd80      	pop	{r7, pc}
 800179a:	bf00      	nop
 800179c:	40008000 	.word	0x40008000
 80017a0:	40021000 	.word	0x40021000

080017a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80017a4:	b480      	push	{r7}
 80017a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80017a8:	bf00      	nop
 80017aa:	e7fd      	b.n	80017a8 <NMI_Handler+0x4>

080017ac <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80017ac:	b480      	push	{r7}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80017b0:	bf00      	nop
 80017b2:	e7fd      	b.n	80017b0 <HardFault_Handler+0x4>

080017b4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80017b4:	b480      	push	{r7}
 80017b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80017b8:	bf00      	nop
 80017ba:	e7fd      	b.n	80017b8 <MemManage_Handler+0x4>

080017bc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80017bc:	b480      	push	{r7}
 80017be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80017c0:	bf00      	nop
 80017c2:	e7fd      	b.n	80017c0 <BusFault_Handler+0x4>

080017c4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80017c4:	b480      	push	{r7}
 80017c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80017c8:	bf00      	nop
 80017ca:	e7fd      	b.n	80017c8 <UsageFault_Handler+0x4>

080017cc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80017d0:	bf00      	nop
 80017d2:	46bd      	mov	sp, r7
 80017d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017d8:	4770      	bx	lr

080017da <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80017da:	b480      	push	{r7}
 80017dc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	46bd      	mov	sp, r7
 80017e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e6:	4770      	bx	lr

080017e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80017e8:	b480      	push	{r7}
 80017ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80017ec:	bf00      	nop
 80017ee:	46bd      	mov	sp, r7
 80017f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f4:	4770      	bx	lr

080017f6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80017f6:	b580      	push	{r7, lr}
 80017f8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80017fa:	f000 f957 	bl	8001aac <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80017fe:	bf00      	nop
 8001800:	bd80      	pop	{r7, pc}

08001802 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001802:	b480      	push	{r7}
 8001804:	af00      	add	r7, sp, #0
  return 1;
 8001806:	2301      	movs	r3, #1
}
 8001808:	4618      	mov	r0, r3
 800180a:	46bd      	mov	sp, r7
 800180c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001810:	4770      	bx	lr

08001812 <_kill>:

int _kill(int pid, int sig)
{
 8001812:	b580      	push	{r7, lr}
 8001814:	b082      	sub	sp, #8
 8001816:	af00      	add	r7, sp, #0
 8001818:	6078      	str	r0, [r7, #4]
 800181a:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800181c:	f006 fbec 	bl	8007ff8 <__errno>
 8001820:	4603      	mov	r3, r0
 8001822:	2216      	movs	r2, #22
 8001824:	601a      	str	r2, [r3, #0]
  return -1;
 8001826:	f04f 33ff 	mov.w	r3, #4294967295
}
 800182a:	4618      	mov	r0, r3
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}

08001832 <_exit>:

void _exit (int status)
{
 8001832:	b580      	push	{r7, lr}
 8001834:	b082      	sub	sp, #8
 8001836:	af00      	add	r7, sp, #0
 8001838:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800183a:	f04f 31ff 	mov.w	r1, #4294967295
 800183e:	6878      	ldr	r0, [r7, #4]
 8001840:	f7ff ffe7 	bl	8001812 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001844:	bf00      	nop
 8001846:	e7fd      	b.n	8001844 <_exit+0x12>

08001848 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001848:	b580      	push	{r7, lr}
 800184a:	b086      	sub	sp, #24
 800184c:	af00      	add	r7, sp, #0
 800184e:	60f8      	str	r0, [r7, #12]
 8001850:	60b9      	str	r1, [r7, #8]
 8001852:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001854:	2300      	movs	r3, #0
 8001856:	617b      	str	r3, [r7, #20]
 8001858:	e00a      	b.n	8001870 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800185a:	f3af 8000 	nop.w
 800185e:	4601      	mov	r1, r0
 8001860:	68bb      	ldr	r3, [r7, #8]
 8001862:	1c5a      	adds	r2, r3, #1
 8001864:	60ba      	str	r2, [r7, #8]
 8001866:	b2ca      	uxtb	r2, r1
 8001868:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800186a:	697b      	ldr	r3, [r7, #20]
 800186c:	3301      	adds	r3, #1
 800186e:	617b      	str	r3, [r7, #20]
 8001870:	697a      	ldr	r2, [r7, #20]
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	429a      	cmp	r2, r3
 8001876:	dbf0      	blt.n	800185a <_read+0x12>
  }

  return len;
 8001878:	687b      	ldr	r3, [r7, #4]
}
 800187a:	4618      	mov	r0, r3
 800187c:	3718      	adds	r7, #24
 800187e:	46bd      	mov	sp, r7
 8001880:	bd80      	pop	{r7, pc}

08001882 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001882:	b580      	push	{r7, lr}
 8001884:	b086      	sub	sp, #24
 8001886:	af00      	add	r7, sp, #0
 8001888:	60f8      	str	r0, [r7, #12]
 800188a:	60b9      	str	r1, [r7, #8]
 800188c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800188e:	2300      	movs	r3, #0
 8001890:	617b      	str	r3, [r7, #20]
 8001892:	e009      	b.n	80018a8 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8001894:	68bb      	ldr	r3, [r7, #8]
 8001896:	1c5a      	adds	r2, r3, #1
 8001898:	60ba      	str	r2, [r7, #8]
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	4618      	mov	r0, r3
 800189e:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80018a2:	697b      	ldr	r3, [r7, #20]
 80018a4:	3301      	adds	r3, #1
 80018a6:	617b      	str	r3, [r7, #20]
 80018a8:	697a      	ldr	r2, [r7, #20]
 80018aa:	687b      	ldr	r3, [r7, #4]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	dbf1      	blt.n	8001894 <_write+0x12>
  }
  return len;
 80018b0:	687b      	ldr	r3, [r7, #4]
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	3718      	adds	r7, #24
 80018b6:	46bd      	mov	sp, r7
 80018b8:	bd80      	pop	{r7, pc}

080018ba <_close>:

int _close(int file)
{
 80018ba:	b480      	push	{r7}
 80018bc:	b083      	sub	sp, #12
 80018be:	af00      	add	r7, sp, #0
 80018c0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80018c2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80018c6:	4618      	mov	r0, r3
 80018c8:	370c      	adds	r7, #12
 80018ca:	46bd      	mov	sp, r7
 80018cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018d0:	4770      	bx	lr

080018d2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80018d2:	b480      	push	{r7}
 80018d4:	b083      	sub	sp, #12
 80018d6:	af00      	add	r7, sp, #0
 80018d8:	6078      	str	r0, [r7, #4]
 80018da:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80018e2:	605a      	str	r2, [r3, #4]
  return 0;
 80018e4:	2300      	movs	r3, #0
}
 80018e6:	4618      	mov	r0, r3
 80018e8:	370c      	adds	r7, #12
 80018ea:	46bd      	mov	sp, r7
 80018ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f0:	4770      	bx	lr

080018f2 <_isatty>:

int _isatty(int file)
{
 80018f2:	b480      	push	{r7}
 80018f4:	b083      	sub	sp, #12
 80018f6:	af00      	add	r7, sp, #0
 80018f8:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80018fa:	2301      	movs	r3, #1
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	370c      	adds	r7, #12
 8001900:	46bd      	mov	sp, r7
 8001902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001906:	4770      	bx	lr

08001908 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001908:	b480      	push	{r7}
 800190a:	b085      	sub	sp, #20
 800190c:	af00      	add	r7, sp, #0
 800190e:	60f8      	str	r0, [r7, #12]
 8001910:	60b9      	str	r1, [r7, #8]
 8001912:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001914:	2300      	movs	r3, #0
}
 8001916:	4618      	mov	r0, r3
 8001918:	3714      	adds	r7, #20
 800191a:	46bd      	mov	sp, r7
 800191c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001920:	4770      	bx	lr
	...

08001924 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b086      	sub	sp, #24
 8001928:	af00      	add	r7, sp, #0
 800192a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800192c:	4a14      	ldr	r2, [pc, #80]	@ (8001980 <_sbrk+0x5c>)
 800192e:	4b15      	ldr	r3, [pc, #84]	@ (8001984 <_sbrk+0x60>)
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001934:	697b      	ldr	r3, [r7, #20]
 8001936:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001938:	4b13      	ldr	r3, [pc, #76]	@ (8001988 <_sbrk+0x64>)
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	2b00      	cmp	r3, #0
 800193e:	d102      	bne.n	8001946 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001940:	4b11      	ldr	r3, [pc, #68]	@ (8001988 <_sbrk+0x64>)
 8001942:	4a12      	ldr	r2, [pc, #72]	@ (800198c <_sbrk+0x68>)
 8001944:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001946:	4b10      	ldr	r3, [pc, #64]	@ (8001988 <_sbrk+0x64>)
 8001948:	681a      	ldr	r2, [r3, #0]
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	4413      	add	r3, r2
 800194e:	693a      	ldr	r2, [r7, #16]
 8001950:	429a      	cmp	r2, r3
 8001952:	d207      	bcs.n	8001964 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001954:	f006 fb50 	bl	8007ff8 <__errno>
 8001958:	4603      	mov	r3, r0
 800195a:	220c      	movs	r2, #12
 800195c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800195e:	f04f 33ff 	mov.w	r3, #4294967295
 8001962:	e009      	b.n	8001978 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001964:	4b08      	ldr	r3, [pc, #32]	@ (8001988 <_sbrk+0x64>)
 8001966:	681b      	ldr	r3, [r3, #0]
 8001968:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800196a:	4b07      	ldr	r3, [pc, #28]	@ (8001988 <_sbrk+0x64>)
 800196c:	681a      	ldr	r2, [r3, #0]
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	4413      	add	r3, r2
 8001972:	4a05      	ldr	r2, [pc, #20]	@ (8001988 <_sbrk+0x64>)
 8001974:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001976:	68fb      	ldr	r3, [r7, #12]
}
 8001978:	4618      	mov	r0, r3
 800197a:	3718      	adds	r7, #24
 800197c:	46bd      	mov	sp, r7
 800197e:	bd80      	pop	{r7, pc}
 8001980:	20008000 	.word	0x20008000
 8001984:	00000400 	.word	0x00000400
 8001988:	20000338 	.word	0x20000338
 800198c:	20000598 	.word	0x20000598

08001990 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001990:	b480      	push	{r7}
 8001992:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001994:	4b06      	ldr	r3, [pc, #24]	@ (80019b0 <SystemInit+0x20>)
 8001996:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800199a:	4a05      	ldr	r2, [pc, #20]	@ (80019b0 <SystemInit+0x20>)
 800199c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80019a0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80019a4:	bf00      	nop
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	e000ed00 	.word	0xe000ed00

080019b4 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
	  ldr   r0, =_estack
 80019b4:	480d      	ldr	r0, [pc, #52]	@ (80019ec <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80019b6:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 80019b8:	f7ff ffea 	bl	8001990 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80019bc:	480c      	ldr	r0, [pc, #48]	@ (80019f0 <LoopForever+0x6>)
  ldr r1, =_edata
 80019be:	490d      	ldr	r1, [pc, #52]	@ (80019f4 <LoopForever+0xa>)
  ldr r2, =_sidata
 80019c0:	4a0d      	ldr	r2, [pc, #52]	@ (80019f8 <LoopForever+0xe>)
  movs r3, #0
 80019c2:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 80019c4:	e002      	b.n	80019cc <LoopCopyDataInit>

080019c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80019c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80019c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80019ca:	3304      	adds	r3, #4

080019cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80019cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80019ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80019d0:	d3f9      	bcc.n	80019c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80019d2:	4a0a      	ldr	r2, [pc, #40]	@ (80019fc <LoopForever+0x12>)
  ldr r4, =_ebss
 80019d4:	4c0a      	ldr	r4, [pc, #40]	@ (8001a00 <LoopForever+0x16>)
  movs r3, #0
 80019d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80019d8:	e001      	b.n	80019de <LoopFillZerobss>

080019da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80019da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80019dc:	3204      	adds	r2, #4

080019de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80019de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80019e0:	d3fb      	bcc.n	80019da <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 80019e2:	f006 fb0f 	bl	8008004 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80019e6:	f7ff fb43 	bl	8001070 <main>

080019ea <LoopForever>:

LoopForever:
    b LoopForever
 80019ea:	e7fe      	b.n	80019ea <LoopForever>
	  ldr   r0, =_estack
 80019ec:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 80019f0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80019f4:	20000200 	.word	0x20000200
  ldr r2, =_sidata
 80019f8:	0800da78 	.word	0x0800da78
  ldr r2, =_sbss
 80019fc:	20000200 	.word	0x20000200
  ldr r4, =_ebss
 8001a00:	20000598 	.word	0x20000598

08001a04 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8001a04:	e7fe      	b.n	8001a04 <ADC1_2_IRQHandler>

08001a06 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a06:	b580      	push	{r7, lr}
 8001a08:	b082      	sub	sp, #8
 8001a0a:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001a0c:	2300      	movs	r3, #0
 8001a0e:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a10:	2003      	movs	r0, #3
 8001a12:	f000 f93d 	bl	8001c90 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001a16:	2000      	movs	r0, #0
 8001a18:	f000 f80e 	bl	8001a38 <HAL_InitTick>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d002      	beq.n	8001a28 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	71fb      	strb	r3, [r7, #7]
 8001a26:	e001      	b.n	8001a2c <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001a28:	f7ff fdca 	bl	80015c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001a2c:	79fb      	ldrb	r3, [r7, #7]

}
 8001a2e:	4618      	mov	r0, r3
 8001a30:	3708      	adds	r7, #8
 8001a32:	46bd      	mov	sp, r7
 8001a34:	bd80      	pop	{r7, pc}
	...

08001a38 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001a38:	b580      	push	{r7, lr}
 8001a3a:	b084      	sub	sp, #16
 8001a3c:	af00      	add	r7, sp, #0
 8001a3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001a40:	2300      	movs	r3, #0
 8001a42:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8001a44:	4b16      	ldr	r3, [pc, #88]	@ (8001aa0 <HAL_InitTick+0x68>)
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	2b00      	cmp	r3, #0
 8001a4a:	d022      	beq.n	8001a92 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8001a4c:	4b15      	ldr	r3, [pc, #84]	@ (8001aa4 <HAL_InitTick+0x6c>)
 8001a4e:	681a      	ldr	r2, [r3, #0]
 8001a50:	4b13      	ldr	r3, [pc, #76]	@ (8001aa0 <HAL_InitTick+0x68>)
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8001a58:	fbb1 f3f3 	udiv	r3, r1, r3
 8001a5c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a60:	4618      	mov	r0, r3
 8001a62:	f000 f93a 	bl	8001cda <HAL_SYSTICK_Config>
 8001a66:	4603      	mov	r3, r0
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	d10f      	bne.n	8001a8c <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	2b0f      	cmp	r3, #15
 8001a70:	d809      	bhi.n	8001a86 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001a72:	2200      	movs	r2, #0
 8001a74:	6879      	ldr	r1, [r7, #4]
 8001a76:	f04f 30ff 	mov.w	r0, #4294967295
 8001a7a:	f000 f914 	bl	8001ca6 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001a7e:	4a0a      	ldr	r2, [pc, #40]	@ (8001aa8 <HAL_InitTick+0x70>)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	6013      	str	r3, [r2, #0]
 8001a84:	e007      	b.n	8001a96 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8001a86:	2301      	movs	r3, #1
 8001a88:	73fb      	strb	r3, [r7, #15]
 8001a8a:	e004      	b.n	8001a96 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001a8c:	2301      	movs	r3, #1
 8001a8e:	73fb      	strb	r3, [r7, #15]
 8001a90:	e001      	b.n	8001a96 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001a92:	2301      	movs	r3, #1
 8001a94:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001a96:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a98:	4618      	mov	r0, r3
 8001a9a:	3710      	adds	r7, #16
 8001a9c:	46bd      	mov	sp, r7
 8001a9e:	bd80      	pop	{r7, pc}
 8001aa0:	20000008 	.word	0x20000008
 8001aa4:	20000000 	.word	0x20000000
 8001aa8:	20000004 	.word	0x20000004

08001aac <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001aac:	b480      	push	{r7}
 8001aae:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001ab0:	4b05      	ldr	r3, [pc, #20]	@ (8001ac8 <HAL_IncTick+0x1c>)
 8001ab2:	681a      	ldr	r2, [r3, #0]
 8001ab4:	4b05      	ldr	r3, [pc, #20]	@ (8001acc <HAL_IncTick+0x20>)
 8001ab6:	681b      	ldr	r3, [r3, #0]
 8001ab8:	4413      	add	r3, r2
 8001aba:	4a03      	ldr	r2, [pc, #12]	@ (8001ac8 <HAL_IncTick+0x1c>)
 8001abc:	6013      	str	r3, [r2, #0]
}
 8001abe:	bf00      	nop
 8001ac0:	46bd      	mov	sp, r7
 8001ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac6:	4770      	bx	lr
 8001ac8:	2000033c 	.word	0x2000033c
 8001acc:	20000008 	.word	0x20000008

08001ad0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ad4:	4b03      	ldr	r3, [pc, #12]	@ (8001ae4 <HAL_GetTick+0x14>)
 8001ad6:	681b      	ldr	r3, [r3, #0]
}
 8001ad8:	4618      	mov	r0, r3
 8001ada:	46bd      	mov	sp, r7
 8001adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae0:	4770      	bx	lr
 8001ae2:	bf00      	nop
 8001ae4:	2000033c 	.word	0x2000033c

08001ae8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b084      	sub	sp, #16
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001af0:	f7ff ffee 	bl	8001ad0 <HAL_GetTick>
 8001af4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001afa:	68fb      	ldr	r3, [r7, #12]
 8001afc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b00:	d004      	beq.n	8001b0c <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b02:	4b09      	ldr	r3, [pc, #36]	@ (8001b28 <HAL_Delay+0x40>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	68fa      	ldr	r2, [r7, #12]
 8001b08:	4413      	add	r3, r2
 8001b0a:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001b0c:	bf00      	nop
 8001b0e:	f7ff ffdf 	bl	8001ad0 <HAL_GetTick>
 8001b12:	4602      	mov	r2, r0
 8001b14:	68bb      	ldr	r3, [r7, #8]
 8001b16:	1ad3      	subs	r3, r2, r3
 8001b18:	68fa      	ldr	r2, [r7, #12]
 8001b1a:	429a      	cmp	r2, r3
 8001b1c:	d8f7      	bhi.n	8001b0e <HAL_Delay+0x26>
  {
  }
}
 8001b1e:	bf00      	nop
 8001b20:	bf00      	nop
 8001b22:	3710      	adds	r7, #16
 8001b24:	46bd      	mov	sp, r7
 8001b26:	bd80      	pop	{r7, pc}
 8001b28:	20000008 	.word	0x20000008

08001b2c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001b2c:	b480      	push	{r7}
 8001b2e:	b085      	sub	sp, #20
 8001b30:	af00      	add	r7, sp, #0
 8001b32:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	f003 0307 	and.w	r3, r3, #7
 8001b3a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001b3c:	4b0c      	ldr	r3, [pc, #48]	@ (8001b70 <__NVIC_SetPriorityGrouping+0x44>)
 8001b3e:	68db      	ldr	r3, [r3, #12]
 8001b40:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001b42:	68ba      	ldr	r2, [r7, #8]
 8001b44:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001b48:	4013      	ands	r3, r2
 8001b4a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001b4c:	68fb      	ldr	r3, [r7, #12]
 8001b4e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001b50:	68bb      	ldr	r3, [r7, #8]
 8001b52:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001b54:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001b58:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001b5c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001b5e:	4a04      	ldr	r2, [pc, #16]	@ (8001b70 <__NVIC_SetPriorityGrouping+0x44>)
 8001b60:	68bb      	ldr	r3, [r7, #8]
 8001b62:	60d3      	str	r3, [r2, #12]
}
 8001b64:	bf00      	nop
 8001b66:	3714      	adds	r7, #20
 8001b68:	46bd      	mov	sp, r7
 8001b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b6e:	4770      	bx	lr
 8001b70:	e000ed00 	.word	0xe000ed00

08001b74 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001b74:	b480      	push	{r7}
 8001b76:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001b78:	4b04      	ldr	r3, [pc, #16]	@ (8001b8c <__NVIC_GetPriorityGrouping+0x18>)
 8001b7a:	68db      	ldr	r3, [r3, #12]
 8001b7c:	0a1b      	lsrs	r3, r3, #8
 8001b7e:	f003 0307 	and.w	r3, r3, #7
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr
 8001b8c:	e000ed00 	.word	0xe000ed00

08001b90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001b90:	b480      	push	{r7}
 8001b92:	b083      	sub	sp, #12
 8001b94:	af00      	add	r7, sp, #0
 8001b96:	4603      	mov	r3, r0
 8001b98:	6039      	str	r1, [r7, #0]
 8001b9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001ba0:	2b00      	cmp	r3, #0
 8001ba2:	db0a      	blt.n	8001bba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ba4:	683b      	ldr	r3, [r7, #0]
 8001ba6:	b2da      	uxtb	r2, r3
 8001ba8:	490c      	ldr	r1, [pc, #48]	@ (8001bdc <__NVIC_SetPriority+0x4c>)
 8001baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001bae:	0112      	lsls	r2, r2, #4
 8001bb0:	b2d2      	uxtb	r2, r2
 8001bb2:	440b      	add	r3, r1
 8001bb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001bb8:	e00a      	b.n	8001bd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001bba:	683b      	ldr	r3, [r7, #0]
 8001bbc:	b2da      	uxtb	r2, r3
 8001bbe:	4908      	ldr	r1, [pc, #32]	@ (8001be0 <__NVIC_SetPriority+0x50>)
 8001bc0:	79fb      	ldrb	r3, [r7, #7]
 8001bc2:	f003 030f 	and.w	r3, r3, #15
 8001bc6:	3b04      	subs	r3, #4
 8001bc8:	0112      	lsls	r2, r2, #4
 8001bca:	b2d2      	uxtb	r2, r2
 8001bcc:	440b      	add	r3, r1
 8001bce:	761a      	strb	r2, [r3, #24]
}
 8001bd0:	bf00      	nop
 8001bd2:	370c      	adds	r7, #12
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	e000e100 	.word	0xe000e100
 8001be0:	e000ed00 	.word	0xe000ed00

08001be4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001be4:	b480      	push	{r7}
 8001be6:	b089      	sub	sp, #36	@ 0x24
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	60f8      	str	r0, [r7, #12]
 8001bec:	60b9      	str	r1, [r7, #8]
 8001bee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001bf0:	68fb      	ldr	r3, [r7, #12]
 8001bf2:	f003 0307 	and.w	r3, r3, #7
 8001bf6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001bf8:	69fb      	ldr	r3, [r7, #28]
 8001bfa:	f1c3 0307 	rsb	r3, r3, #7
 8001bfe:	2b04      	cmp	r3, #4
 8001c00:	bf28      	it	cs
 8001c02:	2304      	movcs	r3, #4
 8001c04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001c06:	69fb      	ldr	r3, [r7, #28]
 8001c08:	3304      	adds	r3, #4
 8001c0a:	2b06      	cmp	r3, #6
 8001c0c:	d902      	bls.n	8001c14 <NVIC_EncodePriority+0x30>
 8001c0e:	69fb      	ldr	r3, [r7, #28]
 8001c10:	3b03      	subs	r3, #3
 8001c12:	e000      	b.n	8001c16 <NVIC_EncodePriority+0x32>
 8001c14:	2300      	movs	r3, #0
 8001c16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c18:	f04f 32ff 	mov.w	r2, #4294967295
 8001c1c:	69bb      	ldr	r3, [r7, #24]
 8001c1e:	fa02 f303 	lsl.w	r3, r2, r3
 8001c22:	43da      	mvns	r2, r3
 8001c24:	68bb      	ldr	r3, [r7, #8]
 8001c26:	401a      	ands	r2, r3
 8001c28:	697b      	ldr	r3, [r7, #20]
 8001c2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001c2c:	f04f 31ff 	mov.w	r1, #4294967295
 8001c30:	697b      	ldr	r3, [r7, #20]
 8001c32:	fa01 f303 	lsl.w	r3, r1, r3
 8001c36:	43d9      	mvns	r1, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001c3c:	4313      	orrs	r3, r2
         );
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	3724      	adds	r7, #36	@ 0x24
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr
	...

08001c4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001c4c:	b580      	push	{r7, lr}
 8001c4e:	b082      	sub	sp, #8
 8001c50:	af00      	add	r7, sp, #0
 8001c52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	3b01      	subs	r3, #1
 8001c58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001c5c:	d301      	bcc.n	8001c62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001c5e:	2301      	movs	r3, #1
 8001c60:	e00f      	b.n	8001c82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001c62:	4a0a      	ldr	r2, [pc, #40]	@ (8001c8c <SysTick_Config+0x40>)
 8001c64:	687b      	ldr	r3, [r7, #4]
 8001c66:	3b01      	subs	r3, #1
 8001c68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001c6a:	210f      	movs	r1, #15
 8001c6c:	f04f 30ff 	mov.w	r0, #4294967295
 8001c70:	f7ff ff8e 	bl	8001b90 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001c74:	4b05      	ldr	r3, [pc, #20]	@ (8001c8c <SysTick_Config+0x40>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001c7a:	4b04      	ldr	r3, [pc, #16]	@ (8001c8c <SysTick_Config+0x40>)
 8001c7c:	2207      	movs	r2, #7
 8001c7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001c80:	2300      	movs	r3, #0
}
 8001c82:	4618      	mov	r0, r3
 8001c84:	3708      	adds	r7, #8
 8001c86:	46bd      	mov	sp, r7
 8001c88:	bd80      	pop	{r7, pc}
 8001c8a:	bf00      	nop
 8001c8c:	e000e010 	.word	0xe000e010

08001c90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001c98:	6878      	ldr	r0, [r7, #4]
 8001c9a:	f7ff ff47 	bl	8001b2c <__NVIC_SetPriorityGrouping>
}
 8001c9e:	bf00      	nop
 8001ca0:	3708      	adds	r7, #8
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bd80      	pop	{r7, pc}

08001ca6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ca6:	b580      	push	{r7, lr}
 8001ca8:	b086      	sub	sp, #24
 8001caa:	af00      	add	r7, sp, #0
 8001cac:	4603      	mov	r3, r0
 8001cae:	60b9      	str	r1, [r7, #8]
 8001cb0:	607a      	str	r2, [r7, #4]
 8001cb2:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001cb4:	f7ff ff5e 	bl	8001b74 <__NVIC_GetPriorityGrouping>
 8001cb8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001cba:	687a      	ldr	r2, [r7, #4]
 8001cbc:	68b9      	ldr	r1, [r7, #8]
 8001cbe:	6978      	ldr	r0, [r7, #20]
 8001cc0:	f7ff ff90 	bl	8001be4 <NVIC_EncodePriority>
 8001cc4:	4602      	mov	r2, r0
 8001cc6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001cca:	4611      	mov	r1, r2
 8001ccc:	4618      	mov	r0, r3
 8001cce:	f7ff ff5f 	bl	8001b90 <__NVIC_SetPriority>
}
 8001cd2:	bf00      	nop
 8001cd4:	3718      	adds	r7, #24
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}

08001cda <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001cda:	b580      	push	{r7, lr}
 8001cdc:	b082      	sub	sp, #8
 8001cde:	af00      	add	r7, sp, #0
 8001ce0:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001ce2:	6878      	ldr	r0, [r7, #4]
 8001ce4:	f7ff ffb2 	bl	8001c4c <SysTick_Config>
 8001ce8:	4603      	mov	r3, r0
}
 8001cea:	4618      	mov	r0, r3
 8001cec:	3708      	adds	r7, #8
 8001cee:	46bd      	mov	sp, r7
 8001cf0:	bd80      	pop	{r7, pc}
	...

08001cf4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001cf4:	b480      	push	{r7}
 8001cf6:	b087      	sub	sp, #28
 8001cf8:	af00      	add	r7, sp, #0
 8001cfa:	6078      	str	r0, [r7, #4]
 8001cfc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001d02:	e15a      	b.n	8001fba <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8001d04:	683b      	ldr	r3, [r7, #0]
 8001d06:	681a      	ldr	r2, [r3, #0]
 8001d08:	2101      	movs	r1, #1
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	fa01 f303 	lsl.w	r3, r1, r3
 8001d10:	4013      	ands	r3, r2
 8001d12:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001d14:	68fb      	ldr	r3, [r7, #12]
 8001d16:	2b00      	cmp	r3, #0
 8001d18:	f000 814c 	beq.w	8001fb4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d1c:	683b      	ldr	r3, [r7, #0]
 8001d1e:	685b      	ldr	r3, [r3, #4]
 8001d20:	f003 0303 	and.w	r3, r3, #3
 8001d24:	2b01      	cmp	r3, #1
 8001d26:	d005      	beq.n	8001d34 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001d28:	683b      	ldr	r3, [r7, #0]
 8001d2a:	685b      	ldr	r3, [r3, #4]
 8001d2c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001d30:	2b02      	cmp	r3, #2
 8001d32:	d130      	bne.n	8001d96 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	005b      	lsls	r3, r3, #1
 8001d3e:	2203      	movs	r2, #3
 8001d40:	fa02 f303 	lsl.w	r3, r2, r3
 8001d44:	43db      	mvns	r3, r3
 8001d46:	693a      	ldr	r2, [r7, #16]
 8001d48:	4013      	ands	r3, r2
 8001d4a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001d4c:	683b      	ldr	r3, [r7, #0]
 8001d4e:	68da      	ldr	r2, [r3, #12]
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	005b      	lsls	r3, r3, #1
 8001d54:	fa02 f303 	lsl.w	r3, r2, r3
 8001d58:	693a      	ldr	r2, [r7, #16]
 8001d5a:	4313      	orrs	r3, r2
 8001d5c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001d5e:	687b      	ldr	r3, [r7, #4]
 8001d60:	693a      	ldr	r2, [r7, #16]
 8001d62:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	685b      	ldr	r3, [r3, #4]
 8001d68:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001d6a:	2201      	movs	r2, #1
 8001d6c:	697b      	ldr	r3, [r7, #20]
 8001d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d72:	43db      	mvns	r3, r3
 8001d74:	693a      	ldr	r2, [r7, #16]
 8001d76:	4013      	ands	r3, r2
 8001d78:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001d7a:	683b      	ldr	r3, [r7, #0]
 8001d7c:	685b      	ldr	r3, [r3, #4]
 8001d7e:	091b      	lsrs	r3, r3, #4
 8001d80:	f003 0201 	and.w	r2, r3, #1
 8001d84:	697b      	ldr	r3, [r7, #20]
 8001d86:	fa02 f303 	lsl.w	r3, r2, r3
 8001d8a:	693a      	ldr	r2, [r7, #16]
 8001d8c:	4313      	orrs	r3, r2
 8001d8e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001d90:	687b      	ldr	r3, [r7, #4]
 8001d92:	693a      	ldr	r2, [r7, #16]
 8001d94:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001d96:	683b      	ldr	r3, [r7, #0]
 8001d98:	685b      	ldr	r3, [r3, #4]
 8001d9a:	f003 0303 	and.w	r3, r3, #3
 8001d9e:	2b03      	cmp	r3, #3
 8001da0:	d017      	beq.n	8001dd2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001da2:	687b      	ldr	r3, [r7, #4]
 8001da4:	68db      	ldr	r3, [r3, #12]
 8001da6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001da8:	697b      	ldr	r3, [r7, #20]
 8001daa:	005b      	lsls	r3, r3, #1
 8001dac:	2203      	movs	r2, #3
 8001dae:	fa02 f303 	lsl.w	r3, r2, r3
 8001db2:	43db      	mvns	r3, r3
 8001db4:	693a      	ldr	r2, [r7, #16]
 8001db6:	4013      	ands	r3, r2
 8001db8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001dba:	683b      	ldr	r3, [r7, #0]
 8001dbc:	689a      	ldr	r2, [r3, #8]
 8001dbe:	697b      	ldr	r3, [r7, #20]
 8001dc0:	005b      	lsls	r3, r3, #1
 8001dc2:	fa02 f303 	lsl.w	r3, r2, r3
 8001dc6:	693a      	ldr	r2, [r7, #16]
 8001dc8:	4313      	orrs	r3, r2
 8001dca:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	693a      	ldr	r2, [r7, #16]
 8001dd0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001dd2:	683b      	ldr	r3, [r7, #0]
 8001dd4:	685b      	ldr	r3, [r3, #4]
 8001dd6:	f003 0303 	and.w	r3, r3, #3
 8001dda:	2b02      	cmp	r3, #2
 8001ddc:	d123      	bne.n	8001e26 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001dde:	697b      	ldr	r3, [r7, #20]
 8001de0:	08da      	lsrs	r2, r3, #3
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	3208      	adds	r2, #8
 8001de6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001dea:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001dec:	697b      	ldr	r3, [r7, #20]
 8001dee:	f003 0307 	and.w	r3, r3, #7
 8001df2:	009b      	lsls	r3, r3, #2
 8001df4:	220f      	movs	r2, #15
 8001df6:	fa02 f303 	lsl.w	r3, r2, r3
 8001dfa:	43db      	mvns	r3, r3
 8001dfc:	693a      	ldr	r2, [r7, #16]
 8001dfe:	4013      	ands	r3, r2
 8001e00:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8001e02:	683b      	ldr	r3, [r7, #0]
 8001e04:	691a      	ldr	r2, [r3, #16]
 8001e06:	697b      	ldr	r3, [r7, #20]
 8001e08:	f003 0307 	and.w	r3, r3, #7
 8001e0c:	009b      	lsls	r3, r3, #2
 8001e0e:	fa02 f303 	lsl.w	r3, r2, r3
 8001e12:	693a      	ldr	r2, [r7, #16]
 8001e14:	4313      	orrs	r3, r2
 8001e16:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	08da      	lsrs	r2, r3, #3
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	3208      	adds	r2, #8
 8001e20:	6939      	ldr	r1, [r7, #16]
 8001e22:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001e26:	687b      	ldr	r3, [r7, #4]
 8001e28:	681b      	ldr	r3, [r3, #0]
 8001e2a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8001e2c:	697b      	ldr	r3, [r7, #20]
 8001e2e:	005b      	lsls	r3, r3, #1
 8001e30:	2203      	movs	r2, #3
 8001e32:	fa02 f303 	lsl.w	r3, r2, r3
 8001e36:	43db      	mvns	r3, r3
 8001e38:	693a      	ldr	r2, [r7, #16]
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001e3e:	683b      	ldr	r3, [r7, #0]
 8001e40:	685b      	ldr	r3, [r3, #4]
 8001e42:	f003 0203 	and.w	r2, r3, #3
 8001e46:	697b      	ldr	r3, [r7, #20]
 8001e48:	005b      	lsls	r3, r3, #1
 8001e4a:	fa02 f303 	lsl.w	r3, r2, r3
 8001e4e:	693a      	ldr	r2, [r7, #16]
 8001e50:	4313      	orrs	r3, r2
 8001e52:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	693a      	ldr	r2, [r7, #16]
 8001e58:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001e5a:	683b      	ldr	r3, [r7, #0]
 8001e5c:	685b      	ldr	r3, [r3, #4]
 8001e5e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	f000 80a6 	beq.w	8001fb4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e68:	4b5b      	ldr	r3, [pc, #364]	@ (8001fd8 <HAL_GPIO_Init+0x2e4>)
 8001e6a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e6c:	4a5a      	ldr	r2, [pc, #360]	@ (8001fd8 <HAL_GPIO_Init+0x2e4>)
 8001e6e:	f043 0301 	orr.w	r3, r3, #1
 8001e72:	6613      	str	r3, [r2, #96]	@ 0x60
 8001e74:	4b58      	ldr	r3, [pc, #352]	@ (8001fd8 <HAL_GPIO_Init+0x2e4>)
 8001e76:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001e78:	f003 0301 	and.w	r3, r3, #1
 8001e7c:	60bb      	str	r3, [r7, #8]
 8001e7e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001e80:	4a56      	ldr	r2, [pc, #344]	@ (8001fdc <HAL_GPIO_Init+0x2e8>)
 8001e82:	697b      	ldr	r3, [r7, #20]
 8001e84:	089b      	lsrs	r3, r3, #2
 8001e86:	3302      	adds	r3, #2
 8001e88:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001e8c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001e8e:	697b      	ldr	r3, [r7, #20]
 8001e90:	f003 0303 	and.w	r3, r3, #3
 8001e94:	009b      	lsls	r3, r3, #2
 8001e96:	220f      	movs	r2, #15
 8001e98:	fa02 f303 	lsl.w	r3, r2, r3
 8001e9c:	43db      	mvns	r3, r3
 8001e9e:	693a      	ldr	r2, [r7, #16]
 8001ea0:	4013      	ands	r3, r2
 8001ea2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001eaa:	d01f      	beq.n	8001eec <HAL_GPIO_Init+0x1f8>
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	4a4c      	ldr	r2, [pc, #304]	@ (8001fe0 <HAL_GPIO_Init+0x2ec>)
 8001eb0:	4293      	cmp	r3, r2
 8001eb2:	d019      	beq.n	8001ee8 <HAL_GPIO_Init+0x1f4>
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	4a4b      	ldr	r2, [pc, #300]	@ (8001fe4 <HAL_GPIO_Init+0x2f0>)
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d013      	beq.n	8001ee4 <HAL_GPIO_Init+0x1f0>
 8001ebc:	687b      	ldr	r3, [r7, #4]
 8001ebe:	4a4a      	ldr	r2, [pc, #296]	@ (8001fe8 <HAL_GPIO_Init+0x2f4>)
 8001ec0:	4293      	cmp	r3, r2
 8001ec2:	d00d      	beq.n	8001ee0 <HAL_GPIO_Init+0x1ec>
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a49      	ldr	r2, [pc, #292]	@ (8001fec <HAL_GPIO_Init+0x2f8>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d007      	beq.n	8001edc <HAL_GPIO_Init+0x1e8>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	4a48      	ldr	r2, [pc, #288]	@ (8001ff0 <HAL_GPIO_Init+0x2fc>)
 8001ed0:	4293      	cmp	r3, r2
 8001ed2:	d101      	bne.n	8001ed8 <HAL_GPIO_Init+0x1e4>
 8001ed4:	2305      	movs	r3, #5
 8001ed6:	e00a      	b.n	8001eee <HAL_GPIO_Init+0x1fa>
 8001ed8:	2306      	movs	r3, #6
 8001eda:	e008      	b.n	8001eee <HAL_GPIO_Init+0x1fa>
 8001edc:	2304      	movs	r3, #4
 8001ede:	e006      	b.n	8001eee <HAL_GPIO_Init+0x1fa>
 8001ee0:	2303      	movs	r3, #3
 8001ee2:	e004      	b.n	8001eee <HAL_GPIO_Init+0x1fa>
 8001ee4:	2302      	movs	r3, #2
 8001ee6:	e002      	b.n	8001eee <HAL_GPIO_Init+0x1fa>
 8001ee8:	2301      	movs	r3, #1
 8001eea:	e000      	b.n	8001eee <HAL_GPIO_Init+0x1fa>
 8001eec:	2300      	movs	r3, #0
 8001eee:	697a      	ldr	r2, [r7, #20]
 8001ef0:	f002 0203 	and.w	r2, r2, #3
 8001ef4:	0092      	lsls	r2, r2, #2
 8001ef6:	4093      	lsls	r3, r2
 8001ef8:	693a      	ldr	r2, [r7, #16]
 8001efa:	4313      	orrs	r3, r2
 8001efc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001efe:	4937      	ldr	r1, [pc, #220]	@ (8001fdc <HAL_GPIO_Init+0x2e8>)
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	089b      	lsrs	r3, r3, #2
 8001f04:	3302      	adds	r3, #2
 8001f06:	693a      	ldr	r2, [r7, #16]
 8001f08:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8001f0c:	4b39      	ldr	r3, [pc, #228]	@ (8001ff4 <HAL_GPIO_Init+0x300>)
 8001f0e:	689b      	ldr	r3, [r3, #8]
 8001f10:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	43db      	mvns	r3, r3
 8001f16:	693a      	ldr	r2, [r7, #16]
 8001f18:	4013      	ands	r3, r2
 8001f1a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001f1c:	683b      	ldr	r3, [r7, #0]
 8001f1e:	685b      	ldr	r3, [r3, #4]
 8001f20:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001f24:	2b00      	cmp	r3, #0
 8001f26:	d003      	beq.n	8001f30 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8001f28:	693a      	ldr	r2, [r7, #16]
 8001f2a:	68fb      	ldr	r3, [r7, #12]
 8001f2c:	4313      	orrs	r3, r2
 8001f2e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8001f30:	4a30      	ldr	r2, [pc, #192]	@ (8001ff4 <HAL_GPIO_Init+0x300>)
 8001f32:	693b      	ldr	r3, [r7, #16]
 8001f34:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8001f36:	4b2f      	ldr	r3, [pc, #188]	@ (8001ff4 <HAL_GPIO_Init+0x300>)
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f3c:	68fb      	ldr	r3, [r7, #12]
 8001f3e:	43db      	mvns	r3, r3
 8001f40:	693a      	ldr	r2, [r7, #16]
 8001f42:	4013      	ands	r3, r2
 8001f44:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	685b      	ldr	r3, [r3, #4]
 8001f4a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f4e:	2b00      	cmp	r3, #0
 8001f50:	d003      	beq.n	8001f5a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8001f52:	693a      	ldr	r2, [r7, #16]
 8001f54:	68fb      	ldr	r3, [r7, #12]
 8001f56:	4313      	orrs	r3, r2
 8001f58:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001f5a:	4a26      	ldr	r2, [pc, #152]	@ (8001ff4 <HAL_GPIO_Init+0x300>)
 8001f5c:	693b      	ldr	r3, [r7, #16]
 8001f5e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001f60:	4b24      	ldr	r3, [pc, #144]	@ (8001ff4 <HAL_GPIO_Init+0x300>)
 8001f62:	685b      	ldr	r3, [r3, #4]
 8001f64:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	43db      	mvns	r3, r3
 8001f6a:	693a      	ldr	r2, [r7, #16]
 8001f6c:	4013      	ands	r3, r2
 8001f6e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001f70:	683b      	ldr	r3, [r7, #0]
 8001f72:	685b      	ldr	r3, [r3, #4]
 8001f74:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d003      	beq.n	8001f84 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001f7c:	693a      	ldr	r2, [r7, #16]
 8001f7e:	68fb      	ldr	r3, [r7, #12]
 8001f80:	4313      	orrs	r3, r2
 8001f82:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8001f84:	4a1b      	ldr	r2, [pc, #108]	@ (8001ff4 <HAL_GPIO_Init+0x300>)
 8001f86:	693b      	ldr	r3, [r7, #16]
 8001f88:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001f8a:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff4 <HAL_GPIO_Init+0x300>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001f90:	68fb      	ldr	r3, [r7, #12]
 8001f92:	43db      	mvns	r3, r3
 8001f94:	693a      	ldr	r2, [r7, #16]
 8001f96:	4013      	ands	r3, r2
 8001f98:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f9a:	683b      	ldr	r3, [r7, #0]
 8001f9c:	685b      	ldr	r3, [r3, #4]
 8001f9e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fa2:	2b00      	cmp	r3, #0
 8001fa4:	d003      	beq.n	8001fae <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8001fa6:	693a      	ldr	r2, [r7, #16]
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001fae:	4a11      	ldr	r2, [pc, #68]	@ (8001ff4 <HAL_GPIO_Init+0x300>)
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8001fb4:	697b      	ldr	r3, [r7, #20]
 8001fb6:	3301      	adds	r3, #1
 8001fb8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001fba:	683b      	ldr	r3, [r7, #0]
 8001fbc:	681a      	ldr	r2, [r3, #0]
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	fa22 f303 	lsr.w	r3, r2, r3
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	f47f ae9d 	bne.w	8001d04 <HAL_GPIO_Init+0x10>
  }
}
 8001fca:	bf00      	nop
 8001fcc:	bf00      	nop
 8001fce:	371c      	adds	r7, #28
 8001fd0:	46bd      	mov	sp, r7
 8001fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd6:	4770      	bx	lr
 8001fd8:	40021000 	.word	0x40021000
 8001fdc:	40010000 	.word	0x40010000
 8001fe0:	48000400 	.word	0x48000400
 8001fe4:	48000800 	.word	0x48000800
 8001fe8:	48000c00 	.word	0x48000c00
 8001fec:	48001000 	.word	0x48001000
 8001ff0:	48001400 	.word	0x48001400
 8001ff4:	40010400 	.word	0x40010400

08001ff8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001ff8:	b480      	push	{r7}
 8001ffa:	b083      	sub	sp, #12
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]
 8002000:	460b      	mov	r3, r1
 8002002:	807b      	strh	r3, [r7, #2]
 8002004:	4613      	mov	r3, r2
 8002006:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002008:	787b      	ldrb	r3, [r7, #1]
 800200a:	2b00      	cmp	r3, #0
 800200c:	d003      	beq.n	8002016 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800200e:	887a      	ldrh	r2, [r7, #2]
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002014:	e002      	b.n	800201c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002016:	887a      	ldrh	r2, [r7, #2]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800201c:	bf00      	nop
 800201e:	370c      	adds	r7, #12
 8002020:	46bd      	mov	sp, r7
 8002022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002026:	4770      	bx	lr

08002028 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002028:	b580      	push	{r7, lr}
 800202a:	b082      	sub	sp, #8
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	2b00      	cmp	r3, #0
 8002034:	d101      	bne.n	800203a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002036:	2301      	movs	r3, #1
 8002038:	e08d      	b.n	8002156 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002040:	b2db      	uxtb	r3, r3
 8002042:	2b00      	cmp	r3, #0
 8002044:	d106      	bne.n	8002054 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	2200      	movs	r2, #0
 800204a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800204e:	6878      	ldr	r0, [r7, #4]
 8002050:	f7ff fada 	bl	8001608 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2224      	movs	r2, #36	@ 0x24
 8002058:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f022 0201 	bic.w	r2, r2, #1
 800206a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	685a      	ldr	r2, [r3, #4]
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	681b      	ldr	r3, [r3, #0]
 8002074:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002078:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	689a      	ldr	r2, [r3, #8]
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002088:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	68db      	ldr	r3, [r3, #12]
 800208e:	2b01      	cmp	r3, #1
 8002090:	d107      	bne.n	80020a2 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	689a      	ldr	r2, [r3, #8]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800209e:	609a      	str	r2, [r3, #8]
 80020a0:	e006      	b.n	80020b0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	689a      	ldr	r2, [r3, #8]
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80020ae:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	68db      	ldr	r3, [r3, #12]
 80020b4:	2b02      	cmp	r3, #2
 80020b6:	d108      	bne.n	80020ca <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	685a      	ldr	r2, [r3, #4]
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80020c6:	605a      	str	r2, [r3, #4]
 80020c8:	e007      	b.n	80020da <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80020ca:	687b      	ldr	r3, [r7, #4]
 80020cc:	681b      	ldr	r3, [r3, #0]
 80020ce:	685a      	ldr	r2, [r3, #4]
 80020d0:	687b      	ldr	r3, [r7, #4]
 80020d2:	681b      	ldr	r3, [r3, #0]
 80020d4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80020d8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	685b      	ldr	r3, [r3, #4]
 80020e0:	687a      	ldr	r2, [r7, #4]
 80020e2:	6812      	ldr	r2, [r2, #0]
 80020e4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80020e8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020ec:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68da      	ldr	r2, [r3, #12]
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	681b      	ldr	r3, [r3, #0]
 80020f8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80020fc:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80020fe:	687b      	ldr	r3, [r7, #4]
 8002100:	691a      	ldr	r2, [r3, #16]
 8002102:	687b      	ldr	r3, [r7, #4]
 8002104:	695b      	ldr	r3, [r3, #20]
 8002106:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	699b      	ldr	r3, [r3, #24]
 800210e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	681b      	ldr	r3, [r3, #0]
 8002114:	430a      	orrs	r2, r1
 8002116:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	69d9      	ldr	r1, [r3, #28]
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	6a1a      	ldr	r2, [r3, #32]
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	430a      	orrs	r2, r1
 8002126:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	681a      	ldr	r2, [r3, #0]
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f042 0201 	orr.w	r2, r2, #1
 8002136:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	2200      	movs	r2, #0
 800213c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	2220      	movs	r2, #32
 8002142:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	2200      	movs	r2, #0
 800214a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	2200      	movs	r2, #0
 8002150:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8002154:	2300      	movs	r3, #0
}
 8002156:	4618      	mov	r0, r3
 8002158:	3708      	adds	r7, #8
 800215a:	46bd      	mov	sp, r7
 800215c:	bd80      	pop	{r7, pc}
	...

08002160 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	b088      	sub	sp, #32
 8002164:	af02      	add	r7, sp, #8
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	4608      	mov	r0, r1
 800216a:	4611      	mov	r1, r2
 800216c:	461a      	mov	r2, r3
 800216e:	4603      	mov	r3, r0
 8002170:	817b      	strh	r3, [r7, #10]
 8002172:	460b      	mov	r3, r1
 8002174:	813b      	strh	r3, [r7, #8]
 8002176:	4613      	mov	r3, r2
 8002178:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800217a:	68fb      	ldr	r3, [r7, #12]
 800217c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002180:	b2db      	uxtb	r3, r3
 8002182:	2b20      	cmp	r3, #32
 8002184:	f040 80f9 	bne.w	800237a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8002188:	6a3b      	ldr	r3, [r7, #32]
 800218a:	2b00      	cmp	r3, #0
 800218c:	d002      	beq.n	8002194 <HAL_I2C_Mem_Write+0x34>
 800218e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8002190:	2b00      	cmp	r3, #0
 8002192:	d105      	bne.n	80021a0 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002194:	68fb      	ldr	r3, [r7, #12]
 8002196:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800219a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e0ed      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80021a0:	68fb      	ldr	r3, [r7, #12]
 80021a2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80021a6:	2b01      	cmp	r3, #1
 80021a8:	d101      	bne.n	80021ae <HAL_I2C_Mem_Write+0x4e>
 80021aa:	2302      	movs	r3, #2
 80021ac:	e0e6      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
 80021ae:	68fb      	ldr	r3, [r7, #12]
 80021b0:	2201      	movs	r2, #1
 80021b2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80021b6:	f7ff fc8b 	bl	8001ad0 <HAL_GetTick>
 80021ba:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80021bc:	697b      	ldr	r3, [r7, #20]
 80021be:	9300      	str	r3, [sp, #0]
 80021c0:	2319      	movs	r3, #25
 80021c2:	2201      	movs	r2, #1
 80021c4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80021c8:	68f8      	ldr	r0, [r7, #12]
 80021ca:	f000 fbaf 	bl	800292c <I2C_WaitOnFlagUntilTimeout>
 80021ce:	4603      	mov	r3, r0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d001      	beq.n	80021d8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80021d4:	2301      	movs	r3, #1
 80021d6:	e0d1      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80021d8:	68fb      	ldr	r3, [r7, #12]
 80021da:	2221      	movs	r2, #33	@ 0x21
 80021dc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80021e0:	68fb      	ldr	r3, [r7, #12]
 80021e2:	2240      	movs	r2, #64	@ 0x40
 80021e4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80021e8:	68fb      	ldr	r3, [r7, #12]
 80021ea:	2200      	movs	r2, #0
 80021ec:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80021ee:	68fb      	ldr	r3, [r7, #12]
 80021f0:	6a3a      	ldr	r2, [r7, #32]
 80021f2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80021f4:	68fb      	ldr	r3, [r7, #12]
 80021f6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80021f8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80021fa:	68fb      	ldr	r3, [r7, #12]
 80021fc:	2200      	movs	r2, #0
 80021fe:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002200:	88f8      	ldrh	r0, [r7, #6]
 8002202:	893a      	ldrh	r2, [r7, #8]
 8002204:	8979      	ldrh	r1, [r7, #10]
 8002206:	697b      	ldr	r3, [r7, #20]
 8002208:	9301      	str	r3, [sp, #4]
 800220a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800220c:	9300      	str	r3, [sp, #0]
 800220e:	4603      	mov	r3, r0
 8002210:	68f8      	ldr	r0, [r7, #12]
 8002212:	f000 fabf 	bl	8002794 <I2C_RequestMemoryWrite>
 8002216:	4603      	mov	r3, r0
 8002218:	2b00      	cmp	r3, #0
 800221a:	d005      	beq.n	8002228 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800221c:	68fb      	ldr	r3, [r7, #12]
 800221e:	2200      	movs	r2, #0
 8002220:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8002224:	2301      	movs	r3, #1
 8002226:	e0a9      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002228:	68fb      	ldr	r3, [r7, #12]
 800222a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800222c:	b29b      	uxth	r3, r3
 800222e:	2bff      	cmp	r3, #255	@ 0xff
 8002230:	d90e      	bls.n	8002250 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002232:	68fb      	ldr	r3, [r7, #12]
 8002234:	22ff      	movs	r2, #255	@ 0xff
 8002236:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002238:	68fb      	ldr	r3, [r7, #12]
 800223a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800223c:	b2da      	uxtb	r2, r3
 800223e:	8979      	ldrh	r1, [r7, #10]
 8002240:	2300      	movs	r3, #0
 8002242:	9300      	str	r3, [sp, #0]
 8002244:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002248:	68f8      	ldr	r0, [r7, #12]
 800224a:	f000 fd33 	bl	8002cb4 <I2C_TransferConfig>
 800224e:	e00f      	b.n	8002270 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002250:	68fb      	ldr	r3, [r7, #12]
 8002252:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002254:	b29a      	uxth	r2, r3
 8002256:	68fb      	ldr	r3, [r7, #12]
 8002258:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800225a:	68fb      	ldr	r3, [r7, #12]
 800225c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800225e:	b2da      	uxtb	r2, r3
 8002260:	8979      	ldrh	r1, [r7, #10]
 8002262:	2300      	movs	r3, #0
 8002264:	9300      	str	r3, [sp, #0]
 8002266:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800226a:	68f8      	ldr	r0, [r7, #12]
 800226c:	f000 fd22 	bl	8002cb4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002270:	697a      	ldr	r2, [r7, #20]
 8002272:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002274:	68f8      	ldr	r0, [r7, #12]
 8002276:	f000 fbb2 	bl	80029de <I2C_WaitOnTXISFlagUntilTimeout>
 800227a:	4603      	mov	r3, r0
 800227c:	2b00      	cmp	r3, #0
 800227e:	d001      	beq.n	8002284 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e07b      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002288:	781a      	ldrb	r2, [r3, #0]
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002290:	68fb      	ldr	r3, [r7, #12]
 8002292:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002294:	1c5a      	adds	r2, r3, #1
 8002296:	68fb      	ldr	r3, [r7, #12]
 8002298:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800229a:	68fb      	ldr	r3, [r7, #12]
 800229c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800229e:	b29b      	uxth	r3, r3
 80022a0:	3b01      	subs	r3, #1
 80022a2:	b29a      	uxth	r2, r3
 80022a4:	68fb      	ldr	r3, [r7, #12]
 80022a6:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80022a8:	68fb      	ldr	r3, [r7, #12]
 80022aa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022ac:	3b01      	subs	r3, #1
 80022ae:	b29a      	uxth	r2, r3
 80022b0:	68fb      	ldr	r3, [r7, #12]
 80022b2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80022b4:	68fb      	ldr	r3, [r7, #12]
 80022b6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022b8:	b29b      	uxth	r3, r3
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d034      	beq.n	8002328 <HAL_I2C_Mem_Write+0x1c8>
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022c2:	2b00      	cmp	r3, #0
 80022c4:	d130      	bne.n	8002328 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80022c6:	697b      	ldr	r3, [r7, #20]
 80022c8:	9300      	str	r3, [sp, #0]
 80022ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022cc:	2200      	movs	r2, #0
 80022ce:	2180      	movs	r1, #128	@ 0x80
 80022d0:	68f8      	ldr	r0, [r7, #12]
 80022d2:	f000 fb2b 	bl	800292c <I2C_WaitOnFlagUntilTimeout>
 80022d6:	4603      	mov	r3, r0
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d001      	beq.n	80022e0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80022dc:	2301      	movs	r3, #1
 80022de:	e04d      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80022e0:	68fb      	ldr	r3, [r7, #12]
 80022e2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80022e4:	b29b      	uxth	r3, r3
 80022e6:	2bff      	cmp	r3, #255	@ 0xff
 80022e8:	d90e      	bls.n	8002308 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80022ea:	68fb      	ldr	r3, [r7, #12]
 80022ec:	22ff      	movs	r2, #255	@ 0xff
 80022ee:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80022f0:	68fb      	ldr	r3, [r7, #12]
 80022f2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	8979      	ldrh	r1, [r7, #10]
 80022f8:	2300      	movs	r3, #0
 80022fa:	9300      	str	r3, [sp, #0]
 80022fc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002300:	68f8      	ldr	r0, [r7, #12]
 8002302:	f000 fcd7 	bl	8002cb4 <I2C_TransferConfig>
 8002306:	e00f      	b.n	8002328 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002308:	68fb      	ldr	r3, [r7, #12]
 800230a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800230c:	b29a      	uxth	r2, r3
 800230e:	68fb      	ldr	r3, [r7, #12]
 8002310:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002312:	68fb      	ldr	r3, [r7, #12]
 8002314:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002316:	b2da      	uxtb	r2, r3
 8002318:	8979      	ldrh	r1, [r7, #10]
 800231a:	2300      	movs	r3, #0
 800231c:	9300      	str	r3, [sp, #0]
 800231e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002322:	68f8      	ldr	r0, [r7, #12]
 8002324:	f000 fcc6 	bl	8002cb4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002328:	68fb      	ldr	r3, [r7, #12]
 800232a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800232c:	b29b      	uxth	r3, r3
 800232e:	2b00      	cmp	r3, #0
 8002330:	d19e      	bne.n	8002270 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002332:	697a      	ldr	r2, [r7, #20]
 8002334:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002336:	68f8      	ldr	r0, [r7, #12]
 8002338:	f000 fb98 	bl	8002a6c <I2C_WaitOnSTOPFlagUntilTimeout>
 800233c:	4603      	mov	r3, r0
 800233e:	2b00      	cmp	r3, #0
 8002340:	d001      	beq.n	8002346 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8002342:	2301      	movs	r3, #1
 8002344:	e01a      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002346:	68fb      	ldr	r3, [r7, #12]
 8002348:	681b      	ldr	r3, [r3, #0]
 800234a:	2220      	movs	r2, #32
 800234c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800234e:	68fb      	ldr	r3, [r7, #12]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	6859      	ldr	r1, [r3, #4]
 8002354:	68fb      	ldr	r3, [r7, #12]
 8002356:	681a      	ldr	r2, [r3, #0]
 8002358:	4b0a      	ldr	r3, [pc, #40]	@ (8002384 <HAL_I2C_Mem_Write+0x224>)
 800235a:	400b      	ands	r3, r1
 800235c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800235e:	68fb      	ldr	r3, [r7, #12]
 8002360:	2220      	movs	r2, #32
 8002362:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	2200      	movs	r2, #0
 800236a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800236e:	68fb      	ldr	r3, [r7, #12]
 8002370:	2200      	movs	r2, #0
 8002372:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002376:	2300      	movs	r3, #0
 8002378:	e000      	b.n	800237c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800237a:	2302      	movs	r3, #2
  }
}
 800237c:	4618      	mov	r0, r3
 800237e:	3718      	adds	r7, #24
 8002380:	46bd      	mov	sp, r7
 8002382:	bd80      	pop	{r7, pc}
 8002384:	fe00e800 	.word	0xfe00e800

08002388 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002388:	b580      	push	{r7, lr}
 800238a:	b088      	sub	sp, #32
 800238c:	af02      	add	r7, sp, #8
 800238e:	60f8      	str	r0, [r7, #12]
 8002390:	4608      	mov	r0, r1
 8002392:	4611      	mov	r1, r2
 8002394:	461a      	mov	r2, r3
 8002396:	4603      	mov	r3, r0
 8002398:	817b      	strh	r3, [r7, #10]
 800239a:	460b      	mov	r3, r1
 800239c:	813b      	strh	r3, [r7, #8]
 800239e:	4613      	mov	r3, r2
 80023a0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80023a2:	68fb      	ldr	r3, [r7, #12]
 80023a4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023a8:	b2db      	uxtb	r3, r3
 80023aa:	2b20      	cmp	r3, #32
 80023ac:	f040 80fd 	bne.w	80025aa <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80023b0:	6a3b      	ldr	r3, [r7, #32]
 80023b2:	2b00      	cmp	r3, #0
 80023b4:	d002      	beq.n	80023bc <HAL_I2C_Mem_Read+0x34>
 80023b6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80023b8:	2b00      	cmp	r3, #0
 80023ba:	d105      	bne.n	80023c8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80023bc:	68fb      	ldr	r3, [r7, #12]
 80023be:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80023c2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80023c4:	2301      	movs	r3, #1
 80023c6:	e0f1      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80023c8:	68fb      	ldr	r3, [r7, #12]
 80023ca:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80023ce:	2b01      	cmp	r3, #1
 80023d0:	d101      	bne.n	80023d6 <HAL_I2C_Mem_Read+0x4e>
 80023d2:	2302      	movs	r3, #2
 80023d4:	e0ea      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
 80023d6:	68fb      	ldr	r3, [r7, #12]
 80023d8:	2201      	movs	r2, #1
 80023da:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80023de:	f7ff fb77 	bl	8001ad0 <HAL_GetTick>
 80023e2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	9300      	str	r3, [sp, #0]
 80023e8:	2319      	movs	r3, #25
 80023ea:	2201      	movs	r2, #1
 80023ec:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023f0:	68f8      	ldr	r0, [r7, #12]
 80023f2:	f000 fa9b 	bl	800292c <I2C_WaitOnFlagUntilTimeout>
 80023f6:	4603      	mov	r3, r0
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d001      	beq.n	8002400 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80023fc:	2301      	movs	r3, #1
 80023fe:	e0d5      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002400:	68fb      	ldr	r3, [r7, #12]
 8002402:	2222      	movs	r2, #34	@ 0x22
 8002404:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002408:	68fb      	ldr	r3, [r7, #12]
 800240a:	2240      	movs	r2, #64	@ 0x40
 800240c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002410:	68fb      	ldr	r3, [r7, #12]
 8002412:	2200      	movs	r2, #0
 8002414:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002416:	68fb      	ldr	r3, [r7, #12]
 8002418:	6a3a      	ldr	r2, [r7, #32]
 800241a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800241c:	68fb      	ldr	r3, [r7, #12]
 800241e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002420:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8002422:	68fb      	ldr	r3, [r7, #12]
 8002424:	2200      	movs	r2, #0
 8002426:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002428:	88f8      	ldrh	r0, [r7, #6]
 800242a:	893a      	ldrh	r2, [r7, #8]
 800242c:	8979      	ldrh	r1, [r7, #10]
 800242e:	697b      	ldr	r3, [r7, #20]
 8002430:	9301      	str	r3, [sp, #4]
 8002432:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002434:	9300      	str	r3, [sp, #0]
 8002436:	4603      	mov	r3, r0
 8002438:	68f8      	ldr	r0, [r7, #12]
 800243a:	f000 f9ff 	bl	800283c <I2C_RequestMemoryRead>
 800243e:	4603      	mov	r3, r0
 8002440:	2b00      	cmp	r3, #0
 8002442:	d005      	beq.n	8002450 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2200      	movs	r2, #0
 8002448:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800244c:	2301      	movs	r3, #1
 800244e:	e0ad      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002454:	b29b      	uxth	r3, r3
 8002456:	2bff      	cmp	r3, #255	@ 0xff
 8002458:	d90e      	bls.n	8002478 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800245a:	68fb      	ldr	r3, [r7, #12]
 800245c:	22ff      	movs	r2, #255	@ 0xff
 800245e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002464:	b2da      	uxtb	r2, r3
 8002466:	8979      	ldrh	r1, [r7, #10]
 8002468:	4b52      	ldr	r3, [pc, #328]	@ (80025b4 <HAL_I2C_Mem_Read+0x22c>)
 800246a:	9300      	str	r3, [sp, #0]
 800246c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002470:	68f8      	ldr	r0, [r7, #12]
 8002472:	f000 fc1f 	bl	8002cb4 <I2C_TransferConfig>
 8002476:	e00f      	b.n	8002498 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002478:	68fb      	ldr	r3, [r7, #12]
 800247a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800247c:	b29a      	uxth	r2, r3
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002482:	68fb      	ldr	r3, [r7, #12]
 8002484:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002486:	b2da      	uxtb	r2, r3
 8002488:	8979      	ldrh	r1, [r7, #10]
 800248a:	4b4a      	ldr	r3, [pc, #296]	@ (80025b4 <HAL_I2C_Mem_Read+0x22c>)
 800248c:	9300      	str	r3, [sp, #0]
 800248e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002492:	68f8      	ldr	r0, [r7, #12]
 8002494:	f000 fc0e 	bl	8002cb4 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002498:	697b      	ldr	r3, [r7, #20]
 800249a:	9300      	str	r3, [sp, #0]
 800249c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800249e:	2200      	movs	r2, #0
 80024a0:	2104      	movs	r1, #4
 80024a2:	68f8      	ldr	r0, [r7, #12]
 80024a4:	f000 fa42 	bl	800292c <I2C_WaitOnFlagUntilTimeout>
 80024a8:	4603      	mov	r3, r0
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d001      	beq.n	80024b2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 80024ae:	2301      	movs	r3, #1
 80024b0:	e07c      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024bc:	b2d2      	uxtb	r2, r2
 80024be:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80024c4:	1c5a      	adds	r2, r3, #1
 80024c6:	68fb      	ldr	r3, [r7, #12]
 80024c8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024ce:	3b01      	subs	r3, #1
 80024d0:	b29a      	uxth	r2, r3
 80024d2:	68fb      	ldr	r3, [r7, #12]
 80024d4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80024d6:	68fb      	ldr	r3, [r7, #12]
 80024d8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024da:	b29b      	uxth	r3, r3
 80024dc:	3b01      	subs	r3, #1
 80024de:	b29a      	uxth	r2, r3
 80024e0:	68fb      	ldr	r3, [r7, #12]
 80024e2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80024e8:	b29b      	uxth	r3, r3
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d034      	beq.n	8002558 <HAL_I2C_Mem_Read+0x1d0>
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80024f2:	2b00      	cmp	r3, #0
 80024f4:	d130      	bne.n	8002558 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	9300      	str	r3, [sp, #0]
 80024fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80024fc:	2200      	movs	r2, #0
 80024fe:	2180      	movs	r1, #128	@ 0x80
 8002500:	68f8      	ldr	r0, [r7, #12]
 8002502:	f000 fa13 	bl	800292c <I2C_WaitOnFlagUntilTimeout>
 8002506:	4603      	mov	r3, r0
 8002508:	2b00      	cmp	r3, #0
 800250a:	d001      	beq.n	8002510 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 800250c:	2301      	movs	r3, #1
 800250e:	e04d      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002514:	b29b      	uxth	r3, r3
 8002516:	2bff      	cmp	r3, #255	@ 0xff
 8002518:	d90e      	bls.n	8002538 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800251a:	68fb      	ldr	r3, [r7, #12]
 800251c:	22ff      	movs	r2, #255	@ 0xff
 800251e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002520:	68fb      	ldr	r3, [r7, #12]
 8002522:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002524:	b2da      	uxtb	r2, r3
 8002526:	8979      	ldrh	r1, [r7, #10]
 8002528:	2300      	movs	r3, #0
 800252a:	9300      	str	r3, [sp, #0]
 800252c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8002530:	68f8      	ldr	r0, [r7, #12]
 8002532:	f000 fbbf 	bl	8002cb4 <I2C_TransferConfig>
 8002536:	e00f      	b.n	8002558 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800253c:	b29a      	uxth	r2, r3
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002542:	68fb      	ldr	r3, [r7, #12]
 8002544:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002546:	b2da      	uxtb	r2, r3
 8002548:	8979      	ldrh	r1, [r7, #10]
 800254a:	2300      	movs	r3, #0
 800254c:	9300      	str	r3, [sp, #0]
 800254e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8002552:	68f8      	ldr	r0, [r7, #12]
 8002554:	f000 fbae 	bl	8002cb4 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800255c:	b29b      	uxth	r3, r3
 800255e:	2b00      	cmp	r3, #0
 8002560:	d19a      	bne.n	8002498 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002562:	697a      	ldr	r2, [r7, #20]
 8002564:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002566:	68f8      	ldr	r0, [r7, #12]
 8002568:	f000 fa80 	bl	8002a6c <I2C_WaitOnSTOPFlagUntilTimeout>
 800256c:	4603      	mov	r3, r0
 800256e:	2b00      	cmp	r3, #0
 8002570:	d001      	beq.n	8002576 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e01a      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	681b      	ldr	r3, [r3, #0]
 800257a:	2220      	movs	r2, #32
 800257c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800257e:	68fb      	ldr	r3, [r7, #12]
 8002580:	681b      	ldr	r3, [r3, #0]
 8002582:	6859      	ldr	r1, [r3, #4]
 8002584:	68fb      	ldr	r3, [r7, #12]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	4b0b      	ldr	r3, [pc, #44]	@ (80025b8 <HAL_I2C_Mem_Read+0x230>)
 800258a:	400b      	ands	r3, r1
 800258c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800258e:	68fb      	ldr	r3, [r7, #12]
 8002590:	2220      	movs	r2, #32
 8002592:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002596:	68fb      	ldr	r3, [r7, #12]
 8002598:	2200      	movs	r2, #0
 800259a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800259e:	68fb      	ldr	r3, [r7, #12]
 80025a0:	2200      	movs	r2, #0
 80025a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80025a6:	2300      	movs	r3, #0
 80025a8:	e000      	b.n	80025ac <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 80025aa:	2302      	movs	r3, #2
  }
}
 80025ac:	4618      	mov	r0, r3
 80025ae:	3718      	adds	r7, #24
 80025b0:	46bd      	mov	sp, r7
 80025b2:	bd80      	pop	{r7, pc}
 80025b4:	80002400 	.word	0x80002400
 80025b8:	fe00e800 	.word	0xfe00e800

080025bc <HAL_I2C_IsDeviceReady>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials,
                                        uint32_t Timeout)
{
 80025bc:	b580      	push	{r7, lr}
 80025be:	b08a      	sub	sp, #40	@ 0x28
 80025c0:	af02      	add	r7, sp, #8
 80025c2:	60f8      	str	r0, [r7, #12]
 80025c4:	607a      	str	r2, [r7, #4]
 80025c6:	603b      	str	r3, [r7, #0]
 80025c8:	460b      	mov	r3, r1
 80025ca:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80025cc:	2300      	movs	r3, #0
 80025ce:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80025d0:	68fb      	ldr	r3, [r7, #12]
 80025d2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025d6:	b2db      	uxtb	r3, r3
 80025d8:	2b20      	cmp	r3, #32
 80025da:	f040 80d6 	bne.w	800278a <HAL_I2C_IsDeviceReady+0x1ce>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	699b      	ldr	r3, [r3, #24]
 80025e4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80025e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80025ec:	d101      	bne.n	80025f2 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80025ee:	2302      	movs	r3, #2
 80025f0:	e0cc      	b.n	800278c <HAL_I2C_IsDeviceReady+0x1d0>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80025f8:	2b01      	cmp	r3, #1
 80025fa:	d101      	bne.n	8002600 <HAL_I2C_IsDeviceReady+0x44>
 80025fc:	2302      	movs	r3, #2
 80025fe:	e0c5      	b.n	800278c <HAL_I2C_IsDeviceReady+0x1d0>
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2201      	movs	r2, #1
 8002604:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	2224      	movs	r2, #36	@ 0x24
 800260c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	2200      	movs	r2, #0
 8002614:	645a      	str	r2, [r3, #68]	@ 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	68db      	ldr	r3, [r3, #12]
 800261a:	2b01      	cmp	r3, #1
 800261c:	d107      	bne.n	800262e <HAL_I2C_IsDeviceReady+0x72>
 800261e:	897b      	ldrh	r3, [r7, #10]
 8002620:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002624:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002628:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 800262c:	e006      	b.n	800263c <HAL_I2C_IsDeviceReady+0x80>
 800262e:	897b      	ldrh	r3, [r7, #10]
 8002630:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002634:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002638:	f443 5320 	orr.w	r3, r3, #10240	@ 0x2800
 800263c:	68fa      	ldr	r2, [r7, #12]
 800263e:	6812      	ldr	r2, [r2, #0]
 8002640:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8002642:	f7ff fa45 	bl	8001ad0 <HAL_GetTick>
 8002646:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	699b      	ldr	r3, [r3, #24]
 800264e:	f003 0320 	and.w	r3, r3, #32
 8002652:	2b20      	cmp	r3, #32
 8002654:	bf0c      	ite	eq
 8002656:	2301      	moveq	r3, #1
 8002658:	2300      	movne	r3, #0
 800265a:	b2db      	uxtb	r3, r3
 800265c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800265e:	68fb      	ldr	r3, [r7, #12]
 8002660:	681b      	ldr	r3, [r3, #0]
 8002662:	699b      	ldr	r3, [r3, #24]
 8002664:	f003 0310 	and.w	r3, r3, #16
 8002668:	2b10      	cmp	r3, #16
 800266a:	bf0c      	ite	eq
 800266c:	2301      	moveq	r3, #1
 800266e:	2300      	movne	r3, #0
 8002670:	b2db      	uxtb	r3, r3
 8002672:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8002674:	e034      	b.n	80026e0 <HAL_I2C_IsDeviceReady+0x124>
      {
        if (Timeout != HAL_MAX_DELAY)
 8002676:	683b      	ldr	r3, [r7, #0]
 8002678:	f1b3 3fff 	cmp.w	r3, #4294967295
 800267c:	d01a      	beq.n	80026b4 <HAL_I2C_IsDeviceReady+0xf8>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800267e:	f7ff fa27 	bl	8001ad0 <HAL_GetTick>
 8002682:	4602      	mov	r2, r0
 8002684:	69bb      	ldr	r3, [r7, #24]
 8002686:	1ad3      	subs	r3, r2, r3
 8002688:	683a      	ldr	r2, [r7, #0]
 800268a:	429a      	cmp	r2, r3
 800268c:	d302      	bcc.n	8002694 <HAL_I2C_IsDeviceReady+0xd8>
 800268e:	683b      	ldr	r3, [r7, #0]
 8002690:	2b00      	cmp	r3, #0
 8002692:	d10f      	bne.n	80026b4 <HAL_I2C_IsDeviceReady+0xf8>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	2220      	movs	r2, #32
 8002698:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800269c:	68fb      	ldr	r3, [r7, #12]
 800269e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026a0:	f043 0220 	orr.w	r2, r3, #32
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	645a      	str	r2, [r3, #68]	@ 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	2200      	movs	r2, #0
 80026ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

            return HAL_ERROR;
 80026b0:	2301      	movs	r3, #1
 80026b2:	e06b      	b.n	800278c <HAL_I2C_IsDeviceReady+0x1d0>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	699b      	ldr	r3, [r3, #24]
 80026ba:	f003 0320 	and.w	r3, r3, #32
 80026be:	2b20      	cmp	r3, #32
 80026c0:	bf0c      	ite	eq
 80026c2:	2301      	moveq	r3, #1
 80026c4:	2300      	movne	r3, #0
 80026c6:	b2db      	uxtb	r3, r3
 80026c8:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	699b      	ldr	r3, [r3, #24]
 80026d0:	f003 0310 	and.w	r3, r3, #16
 80026d4:	2b10      	cmp	r3, #16
 80026d6:	bf0c      	ite	eq
 80026d8:	2301      	moveq	r3, #1
 80026da:	2300      	movne	r3, #0
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80026e0:	7ffb      	ldrb	r3, [r7, #31]
 80026e2:	2b00      	cmp	r3, #0
 80026e4:	d102      	bne.n	80026ec <HAL_I2C_IsDeviceReady+0x130>
 80026e6:	7fbb      	ldrb	r3, [r7, #30]
 80026e8:	2b00      	cmp	r3, #0
 80026ea:	d0c4      	beq.n	8002676 <HAL_I2C_IsDeviceReady+0xba>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80026ec:	68fb      	ldr	r3, [r7, #12]
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	699b      	ldr	r3, [r3, #24]
 80026f2:	f003 0310 	and.w	r3, r3, #16
 80026f6:	2b10      	cmp	r3, #16
 80026f8:	d01a      	beq.n	8002730 <HAL_I2C_IsDeviceReady+0x174>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80026fa:	69bb      	ldr	r3, [r7, #24]
 80026fc:	9300      	str	r3, [sp, #0]
 80026fe:	683b      	ldr	r3, [r7, #0]
 8002700:	2200      	movs	r2, #0
 8002702:	2120      	movs	r1, #32
 8002704:	68f8      	ldr	r0, [r7, #12]
 8002706:	f000 f911 	bl	800292c <I2C_WaitOnFlagUntilTimeout>
 800270a:	4603      	mov	r3, r0
 800270c:	2b00      	cmp	r3, #0
 800270e:	d001      	beq.n	8002714 <HAL_I2C_IsDeviceReady+0x158>
        {
          return HAL_ERROR;
 8002710:	2301      	movs	r3, #1
 8002712:	e03b      	b.n	800278c <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	2220      	movs	r2, #32
 800271a:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	2220      	movs	r2, #32
 8002720:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	2200      	movs	r2, #0
 8002728:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_OK;
 800272c:	2300      	movs	r3, #0
 800272e:	e02d      	b.n	800278c <HAL_I2C_IsDeviceReady+0x1d0>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8002730:	69bb      	ldr	r3, [r7, #24]
 8002732:	9300      	str	r3, [sp, #0]
 8002734:	683b      	ldr	r3, [r7, #0]
 8002736:	2200      	movs	r2, #0
 8002738:	2120      	movs	r1, #32
 800273a:	68f8      	ldr	r0, [r7, #12]
 800273c:	f000 f8f6 	bl	800292c <I2C_WaitOnFlagUntilTimeout>
 8002740:	4603      	mov	r3, r0
 8002742:	2b00      	cmp	r3, #0
 8002744:	d001      	beq.n	800274a <HAL_I2C_IsDeviceReady+0x18e>
        {
          return HAL_ERROR;
 8002746:	2301      	movs	r3, #1
 8002748:	e020      	b.n	800278c <HAL_I2C_IsDeviceReady+0x1d0>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800274a:	68fb      	ldr	r3, [r7, #12]
 800274c:	681b      	ldr	r3, [r3, #0]
 800274e:	2210      	movs	r2, #16
 8002750:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002752:	68fb      	ldr	r3, [r7, #12]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	2220      	movs	r2, #32
 8002758:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 800275a:	697b      	ldr	r3, [r7, #20]
 800275c:	3301      	adds	r3, #1
 800275e:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 8002760:	697b      	ldr	r3, [r7, #20]
 8002762:	687a      	ldr	r2, [r7, #4]
 8002764:	429a      	cmp	r2, r3
 8002766:	f63f af56 	bhi.w	8002616 <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 800276a:	68fb      	ldr	r3, [r7, #12]
 800276c:	2220      	movs	r2, #32
 800276e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002776:	f043 0220 	orr.w	r2, r3, #32
 800277a:	68fb      	ldr	r3, [r7, #12]
 800277c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800277e:	68fb      	ldr	r3, [r7, #12]
 8002780:	2200      	movs	r2, #0
 8002782:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e000      	b.n	800278c <HAL_I2C_IsDeviceReady+0x1d0>
  }
  else
  {
    return HAL_BUSY;
 800278a:	2302      	movs	r3, #2
  }
}
 800278c:	4618      	mov	r0, r3
 800278e:	3720      	adds	r7, #32
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}

08002794 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002794:	b580      	push	{r7, lr}
 8002796:	b086      	sub	sp, #24
 8002798:	af02      	add	r7, sp, #8
 800279a:	60f8      	str	r0, [r7, #12]
 800279c:	4608      	mov	r0, r1
 800279e:	4611      	mov	r1, r2
 80027a0:	461a      	mov	r2, r3
 80027a2:	4603      	mov	r3, r0
 80027a4:	817b      	strh	r3, [r7, #10]
 80027a6:	460b      	mov	r3, r1
 80027a8:	813b      	strh	r3, [r7, #8]
 80027aa:	4613      	mov	r3, r2
 80027ac:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80027ae:	88fb      	ldrh	r3, [r7, #6]
 80027b0:	b2da      	uxtb	r2, r3
 80027b2:	8979      	ldrh	r1, [r7, #10]
 80027b4:	4b20      	ldr	r3, [pc, #128]	@ (8002838 <I2C_RequestMemoryWrite+0xa4>)
 80027b6:	9300      	str	r3, [sp, #0]
 80027b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80027bc:	68f8      	ldr	r0, [r7, #12]
 80027be:	f000 fa79 	bl	8002cb4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027c2:	69fa      	ldr	r2, [r7, #28]
 80027c4:	69b9      	ldr	r1, [r7, #24]
 80027c6:	68f8      	ldr	r0, [r7, #12]
 80027c8:	f000 f909 	bl	80029de <I2C_WaitOnTXISFlagUntilTimeout>
 80027cc:	4603      	mov	r3, r0
 80027ce:	2b00      	cmp	r3, #0
 80027d0:	d001      	beq.n	80027d6 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80027d2:	2301      	movs	r3, #1
 80027d4:	e02c      	b.n	8002830 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80027d6:	88fb      	ldrh	r3, [r7, #6]
 80027d8:	2b01      	cmp	r3, #1
 80027da:	d105      	bne.n	80027e8 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80027dc:	893b      	ldrh	r3, [r7, #8]
 80027de:	b2da      	uxtb	r2, r3
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	629a      	str	r2, [r3, #40]	@ 0x28
 80027e6:	e015      	b.n	8002814 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80027e8:	893b      	ldrh	r3, [r7, #8]
 80027ea:	0a1b      	lsrs	r3, r3, #8
 80027ec:	b29b      	uxth	r3, r3
 80027ee:	b2da      	uxtb	r2, r3
 80027f0:	68fb      	ldr	r3, [r7, #12]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80027f6:	69fa      	ldr	r2, [r7, #28]
 80027f8:	69b9      	ldr	r1, [r7, #24]
 80027fa:	68f8      	ldr	r0, [r7, #12]
 80027fc:	f000 f8ef 	bl	80029de <I2C_WaitOnTXISFlagUntilTimeout>
 8002800:	4603      	mov	r3, r0
 8002802:	2b00      	cmp	r3, #0
 8002804:	d001      	beq.n	800280a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002806:	2301      	movs	r3, #1
 8002808:	e012      	b.n	8002830 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800280a:	893b      	ldrh	r3, [r7, #8]
 800280c:	b2da      	uxtb	r2, r3
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002814:	69fb      	ldr	r3, [r7, #28]
 8002816:	9300      	str	r3, [sp, #0]
 8002818:	69bb      	ldr	r3, [r7, #24]
 800281a:	2200      	movs	r2, #0
 800281c:	2180      	movs	r1, #128	@ 0x80
 800281e:	68f8      	ldr	r0, [r7, #12]
 8002820:	f000 f884 	bl	800292c <I2C_WaitOnFlagUntilTimeout>
 8002824:	4603      	mov	r3, r0
 8002826:	2b00      	cmp	r3, #0
 8002828:	d001      	beq.n	800282e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800282a:	2301      	movs	r3, #1
 800282c:	e000      	b.n	8002830 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800282e:	2300      	movs	r3, #0
}
 8002830:	4618      	mov	r0, r3
 8002832:	3710      	adds	r7, #16
 8002834:	46bd      	mov	sp, r7
 8002836:	bd80      	pop	{r7, pc}
 8002838:	80002000 	.word	0x80002000

0800283c <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 800283c:	b580      	push	{r7, lr}
 800283e:	b086      	sub	sp, #24
 8002840:	af02      	add	r7, sp, #8
 8002842:	60f8      	str	r0, [r7, #12]
 8002844:	4608      	mov	r0, r1
 8002846:	4611      	mov	r1, r2
 8002848:	461a      	mov	r2, r3
 800284a:	4603      	mov	r3, r0
 800284c:	817b      	strh	r3, [r7, #10]
 800284e:	460b      	mov	r3, r1
 8002850:	813b      	strh	r3, [r7, #8]
 8002852:	4613      	mov	r3, r2
 8002854:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002856:	88fb      	ldrh	r3, [r7, #6]
 8002858:	b2da      	uxtb	r2, r3
 800285a:	8979      	ldrh	r1, [r7, #10]
 800285c:	4b20      	ldr	r3, [pc, #128]	@ (80028e0 <I2C_RequestMemoryRead+0xa4>)
 800285e:	9300      	str	r3, [sp, #0]
 8002860:	2300      	movs	r3, #0
 8002862:	68f8      	ldr	r0, [r7, #12]
 8002864:	f000 fa26 	bl	8002cb4 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002868:	69fa      	ldr	r2, [r7, #28]
 800286a:	69b9      	ldr	r1, [r7, #24]
 800286c:	68f8      	ldr	r0, [r7, #12]
 800286e:	f000 f8b6 	bl	80029de <I2C_WaitOnTXISFlagUntilTimeout>
 8002872:	4603      	mov	r3, r0
 8002874:	2b00      	cmp	r3, #0
 8002876:	d001      	beq.n	800287c <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002878:	2301      	movs	r3, #1
 800287a:	e02c      	b.n	80028d6 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800287c:	88fb      	ldrh	r3, [r7, #6]
 800287e:	2b01      	cmp	r3, #1
 8002880:	d105      	bne.n	800288e <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002882:	893b      	ldrh	r3, [r7, #8]
 8002884:	b2da      	uxtb	r2, r3
 8002886:	68fb      	ldr	r3, [r7, #12]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	629a      	str	r2, [r3, #40]	@ 0x28
 800288c:	e015      	b.n	80028ba <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 800288e:	893b      	ldrh	r3, [r7, #8]
 8002890:	0a1b      	lsrs	r3, r3, #8
 8002892:	b29b      	uxth	r3, r3
 8002894:	b2da      	uxtb	r2, r3
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	681b      	ldr	r3, [r3, #0]
 800289a:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800289c:	69fa      	ldr	r2, [r7, #28]
 800289e:	69b9      	ldr	r1, [r7, #24]
 80028a0:	68f8      	ldr	r0, [r7, #12]
 80028a2:	f000 f89c 	bl	80029de <I2C_WaitOnTXISFlagUntilTimeout>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d001      	beq.n	80028b0 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80028ac:	2301      	movs	r3, #1
 80028ae:	e012      	b.n	80028d6 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80028b0:	893b      	ldrh	r3, [r7, #8]
 80028b2:	b2da      	uxtb	r2, r3
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80028ba:	69fb      	ldr	r3, [r7, #28]
 80028bc:	9300      	str	r3, [sp, #0]
 80028be:	69bb      	ldr	r3, [r7, #24]
 80028c0:	2200      	movs	r2, #0
 80028c2:	2140      	movs	r1, #64	@ 0x40
 80028c4:	68f8      	ldr	r0, [r7, #12]
 80028c6:	f000 f831 	bl	800292c <I2C_WaitOnFlagUntilTimeout>
 80028ca:	4603      	mov	r3, r0
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d001      	beq.n	80028d4 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80028d0:	2301      	movs	r3, #1
 80028d2:	e000      	b.n	80028d6 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80028d4:	2300      	movs	r3, #0
}
 80028d6:	4618      	mov	r0, r3
 80028d8:	3710      	adds	r7, #16
 80028da:	46bd      	mov	sp, r7
 80028dc:	bd80      	pop	{r7, pc}
 80028de:	bf00      	nop
 80028e0:	80002000 	.word	0x80002000

080028e4 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80028e4:	b480      	push	{r7}
 80028e6:	b083      	sub	sp, #12
 80028e8:	af00      	add	r7, sp, #0
 80028ea:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	699b      	ldr	r3, [r3, #24]
 80028f2:	f003 0302 	and.w	r3, r3, #2
 80028f6:	2b02      	cmp	r3, #2
 80028f8:	d103      	bne.n	8002902 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	2200      	movs	r2, #0
 8002900:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	681b      	ldr	r3, [r3, #0]
 8002906:	699b      	ldr	r3, [r3, #24]
 8002908:	f003 0301 	and.w	r3, r3, #1
 800290c:	2b01      	cmp	r3, #1
 800290e:	d007      	beq.n	8002920 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	681b      	ldr	r3, [r3, #0]
 8002914:	699a      	ldr	r2, [r3, #24]
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	681b      	ldr	r3, [r3, #0]
 800291a:	f042 0201 	orr.w	r2, r2, #1
 800291e:	619a      	str	r2, [r3, #24]
  }
}
 8002920:	bf00      	nop
 8002922:	370c      	adds	r7, #12
 8002924:	46bd      	mov	sp, r7
 8002926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292a:	4770      	bx	lr

0800292c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 800292c:	b580      	push	{r7, lr}
 800292e:	b084      	sub	sp, #16
 8002930:	af00      	add	r7, sp, #0
 8002932:	60f8      	str	r0, [r7, #12]
 8002934:	60b9      	str	r1, [r7, #8]
 8002936:	603b      	str	r3, [r7, #0]
 8002938:	4613      	mov	r3, r2
 800293a:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800293c:	e03b      	b.n	80029b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 800293e:	69ba      	ldr	r2, [r7, #24]
 8002940:	6839      	ldr	r1, [r7, #0]
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f000 f8d6 	bl	8002af4 <I2C_IsErrorOccurred>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d001      	beq.n	8002952 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 800294e:	2301      	movs	r3, #1
 8002950:	e041      	b.n	80029d6 <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002952:	683b      	ldr	r3, [r7, #0]
 8002954:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002958:	d02d      	beq.n	80029b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800295a:	f7ff f8b9 	bl	8001ad0 <HAL_GetTick>
 800295e:	4602      	mov	r2, r0
 8002960:	69bb      	ldr	r3, [r7, #24]
 8002962:	1ad3      	subs	r3, r2, r3
 8002964:	683a      	ldr	r2, [r7, #0]
 8002966:	429a      	cmp	r2, r3
 8002968:	d302      	bcc.n	8002970 <I2C_WaitOnFlagUntilTimeout+0x44>
 800296a:	683b      	ldr	r3, [r7, #0]
 800296c:	2b00      	cmp	r3, #0
 800296e:	d122      	bne.n	80029b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	699a      	ldr	r2, [r3, #24]
 8002976:	68bb      	ldr	r3, [r7, #8]
 8002978:	4013      	ands	r3, r2
 800297a:	68ba      	ldr	r2, [r7, #8]
 800297c:	429a      	cmp	r2, r3
 800297e:	bf0c      	ite	eq
 8002980:	2301      	moveq	r3, #1
 8002982:	2300      	movne	r3, #0
 8002984:	b2db      	uxtb	r3, r3
 8002986:	461a      	mov	r2, r3
 8002988:	79fb      	ldrb	r3, [r7, #7]
 800298a:	429a      	cmp	r2, r3
 800298c:	d113      	bne.n	80029b6 <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002992:	f043 0220 	orr.w	r2, r3, #32
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	2220      	movs	r2, #32
 800299e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	2200      	movs	r2, #0
 80029a6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80029aa:	68fb      	ldr	r3, [r7, #12]
 80029ac:	2200      	movs	r2, #0
 80029ae:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80029b2:	2301      	movs	r3, #1
 80029b4:	e00f      	b.n	80029d6 <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	699a      	ldr	r2, [r3, #24]
 80029bc:	68bb      	ldr	r3, [r7, #8]
 80029be:	4013      	ands	r3, r2
 80029c0:	68ba      	ldr	r2, [r7, #8]
 80029c2:	429a      	cmp	r2, r3
 80029c4:	bf0c      	ite	eq
 80029c6:	2301      	moveq	r3, #1
 80029c8:	2300      	movne	r3, #0
 80029ca:	b2db      	uxtb	r3, r3
 80029cc:	461a      	mov	r2, r3
 80029ce:	79fb      	ldrb	r3, [r7, #7]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d0b4      	beq.n	800293e <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80029d4:	2300      	movs	r3, #0
}
 80029d6:	4618      	mov	r0, r3
 80029d8:	3710      	adds	r7, #16
 80029da:	46bd      	mov	sp, r7
 80029dc:	bd80      	pop	{r7, pc}

080029de <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80029de:	b580      	push	{r7, lr}
 80029e0:	b084      	sub	sp, #16
 80029e2:	af00      	add	r7, sp, #0
 80029e4:	60f8      	str	r0, [r7, #12]
 80029e6:	60b9      	str	r1, [r7, #8]
 80029e8:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80029ea:	e033      	b.n	8002a54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80029ec:	687a      	ldr	r2, [r7, #4]
 80029ee:	68b9      	ldr	r1, [r7, #8]
 80029f0:	68f8      	ldr	r0, [r7, #12]
 80029f2:	f000 f87f 	bl	8002af4 <I2C_IsErrorOccurred>
 80029f6:	4603      	mov	r3, r0
 80029f8:	2b00      	cmp	r3, #0
 80029fa:	d001      	beq.n	8002a00 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80029fc:	2301      	movs	r3, #1
 80029fe:	e031      	b.n	8002a64 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a06:	d025      	beq.n	8002a54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a08:	f7ff f862 	bl	8001ad0 <HAL_GetTick>
 8002a0c:	4602      	mov	r2, r0
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	1ad3      	subs	r3, r2, r3
 8002a12:	68ba      	ldr	r2, [r7, #8]
 8002a14:	429a      	cmp	r2, r3
 8002a16:	d302      	bcc.n	8002a1e <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002a18:	68bb      	ldr	r3, [r7, #8]
 8002a1a:	2b00      	cmp	r3, #0
 8002a1c:	d11a      	bne.n	8002a54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	681b      	ldr	r3, [r3, #0]
 8002a22:	699b      	ldr	r3, [r3, #24]
 8002a24:	f003 0302 	and.w	r3, r3, #2
 8002a28:	2b02      	cmp	r3, #2
 8002a2a:	d013      	beq.n	8002a54 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a30:	f043 0220 	orr.w	r2, r3, #32
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	2220      	movs	r2, #32
 8002a3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a40:	68fb      	ldr	r3, [r7, #12]
 8002a42:	2200      	movs	r2, #0
 8002a44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2200      	movs	r2, #0
 8002a4c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002a50:	2301      	movs	r3, #1
 8002a52:	e007      	b.n	8002a64 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002a54:	68fb      	ldr	r3, [r7, #12]
 8002a56:	681b      	ldr	r3, [r3, #0]
 8002a58:	699b      	ldr	r3, [r3, #24]
 8002a5a:	f003 0302 	and.w	r3, r3, #2
 8002a5e:	2b02      	cmp	r3, #2
 8002a60:	d1c4      	bne.n	80029ec <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002a62:	2300      	movs	r3, #0
}
 8002a64:	4618      	mov	r0, r3
 8002a66:	3710      	adds	r7, #16
 8002a68:	46bd      	mov	sp, r7
 8002a6a:	bd80      	pop	{r7, pc}

08002a6c <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	60f8      	str	r0, [r7, #12]
 8002a74:	60b9      	str	r1, [r7, #8]
 8002a76:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002a78:	e02f      	b.n	8002ada <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002a7a:	687a      	ldr	r2, [r7, #4]
 8002a7c:	68b9      	ldr	r1, [r7, #8]
 8002a7e:	68f8      	ldr	r0, [r7, #12]
 8002a80:	f000 f838 	bl	8002af4 <I2C_IsErrorOccurred>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002a8a:	2301      	movs	r3, #1
 8002a8c:	e02d      	b.n	8002aea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002a8e:	f7ff f81f 	bl	8001ad0 <HAL_GetTick>
 8002a92:	4602      	mov	r2, r0
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	1ad3      	subs	r3, r2, r3
 8002a98:	68ba      	ldr	r2, [r7, #8]
 8002a9a:	429a      	cmp	r2, r3
 8002a9c:	d302      	bcc.n	8002aa4 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002a9e:	68bb      	ldr	r3, [r7, #8]
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	d11a      	bne.n	8002ada <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	681b      	ldr	r3, [r3, #0]
 8002aa8:	699b      	ldr	r3, [r3, #24]
 8002aaa:	f003 0320 	and.w	r3, r3, #32
 8002aae:	2b20      	cmp	r3, #32
 8002ab0:	d013      	beq.n	8002ada <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002ab2:	68fb      	ldr	r3, [r7, #12]
 8002ab4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ab6:	f043 0220 	orr.w	r2, r3, #32
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2220      	movs	r2, #32
 8002ac2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	2200      	movs	r2, #0
 8002aca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002ace:	68fb      	ldr	r3, [r7, #12]
 8002ad0:	2200      	movs	r2, #0
 8002ad2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8002ad6:	2301      	movs	r3, #1
 8002ad8:	e007      	b.n	8002aea <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	681b      	ldr	r3, [r3, #0]
 8002ade:	699b      	ldr	r3, [r3, #24]
 8002ae0:	f003 0320 	and.w	r3, r3, #32
 8002ae4:	2b20      	cmp	r3, #32
 8002ae6:	d1c8      	bne.n	8002a7a <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	3710      	adds	r7, #16
 8002aee:	46bd      	mov	sp, r7
 8002af0:	bd80      	pop	{r7, pc}
	...

08002af4 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b08a      	sub	sp, #40	@ 0x28
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	60f8      	str	r0, [r7, #12]
 8002afc:	60b9      	str	r1, [r7, #8]
 8002afe:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002b00:	2300      	movs	r3, #0
 8002b02:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	699b      	ldr	r3, [r3, #24]
 8002b0c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002b0e:	2300      	movs	r3, #0
 8002b10:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002b16:	69bb      	ldr	r3, [r7, #24]
 8002b18:	f003 0310 	and.w	r3, r3, #16
 8002b1c:	2b00      	cmp	r3, #0
 8002b1e:	d068      	beq.n	8002bf2 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002b20:	68fb      	ldr	r3, [r7, #12]
 8002b22:	681b      	ldr	r3, [r3, #0]
 8002b24:	2210      	movs	r2, #16
 8002b26:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002b28:	e049      	b.n	8002bbe <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002b2a:	68bb      	ldr	r3, [r7, #8]
 8002b2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b30:	d045      	beq.n	8002bbe <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002b32:	f7fe ffcd 	bl	8001ad0 <HAL_GetTick>
 8002b36:	4602      	mov	r2, r0
 8002b38:	69fb      	ldr	r3, [r7, #28]
 8002b3a:	1ad3      	subs	r3, r2, r3
 8002b3c:	68ba      	ldr	r2, [r7, #8]
 8002b3e:	429a      	cmp	r2, r3
 8002b40:	d302      	bcc.n	8002b48 <I2C_IsErrorOccurred+0x54>
 8002b42:	68bb      	ldr	r3, [r7, #8]
 8002b44:	2b00      	cmp	r3, #0
 8002b46:	d13a      	bne.n	8002bbe <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	681b      	ldr	r3, [r3, #0]
 8002b4c:	685b      	ldr	r3, [r3, #4]
 8002b4e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b52:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002b54:	68fb      	ldr	r3, [r7, #12]
 8002b56:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8002b5a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	699b      	ldr	r3, [r3, #24]
 8002b62:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002b66:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b6a:	d121      	bne.n	8002bb0 <I2C_IsErrorOccurred+0xbc>
 8002b6c:	697b      	ldr	r3, [r7, #20]
 8002b6e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002b72:	d01d      	beq.n	8002bb0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002b74:	7cfb      	ldrb	r3, [r7, #19]
 8002b76:	2b20      	cmp	r3, #32
 8002b78:	d01a      	beq.n	8002bb0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	681b      	ldr	r3, [r3, #0]
 8002b7e:	685a      	ldr	r2, [r3, #4]
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002b88:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002b8a:	f7fe ffa1 	bl	8001ad0 <HAL_GetTick>
 8002b8e:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002b90:	e00e      	b.n	8002bb0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002b92:	f7fe ff9d 	bl	8001ad0 <HAL_GetTick>
 8002b96:	4602      	mov	r2, r0
 8002b98:	69fb      	ldr	r3, [r7, #28]
 8002b9a:	1ad3      	subs	r3, r2, r3
 8002b9c:	2b19      	cmp	r3, #25
 8002b9e:	d907      	bls.n	8002bb0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002ba0:	6a3b      	ldr	r3, [r7, #32]
 8002ba2:	f043 0320 	orr.w	r3, r3, #32
 8002ba6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8002ba8:	2301      	movs	r3, #1
 8002baa:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8002bae:	e006      	b.n	8002bbe <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	699b      	ldr	r3, [r3, #24]
 8002bb6:	f003 0320 	and.w	r3, r3, #32
 8002bba:	2b20      	cmp	r3, #32
 8002bbc:	d1e9      	bne.n	8002b92 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	699b      	ldr	r3, [r3, #24]
 8002bc4:	f003 0320 	and.w	r3, r3, #32
 8002bc8:	2b20      	cmp	r3, #32
 8002bca:	d003      	beq.n	8002bd4 <I2C_IsErrorOccurred+0xe0>
 8002bcc:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002bd0:	2b00      	cmp	r3, #0
 8002bd2:	d0aa      	beq.n	8002b2a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8002bd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002bd8:	2b00      	cmp	r3, #0
 8002bda:	d103      	bne.n	8002be4 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bdc:	68fb      	ldr	r3, [r7, #12]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	2220      	movs	r2, #32
 8002be2:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8002be4:	6a3b      	ldr	r3, [r7, #32]
 8002be6:	f043 0304 	orr.w	r3, r3, #4
 8002bea:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8002bec:	2301      	movs	r3, #1
 8002bee:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	699b      	ldr	r3, [r3, #24]
 8002bf8:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8002bfa:	69bb      	ldr	r3, [r7, #24]
 8002bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002c00:	2b00      	cmp	r3, #0
 8002c02:	d00b      	beq.n	8002c1c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8002c04:	6a3b      	ldr	r3, [r7, #32]
 8002c06:	f043 0301 	orr.w	r3, r3, #1
 8002c0a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002c14:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c16:	2301      	movs	r3, #1
 8002c18:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8002c1c:	69bb      	ldr	r3, [r7, #24]
 8002c1e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002c22:	2b00      	cmp	r3, #0
 8002c24:	d00b      	beq.n	8002c3e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8002c26:	6a3b      	ldr	r3, [r7, #32]
 8002c28:	f043 0308 	orr.w	r3, r3, #8
 8002c2c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002c36:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c38:	2301      	movs	r3, #1
 8002c3a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8002c3e:	69bb      	ldr	r3, [r7, #24]
 8002c40:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8002c44:	2b00      	cmp	r3, #0
 8002c46:	d00b      	beq.n	8002c60 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8002c48:	6a3b      	ldr	r3, [r7, #32]
 8002c4a:	f043 0302 	orr.w	r3, r3, #2
 8002c4e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002c58:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8002c5a:	2301      	movs	r3, #1
 8002c5c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8002c60:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d01c      	beq.n	8002ca2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8002c68:	68f8      	ldr	r0, [r7, #12]
 8002c6a:	f7ff fe3b 	bl	80028e4 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	6859      	ldr	r1, [r3, #4]
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	681a      	ldr	r2, [r3, #0]
 8002c78:	4b0d      	ldr	r3, [pc, #52]	@ (8002cb0 <I2C_IsErrorOccurred+0x1bc>)
 8002c7a:	400b      	ands	r3, r1
 8002c7c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8002c82:	6a3b      	ldr	r3, [r7, #32]
 8002c84:	431a      	orrs	r2, r3
 8002c86:	68fb      	ldr	r3, [r7, #12]
 8002c88:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	2220      	movs	r2, #32
 8002c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	2200      	movs	r2, #0
 8002c9e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8002ca2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3728      	adds	r7, #40	@ 0x28
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}
 8002cae:	bf00      	nop
 8002cb0:	fe00e800 	.word	0xfe00e800

08002cb4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8002cb4:	b480      	push	{r7}
 8002cb6:	b087      	sub	sp, #28
 8002cb8:	af00      	add	r7, sp, #0
 8002cba:	60f8      	str	r0, [r7, #12]
 8002cbc:	607b      	str	r3, [r7, #4]
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	817b      	strh	r3, [r7, #10]
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002cc6:	897b      	ldrh	r3, [r7, #10]
 8002cc8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002ccc:	7a7b      	ldrb	r3, [r7, #9]
 8002cce:	041b      	lsls	r3, r3, #16
 8002cd0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002cd4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8002cda:	6a3b      	ldr	r3, [r7, #32]
 8002cdc:	4313      	orrs	r3, r2
 8002cde:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8002ce2:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8002ce4:	68fb      	ldr	r3, [r7, #12]
 8002ce6:	681b      	ldr	r3, [r3, #0]
 8002ce8:	685a      	ldr	r2, [r3, #4]
 8002cea:	6a3b      	ldr	r3, [r7, #32]
 8002cec:	0d5b      	lsrs	r3, r3, #21
 8002cee:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8002cf2:	4b08      	ldr	r3, [pc, #32]	@ (8002d14 <I2C_TransferConfig+0x60>)
 8002cf4:	430b      	orrs	r3, r1
 8002cf6:	43db      	mvns	r3, r3
 8002cf8:	ea02 0103 	and.w	r1, r2, r3
 8002cfc:	68fb      	ldr	r3, [r7, #12]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	697a      	ldr	r2, [r7, #20]
 8002d02:	430a      	orrs	r2, r1
 8002d04:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8002d06:	bf00      	nop
 8002d08:	371c      	adds	r7, #28
 8002d0a:	46bd      	mov	sp, r7
 8002d0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d10:	4770      	bx	lr
 8002d12:	bf00      	nop
 8002d14:	03ff63ff 	.word	0x03ff63ff

08002d18 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8002d18:	b480      	push	{r7}
 8002d1a:	b083      	sub	sp, #12
 8002d1c:	af00      	add	r7, sp, #0
 8002d1e:	6078      	str	r0, [r7, #4]
 8002d20:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d28:	b2db      	uxtb	r3, r3
 8002d2a:	2b20      	cmp	r3, #32
 8002d2c:	d138      	bne.n	8002da0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d2e:	687b      	ldr	r3, [r7, #4]
 8002d30:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002d34:	2b01      	cmp	r3, #1
 8002d36:	d101      	bne.n	8002d3c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8002d38:	2302      	movs	r3, #2
 8002d3a:	e032      	b.n	8002da2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	2201      	movs	r2, #1
 8002d40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002d44:	687b      	ldr	r3, [r7, #4]
 8002d46:	2224      	movs	r2, #36	@ 0x24
 8002d48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	681a      	ldr	r2, [r3, #0]
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	f022 0201 	bic.w	r2, r2, #1
 8002d5a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	681a      	ldr	r2, [r3, #0]
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8002d6a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8002d6c:	687b      	ldr	r3, [r7, #4]
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	6819      	ldr	r1, [r3, #0]
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	683a      	ldr	r2, [r7, #0]
 8002d78:	430a      	orrs	r2, r1
 8002d7a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	681a      	ldr	r2, [r3, #0]
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 0201 	orr.w	r2, r2, #1
 8002d8a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	2220      	movs	r2, #32
 8002d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002d94:	687b      	ldr	r3, [r7, #4]
 8002d96:	2200      	movs	r2, #0
 8002d98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	e000      	b.n	8002da2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002da0:	2302      	movs	r3, #2
  }
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	370c      	adds	r7, #12
 8002da6:	46bd      	mov	sp, r7
 8002da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dac:	4770      	bx	lr

08002dae <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002dae:	b480      	push	{r7}
 8002db0:	b085      	sub	sp, #20
 8002db2:	af00      	add	r7, sp, #0
 8002db4:	6078      	str	r0, [r7, #4]
 8002db6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002dbe:	b2db      	uxtb	r3, r3
 8002dc0:	2b20      	cmp	r3, #32
 8002dc2:	d139      	bne.n	8002e38 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002dca:	2b01      	cmp	r3, #1
 8002dcc:	d101      	bne.n	8002dd2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8002dce:	2302      	movs	r3, #2
 8002dd0:	e033      	b.n	8002e3a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	2224      	movs	r2, #36	@ 0x24
 8002dde:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8002de2:	687b      	ldr	r3, [r7, #4]
 8002de4:	681b      	ldr	r3, [r3, #0]
 8002de6:	681a      	ldr	r2, [r3, #0]
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	f022 0201 	bic.w	r2, r2, #1
 8002df0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8002df2:	687b      	ldr	r3, [r7, #4]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	681b      	ldr	r3, [r3, #0]
 8002df8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8002e00:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8002e02:	683b      	ldr	r3, [r7, #0]
 8002e04:	021b      	lsls	r3, r3, #8
 8002e06:	68fa      	ldr	r2, [r7, #12]
 8002e08:	4313      	orrs	r3, r2
 8002e0a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	681b      	ldr	r3, [r3, #0]
 8002e10:	68fa      	ldr	r2, [r7, #12]
 8002e12:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	681b      	ldr	r3, [r3, #0]
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	681b      	ldr	r3, [r3, #0]
 8002e1e:	f042 0201 	orr.w	r2, r2, #1
 8002e22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	2220      	movs	r2, #32
 8002e28:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	2200      	movs	r2, #0
 8002e30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002e34:	2300      	movs	r3, #0
 8002e36:	e000      	b.n	8002e3a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8002e38:	2302      	movs	r3, #2
  }
}
 8002e3a:	4618      	mov	r0, r3
 8002e3c:	3714      	adds	r7, #20
 8002e3e:	46bd      	mov	sp, r7
 8002e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e44:	4770      	bx	lr
	...

08002e48 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002e48:	b480      	push	{r7}
 8002e4a:	b085      	sub	sp, #20
 8002e4c:	af00      	add	r7, sp, #0
 8002e4e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8002e50:	687b      	ldr	r3, [r7, #4]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d141      	bne.n	8002eda <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002e56:	4b4b      	ldr	r3, [pc, #300]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002e5e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002e62:	d131      	bne.n	8002ec8 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002e64:	4b47      	ldr	r3, [pc, #284]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e66:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002e6a:	4a46      	ldr	r2, [pc, #280]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e6c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002e70:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002e74:	4b43      	ldr	r3, [pc, #268]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002e7c:	4a41      	ldr	r2, [pc, #260]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002e7e:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002e82:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002e84:	4b40      	ldr	r3, [pc, #256]	@ (8002f88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	2232      	movs	r2, #50	@ 0x32
 8002e8a:	fb02 f303 	mul.w	r3, r2, r3
 8002e8e:	4a3f      	ldr	r2, [pc, #252]	@ (8002f8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002e90:	fba2 2303 	umull	r2, r3, r2, r3
 8002e94:	0c9b      	lsrs	r3, r3, #18
 8002e96:	3301      	adds	r3, #1
 8002e98:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002e9a:	e002      	b.n	8002ea2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	3b01      	subs	r3, #1
 8002ea0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002ea2:	4b38      	ldr	r3, [pc, #224]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ea4:	695b      	ldr	r3, [r3, #20]
 8002ea6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002eaa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eae:	d102      	bne.n	8002eb6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2b00      	cmp	r3, #0
 8002eb4:	d1f2      	bne.n	8002e9c <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002eb6:	4b33      	ldr	r3, [pc, #204]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eb8:	695b      	ldr	r3, [r3, #20]
 8002eba:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ebe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002ec2:	d158      	bne.n	8002f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002ec4:	2303      	movs	r3, #3
 8002ec6:	e057      	b.n	8002f78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ec8:	4b2e      	ldr	r3, [pc, #184]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002eca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ece:	4a2d      	ldr	r2, [pc, #180]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ed0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ed4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002ed8:	e04d      	b.n	8002f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8002ee0:	d141      	bne.n	8002f66 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8002ee2:	4b28      	ldr	r3, [pc, #160]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8002eea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002eee:	d131      	bne.n	8002f54 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002ef0:	4b24      	ldr	r3, [pc, #144]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ef2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002ef6:	4a23      	ldr	r2, [pc, #140]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002ef8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002efc:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8002f00:	4b20      	ldr	r3, [pc, #128]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f08:	4a1e      	ldr	r2, [pc, #120]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f0a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002f0e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8002f10:	4b1d      	ldr	r3, [pc, #116]	@ (8002f88 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8002f12:	681b      	ldr	r3, [r3, #0]
 8002f14:	2232      	movs	r2, #50	@ 0x32
 8002f16:	fb02 f303 	mul.w	r3, r2, r3
 8002f1a:	4a1c      	ldr	r2, [pc, #112]	@ (8002f8c <HAL_PWREx_ControlVoltageScaling+0x144>)
 8002f1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f20:	0c9b      	lsrs	r3, r3, #18
 8002f22:	3301      	adds	r3, #1
 8002f24:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f26:	e002      	b.n	8002f2e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8002f28:	68fb      	ldr	r3, [r7, #12]
 8002f2a:	3b01      	subs	r3, #1
 8002f2c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8002f2e:	4b15      	ldr	r3, [pc, #84]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f30:	695b      	ldr	r3, [r3, #20]
 8002f32:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f36:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f3a:	d102      	bne.n	8002f42 <HAL_PWREx_ControlVoltageScaling+0xfa>
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2b00      	cmp	r3, #0
 8002f40:	d1f2      	bne.n	8002f28 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002f42:	4b10      	ldr	r3, [pc, #64]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f44:	695b      	ldr	r3, [r3, #20]
 8002f46:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002f4a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002f4e:	d112      	bne.n	8002f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8002f50:	2303      	movs	r3, #3
 8002f52:	e011      	b.n	8002f78 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002f54:	4b0b      	ldr	r3, [pc, #44]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f56:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002f5a:	4a0a      	ldr	r2, [pc, #40]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002f60:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8002f64:	e007      	b.n	8002f76 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8002f66:	4b07      	ldr	r3, [pc, #28]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8002f6e:	4a05      	ldr	r2, [pc, #20]	@ (8002f84 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8002f70:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002f74:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8002f76:	2300      	movs	r3, #0
}
 8002f78:	4618      	mov	r0, r3
 8002f7a:	3714      	adds	r7, #20
 8002f7c:	46bd      	mov	sp, r7
 8002f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f82:	4770      	bx	lr
 8002f84:	40007000 	.word	0x40007000
 8002f88:	20000000 	.word	0x20000000
 8002f8c:	431bde83 	.word	0x431bde83

08002f90 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8002f90:	b480      	push	{r7}
 8002f92:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8002f94:	4b05      	ldr	r3, [pc, #20]	@ (8002fac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	4a04      	ldr	r2, [pc, #16]	@ (8002fac <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8002f9a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002f9e:	6093      	str	r3, [r2, #8]
}
 8002fa0:	bf00      	nop
 8002fa2:	46bd      	mov	sp, r7
 8002fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa8:	4770      	bx	lr
 8002faa:	bf00      	nop
 8002fac:	40007000 	.word	0x40007000

08002fb0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b088      	sub	sp, #32
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	2b00      	cmp	r3, #0
 8002fbc:	d101      	bne.n	8002fc2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fbe:	2301      	movs	r3, #1
 8002fc0:	e2fe      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	681b      	ldr	r3, [r3, #0]
 8002fc6:	f003 0301 	and.w	r3, r3, #1
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d075      	beq.n	80030ba <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002fce:	4b97      	ldr	r3, [pc, #604]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8002fd0:	689b      	ldr	r3, [r3, #8]
 8002fd2:	f003 030c 	and.w	r3, r3, #12
 8002fd6:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002fd8:	4b94      	ldr	r3, [pc, #592]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8002fda:	68db      	ldr	r3, [r3, #12]
 8002fdc:	f003 0303 	and.w	r3, r3, #3
 8002fe0:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8002fe2:	69bb      	ldr	r3, [r7, #24]
 8002fe4:	2b0c      	cmp	r3, #12
 8002fe6:	d102      	bne.n	8002fee <HAL_RCC_OscConfig+0x3e>
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	2b03      	cmp	r3, #3
 8002fec:	d002      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x44>
 8002fee:	69bb      	ldr	r3, [r7, #24]
 8002ff0:	2b08      	cmp	r3, #8
 8002ff2:	d10b      	bne.n	800300c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002ff4:	4b8d      	ldr	r3, [pc, #564]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d05b      	beq.n	80030b8 <HAL_RCC_OscConfig+0x108>
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	685b      	ldr	r3, [r3, #4]
 8003004:	2b00      	cmp	r3, #0
 8003006:	d157      	bne.n	80030b8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8003008:	2301      	movs	r3, #1
 800300a:	e2d9      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	685b      	ldr	r3, [r3, #4]
 8003010:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003014:	d106      	bne.n	8003024 <HAL_RCC_OscConfig+0x74>
 8003016:	4b85      	ldr	r3, [pc, #532]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a84      	ldr	r2, [pc, #528]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 800301c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003020:	6013      	str	r3, [r2, #0]
 8003022:	e01d      	b.n	8003060 <HAL_RCC_OscConfig+0xb0>
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800302c:	d10c      	bne.n	8003048 <HAL_RCC_OscConfig+0x98>
 800302e:	4b7f      	ldr	r3, [pc, #508]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a7e      	ldr	r2, [pc, #504]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8003034:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003038:	6013      	str	r3, [r2, #0]
 800303a:	4b7c      	ldr	r3, [pc, #496]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a7b      	ldr	r2, [pc, #492]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8003040:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003044:	6013      	str	r3, [r2, #0]
 8003046:	e00b      	b.n	8003060 <HAL_RCC_OscConfig+0xb0>
 8003048:	4b78      	ldr	r3, [pc, #480]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 800304a:	681b      	ldr	r3, [r3, #0]
 800304c:	4a77      	ldr	r2, [pc, #476]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 800304e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003052:	6013      	str	r3, [r2, #0]
 8003054:	4b75      	ldr	r3, [pc, #468]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	4a74      	ldr	r2, [pc, #464]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 800305a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800305e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d013      	beq.n	8003090 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003068:	f7fe fd32 	bl	8001ad0 <HAL_GetTick>
 800306c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800306e:	e008      	b.n	8003082 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003070:	f7fe fd2e 	bl	8001ad0 <HAL_GetTick>
 8003074:	4602      	mov	r2, r0
 8003076:	693b      	ldr	r3, [r7, #16]
 8003078:	1ad3      	subs	r3, r2, r3
 800307a:	2b64      	cmp	r3, #100	@ 0x64
 800307c:	d901      	bls.n	8003082 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800307e:	2303      	movs	r3, #3
 8003080:	e29e      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003082:	4b6a      	ldr	r3, [pc, #424]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800308a:	2b00      	cmp	r3, #0
 800308c:	d0f0      	beq.n	8003070 <HAL_RCC_OscConfig+0xc0>
 800308e:	e014      	b.n	80030ba <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003090:	f7fe fd1e 	bl	8001ad0 <HAL_GetTick>
 8003094:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8003096:	e008      	b.n	80030aa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003098:	f7fe fd1a 	bl	8001ad0 <HAL_GetTick>
 800309c:	4602      	mov	r2, r0
 800309e:	693b      	ldr	r3, [r7, #16]
 80030a0:	1ad3      	subs	r3, r2, r3
 80030a2:	2b64      	cmp	r3, #100	@ 0x64
 80030a4:	d901      	bls.n	80030aa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030a6:	2303      	movs	r3, #3
 80030a8:	e28a      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80030aa:	4b60      	ldr	r3, [pc, #384]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d1f0      	bne.n	8003098 <HAL_RCC_OscConfig+0xe8>
 80030b6:	e000      	b.n	80030ba <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	f003 0302 	and.w	r3, r3, #2
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d075      	beq.n	80031b2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80030c6:	4b59      	ldr	r3, [pc, #356]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 80030c8:	689b      	ldr	r3, [r3, #8]
 80030ca:	f003 030c 	and.w	r3, r3, #12
 80030ce:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80030d0:	4b56      	ldr	r3, [pc, #344]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 80030d2:	68db      	ldr	r3, [r3, #12]
 80030d4:	f003 0303 	and.w	r3, r3, #3
 80030d8:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80030da:	69bb      	ldr	r3, [r7, #24]
 80030dc:	2b0c      	cmp	r3, #12
 80030de:	d102      	bne.n	80030e6 <HAL_RCC_OscConfig+0x136>
 80030e0:	697b      	ldr	r3, [r7, #20]
 80030e2:	2b02      	cmp	r3, #2
 80030e4:	d002      	beq.n	80030ec <HAL_RCC_OscConfig+0x13c>
 80030e6:	69bb      	ldr	r3, [r7, #24]
 80030e8:	2b04      	cmp	r3, #4
 80030ea:	d11f      	bne.n	800312c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80030ec:	4b4f      	ldr	r3, [pc, #316]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	d005      	beq.n	8003104 <HAL_RCC_OscConfig+0x154>
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	68db      	ldr	r3, [r3, #12]
 80030fc:	2b00      	cmp	r3, #0
 80030fe:	d101      	bne.n	8003104 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8003100:	2301      	movs	r3, #1
 8003102:	e25d      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003104:	4b49      	ldr	r3, [pc, #292]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8003106:	685b      	ldr	r3, [r3, #4]
 8003108:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	691b      	ldr	r3, [r3, #16]
 8003110:	061b      	lsls	r3, r3, #24
 8003112:	4946      	ldr	r1, [pc, #280]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8003114:	4313      	orrs	r3, r2
 8003116:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8003118:	4b45      	ldr	r3, [pc, #276]	@ (8003230 <HAL_RCC_OscConfig+0x280>)
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	4618      	mov	r0, r3
 800311e:	f7fe fc8b 	bl	8001a38 <HAL_InitTick>
 8003122:	4603      	mov	r3, r0
 8003124:	2b00      	cmp	r3, #0
 8003126:	d043      	beq.n	80031b0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8003128:	2301      	movs	r3, #1
 800312a:	e249      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d023      	beq.n	800317c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003134:	4b3d      	ldr	r3, [pc, #244]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	4a3c      	ldr	r2, [pc, #240]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 800313a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800313e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003140:	f7fe fcc6 	bl	8001ad0 <HAL_GetTick>
 8003144:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003146:	e008      	b.n	800315a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003148:	f7fe fcc2 	bl	8001ad0 <HAL_GetTick>
 800314c:	4602      	mov	r2, r0
 800314e:	693b      	ldr	r3, [r7, #16]
 8003150:	1ad3      	subs	r3, r2, r3
 8003152:	2b02      	cmp	r3, #2
 8003154:	d901      	bls.n	800315a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8003156:	2303      	movs	r3, #3
 8003158:	e232      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800315a:	4b34      	ldr	r3, [pc, #208]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003162:	2b00      	cmp	r3, #0
 8003164:	d0f0      	beq.n	8003148 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003166:	4b31      	ldr	r3, [pc, #196]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8003168:	685b      	ldr	r3, [r3, #4]
 800316a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	691b      	ldr	r3, [r3, #16]
 8003172:	061b      	lsls	r3, r3, #24
 8003174:	492d      	ldr	r1, [pc, #180]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8003176:	4313      	orrs	r3, r2
 8003178:	604b      	str	r3, [r1, #4]
 800317a:	e01a      	b.n	80031b2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800317c:	4b2b      	ldr	r3, [pc, #172]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	4a2a      	ldr	r2, [pc, #168]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8003182:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8003186:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003188:	f7fe fca2 	bl	8001ad0 <HAL_GetTick>
 800318c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800318e:	e008      	b.n	80031a2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003190:	f7fe fc9e 	bl	8001ad0 <HAL_GetTick>
 8003194:	4602      	mov	r2, r0
 8003196:	693b      	ldr	r3, [r7, #16]
 8003198:	1ad3      	subs	r3, r2, r3
 800319a:	2b02      	cmp	r3, #2
 800319c:	d901      	bls.n	80031a2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800319e:	2303      	movs	r3, #3
 80031a0:	e20e      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80031a2:	4b22      	ldr	r3, [pc, #136]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d1f0      	bne.n	8003190 <HAL_RCC_OscConfig+0x1e0>
 80031ae:	e000      	b.n	80031b2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80031b0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	f003 0308 	and.w	r3, r3, #8
 80031ba:	2b00      	cmp	r3, #0
 80031bc:	d041      	beq.n	8003242 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	695b      	ldr	r3, [r3, #20]
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	d01c      	beq.n	8003200 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031c6:	4b19      	ldr	r3, [pc, #100]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 80031c8:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031cc:	4a17      	ldr	r2, [pc, #92]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 80031ce:	f043 0301 	orr.w	r3, r3, #1
 80031d2:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031d6:	f7fe fc7b 	bl	8001ad0 <HAL_GetTick>
 80031da:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031dc:	e008      	b.n	80031f0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80031de:	f7fe fc77 	bl	8001ad0 <HAL_GetTick>
 80031e2:	4602      	mov	r2, r0
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	1ad3      	subs	r3, r2, r3
 80031e8:	2b02      	cmp	r3, #2
 80031ea:	d901      	bls.n	80031f0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80031ec:	2303      	movs	r3, #3
 80031ee:	e1e7      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80031f0:	4b0e      	ldr	r3, [pc, #56]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 80031f2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80031f6:	f003 0302 	and.w	r3, r3, #2
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d0ef      	beq.n	80031de <HAL_RCC_OscConfig+0x22e>
 80031fe:	e020      	b.n	8003242 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003200:	4b0a      	ldr	r3, [pc, #40]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8003202:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003206:	4a09      	ldr	r2, [pc, #36]	@ (800322c <HAL_RCC_OscConfig+0x27c>)
 8003208:	f023 0301 	bic.w	r3, r3, #1
 800320c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003210:	f7fe fc5e 	bl	8001ad0 <HAL_GetTick>
 8003214:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003216:	e00d      	b.n	8003234 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003218:	f7fe fc5a 	bl	8001ad0 <HAL_GetTick>
 800321c:	4602      	mov	r2, r0
 800321e:	693b      	ldr	r3, [r7, #16]
 8003220:	1ad3      	subs	r3, r2, r3
 8003222:	2b02      	cmp	r3, #2
 8003224:	d906      	bls.n	8003234 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003226:	2303      	movs	r3, #3
 8003228:	e1ca      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
 800322a:	bf00      	nop
 800322c:	40021000 	.word	0x40021000
 8003230:	20000004 	.word	0x20000004
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8003234:	4b8c      	ldr	r3, [pc, #560]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 8003236:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800323a:	f003 0302 	and.w	r3, r3, #2
 800323e:	2b00      	cmp	r3, #0
 8003240:	d1ea      	bne.n	8003218 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	681b      	ldr	r3, [r3, #0]
 8003246:	f003 0304 	and.w	r3, r3, #4
 800324a:	2b00      	cmp	r3, #0
 800324c:	f000 80a6 	beq.w	800339c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003250:	2300      	movs	r3, #0
 8003252:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8003254:	4b84      	ldr	r3, [pc, #528]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 8003256:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003258:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800325c:	2b00      	cmp	r3, #0
 800325e:	d101      	bne.n	8003264 <HAL_RCC_OscConfig+0x2b4>
 8003260:	2301      	movs	r3, #1
 8003262:	e000      	b.n	8003266 <HAL_RCC_OscConfig+0x2b6>
 8003264:	2300      	movs	r3, #0
 8003266:	2b00      	cmp	r3, #0
 8003268:	d00d      	beq.n	8003286 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800326a:	4b7f      	ldr	r3, [pc, #508]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 800326c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800326e:	4a7e      	ldr	r2, [pc, #504]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 8003270:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003274:	6593      	str	r3, [r2, #88]	@ 0x58
 8003276:	4b7c      	ldr	r3, [pc, #496]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 8003278:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800327a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800327e:	60fb      	str	r3, [r7, #12]
 8003280:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8003282:	2301      	movs	r3, #1
 8003284:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003286:	4b79      	ldr	r3, [pc, #484]	@ (800346c <HAL_RCC_OscConfig+0x4bc>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800328e:	2b00      	cmp	r3, #0
 8003290:	d118      	bne.n	80032c4 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003292:	4b76      	ldr	r3, [pc, #472]	@ (800346c <HAL_RCC_OscConfig+0x4bc>)
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	4a75      	ldr	r2, [pc, #468]	@ (800346c <HAL_RCC_OscConfig+0x4bc>)
 8003298:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800329c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800329e:	f7fe fc17 	bl	8001ad0 <HAL_GetTick>
 80032a2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032a4:	e008      	b.n	80032b8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80032a6:	f7fe fc13 	bl	8001ad0 <HAL_GetTick>
 80032aa:	4602      	mov	r2, r0
 80032ac:	693b      	ldr	r3, [r7, #16]
 80032ae:	1ad3      	subs	r3, r2, r3
 80032b0:	2b02      	cmp	r3, #2
 80032b2:	d901      	bls.n	80032b8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80032b4:	2303      	movs	r3, #3
 80032b6:	e183      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80032b8:	4b6c      	ldr	r3, [pc, #432]	@ (800346c <HAL_RCC_OscConfig+0x4bc>)
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80032c0:	2b00      	cmp	r3, #0
 80032c2:	d0f0      	beq.n	80032a6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	689b      	ldr	r3, [r3, #8]
 80032c8:	2b01      	cmp	r3, #1
 80032ca:	d108      	bne.n	80032de <HAL_RCC_OscConfig+0x32e>
 80032cc:	4b66      	ldr	r3, [pc, #408]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 80032ce:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032d2:	4a65      	ldr	r2, [pc, #404]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 80032d4:	f043 0301 	orr.w	r3, r3, #1
 80032d8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032dc:	e024      	b.n	8003328 <HAL_RCC_OscConfig+0x378>
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	689b      	ldr	r3, [r3, #8]
 80032e2:	2b05      	cmp	r3, #5
 80032e4:	d110      	bne.n	8003308 <HAL_RCC_OscConfig+0x358>
 80032e6:	4b60      	ldr	r3, [pc, #384]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 80032e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032ec:	4a5e      	ldr	r2, [pc, #376]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 80032ee:	f043 0304 	orr.w	r3, r3, #4
 80032f2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 80032f6:	4b5c      	ldr	r3, [pc, #368]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 80032f8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80032fc:	4a5a      	ldr	r2, [pc, #360]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 80032fe:	f043 0301 	orr.w	r3, r3, #1
 8003302:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003306:	e00f      	b.n	8003328 <HAL_RCC_OscConfig+0x378>
 8003308:	4b57      	ldr	r3, [pc, #348]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 800330a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800330e:	4a56      	ldr	r2, [pc, #344]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 8003310:	f023 0301 	bic.w	r3, r3, #1
 8003314:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8003318:	4b53      	ldr	r3, [pc, #332]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 800331a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800331e:	4a52      	ldr	r2, [pc, #328]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 8003320:	f023 0304 	bic.w	r3, r3, #4
 8003324:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	689b      	ldr	r3, [r3, #8]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d016      	beq.n	800335e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003330:	f7fe fbce 	bl	8001ad0 <HAL_GetTick>
 8003334:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003336:	e00a      	b.n	800334e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003338:	f7fe fbca 	bl	8001ad0 <HAL_GetTick>
 800333c:	4602      	mov	r2, r0
 800333e:	693b      	ldr	r3, [r7, #16]
 8003340:	1ad3      	subs	r3, r2, r3
 8003342:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003346:	4293      	cmp	r3, r2
 8003348:	d901      	bls.n	800334e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800334a:	2303      	movs	r3, #3
 800334c:	e138      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800334e:	4b46      	ldr	r3, [pc, #280]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 8003350:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003354:	f003 0302 	and.w	r3, r3, #2
 8003358:	2b00      	cmp	r3, #0
 800335a:	d0ed      	beq.n	8003338 <HAL_RCC_OscConfig+0x388>
 800335c:	e015      	b.n	800338a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800335e:	f7fe fbb7 	bl	8001ad0 <HAL_GetTick>
 8003362:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8003364:	e00a      	b.n	800337c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003366:	f7fe fbb3 	bl	8001ad0 <HAL_GetTick>
 800336a:	4602      	mov	r2, r0
 800336c:	693b      	ldr	r3, [r7, #16]
 800336e:	1ad3      	subs	r3, r2, r3
 8003370:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003374:	4293      	cmp	r3, r2
 8003376:	d901      	bls.n	800337c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8003378:	2303      	movs	r3, #3
 800337a:	e121      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800337c:	4b3a      	ldr	r3, [pc, #232]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 800337e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003382:	f003 0302 	and.w	r3, r3, #2
 8003386:	2b00      	cmp	r3, #0
 8003388:	d1ed      	bne.n	8003366 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800338a:	7ffb      	ldrb	r3, [r7, #31]
 800338c:	2b01      	cmp	r3, #1
 800338e:	d105      	bne.n	800339c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003390:	4b35      	ldr	r3, [pc, #212]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 8003392:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003394:	4a34      	ldr	r2, [pc, #208]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 8003396:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800339a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f003 0320 	and.w	r3, r3, #32
 80033a4:	2b00      	cmp	r3, #0
 80033a6:	d03c      	beq.n	8003422 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	699b      	ldr	r3, [r3, #24]
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d01c      	beq.n	80033ea <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80033b0:	4b2d      	ldr	r3, [pc, #180]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 80033b2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033b6:	4a2c      	ldr	r2, [pc, #176]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 80033b8:	f043 0301 	orr.w	r3, r3, #1
 80033bc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033c0:	f7fe fb86 	bl	8001ad0 <HAL_GetTick>
 80033c4:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033c6:	e008      	b.n	80033da <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80033c8:	f7fe fb82 	bl	8001ad0 <HAL_GetTick>
 80033cc:	4602      	mov	r2, r0
 80033ce:	693b      	ldr	r3, [r7, #16]
 80033d0:	1ad3      	subs	r3, r2, r3
 80033d2:	2b02      	cmp	r3, #2
 80033d4:	d901      	bls.n	80033da <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 80033d6:	2303      	movs	r3, #3
 80033d8:	e0f2      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 80033da:	4b23      	ldr	r3, [pc, #140]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 80033dc:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033e0:	f003 0302 	and.w	r3, r3, #2
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	d0ef      	beq.n	80033c8 <HAL_RCC_OscConfig+0x418>
 80033e8:	e01b      	b.n	8003422 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 80033ea:	4b1f      	ldr	r3, [pc, #124]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 80033ec:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80033f0:	4a1d      	ldr	r2, [pc, #116]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 80033f2:	f023 0301 	bic.w	r3, r3, #1
 80033f6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80033fa:	f7fe fb69 	bl	8001ad0 <HAL_GetTick>
 80033fe:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003400:	e008      	b.n	8003414 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8003402:	f7fe fb65 	bl	8001ad0 <HAL_GetTick>
 8003406:	4602      	mov	r2, r0
 8003408:	693b      	ldr	r3, [r7, #16]
 800340a:	1ad3      	subs	r3, r2, r3
 800340c:	2b02      	cmp	r3, #2
 800340e:	d901      	bls.n	8003414 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8003410:	2303      	movs	r3, #3
 8003412:	e0d5      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8003414:	4b14      	ldr	r3, [pc, #80]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 8003416:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800341a:	f003 0302 	and.w	r3, r3, #2
 800341e:	2b00      	cmp	r3, #0
 8003420:	d1ef      	bne.n	8003402 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	69db      	ldr	r3, [r3, #28]
 8003426:	2b00      	cmp	r3, #0
 8003428:	f000 80c9 	beq.w	80035be <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800342c:	4b0e      	ldr	r3, [pc, #56]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 800342e:	689b      	ldr	r3, [r3, #8]
 8003430:	f003 030c 	and.w	r3, r3, #12
 8003434:	2b0c      	cmp	r3, #12
 8003436:	f000 8083 	beq.w	8003540 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	69db      	ldr	r3, [r3, #28]
 800343e:	2b02      	cmp	r3, #2
 8003440:	d15e      	bne.n	8003500 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003442:	4b09      	ldr	r3, [pc, #36]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	4a08      	ldr	r2, [pc, #32]	@ (8003468 <HAL_RCC_OscConfig+0x4b8>)
 8003448:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800344c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800344e:	f7fe fb3f 	bl	8001ad0 <HAL_GetTick>
 8003452:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003454:	e00c      	b.n	8003470 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003456:	f7fe fb3b 	bl	8001ad0 <HAL_GetTick>
 800345a:	4602      	mov	r2, r0
 800345c:	693b      	ldr	r3, [r7, #16]
 800345e:	1ad3      	subs	r3, r2, r3
 8003460:	2b02      	cmp	r3, #2
 8003462:	d905      	bls.n	8003470 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8003464:	2303      	movs	r3, #3
 8003466:	e0ab      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
 8003468:	40021000 	.word	0x40021000
 800346c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003470:	4b55      	ldr	r3, [pc, #340]	@ (80035c8 <HAL_RCC_OscConfig+0x618>)
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003478:	2b00      	cmp	r3, #0
 800347a:	d1ec      	bne.n	8003456 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800347c:	4b52      	ldr	r3, [pc, #328]	@ (80035c8 <HAL_RCC_OscConfig+0x618>)
 800347e:	68da      	ldr	r2, [r3, #12]
 8003480:	4b52      	ldr	r3, [pc, #328]	@ (80035cc <HAL_RCC_OscConfig+0x61c>)
 8003482:	4013      	ands	r3, r2
 8003484:	687a      	ldr	r2, [r7, #4]
 8003486:	6a11      	ldr	r1, [r2, #32]
 8003488:	687a      	ldr	r2, [r7, #4]
 800348a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800348c:	3a01      	subs	r2, #1
 800348e:	0112      	lsls	r2, r2, #4
 8003490:	4311      	orrs	r1, r2
 8003492:	687a      	ldr	r2, [r7, #4]
 8003494:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8003496:	0212      	lsls	r2, r2, #8
 8003498:	4311      	orrs	r1, r2
 800349a:	687a      	ldr	r2, [r7, #4]
 800349c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 800349e:	0852      	lsrs	r2, r2, #1
 80034a0:	3a01      	subs	r2, #1
 80034a2:	0552      	lsls	r2, r2, #21
 80034a4:	4311      	orrs	r1, r2
 80034a6:	687a      	ldr	r2, [r7, #4]
 80034a8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80034aa:	0852      	lsrs	r2, r2, #1
 80034ac:	3a01      	subs	r2, #1
 80034ae:	0652      	lsls	r2, r2, #25
 80034b0:	4311      	orrs	r1, r2
 80034b2:	687a      	ldr	r2, [r7, #4]
 80034b4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80034b6:	06d2      	lsls	r2, r2, #27
 80034b8:	430a      	orrs	r2, r1
 80034ba:	4943      	ldr	r1, [pc, #268]	@ (80035c8 <HAL_RCC_OscConfig+0x618>)
 80034bc:	4313      	orrs	r3, r2
 80034be:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80034c0:	4b41      	ldr	r3, [pc, #260]	@ (80035c8 <HAL_RCC_OscConfig+0x618>)
 80034c2:	681b      	ldr	r3, [r3, #0]
 80034c4:	4a40      	ldr	r2, [pc, #256]	@ (80035c8 <HAL_RCC_OscConfig+0x618>)
 80034c6:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034ca:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80034cc:	4b3e      	ldr	r3, [pc, #248]	@ (80035c8 <HAL_RCC_OscConfig+0x618>)
 80034ce:	68db      	ldr	r3, [r3, #12]
 80034d0:	4a3d      	ldr	r2, [pc, #244]	@ (80035c8 <HAL_RCC_OscConfig+0x618>)
 80034d2:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034d6:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80034d8:	f7fe fafa 	bl	8001ad0 <HAL_GetTick>
 80034dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034de:	e008      	b.n	80034f2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034e0:	f7fe faf6 	bl	8001ad0 <HAL_GetTick>
 80034e4:	4602      	mov	r2, r0
 80034e6:	693b      	ldr	r3, [r7, #16]
 80034e8:	1ad3      	subs	r3, r2, r3
 80034ea:	2b02      	cmp	r3, #2
 80034ec:	d901      	bls.n	80034f2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 80034ee:	2303      	movs	r3, #3
 80034f0:	e066      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80034f2:	4b35      	ldr	r3, [pc, #212]	@ (80035c8 <HAL_RCC_OscConfig+0x618>)
 80034f4:	681b      	ldr	r3, [r3, #0]
 80034f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034fa:	2b00      	cmp	r3, #0
 80034fc:	d0f0      	beq.n	80034e0 <HAL_RCC_OscConfig+0x530>
 80034fe:	e05e      	b.n	80035be <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003500:	4b31      	ldr	r3, [pc, #196]	@ (80035c8 <HAL_RCC_OscConfig+0x618>)
 8003502:	681b      	ldr	r3, [r3, #0]
 8003504:	4a30      	ldr	r2, [pc, #192]	@ (80035c8 <HAL_RCC_OscConfig+0x618>)
 8003506:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800350a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800350c:	f7fe fae0 	bl	8001ad0 <HAL_GetTick>
 8003510:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003512:	e008      	b.n	8003526 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003514:	f7fe fadc 	bl	8001ad0 <HAL_GetTick>
 8003518:	4602      	mov	r2, r0
 800351a:	693b      	ldr	r3, [r7, #16]
 800351c:	1ad3      	subs	r3, r2, r3
 800351e:	2b02      	cmp	r3, #2
 8003520:	d901      	bls.n	8003526 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8003522:	2303      	movs	r3, #3
 8003524:	e04c      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003526:	4b28      	ldr	r3, [pc, #160]	@ (80035c8 <HAL_RCC_OscConfig+0x618>)
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800352e:	2b00      	cmp	r3, #0
 8003530:	d1f0      	bne.n	8003514 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8003532:	4b25      	ldr	r3, [pc, #148]	@ (80035c8 <HAL_RCC_OscConfig+0x618>)
 8003534:	68da      	ldr	r2, [r3, #12]
 8003536:	4924      	ldr	r1, [pc, #144]	@ (80035c8 <HAL_RCC_OscConfig+0x618>)
 8003538:	4b25      	ldr	r3, [pc, #148]	@ (80035d0 <HAL_RCC_OscConfig+0x620>)
 800353a:	4013      	ands	r3, r2
 800353c:	60cb      	str	r3, [r1, #12]
 800353e:	e03e      	b.n	80035be <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	69db      	ldr	r3, [r3, #28]
 8003544:	2b01      	cmp	r3, #1
 8003546:	d101      	bne.n	800354c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8003548:	2301      	movs	r3, #1
 800354a:	e039      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800354c:	4b1e      	ldr	r3, [pc, #120]	@ (80035c8 <HAL_RCC_OscConfig+0x618>)
 800354e:	68db      	ldr	r3, [r3, #12]
 8003550:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003552:	697b      	ldr	r3, [r7, #20]
 8003554:	f003 0203 	and.w	r2, r3, #3
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6a1b      	ldr	r3, [r3, #32]
 800355c:	429a      	cmp	r2, r3
 800355e:	d12c      	bne.n	80035ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8003560:	697b      	ldr	r3, [r7, #20]
 8003562:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8003566:	687b      	ldr	r3, [r7, #4]
 8003568:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800356a:	3b01      	subs	r3, #1
 800356c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800356e:	429a      	cmp	r2, r3
 8003570:	d123      	bne.n	80035ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8003572:	697b      	ldr	r3, [r7, #20]
 8003574:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800357c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 800357e:	429a      	cmp	r2, r3
 8003580:	d11b      	bne.n	80035ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8003582:	697b      	ldr	r3, [r7, #20]
 8003584:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800358c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 800358e:	429a      	cmp	r2, r3
 8003590:	d113      	bne.n	80035ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003592:	697b      	ldr	r3, [r7, #20]
 8003594:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800359c:	085b      	lsrs	r3, r3, #1
 800359e:	3b01      	subs	r3, #1
 80035a0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80035a2:	429a      	cmp	r2, r3
 80035a4:	d109      	bne.n	80035ba <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80035ac:	687b      	ldr	r3, [r7, #4]
 80035ae:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80035b0:	085b      	lsrs	r3, r3, #1
 80035b2:	3b01      	subs	r3, #1
 80035b4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80035b6:	429a      	cmp	r2, r3
 80035b8:	d001      	beq.n	80035be <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e000      	b.n	80035c0 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80035be:	2300      	movs	r3, #0
}
 80035c0:	4618      	mov	r0, r3
 80035c2:	3720      	adds	r7, #32
 80035c4:	46bd      	mov	sp, r7
 80035c6:	bd80      	pop	{r7, pc}
 80035c8:	40021000 	.word	0x40021000
 80035cc:	019f800c 	.word	0x019f800c
 80035d0:	feeefffc 	.word	0xfeeefffc

080035d4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80035d4:	b580      	push	{r7, lr}
 80035d6:	b086      	sub	sp, #24
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
 80035dc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 80035de:	2300      	movs	r3, #0
 80035e0:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	2b00      	cmp	r3, #0
 80035e6:	d101      	bne.n	80035ec <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80035e8:	2301      	movs	r3, #1
 80035ea:	e11e      	b.n	800382a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80035ec:	4b91      	ldr	r3, [pc, #580]	@ (8003834 <HAL_RCC_ClockConfig+0x260>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	f003 030f 	and.w	r3, r3, #15
 80035f4:	683a      	ldr	r2, [r7, #0]
 80035f6:	429a      	cmp	r2, r3
 80035f8:	d910      	bls.n	800361c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035fa:	4b8e      	ldr	r3, [pc, #568]	@ (8003834 <HAL_RCC_ClockConfig+0x260>)
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f023 020f 	bic.w	r2, r3, #15
 8003602:	498c      	ldr	r1, [pc, #560]	@ (8003834 <HAL_RCC_ClockConfig+0x260>)
 8003604:	683b      	ldr	r3, [r7, #0]
 8003606:	4313      	orrs	r3, r2
 8003608:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800360a:	4b8a      	ldr	r3, [pc, #552]	@ (8003834 <HAL_RCC_ClockConfig+0x260>)
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	f003 030f 	and.w	r3, r3, #15
 8003612:	683a      	ldr	r2, [r7, #0]
 8003614:	429a      	cmp	r2, r3
 8003616:	d001      	beq.n	800361c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003618:	2301      	movs	r3, #1
 800361a:	e106      	b.n	800382a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	f003 0301 	and.w	r3, r3, #1
 8003624:	2b00      	cmp	r3, #0
 8003626:	d073      	beq.n	8003710 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	685b      	ldr	r3, [r3, #4]
 800362c:	2b03      	cmp	r3, #3
 800362e:	d129      	bne.n	8003684 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003630:	4b81      	ldr	r3, [pc, #516]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 8003632:	681b      	ldr	r3, [r3, #0]
 8003634:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003638:	2b00      	cmp	r3, #0
 800363a:	d101      	bne.n	8003640 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e0f4      	b.n	800382a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8003640:	f000 f99e 	bl	8003980 <RCC_GetSysClockFreqFromPLLSource>
 8003644:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8003646:	693b      	ldr	r3, [r7, #16]
 8003648:	4a7c      	ldr	r2, [pc, #496]	@ (800383c <HAL_RCC_ClockConfig+0x268>)
 800364a:	4293      	cmp	r3, r2
 800364c:	d93f      	bls.n	80036ce <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800364e:	4b7a      	ldr	r3, [pc, #488]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 8003650:	689b      	ldr	r3, [r3, #8]
 8003652:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003656:	2b00      	cmp	r3, #0
 8003658:	d009      	beq.n	800366e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800365a:	687b      	ldr	r3, [r7, #4]
 800365c:	681b      	ldr	r3, [r3, #0]
 800365e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8003662:	2b00      	cmp	r3, #0
 8003664:	d033      	beq.n	80036ce <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8003666:	687b      	ldr	r3, [r7, #4]
 8003668:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800366a:	2b00      	cmp	r3, #0
 800366c:	d12f      	bne.n	80036ce <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 800366e:	4b72      	ldr	r3, [pc, #456]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003676:	4a70      	ldr	r2, [pc, #448]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 8003678:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800367c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 800367e:	2380      	movs	r3, #128	@ 0x80
 8003680:	617b      	str	r3, [r7, #20]
 8003682:	e024      	b.n	80036ce <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	685b      	ldr	r3, [r3, #4]
 8003688:	2b02      	cmp	r3, #2
 800368a:	d107      	bne.n	800369c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800368c:	4b6a      	ldr	r3, [pc, #424]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 800368e:	681b      	ldr	r3, [r3, #0]
 8003690:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003694:	2b00      	cmp	r3, #0
 8003696:	d109      	bne.n	80036ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8003698:	2301      	movs	r3, #1
 800369a:	e0c6      	b.n	800382a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800369c:	4b66      	ldr	r3, [pc, #408]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 800369e:	681b      	ldr	r3, [r3, #0]
 80036a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80036a4:	2b00      	cmp	r3, #0
 80036a6:	d101      	bne.n	80036ac <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80036a8:	2301      	movs	r3, #1
 80036aa:	e0be      	b.n	800382a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80036ac:	f000 f8ce 	bl	800384c <HAL_RCC_GetSysClockFreq>
 80036b0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80036b2:	693b      	ldr	r3, [r7, #16]
 80036b4:	4a61      	ldr	r2, [pc, #388]	@ (800383c <HAL_RCC_ClockConfig+0x268>)
 80036b6:	4293      	cmp	r3, r2
 80036b8:	d909      	bls.n	80036ce <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80036ba:	4b5f      	ldr	r3, [pc, #380]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 80036bc:	689b      	ldr	r3, [r3, #8]
 80036be:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80036c2:	4a5d      	ldr	r2, [pc, #372]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 80036c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80036c8:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 80036ca:	2380      	movs	r3, #128	@ 0x80
 80036cc:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80036ce:	4b5a      	ldr	r3, [pc, #360]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 80036d0:	689b      	ldr	r3, [r3, #8]
 80036d2:	f023 0203 	bic.w	r2, r3, #3
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	4957      	ldr	r1, [pc, #348]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 80036dc:	4313      	orrs	r3, r2
 80036de:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80036e0:	f7fe f9f6 	bl	8001ad0 <HAL_GetTick>
 80036e4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036e6:	e00a      	b.n	80036fe <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80036e8:	f7fe f9f2 	bl	8001ad0 <HAL_GetTick>
 80036ec:	4602      	mov	r2, r0
 80036ee:	68fb      	ldr	r3, [r7, #12]
 80036f0:	1ad3      	subs	r3, r2, r3
 80036f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80036f6:	4293      	cmp	r3, r2
 80036f8:	d901      	bls.n	80036fe <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 80036fa:	2303      	movs	r3, #3
 80036fc:	e095      	b.n	800382a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80036fe:	4b4e      	ldr	r3, [pc, #312]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 8003700:	689b      	ldr	r3, [r3, #8]
 8003702:	f003 020c 	and.w	r2, r3, #12
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	685b      	ldr	r3, [r3, #4]
 800370a:	009b      	lsls	r3, r3, #2
 800370c:	429a      	cmp	r2, r3
 800370e:	d1eb      	bne.n	80036e8 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	f003 0302 	and.w	r3, r3, #2
 8003718:	2b00      	cmp	r3, #0
 800371a:	d023      	beq.n	8003764 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	681b      	ldr	r3, [r3, #0]
 8003720:	f003 0304 	and.w	r3, r3, #4
 8003724:	2b00      	cmp	r3, #0
 8003726:	d005      	beq.n	8003734 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003728:	4b43      	ldr	r3, [pc, #268]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 800372a:	689b      	ldr	r3, [r3, #8]
 800372c:	4a42      	ldr	r2, [pc, #264]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 800372e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003732:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	f003 0308 	and.w	r3, r3, #8
 800373c:	2b00      	cmp	r3, #0
 800373e:	d007      	beq.n	8003750 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8003740:	4b3d      	ldr	r3, [pc, #244]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8003748:	4a3b      	ldr	r2, [pc, #236]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 800374a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800374e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003750:	4b39      	ldr	r3, [pc, #228]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 8003752:	689b      	ldr	r3, [r3, #8]
 8003754:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	689b      	ldr	r3, [r3, #8]
 800375c:	4936      	ldr	r1, [pc, #216]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 800375e:	4313      	orrs	r3, r2
 8003760:	608b      	str	r3, [r1, #8]
 8003762:	e008      	b.n	8003776 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8003764:	697b      	ldr	r3, [r7, #20]
 8003766:	2b80      	cmp	r3, #128	@ 0x80
 8003768:	d105      	bne.n	8003776 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800376a:	4b33      	ldr	r3, [pc, #204]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 800376c:	689b      	ldr	r3, [r3, #8]
 800376e:	4a32      	ldr	r2, [pc, #200]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 8003770:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003774:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003776:	4b2f      	ldr	r3, [pc, #188]	@ (8003834 <HAL_RCC_ClockConfig+0x260>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f003 030f 	and.w	r3, r3, #15
 800377e:	683a      	ldr	r2, [r7, #0]
 8003780:	429a      	cmp	r2, r3
 8003782:	d21d      	bcs.n	80037c0 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003784:	4b2b      	ldr	r3, [pc, #172]	@ (8003834 <HAL_RCC_ClockConfig+0x260>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	f023 020f 	bic.w	r2, r3, #15
 800378c:	4929      	ldr	r1, [pc, #164]	@ (8003834 <HAL_RCC_ClockConfig+0x260>)
 800378e:	683b      	ldr	r3, [r7, #0]
 8003790:	4313      	orrs	r3, r2
 8003792:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8003794:	f7fe f99c 	bl	8001ad0 <HAL_GetTick>
 8003798:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800379a:	e00a      	b.n	80037b2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800379c:	f7fe f998 	bl	8001ad0 <HAL_GetTick>
 80037a0:	4602      	mov	r2, r0
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	1ad3      	subs	r3, r2, r3
 80037a6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80037aa:	4293      	cmp	r3, r2
 80037ac:	d901      	bls.n	80037b2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80037ae:	2303      	movs	r3, #3
 80037b0:	e03b      	b.n	800382a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80037b2:	4b20      	ldr	r3, [pc, #128]	@ (8003834 <HAL_RCC_ClockConfig+0x260>)
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	f003 030f 	and.w	r3, r3, #15
 80037ba:	683a      	ldr	r2, [r7, #0]
 80037bc:	429a      	cmp	r2, r3
 80037be:	d1ed      	bne.n	800379c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f003 0304 	and.w	r3, r3, #4
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d008      	beq.n	80037de <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80037cc:	4b1a      	ldr	r3, [pc, #104]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 80037ce:	689b      	ldr	r3, [r3, #8]
 80037d0:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	68db      	ldr	r3, [r3, #12]
 80037d8:	4917      	ldr	r1, [pc, #92]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 80037da:	4313      	orrs	r3, r2
 80037dc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80037de:	687b      	ldr	r3, [r7, #4]
 80037e0:	681b      	ldr	r3, [r3, #0]
 80037e2:	f003 0308 	and.w	r3, r3, #8
 80037e6:	2b00      	cmp	r3, #0
 80037e8:	d009      	beq.n	80037fe <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80037ea:	4b13      	ldr	r3, [pc, #76]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 80037ec:	689b      	ldr	r3, [r3, #8]
 80037ee:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	691b      	ldr	r3, [r3, #16]
 80037f6:	00db      	lsls	r3, r3, #3
 80037f8:	490f      	ldr	r1, [pc, #60]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 80037fa:	4313      	orrs	r3, r2
 80037fc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80037fe:	f000 f825 	bl	800384c <HAL_RCC_GetSysClockFreq>
 8003802:	4602      	mov	r2, r0
 8003804:	4b0c      	ldr	r3, [pc, #48]	@ (8003838 <HAL_RCC_ClockConfig+0x264>)
 8003806:	689b      	ldr	r3, [r3, #8]
 8003808:	091b      	lsrs	r3, r3, #4
 800380a:	f003 030f 	and.w	r3, r3, #15
 800380e:	490c      	ldr	r1, [pc, #48]	@ (8003840 <HAL_RCC_ClockConfig+0x26c>)
 8003810:	5ccb      	ldrb	r3, [r1, r3]
 8003812:	f003 031f 	and.w	r3, r3, #31
 8003816:	fa22 f303 	lsr.w	r3, r2, r3
 800381a:	4a0a      	ldr	r2, [pc, #40]	@ (8003844 <HAL_RCC_ClockConfig+0x270>)
 800381c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 800381e:	4b0a      	ldr	r3, [pc, #40]	@ (8003848 <HAL_RCC_ClockConfig+0x274>)
 8003820:	681b      	ldr	r3, [r3, #0]
 8003822:	4618      	mov	r0, r3
 8003824:	f7fe f908 	bl	8001a38 <HAL_InitTick>
 8003828:	4603      	mov	r3, r0
}
 800382a:	4618      	mov	r0, r3
 800382c:	3718      	adds	r7, #24
 800382e:	46bd      	mov	sp, r7
 8003830:	bd80      	pop	{r7, pc}
 8003832:	bf00      	nop
 8003834:	40022000 	.word	0x40022000
 8003838:	40021000 	.word	0x40021000
 800383c:	04c4b400 	.word	0x04c4b400
 8003840:	0800d3a0 	.word	0x0800d3a0
 8003844:	20000000 	.word	0x20000000
 8003848:	20000004 	.word	0x20000004

0800384c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800384c:	b480      	push	{r7}
 800384e:	b087      	sub	sp, #28
 8003850:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8003852:	4b2c      	ldr	r3, [pc, #176]	@ (8003904 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003854:	689b      	ldr	r3, [r3, #8]
 8003856:	f003 030c 	and.w	r3, r3, #12
 800385a:	2b04      	cmp	r3, #4
 800385c:	d102      	bne.n	8003864 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800385e:	4b2a      	ldr	r3, [pc, #168]	@ (8003908 <HAL_RCC_GetSysClockFreq+0xbc>)
 8003860:	613b      	str	r3, [r7, #16]
 8003862:	e047      	b.n	80038f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8003864:	4b27      	ldr	r3, [pc, #156]	@ (8003904 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003866:	689b      	ldr	r3, [r3, #8]
 8003868:	f003 030c 	and.w	r3, r3, #12
 800386c:	2b08      	cmp	r3, #8
 800386e:	d102      	bne.n	8003876 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003870:	4b26      	ldr	r3, [pc, #152]	@ (800390c <HAL_RCC_GetSysClockFreq+0xc0>)
 8003872:	613b      	str	r3, [r7, #16]
 8003874:	e03e      	b.n	80038f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8003876:	4b23      	ldr	r3, [pc, #140]	@ (8003904 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003878:	689b      	ldr	r3, [r3, #8]
 800387a:	f003 030c 	and.w	r3, r3, #12
 800387e:	2b0c      	cmp	r3, #12
 8003880:	d136      	bne.n	80038f0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003882:	4b20      	ldr	r3, [pc, #128]	@ (8003904 <HAL_RCC_GetSysClockFreq+0xb8>)
 8003884:	68db      	ldr	r3, [r3, #12]
 8003886:	f003 0303 	and.w	r3, r3, #3
 800388a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800388c:	4b1d      	ldr	r3, [pc, #116]	@ (8003904 <HAL_RCC_GetSysClockFreq+0xb8>)
 800388e:	68db      	ldr	r3, [r3, #12]
 8003890:	091b      	lsrs	r3, r3, #4
 8003892:	f003 030f 	and.w	r3, r3, #15
 8003896:	3301      	adds	r3, #1
 8003898:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	2b03      	cmp	r3, #3
 800389e:	d10c      	bne.n	80038ba <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038a0:	4a1a      	ldr	r2, [pc, #104]	@ (800390c <HAL_RCC_GetSysClockFreq+0xc0>)
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80038a8:	4a16      	ldr	r2, [pc, #88]	@ (8003904 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038aa:	68d2      	ldr	r2, [r2, #12]
 80038ac:	0a12      	lsrs	r2, r2, #8
 80038ae:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80038b2:	fb02 f303 	mul.w	r3, r2, r3
 80038b6:	617b      	str	r3, [r7, #20]
      break;
 80038b8:	e00c      	b.n	80038d4 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80038ba:	4a13      	ldr	r2, [pc, #76]	@ (8003908 <HAL_RCC_GetSysClockFreq+0xbc>)
 80038bc:	68bb      	ldr	r3, [r7, #8]
 80038be:	fbb2 f3f3 	udiv	r3, r2, r3
 80038c2:	4a10      	ldr	r2, [pc, #64]	@ (8003904 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038c4:	68d2      	ldr	r2, [r2, #12]
 80038c6:	0a12      	lsrs	r2, r2, #8
 80038c8:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80038cc:	fb02 f303 	mul.w	r3, r2, r3
 80038d0:	617b      	str	r3, [r7, #20]
      break;
 80038d2:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80038d4:	4b0b      	ldr	r3, [pc, #44]	@ (8003904 <HAL_RCC_GetSysClockFreq+0xb8>)
 80038d6:	68db      	ldr	r3, [r3, #12]
 80038d8:	0e5b      	lsrs	r3, r3, #25
 80038da:	f003 0303 	and.w	r3, r3, #3
 80038de:	3301      	adds	r3, #1
 80038e0:	005b      	lsls	r3, r3, #1
 80038e2:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80038e4:	697a      	ldr	r2, [r7, #20]
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	fbb2 f3f3 	udiv	r3, r2, r3
 80038ec:	613b      	str	r3, [r7, #16]
 80038ee:	e001      	b.n	80038f4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80038f0:	2300      	movs	r3, #0
 80038f2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80038f4:	693b      	ldr	r3, [r7, #16]
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	371c      	adds	r7, #28
 80038fa:	46bd      	mov	sp, r7
 80038fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003900:	4770      	bx	lr
 8003902:	bf00      	nop
 8003904:	40021000 	.word	0x40021000
 8003908:	00f42400 	.word	0x00f42400
 800390c:	016e3600 	.word	0x016e3600

08003910 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003910:	b480      	push	{r7}
 8003912:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003914:	4b03      	ldr	r3, [pc, #12]	@ (8003924 <HAL_RCC_GetHCLKFreq+0x14>)
 8003916:	681b      	ldr	r3, [r3, #0]
}
 8003918:	4618      	mov	r0, r3
 800391a:	46bd      	mov	sp, r7
 800391c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003920:	4770      	bx	lr
 8003922:	bf00      	nop
 8003924:	20000000 	.word	0x20000000

08003928 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003928:	b580      	push	{r7, lr}
 800392a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 800392c:	f7ff fff0 	bl	8003910 <HAL_RCC_GetHCLKFreq>
 8003930:	4602      	mov	r2, r0
 8003932:	4b06      	ldr	r3, [pc, #24]	@ (800394c <HAL_RCC_GetPCLK1Freq+0x24>)
 8003934:	689b      	ldr	r3, [r3, #8]
 8003936:	0a1b      	lsrs	r3, r3, #8
 8003938:	f003 0307 	and.w	r3, r3, #7
 800393c:	4904      	ldr	r1, [pc, #16]	@ (8003950 <HAL_RCC_GetPCLK1Freq+0x28>)
 800393e:	5ccb      	ldrb	r3, [r1, r3]
 8003940:	f003 031f 	and.w	r3, r3, #31
 8003944:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003948:	4618      	mov	r0, r3
 800394a:	bd80      	pop	{r7, pc}
 800394c:	40021000 	.word	0x40021000
 8003950:	0800d3b0 	.word	0x0800d3b0

08003954 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8003958:	f7ff ffda 	bl	8003910 <HAL_RCC_GetHCLKFreq>
 800395c:	4602      	mov	r2, r0
 800395e:	4b06      	ldr	r3, [pc, #24]	@ (8003978 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003960:	689b      	ldr	r3, [r3, #8]
 8003962:	0adb      	lsrs	r3, r3, #11
 8003964:	f003 0307 	and.w	r3, r3, #7
 8003968:	4904      	ldr	r1, [pc, #16]	@ (800397c <HAL_RCC_GetPCLK2Freq+0x28>)
 800396a:	5ccb      	ldrb	r3, [r1, r3]
 800396c:	f003 031f 	and.w	r3, r3, #31
 8003970:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003974:	4618      	mov	r0, r3
 8003976:	bd80      	pop	{r7, pc}
 8003978:	40021000 	.word	0x40021000
 800397c:	0800d3b0 	.word	0x0800d3b0

08003980 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8003980:	b480      	push	{r7}
 8003982:	b087      	sub	sp, #28
 8003984:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8003986:	4b1e      	ldr	r3, [pc, #120]	@ (8003a00 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003988:	68db      	ldr	r3, [r3, #12]
 800398a:	f003 0303 	and.w	r3, r3, #3
 800398e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8003990:	4b1b      	ldr	r3, [pc, #108]	@ (8003a00 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8003992:	68db      	ldr	r3, [r3, #12]
 8003994:	091b      	lsrs	r3, r3, #4
 8003996:	f003 030f 	and.w	r3, r3, #15
 800399a:	3301      	adds	r3, #1
 800399c:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800399e:	693b      	ldr	r3, [r7, #16]
 80039a0:	2b03      	cmp	r3, #3
 80039a2:	d10c      	bne.n	80039be <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039a4:	4a17      	ldr	r2, [pc, #92]	@ (8003a04 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80039ac:	4a14      	ldr	r2, [pc, #80]	@ (8003a00 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80039ae:	68d2      	ldr	r2, [r2, #12]
 80039b0:	0a12      	lsrs	r2, r2, #8
 80039b2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80039b6:	fb02 f303 	mul.w	r3, r2, r3
 80039ba:	617b      	str	r3, [r7, #20]
    break;
 80039bc:	e00c      	b.n	80039d8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80039be:	4a12      	ldr	r2, [pc, #72]	@ (8003a08 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80039c6:	4a0e      	ldr	r2, [pc, #56]	@ (8003a00 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80039c8:	68d2      	ldr	r2, [r2, #12]
 80039ca:	0a12      	lsrs	r2, r2, #8
 80039cc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80039d0:	fb02 f303 	mul.w	r3, r2, r3
 80039d4:	617b      	str	r3, [r7, #20]
    break;
 80039d6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80039d8:	4b09      	ldr	r3, [pc, #36]	@ (8003a00 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80039da:	68db      	ldr	r3, [r3, #12]
 80039dc:	0e5b      	lsrs	r3, r3, #25
 80039de:	f003 0303 	and.w	r3, r3, #3
 80039e2:	3301      	adds	r3, #1
 80039e4:	005b      	lsls	r3, r3, #1
 80039e6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80039e8:	697a      	ldr	r2, [r7, #20]
 80039ea:	68bb      	ldr	r3, [r7, #8]
 80039ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80039f0:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80039f2:	687b      	ldr	r3, [r7, #4]
}
 80039f4:	4618      	mov	r0, r3
 80039f6:	371c      	adds	r7, #28
 80039f8:	46bd      	mov	sp, r7
 80039fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039fe:	4770      	bx	lr
 8003a00:	40021000 	.word	0x40021000
 8003a04:	016e3600 	.word	0x016e3600
 8003a08:	00f42400 	.word	0x00f42400

08003a0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8003a0c:	b580      	push	{r7, lr}
 8003a0e:	b086      	sub	sp, #24
 8003a10:	af00      	add	r7, sp, #0
 8003a12:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003a14:	2300      	movs	r3, #0
 8003a16:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003a18:	2300      	movs	r3, #0
 8003a1a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	f000 8098 	beq.w	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003a2a:	2300      	movs	r3, #0
 8003a2c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003a2e:	4b43      	ldr	r3, [pc, #268]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d10d      	bne.n	8003a56 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003a3a:	4b40      	ldr	r3, [pc, #256]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a3e:	4a3f      	ldr	r2, [pc, #252]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a40:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003a44:	6593      	str	r3, [r2, #88]	@ 0x58
 8003a46:	4b3d      	ldr	r3, [pc, #244]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003a4a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003a4e:	60bb      	str	r3, [r7, #8]
 8003a50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a52:	2301      	movs	r3, #1
 8003a54:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003a56:	4b3a      	ldr	r3, [pc, #232]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a39      	ldr	r2, [pc, #228]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003a5c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003a60:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003a62:	f7fe f835 	bl	8001ad0 <HAL_GetTick>
 8003a66:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a68:	e009      	b.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a6a:	f7fe f831 	bl	8001ad0 <HAL_GetTick>
 8003a6e:	4602      	mov	r2, r0
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	1ad3      	subs	r3, r2, r3
 8003a74:	2b02      	cmp	r3, #2
 8003a76:	d902      	bls.n	8003a7e <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8003a78:	2303      	movs	r3, #3
 8003a7a:	74fb      	strb	r3, [r7, #19]
        break;
 8003a7c:	e005      	b.n	8003a8a <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003a7e:	4b30      	ldr	r3, [pc, #192]	@ (8003b40 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a86:	2b00      	cmp	r3, #0
 8003a88:	d0ef      	beq.n	8003a6a <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8003a8a:	7cfb      	ldrb	r3, [r7, #19]
 8003a8c:	2b00      	cmp	r3, #0
 8003a8e:	d159      	bne.n	8003b44 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8003a90:	4b2a      	ldr	r3, [pc, #168]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003a92:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003a96:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8003a9a:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8003a9c:	697b      	ldr	r3, [r7, #20]
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d01e      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8003aa2:	687b      	ldr	r3, [r7, #4]
 8003aa4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003aa6:	697a      	ldr	r2, [r7, #20]
 8003aa8:	429a      	cmp	r2, r3
 8003aaa:	d019      	beq.n	8003ae0 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8003aac:	4b23      	ldr	r3, [pc, #140]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003aae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ab2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003ab6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003ab8:	4b20      	ldr	r3, [pc, #128]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003abe:	4a1f      	ldr	r2, [pc, #124]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ac0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ac4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8003ac8:	4b1c      	ldr	r3, [pc, #112]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003ace:	4a1b      	ldr	r2, [pc, #108]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ad0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ad4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8003ad8:	4a18      	ldr	r2, [pc, #96]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003ada:	697b      	ldr	r3, [r7, #20]
 8003adc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	f003 0301 	and.w	r3, r3, #1
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d016      	beq.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aea:	f7fd fff1 	bl	8001ad0 <HAL_GetTick>
 8003aee:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003af0:	e00b      	b.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003af2:	f7fd ffed 	bl	8001ad0 <HAL_GetTick>
 8003af6:	4602      	mov	r2, r0
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	1ad3      	subs	r3, r2, r3
 8003afc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003b00:	4293      	cmp	r3, r2
 8003b02:	d902      	bls.n	8003b0a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	74fb      	strb	r3, [r7, #19]
            break;
 8003b08:	e006      	b.n	8003b18 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b10:	f003 0302 	and.w	r3, r3, #2
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	d0ec      	beq.n	8003af2 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8003b18:	7cfb      	ldrb	r3, [r7, #19]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d10b      	bne.n	8003b36 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8003b1e:	4b07      	ldr	r3, [pc, #28]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003b24:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8003b28:	687b      	ldr	r3, [r7, #4]
 8003b2a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2c:	4903      	ldr	r1, [pc, #12]	@ (8003b3c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8003b2e:	4313      	orrs	r3, r2
 8003b30:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8003b34:	e008      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8003b36:	7cfb      	ldrb	r3, [r7, #19]
 8003b38:	74bb      	strb	r3, [r7, #18]
 8003b3a:	e005      	b.n	8003b48 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8003b3c:	40021000 	.word	0x40021000
 8003b40:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003b44:	7cfb      	ldrb	r3, [r7, #19]
 8003b46:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b48:	7c7b      	ldrb	r3, [r7, #17]
 8003b4a:	2b01      	cmp	r3, #1
 8003b4c:	d105      	bne.n	8003b5a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b4e:	4ba6      	ldr	r3, [pc, #664]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003b52:	4aa5      	ldr	r2, [pc, #660]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b54:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003b58:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f003 0301 	and.w	r3, r3, #1
 8003b62:	2b00      	cmp	r3, #0
 8003b64:	d00a      	beq.n	8003b7c <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003b66:	4ba0      	ldr	r3, [pc, #640]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b68:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b6c:	f023 0203 	bic.w	r2, r3, #3
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	685b      	ldr	r3, [r3, #4]
 8003b74:	499c      	ldr	r1, [pc, #624]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b76:	4313      	orrs	r3, r2
 8003b78:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003b7c:	687b      	ldr	r3, [r7, #4]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f003 0302 	and.w	r3, r3, #2
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d00a      	beq.n	8003b9e <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003b88:	4b97      	ldr	r3, [pc, #604]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b8a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003b8e:	f023 020c 	bic.w	r2, r3, #12
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	4994      	ldr	r1, [pc, #592]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003b98:	4313      	orrs	r3, r2
 8003b9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003b9e:	687b      	ldr	r3, [r7, #4]
 8003ba0:	681b      	ldr	r3, [r3, #0]
 8003ba2:	f003 0304 	and.w	r3, r3, #4
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d00a      	beq.n	8003bc0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8003baa:	4b8f      	ldr	r3, [pc, #572]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bb0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	68db      	ldr	r3, [r3, #12]
 8003bb8:	498b      	ldr	r1, [pc, #556]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bba:	4313      	orrs	r3, r2
 8003bbc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003bc0:	687b      	ldr	r3, [r7, #4]
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f003 0308 	and.w	r3, r3, #8
 8003bc8:	2b00      	cmp	r3, #0
 8003bca:	d00a      	beq.n	8003be2 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8003bcc:	4b86      	ldr	r3, [pc, #536]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bd2:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	691b      	ldr	r3, [r3, #16]
 8003bda:	4983      	ldr	r1, [pc, #524]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bdc:	4313      	orrs	r3, r2
 8003bde:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	f003 0320 	and.w	r3, r3, #32
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d00a      	beq.n	8003c04 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003bee:	4b7e      	ldr	r3, [pc, #504]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bf0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003bf4:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	695b      	ldr	r3, [r3, #20]
 8003bfc:	497a      	ldr	r1, [pc, #488]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003bfe:	4313      	orrs	r3, r2
 8003c00:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d00a      	beq.n	8003c26 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8003c10:	4b75      	ldr	r3, [pc, #468]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c16:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	699b      	ldr	r3, [r3, #24]
 8003c1e:	4972      	ldr	r1, [pc, #456]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c20:	4313      	orrs	r3, r2
 8003c22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	681b      	ldr	r3, [r3, #0]
 8003c2a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003c2e:	2b00      	cmp	r3, #0
 8003c30:	d00a      	beq.n	8003c48 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8003c32:	4b6d      	ldr	r3, [pc, #436]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c34:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c38:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	69db      	ldr	r3, [r3, #28]
 8003c40:	4969      	ldr	r1, [pc, #420]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c42:	4313      	orrs	r3, r2
 8003c44:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d00a      	beq.n	8003c6a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8003c54:	4b64      	ldr	r3, [pc, #400]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c5a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6a1b      	ldr	r3, [r3, #32]
 8003c62:	4961      	ldr	r1, [pc, #388]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c64:	4313      	orrs	r3, r2
 8003c66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8003c72:	2b00      	cmp	r3, #0
 8003c74:	d00a      	beq.n	8003c8c <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8003c76:	4b5c      	ldr	r3, [pc, #368]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c78:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c7c:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c84:	4958      	ldr	r1, [pc, #352]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c86:	4313      	orrs	r3, r2
 8003c88:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d015      	beq.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8003c98:	4b53      	ldr	r3, [pc, #332]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003c9a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003c9e:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ca6:	4950      	ldr	r1, [pc, #320]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ca8:	4313      	orrs	r3, r2
 8003caa:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8003cae:	687b      	ldr	r3, [r7, #4]
 8003cb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003cb2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003cb6:	d105      	bne.n	8003cc4 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cb8:	4b4b      	ldr	r3, [pc, #300]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cba:	68db      	ldr	r3, [r3, #12]
 8003cbc:	4a4a      	ldr	r2, [pc, #296]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cbe:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003cc2:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d015      	beq.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8003cd0:	4b45      	ldr	r3, [pc, #276]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cd2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003cd6:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cde:	4942      	ldr	r1, [pc, #264]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003ce0:	4313      	orrs	r3, r2
 8003ce2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cea:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003cee:	d105      	bne.n	8003cfc <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003cf0:	4b3d      	ldr	r3, [pc, #244]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cf2:	68db      	ldr	r3, [r3, #12]
 8003cf4:	4a3c      	ldr	r2, [pc, #240]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003cf6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003cfa:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8003d04:	2b00      	cmp	r3, #0
 8003d06:	d015      	beq.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8003d08:	4b37      	ldr	r3, [pc, #220]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d0e:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d16:	4934      	ldr	r1, [pc, #208]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d18:	4313      	orrs	r3, r2
 8003d1a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003d26:	d105      	bne.n	8003d34 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d28:	4b2f      	ldr	r3, [pc, #188]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d2a:	68db      	ldr	r3, [r3, #12]
 8003d2c:	4a2e      	ldr	r2, [pc, #184]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d2e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d32:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d015      	beq.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8003d40:	4b29      	ldr	r3, [pc, #164]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d42:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d46:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d4e:	4926      	ldr	r1, [pc, #152]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d50:	4313      	orrs	r3, r2
 8003d52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003d5a:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d5e:	d105      	bne.n	8003d6c <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d60:	4b21      	ldr	r3, [pc, #132]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d62:	68db      	ldr	r3, [r3, #12]
 8003d64:	4a20      	ldr	r2, [pc, #128]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d66:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003d6a:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	681b      	ldr	r3, [r3, #0]
 8003d70:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003d74:	2b00      	cmp	r3, #0
 8003d76:	d015      	beq.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8003d78:	4b1b      	ldr	r3, [pc, #108]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d7a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003d7e:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d86:	4918      	ldr	r1, [pc, #96]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d88:	4313      	orrs	r3, r2
 8003d8a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8003d8e:	687b      	ldr	r3, [r7, #4]
 8003d90:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d92:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8003d96:	d105      	bne.n	8003da4 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8003d98:	4b13      	ldr	r3, [pc, #76]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d9a:	68db      	ldr	r3, [r3, #12]
 8003d9c:	4a12      	ldr	r2, [pc, #72]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003d9e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003da2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8003da4:	687b      	ldr	r3, [r7, #4]
 8003da6:	681b      	ldr	r3, [r3, #0]
 8003da8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d015      	beq.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8003db0:	4b0d      	ldr	r3, [pc, #52]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003db2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003db6:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dbe:	490a      	ldr	r1, [pc, #40]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dc0:	4313      	orrs	r3, r2
 8003dc2:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8003dc6:	687b      	ldr	r3, [r7, #4]
 8003dc8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dca:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003dce:	d105      	bne.n	8003ddc <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8003dd0:	4b05      	ldr	r3, [pc, #20]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dd2:	68db      	ldr	r3, [r3, #12]
 8003dd4:	4a04      	ldr	r2, [pc, #16]	@ (8003de8 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8003dd6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003dda:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8003ddc:	7cbb      	ldrb	r3, [r7, #18]
}
 8003dde:	4618      	mov	r0, r3
 8003de0:	3718      	adds	r7, #24
 8003de2:	46bd      	mov	sp, r7
 8003de4:	bd80      	pop	{r7, pc}
 8003de6:	bf00      	nop
 8003de8:	40021000 	.word	0x40021000

08003dec <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8003dec:	b580      	push	{r7, lr}
 8003dee:	b082      	sub	sp, #8
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d101      	bne.n	8003dfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e042      	b.n	8003e84 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8003dfe:	687b      	ldr	r3, [r7, #4]
 8003e00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d106      	bne.n	8003e16 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003e10:	6878      	ldr	r0, [r7, #4]
 8003e12:	f7fd fc6f 	bl	80016f4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	2224      	movs	r2, #36	@ 0x24
 8003e1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	681b      	ldr	r3, [r3, #0]
 8003e22:	681a      	ldr	r2, [r3, #0]
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	681b      	ldr	r3, [r3, #0]
 8003e28:	f022 0201 	bic.w	r2, r2, #1
 8003e2c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	d002      	beq.n	8003e3c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8003e36:	6878      	ldr	r0, [r7, #4]
 8003e38:	f000 fb82 	bl	8004540 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003e3c:	6878      	ldr	r0, [r7, #4]
 8003e3e:	f000 f8b3 	bl	8003fa8 <UART_SetConfig>
 8003e42:	4603      	mov	r3, r0
 8003e44:	2b01      	cmp	r3, #1
 8003e46:	d101      	bne.n	8003e4c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e01b      	b.n	8003e84 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	685a      	ldr	r2, [r3, #4]
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003e5a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	689a      	ldr	r2, [r3, #8]
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003e6a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681a      	ldr	r2, [r3, #0]
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	f042 0201 	orr.w	r2, r2, #1
 8003e7a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003e7c:	6878      	ldr	r0, [r7, #4]
 8003e7e:	f000 fc01 	bl	8004684 <UART_CheckIdleState>
 8003e82:	4603      	mov	r3, r0
}
 8003e84:	4618      	mov	r0, r3
 8003e86:	3708      	adds	r7, #8
 8003e88:	46bd      	mov	sp, r7
 8003e8a:	bd80      	pop	{r7, pc}

08003e8c <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	b08a      	sub	sp, #40	@ 0x28
 8003e90:	af02      	add	r7, sp, #8
 8003e92:	60f8      	str	r0, [r7, #12]
 8003e94:	60b9      	str	r1, [r7, #8]
 8003e96:	603b      	str	r3, [r7, #0]
 8003e98:	4613      	mov	r3, r2
 8003e9a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003ea2:	2b20      	cmp	r3, #32
 8003ea4:	d17b      	bne.n	8003f9e <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	2b00      	cmp	r3, #0
 8003eaa:	d002      	beq.n	8003eb2 <HAL_UART_Transmit+0x26>
 8003eac:	88fb      	ldrh	r3, [r7, #6]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d101      	bne.n	8003eb6 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 8003eb2:	2301      	movs	r3, #1
 8003eb4:	e074      	b.n	8003fa0 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003eb6:	68fb      	ldr	r3, [r7, #12]
 8003eb8:	2200      	movs	r2, #0
 8003eba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	2221      	movs	r2, #33	@ 0x21
 8003ec2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003ec6:	f7fd fe03 	bl	8001ad0 <HAL_GetTick>
 8003eca:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8003ecc:	68fb      	ldr	r3, [r7, #12]
 8003ece:	88fa      	ldrh	r2, [r7, #6]
 8003ed0:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8003ed4:	68fb      	ldr	r3, [r7, #12]
 8003ed6:	88fa      	ldrh	r2, [r7, #6]
 8003ed8:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003edc:	68fb      	ldr	r3, [r7, #12]
 8003ede:	689b      	ldr	r3, [r3, #8]
 8003ee0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8003ee4:	d108      	bne.n	8003ef8 <HAL_UART_Transmit+0x6c>
 8003ee6:	68fb      	ldr	r3, [r7, #12]
 8003ee8:	691b      	ldr	r3, [r3, #16]
 8003eea:	2b00      	cmp	r3, #0
 8003eec:	d104      	bne.n	8003ef8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8003eee:	2300      	movs	r3, #0
 8003ef0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003ef2:	68bb      	ldr	r3, [r7, #8]
 8003ef4:	61bb      	str	r3, [r7, #24]
 8003ef6:	e003      	b.n	8003f00 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003ef8:	68bb      	ldr	r3, [r7, #8]
 8003efa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003efc:	2300      	movs	r3, #0
 8003efe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003f00:	e030      	b.n	8003f64 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003f02:	683b      	ldr	r3, [r7, #0]
 8003f04:	9300      	str	r3, [sp, #0]
 8003f06:	697b      	ldr	r3, [r7, #20]
 8003f08:	2200      	movs	r2, #0
 8003f0a:	2180      	movs	r1, #128	@ 0x80
 8003f0c:	68f8      	ldr	r0, [r7, #12]
 8003f0e:	f000 fc63 	bl	80047d8 <UART_WaitOnFlagUntilTimeout>
 8003f12:	4603      	mov	r3, r0
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d005      	beq.n	8003f24 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003f18:	68fb      	ldr	r3, [r7, #12]
 8003f1a:	2220      	movs	r2, #32
 8003f1c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 8003f20:	2303      	movs	r3, #3
 8003f22:	e03d      	b.n	8003fa0 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d10b      	bne.n	8003f42 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003f2a:	69bb      	ldr	r3, [r7, #24]
 8003f2c:	881b      	ldrh	r3, [r3, #0]
 8003f2e:	461a      	mov	r2, r3
 8003f30:	68fb      	ldr	r3, [r7, #12]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003f38:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003f3a:	69bb      	ldr	r3, [r7, #24]
 8003f3c:	3302      	adds	r3, #2
 8003f3e:	61bb      	str	r3, [r7, #24]
 8003f40:	e007      	b.n	8003f52 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003f42:	69fb      	ldr	r3, [r7, #28]
 8003f44:	781a      	ldrb	r2, [r3, #0]
 8003f46:	68fb      	ldr	r3, [r7, #12]
 8003f48:	681b      	ldr	r3, [r3, #0]
 8003f4a:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	3301      	adds	r3, #1
 8003f50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003f58:	b29b      	uxth	r3, r3
 8003f5a:	3b01      	subs	r3, #1
 8003f5c:	b29a      	uxth	r2, r3
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003f64:	68fb      	ldr	r3, [r7, #12]
 8003f66:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003f6a:	b29b      	uxth	r3, r3
 8003f6c:	2b00      	cmp	r3, #0
 8003f6e:	d1c8      	bne.n	8003f02 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003f70:	683b      	ldr	r3, [r7, #0]
 8003f72:	9300      	str	r3, [sp, #0]
 8003f74:	697b      	ldr	r3, [r7, #20]
 8003f76:	2200      	movs	r2, #0
 8003f78:	2140      	movs	r1, #64	@ 0x40
 8003f7a:	68f8      	ldr	r0, [r7, #12]
 8003f7c:	f000 fc2c 	bl	80047d8 <UART_WaitOnFlagUntilTimeout>
 8003f80:	4603      	mov	r3, r0
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d005      	beq.n	8003f92 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	2220      	movs	r2, #32
 8003f8a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 8003f8e:	2303      	movs	r3, #3
 8003f90:	e006      	b.n	8003fa0 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003f92:	68fb      	ldr	r3, [r7, #12]
 8003f94:	2220      	movs	r2, #32
 8003f96:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8003f9a:	2300      	movs	r3, #0
 8003f9c:	e000      	b.n	8003fa0 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8003f9e:	2302      	movs	r3, #2
  }
}
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	3720      	adds	r7, #32
 8003fa4:	46bd      	mov	sp, r7
 8003fa6:	bd80      	pop	{r7, pc}

08003fa8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003fa8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003fac:	b08c      	sub	sp, #48	@ 0x30
 8003fae:	af00      	add	r7, sp, #0
 8003fb0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003fb2:	2300      	movs	r3, #0
 8003fb4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003fb8:	697b      	ldr	r3, [r7, #20]
 8003fba:	689a      	ldr	r2, [r3, #8]
 8003fbc:	697b      	ldr	r3, [r7, #20]
 8003fbe:	691b      	ldr	r3, [r3, #16]
 8003fc0:	431a      	orrs	r2, r3
 8003fc2:	697b      	ldr	r3, [r7, #20]
 8003fc4:	695b      	ldr	r3, [r3, #20]
 8003fc6:	431a      	orrs	r2, r3
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	69db      	ldr	r3, [r3, #28]
 8003fcc:	4313      	orrs	r3, r2
 8003fce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003fd0:	697b      	ldr	r3, [r7, #20]
 8003fd2:	681b      	ldr	r3, [r3, #0]
 8003fd4:	681a      	ldr	r2, [r3, #0]
 8003fd6:	4bab      	ldr	r3, [pc, #684]	@ (8004284 <UART_SetConfig+0x2dc>)
 8003fd8:	4013      	ands	r3, r2
 8003fda:	697a      	ldr	r2, [r7, #20]
 8003fdc:	6812      	ldr	r2, [r2, #0]
 8003fde:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003fe0:	430b      	orrs	r3, r1
 8003fe2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003fe4:	697b      	ldr	r3, [r7, #20]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	685b      	ldr	r3, [r3, #4]
 8003fea:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003fee:	697b      	ldr	r3, [r7, #20]
 8003ff0:	68da      	ldr	r2, [r3, #12]
 8003ff2:	697b      	ldr	r3, [r7, #20]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	430a      	orrs	r2, r1
 8003ff8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003ffa:	697b      	ldr	r3, [r7, #20]
 8003ffc:	699b      	ldr	r3, [r3, #24]
 8003ffe:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8004000:	697b      	ldr	r3, [r7, #20]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4aa0      	ldr	r2, [pc, #640]	@ (8004288 <UART_SetConfig+0x2e0>)
 8004006:	4293      	cmp	r3, r2
 8004008:	d004      	beq.n	8004014 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800400a:	697b      	ldr	r3, [r7, #20]
 800400c:	6a1b      	ldr	r3, [r3, #32]
 800400e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004010:	4313      	orrs	r3, r2
 8004012:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8004014:	697b      	ldr	r3, [r7, #20]
 8004016:	681b      	ldr	r3, [r3, #0]
 8004018:	689b      	ldr	r3, [r3, #8]
 800401a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800401e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8004022:	697a      	ldr	r2, [r7, #20]
 8004024:	6812      	ldr	r2, [r2, #0]
 8004026:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004028:	430b      	orrs	r3, r1
 800402a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800402c:	697b      	ldr	r3, [r7, #20]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004032:	f023 010f 	bic.w	r1, r3, #15
 8004036:	697b      	ldr	r3, [r7, #20]
 8004038:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800403a:	697b      	ldr	r3, [r7, #20]
 800403c:	681b      	ldr	r3, [r3, #0]
 800403e:	430a      	orrs	r2, r1
 8004040:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8004042:	697b      	ldr	r3, [r7, #20]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	4a91      	ldr	r2, [pc, #580]	@ (800428c <UART_SetConfig+0x2e4>)
 8004048:	4293      	cmp	r3, r2
 800404a:	d125      	bne.n	8004098 <UART_SetConfig+0xf0>
 800404c:	4b90      	ldr	r3, [pc, #576]	@ (8004290 <UART_SetConfig+0x2e8>)
 800404e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004052:	f003 0303 	and.w	r3, r3, #3
 8004056:	2b03      	cmp	r3, #3
 8004058:	d81a      	bhi.n	8004090 <UART_SetConfig+0xe8>
 800405a:	a201      	add	r2, pc, #4	@ (adr r2, 8004060 <UART_SetConfig+0xb8>)
 800405c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004060:	08004071 	.word	0x08004071
 8004064:	08004081 	.word	0x08004081
 8004068:	08004079 	.word	0x08004079
 800406c:	08004089 	.word	0x08004089
 8004070:	2301      	movs	r3, #1
 8004072:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004076:	e0d6      	b.n	8004226 <UART_SetConfig+0x27e>
 8004078:	2302      	movs	r3, #2
 800407a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800407e:	e0d2      	b.n	8004226 <UART_SetConfig+0x27e>
 8004080:	2304      	movs	r3, #4
 8004082:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004086:	e0ce      	b.n	8004226 <UART_SetConfig+0x27e>
 8004088:	2308      	movs	r3, #8
 800408a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800408e:	e0ca      	b.n	8004226 <UART_SetConfig+0x27e>
 8004090:	2310      	movs	r3, #16
 8004092:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004096:	e0c6      	b.n	8004226 <UART_SetConfig+0x27e>
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4a7d      	ldr	r2, [pc, #500]	@ (8004294 <UART_SetConfig+0x2ec>)
 800409e:	4293      	cmp	r3, r2
 80040a0:	d138      	bne.n	8004114 <UART_SetConfig+0x16c>
 80040a2:	4b7b      	ldr	r3, [pc, #492]	@ (8004290 <UART_SetConfig+0x2e8>)
 80040a4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80040a8:	f003 030c 	and.w	r3, r3, #12
 80040ac:	2b0c      	cmp	r3, #12
 80040ae:	d82d      	bhi.n	800410c <UART_SetConfig+0x164>
 80040b0:	a201      	add	r2, pc, #4	@ (adr r2, 80040b8 <UART_SetConfig+0x110>)
 80040b2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040b6:	bf00      	nop
 80040b8:	080040ed 	.word	0x080040ed
 80040bc:	0800410d 	.word	0x0800410d
 80040c0:	0800410d 	.word	0x0800410d
 80040c4:	0800410d 	.word	0x0800410d
 80040c8:	080040fd 	.word	0x080040fd
 80040cc:	0800410d 	.word	0x0800410d
 80040d0:	0800410d 	.word	0x0800410d
 80040d4:	0800410d 	.word	0x0800410d
 80040d8:	080040f5 	.word	0x080040f5
 80040dc:	0800410d 	.word	0x0800410d
 80040e0:	0800410d 	.word	0x0800410d
 80040e4:	0800410d 	.word	0x0800410d
 80040e8:	08004105 	.word	0x08004105
 80040ec:	2300      	movs	r3, #0
 80040ee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040f2:	e098      	b.n	8004226 <UART_SetConfig+0x27e>
 80040f4:	2302      	movs	r3, #2
 80040f6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80040fa:	e094      	b.n	8004226 <UART_SetConfig+0x27e>
 80040fc:	2304      	movs	r3, #4
 80040fe:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004102:	e090      	b.n	8004226 <UART_SetConfig+0x27e>
 8004104:	2308      	movs	r3, #8
 8004106:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800410a:	e08c      	b.n	8004226 <UART_SetConfig+0x27e>
 800410c:	2310      	movs	r3, #16
 800410e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004112:	e088      	b.n	8004226 <UART_SetConfig+0x27e>
 8004114:	697b      	ldr	r3, [r7, #20]
 8004116:	681b      	ldr	r3, [r3, #0]
 8004118:	4a5f      	ldr	r2, [pc, #380]	@ (8004298 <UART_SetConfig+0x2f0>)
 800411a:	4293      	cmp	r3, r2
 800411c:	d125      	bne.n	800416a <UART_SetConfig+0x1c2>
 800411e:	4b5c      	ldr	r3, [pc, #368]	@ (8004290 <UART_SetConfig+0x2e8>)
 8004120:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004124:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8004128:	2b30      	cmp	r3, #48	@ 0x30
 800412a:	d016      	beq.n	800415a <UART_SetConfig+0x1b2>
 800412c:	2b30      	cmp	r3, #48	@ 0x30
 800412e:	d818      	bhi.n	8004162 <UART_SetConfig+0x1ba>
 8004130:	2b20      	cmp	r3, #32
 8004132:	d00a      	beq.n	800414a <UART_SetConfig+0x1a2>
 8004134:	2b20      	cmp	r3, #32
 8004136:	d814      	bhi.n	8004162 <UART_SetConfig+0x1ba>
 8004138:	2b00      	cmp	r3, #0
 800413a:	d002      	beq.n	8004142 <UART_SetConfig+0x19a>
 800413c:	2b10      	cmp	r3, #16
 800413e:	d008      	beq.n	8004152 <UART_SetConfig+0x1aa>
 8004140:	e00f      	b.n	8004162 <UART_SetConfig+0x1ba>
 8004142:	2300      	movs	r3, #0
 8004144:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004148:	e06d      	b.n	8004226 <UART_SetConfig+0x27e>
 800414a:	2302      	movs	r3, #2
 800414c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004150:	e069      	b.n	8004226 <UART_SetConfig+0x27e>
 8004152:	2304      	movs	r3, #4
 8004154:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004158:	e065      	b.n	8004226 <UART_SetConfig+0x27e>
 800415a:	2308      	movs	r3, #8
 800415c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004160:	e061      	b.n	8004226 <UART_SetConfig+0x27e>
 8004162:	2310      	movs	r3, #16
 8004164:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004168:	e05d      	b.n	8004226 <UART_SetConfig+0x27e>
 800416a:	697b      	ldr	r3, [r7, #20]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	4a4b      	ldr	r2, [pc, #300]	@ (800429c <UART_SetConfig+0x2f4>)
 8004170:	4293      	cmp	r3, r2
 8004172:	d125      	bne.n	80041c0 <UART_SetConfig+0x218>
 8004174:	4b46      	ldr	r3, [pc, #280]	@ (8004290 <UART_SetConfig+0x2e8>)
 8004176:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800417a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800417e:	2bc0      	cmp	r3, #192	@ 0xc0
 8004180:	d016      	beq.n	80041b0 <UART_SetConfig+0x208>
 8004182:	2bc0      	cmp	r3, #192	@ 0xc0
 8004184:	d818      	bhi.n	80041b8 <UART_SetConfig+0x210>
 8004186:	2b80      	cmp	r3, #128	@ 0x80
 8004188:	d00a      	beq.n	80041a0 <UART_SetConfig+0x1f8>
 800418a:	2b80      	cmp	r3, #128	@ 0x80
 800418c:	d814      	bhi.n	80041b8 <UART_SetConfig+0x210>
 800418e:	2b00      	cmp	r3, #0
 8004190:	d002      	beq.n	8004198 <UART_SetConfig+0x1f0>
 8004192:	2b40      	cmp	r3, #64	@ 0x40
 8004194:	d008      	beq.n	80041a8 <UART_SetConfig+0x200>
 8004196:	e00f      	b.n	80041b8 <UART_SetConfig+0x210>
 8004198:	2300      	movs	r3, #0
 800419a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800419e:	e042      	b.n	8004226 <UART_SetConfig+0x27e>
 80041a0:	2302      	movs	r3, #2
 80041a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041a6:	e03e      	b.n	8004226 <UART_SetConfig+0x27e>
 80041a8:	2304      	movs	r3, #4
 80041aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041ae:	e03a      	b.n	8004226 <UART_SetConfig+0x27e>
 80041b0:	2308      	movs	r3, #8
 80041b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041b6:	e036      	b.n	8004226 <UART_SetConfig+0x27e>
 80041b8:	2310      	movs	r3, #16
 80041ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041be:	e032      	b.n	8004226 <UART_SetConfig+0x27e>
 80041c0:	697b      	ldr	r3, [r7, #20]
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a30      	ldr	r2, [pc, #192]	@ (8004288 <UART_SetConfig+0x2e0>)
 80041c6:	4293      	cmp	r3, r2
 80041c8:	d12a      	bne.n	8004220 <UART_SetConfig+0x278>
 80041ca:	4b31      	ldr	r3, [pc, #196]	@ (8004290 <UART_SetConfig+0x2e8>)
 80041cc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80041d0:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 80041d4:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80041d8:	d01a      	beq.n	8004210 <UART_SetConfig+0x268>
 80041da:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 80041de:	d81b      	bhi.n	8004218 <UART_SetConfig+0x270>
 80041e0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041e4:	d00c      	beq.n	8004200 <UART_SetConfig+0x258>
 80041e6:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80041ea:	d815      	bhi.n	8004218 <UART_SetConfig+0x270>
 80041ec:	2b00      	cmp	r3, #0
 80041ee:	d003      	beq.n	80041f8 <UART_SetConfig+0x250>
 80041f0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80041f4:	d008      	beq.n	8004208 <UART_SetConfig+0x260>
 80041f6:	e00f      	b.n	8004218 <UART_SetConfig+0x270>
 80041f8:	2300      	movs	r3, #0
 80041fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80041fe:	e012      	b.n	8004226 <UART_SetConfig+0x27e>
 8004200:	2302      	movs	r3, #2
 8004202:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004206:	e00e      	b.n	8004226 <UART_SetConfig+0x27e>
 8004208:	2304      	movs	r3, #4
 800420a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800420e:	e00a      	b.n	8004226 <UART_SetConfig+0x27e>
 8004210:	2308      	movs	r3, #8
 8004212:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8004216:	e006      	b.n	8004226 <UART_SetConfig+0x27e>
 8004218:	2310      	movs	r3, #16
 800421a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800421e:	e002      	b.n	8004226 <UART_SetConfig+0x27e>
 8004220:	2310      	movs	r3, #16
 8004222:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8004226:	697b      	ldr	r3, [r7, #20]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	4a17      	ldr	r2, [pc, #92]	@ (8004288 <UART_SetConfig+0x2e0>)
 800422c:	4293      	cmp	r3, r2
 800422e:	f040 80a8 	bne.w	8004382 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8004232:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004236:	2b08      	cmp	r3, #8
 8004238:	d834      	bhi.n	80042a4 <UART_SetConfig+0x2fc>
 800423a:	a201      	add	r2, pc, #4	@ (adr r2, 8004240 <UART_SetConfig+0x298>)
 800423c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004240:	08004265 	.word	0x08004265
 8004244:	080042a5 	.word	0x080042a5
 8004248:	0800426d 	.word	0x0800426d
 800424c:	080042a5 	.word	0x080042a5
 8004250:	08004273 	.word	0x08004273
 8004254:	080042a5 	.word	0x080042a5
 8004258:	080042a5 	.word	0x080042a5
 800425c:	080042a5 	.word	0x080042a5
 8004260:	0800427b 	.word	0x0800427b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004264:	f7ff fb60 	bl	8003928 <HAL_RCC_GetPCLK1Freq>
 8004268:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800426a:	e021      	b.n	80042b0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800426c:	4b0c      	ldr	r3, [pc, #48]	@ (80042a0 <UART_SetConfig+0x2f8>)
 800426e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004270:	e01e      	b.n	80042b0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8004272:	f7ff faeb 	bl	800384c <HAL_RCC_GetSysClockFreq>
 8004276:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004278:	e01a      	b.n	80042b0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800427a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800427e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8004280:	e016      	b.n	80042b0 <UART_SetConfig+0x308>
 8004282:	bf00      	nop
 8004284:	cfff69f3 	.word	0xcfff69f3
 8004288:	40008000 	.word	0x40008000
 800428c:	40013800 	.word	0x40013800
 8004290:	40021000 	.word	0x40021000
 8004294:	40004400 	.word	0x40004400
 8004298:	40004800 	.word	0x40004800
 800429c:	40004c00 	.word	0x40004c00
 80042a0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80042a4:	2300      	movs	r3, #0
 80042a6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80042a8:	2301      	movs	r3, #1
 80042aa:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80042ae:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80042b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	f000 812a 	beq.w	800450c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80042b8:	697b      	ldr	r3, [r7, #20]
 80042ba:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042bc:	4a9e      	ldr	r2, [pc, #632]	@ (8004538 <UART_SetConfig+0x590>)
 80042be:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80042c2:	461a      	mov	r2, r3
 80042c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042c6:	fbb3 f3f2 	udiv	r3, r3, r2
 80042ca:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	685a      	ldr	r2, [r3, #4]
 80042d0:	4613      	mov	r3, r2
 80042d2:	005b      	lsls	r3, r3, #1
 80042d4:	4413      	add	r3, r2
 80042d6:	69ba      	ldr	r2, [r7, #24]
 80042d8:	429a      	cmp	r2, r3
 80042da:	d305      	bcc.n	80042e8 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 80042dc:	697b      	ldr	r3, [r7, #20]
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80042e2:	69ba      	ldr	r2, [r7, #24]
 80042e4:	429a      	cmp	r2, r3
 80042e6:	d903      	bls.n	80042f0 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 80042e8:	2301      	movs	r3, #1
 80042ea:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80042ee:	e10d      	b.n	800450c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80042f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80042f2:	2200      	movs	r2, #0
 80042f4:	60bb      	str	r3, [r7, #8]
 80042f6:	60fa      	str	r2, [r7, #12]
 80042f8:	697b      	ldr	r3, [r7, #20]
 80042fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80042fc:	4a8e      	ldr	r2, [pc, #568]	@ (8004538 <UART_SetConfig+0x590>)
 80042fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004302:	b29b      	uxth	r3, r3
 8004304:	2200      	movs	r2, #0
 8004306:	603b      	str	r3, [r7, #0]
 8004308:	607a      	str	r2, [r7, #4]
 800430a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800430e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004312:	f7fc fce1 	bl	8000cd8 <__aeabi_uldivmod>
 8004316:	4602      	mov	r2, r0
 8004318:	460b      	mov	r3, r1
 800431a:	4610      	mov	r0, r2
 800431c:	4619      	mov	r1, r3
 800431e:	f04f 0200 	mov.w	r2, #0
 8004322:	f04f 0300 	mov.w	r3, #0
 8004326:	020b      	lsls	r3, r1, #8
 8004328:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800432c:	0202      	lsls	r2, r0, #8
 800432e:	6979      	ldr	r1, [r7, #20]
 8004330:	6849      	ldr	r1, [r1, #4]
 8004332:	0849      	lsrs	r1, r1, #1
 8004334:	2000      	movs	r0, #0
 8004336:	460c      	mov	r4, r1
 8004338:	4605      	mov	r5, r0
 800433a:	eb12 0804 	adds.w	r8, r2, r4
 800433e:	eb43 0905 	adc.w	r9, r3, r5
 8004342:	697b      	ldr	r3, [r7, #20]
 8004344:	685b      	ldr	r3, [r3, #4]
 8004346:	2200      	movs	r2, #0
 8004348:	469a      	mov	sl, r3
 800434a:	4693      	mov	fp, r2
 800434c:	4652      	mov	r2, sl
 800434e:	465b      	mov	r3, fp
 8004350:	4640      	mov	r0, r8
 8004352:	4649      	mov	r1, r9
 8004354:	f7fc fcc0 	bl	8000cd8 <__aeabi_uldivmod>
 8004358:	4602      	mov	r2, r0
 800435a:	460b      	mov	r3, r1
 800435c:	4613      	mov	r3, r2
 800435e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8004360:	6a3b      	ldr	r3, [r7, #32]
 8004362:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004366:	d308      	bcc.n	800437a <UART_SetConfig+0x3d2>
 8004368:	6a3b      	ldr	r3, [r7, #32]
 800436a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800436e:	d204      	bcs.n	800437a <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 8004370:	697b      	ldr	r3, [r7, #20]
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	6a3a      	ldr	r2, [r7, #32]
 8004376:	60da      	str	r2, [r3, #12]
 8004378:	e0c8      	b.n	800450c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 800437a:	2301      	movs	r3, #1
 800437c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8004380:	e0c4      	b.n	800450c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004382:	697b      	ldr	r3, [r7, #20]
 8004384:	69db      	ldr	r3, [r3, #28]
 8004386:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800438a:	d167      	bne.n	800445c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 800438c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004390:	2b08      	cmp	r3, #8
 8004392:	d828      	bhi.n	80043e6 <UART_SetConfig+0x43e>
 8004394:	a201      	add	r2, pc, #4	@ (adr r2, 800439c <UART_SetConfig+0x3f4>)
 8004396:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800439a:	bf00      	nop
 800439c:	080043c1 	.word	0x080043c1
 80043a0:	080043c9 	.word	0x080043c9
 80043a4:	080043d1 	.word	0x080043d1
 80043a8:	080043e7 	.word	0x080043e7
 80043ac:	080043d7 	.word	0x080043d7
 80043b0:	080043e7 	.word	0x080043e7
 80043b4:	080043e7 	.word	0x080043e7
 80043b8:	080043e7 	.word	0x080043e7
 80043bc:	080043df 	.word	0x080043df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80043c0:	f7ff fab2 	bl	8003928 <HAL_RCC_GetPCLK1Freq>
 80043c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80043c6:	e014      	b.n	80043f2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80043c8:	f7ff fac4 	bl	8003954 <HAL_RCC_GetPCLK2Freq>
 80043cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80043ce:	e010      	b.n	80043f2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80043d0:	4b5a      	ldr	r3, [pc, #360]	@ (800453c <UART_SetConfig+0x594>)
 80043d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80043d4:	e00d      	b.n	80043f2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80043d6:	f7ff fa39 	bl	800384c <HAL_RCC_GetSysClockFreq>
 80043da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80043dc:	e009      	b.n	80043f2 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80043de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80043e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80043e4:	e005      	b.n	80043f2 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 80043e6:	2300      	movs	r3, #0
 80043e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80043ea:	2301      	movs	r3, #1
 80043ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80043f0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 80043f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	f000 8089 	beq.w	800450c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80043fa:	697b      	ldr	r3, [r7, #20]
 80043fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80043fe:	4a4e      	ldr	r2, [pc, #312]	@ (8004538 <UART_SetConfig+0x590>)
 8004400:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004404:	461a      	mov	r2, r3
 8004406:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004408:	fbb3 f3f2 	udiv	r3, r3, r2
 800440c:	005a      	lsls	r2, r3, #1
 800440e:	697b      	ldr	r3, [r7, #20]
 8004410:	685b      	ldr	r3, [r3, #4]
 8004412:	085b      	lsrs	r3, r3, #1
 8004414:	441a      	add	r2, r3
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	685b      	ldr	r3, [r3, #4]
 800441a:	fbb2 f3f3 	udiv	r3, r2, r3
 800441e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8004420:	6a3b      	ldr	r3, [r7, #32]
 8004422:	2b0f      	cmp	r3, #15
 8004424:	d916      	bls.n	8004454 <UART_SetConfig+0x4ac>
 8004426:	6a3b      	ldr	r3, [r7, #32]
 8004428:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800442c:	d212      	bcs.n	8004454 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800442e:	6a3b      	ldr	r3, [r7, #32]
 8004430:	b29b      	uxth	r3, r3
 8004432:	f023 030f 	bic.w	r3, r3, #15
 8004436:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8004438:	6a3b      	ldr	r3, [r7, #32]
 800443a:	085b      	lsrs	r3, r3, #1
 800443c:	b29b      	uxth	r3, r3
 800443e:	f003 0307 	and.w	r3, r3, #7
 8004442:	b29a      	uxth	r2, r3
 8004444:	8bfb      	ldrh	r3, [r7, #30]
 8004446:	4313      	orrs	r3, r2
 8004448:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800444a:	697b      	ldr	r3, [r7, #20]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	8bfa      	ldrh	r2, [r7, #30]
 8004450:	60da      	str	r2, [r3, #12]
 8004452:	e05b      	b.n	800450c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004454:	2301      	movs	r3, #1
 8004456:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800445a:	e057      	b.n	800450c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800445c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8004460:	2b08      	cmp	r3, #8
 8004462:	d828      	bhi.n	80044b6 <UART_SetConfig+0x50e>
 8004464:	a201      	add	r2, pc, #4	@ (adr r2, 800446c <UART_SetConfig+0x4c4>)
 8004466:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800446a:	bf00      	nop
 800446c:	08004491 	.word	0x08004491
 8004470:	08004499 	.word	0x08004499
 8004474:	080044a1 	.word	0x080044a1
 8004478:	080044b7 	.word	0x080044b7
 800447c:	080044a7 	.word	0x080044a7
 8004480:	080044b7 	.word	0x080044b7
 8004484:	080044b7 	.word	0x080044b7
 8004488:	080044b7 	.word	0x080044b7
 800448c:	080044af 	.word	0x080044af
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8004490:	f7ff fa4a 	bl	8003928 <HAL_RCC_GetPCLK1Freq>
 8004494:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8004496:	e014      	b.n	80044c2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8004498:	f7ff fa5c 	bl	8003954 <HAL_RCC_GetPCLK2Freq>
 800449c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800449e:	e010      	b.n	80044c2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80044a0:	4b26      	ldr	r3, [pc, #152]	@ (800453c <UART_SetConfig+0x594>)
 80044a2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80044a4:	e00d      	b.n	80044c2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80044a6:	f7ff f9d1 	bl	800384c <HAL_RCC_GetSysClockFreq>
 80044aa:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80044ac:	e009      	b.n	80044c2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80044ae:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80044b2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80044b4:	e005      	b.n	80044c2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80044b6:	2300      	movs	r3, #0
 80044b8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80044ba:	2301      	movs	r3, #1
 80044bc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80044c0:	bf00      	nop
    }

    if (pclk != 0U)
 80044c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044c4:	2b00      	cmp	r3, #0
 80044c6:	d021      	beq.n	800450c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80044c8:	697b      	ldr	r3, [r7, #20]
 80044ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80044cc:	4a1a      	ldr	r2, [pc, #104]	@ (8004538 <UART_SetConfig+0x590>)
 80044ce:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80044d2:	461a      	mov	r2, r3
 80044d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d6:	fbb3 f2f2 	udiv	r2, r3, r2
 80044da:	697b      	ldr	r3, [r7, #20]
 80044dc:	685b      	ldr	r3, [r3, #4]
 80044de:	085b      	lsrs	r3, r3, #1
 80044e0:	441a      	add	r2, r3
 80044e2:	697b      	ldr	r3, [r7, #20]
 80044e4:	685b      	ldr	r3, [r3, #4]
 80044e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80044ea:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80044ec:	6a3b      	ldr	r3, [r7, #32]
 80044ee:	2b0f      	cmp	r3, #15
 80044f0:	d909      	bls.n	8004506 <UART_SetConfig+0x55e>
 80044f2:	6a3b      	ldr	r3, [r7, #32]
 80044f4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80044f8:	d205      	bcs.n	8004506 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 80044fa:	6a3b      	ldr	r3, [r7, #32]
 80044fc:	b29a      	uxth	r2, r3
 80044fe:	697b      	ldr	r3, [r7, #20]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	60da      	str	r2, [r3, #12]
 8004504:	e002      	b.n	800450c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800450c:	697b      	ldr	r3, [r7, #20]
 800450e:	2201      	movs	r2, #1
 8004510:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8004514:	697b      	ldr	r3, [r7, #20]
 8004516:	2201      	movs	r2, #1
 8004518:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800451c:	697b      	ldr	r3, [r7, #20]
 800451e:	2200      	movs	r2, #0
 8004520:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8004522:	697b      	ldr	r3, [r7, #20]
 8004524:	2200      	movs	r2, #0
 8004526:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004528:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800452c:	4618      	mov	r0, r3
 800452e:	3730      	adds	r7, #48	@ 0x30
 8004530:	46bd      	mov	sp, r7
 8004532:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004536:	bf00      	nop
 8004538:	0800d3b8 	.word	0x0800d3b8
 800453c:	00f42400 	.word	0x00f42400

08004540 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8004540:	b480      	push	{r7}
 8004542:	b083      	sub	sp, #12
 8004544:	af00      	add	r7, sp, #0
 8004546:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800454c:	f003 0308 	and.w	r3, r3, #8
 8004550:	2b00      	cmp	r3, #0
 8004552:	d00a      	beq.n	800456a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	685b      	ldr	r3, [r3, #4]
 800455a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	430a      	orrs	r2, r1
 8004568:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800456e:	f003 0301 	and.w	r3, r3, #1
 8004572:	2b00      	cmp	r3, #0
 8004574:	d00a      	beq.n	800458c <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	681b      	ldr	r3, [r3, #0]
 800457a:	685b      	ldr	r3, [r3, #4]
 800457c:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8004580:	687b      	ldr	r3, [r7, #4]
 8004582:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	681b      	ldr	r3, [r3, #0]
 8004588:	430a      	orrs	r2, r1
 800458a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004590:	f003 0302 	and.w	r3, r3, #2
 8004594:	2b00      	cmp	r3, #0
 8004596:	d00a      	beq.n	80045ae <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	681b      	ldr	r3, [r3, #0]
 800459c:	685b      	ldr	r3, [r3, #4]
 800459e:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	430a      	orrs	r2, r1
 80045ac:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045b2:	f003 0304 	and.w	r3, r3, #4
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d00a      	beq.n	80045d0 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80045ba:	687b      	ldr	r3, [r7, #4]
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	685b      	ldr	r3, [r3, #4]
 80045c0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80045c4:	687b      	ldr	r3, [r7, #4]
 80045c6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	430a      	orrs	r2, r1
 80045ce:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045d4:	f003 0310 	and.w	r3, r3, #16
 80045d8:	2b00      	cmp	r3, #0
 80045da:	d00a      	beq.n	80045f2 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	689b      	ldr	r3, [r3, #8]
 80045e2:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	430a      	orrs	r2, r1
 80045f0:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045f6:	f003 0320 	and.w	r3, r3, #32
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d00a      	beq.n	8004614 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 80045fe:	687b      	ldr	r3, [r7, #4]
 8004600:	681b      	ldr	r3, [r3, #0]
 8004602:	689b      	ldr	r3, [r3, #8]
 8004604:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	430a      	orrs	r2, r1
 8004612:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004618:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800461c:	2b00      	cmp	r3, #0
 800461e:	d01a      	beq.n	8004656 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	681b      	ldr	r3, [r3, #0]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	430a      	orrs	r2, r1
 8004634:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800463a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800463e:	d10a      	bne.n	8004656 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8004640:	687b      	ldr	r3, [r7, #4]
 8004642:	681b      	ldr	r3, [r3, #0]
 8004644:	685b      	ldr	r3, [r3, #4]
 8004646:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	681b      	ldr	r3, [r3, #0]
 8004652:	430a      	orrs	r2, r1
 8004654:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8004656:	687b      	ldr	r3, [r7, #4]
 8004658:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800465a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800465e:	2b00      	cmp	r3, #0
 8004660:	d00a      	beq.n	8004678 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	685b      	ldr	r3, [r3, #4]
 8004668:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800466c:	687b      	ldr	r3, [r7, #4]
 800466e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	681b      	ldr	r3, [r3, #0]
 8004674:	430a      	orrs	r2, r1
 8004676:	605a      	str	r2, [r3, #4]
  }
}
 8004678:	bf00      	nop
 800467a:	370c      	adds	r7, #12
 800467c:	46bd      	mov	sp, r7
 800467e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004682:	4770      	bx	lr

08004684 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004684:	b580      	push	{r7, lr}
 8004686:	b098      	sub	sp, #96	@ 0x60
 8004688:	af02      	add	r7, sp, #8
 800468a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	2200      	movs	r2, #0
 8004690:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004694:	f7fd fa1c 	bl	8001ad0 <HAL_GetTick>
 8004698:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	681b      	ldr	r3, [r3, #0]
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f003 0308 	and.w	r3, r3, #8
 80046a4:	2b08      	cmp	r3, #8
 80046a6:	d12f      	bne.n	8004708 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80046a8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80046ac:	9300      	str	r3, [sp, #0]
 80046ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80046b0:	2200      	movs	r2, #0
 80046b2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80046b6:	6878      	ldr	r0, [r7, #4]
 80046b8:	f000 f88e 	bl	80047d8 <UART_WaitOnFlagUntilTimeout>
 80046bc:	4603      	mov	r3, r0
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d022      	beq.n	8004708 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80046c8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80046ca:	e853 3f00 	ldrex	r3, [r3]
 80046ce:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80046d0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80046d2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80046d6:	653b      	str	r3, [r7, #80]	@ 0x50
 80046d8:	687b      	ldr	r3, [r7, #4]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	461a      	mov	r2, r3
 80046de:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80046e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80046e2:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80046e4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80046e6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80046e8:	e841 2300 	strex	r3, r2, [r1]
 80046ec:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80046ee:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80046f0:	2b00      	cmp	r3, #0
 80046f2:	d1e6      	bne.n	80046c2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	2220      	movs	r2, #32
 80046f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	2200      	movs	r2, #0
 8004700:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004704:	2303      	movs	r3, #3
 8004706:	e063      	b.n	80047d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	681b      	ldr	r3, [r3, #0]
 800470e:	f003 0304 	and.w	r3, r3, #4
 8004712:	2b04      	cmp	r3, #4
 8004714:	d149      	bne.n	80047aa <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8004716:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800471a:	9300      	str	r3, [sp, #0]
 800471c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800471e:	2200      	movs	r2, #0
 8004720:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8004724:	6878      	ldr	r0, [r7, #4]
 8004726:	f000 f857 	bl	80047d8 <UART_WaitOnFlagUntilTimeout>
 800472a:	4603      	mov	r3, r0
 800472c:	2b00      	cmp	r3, #0
 800472e:	d03c      	beq.n	80047aa <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	681b      	ldr	r3, [r3, #0]
 8004734:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004736:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004738:	e853 3f00 	ldrex	r3, [r3]
 800473c:	623b      	str	r3, [r7, #32]
   return(result);
 800473e:	6a3b      	ldr	r3, [r7, #32]
 8004740:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004744:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	461a      	mov	r2, r3
 800474c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800474e:	633b      	str	r3, [r7, #48]	@ 0x30
 8004750:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004752:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8004754:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004756:	e841 2300 	strex	r3, r2, [r1]
 800475a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800475c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800475e:	2b00      	cmp	r3, #0
 8004760:	d1e6      	bne.n	8004730 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004762:	687b      	ldr	r3, [r7, #4]
 8004764:	681b      	ldr	r3, [r3, #0]
 8004766:	3308      	adds	r3, #8
 8004768:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800476a:	693b      	ldr	r3, [r7, #16]
 800476c:	e853 3f00 	ldrex	r3, [r3]
 8004770:	60fb      	str	r3, [r7, #12]
   return(result);
 8004772:	68fb      	ldr	r3, [r7, #12]
 8004774:	f023 0301 	bic.w	r3, r3, #1
 8004778:	64bb      	str	r3, [r7, #72]	@ 0x48
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	681b      	ldr	r3, [r3, #0]
 800477e:	3308      	adds	r3, #8
 8004780:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004782:	61fa      	str	r2, [r7, #28]
 8004784:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004786:	69b9      	ldr	r1, [r7, #24]
 8004788:	69fa      	ldr	r2, [r7, #28]
 800478a:	e841 2300 	strex	r3, r2, [r1]
 800478e:	617b      	str	r3, [r7, #20]
   return(result);
 8004790:	697b      	ldr	r3, [r7, #20]
 8004792:	2b00      	cmp	r3, #0
 8004794:	d1e5      	bne.n	8004762 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	2220      	movs	r2, #32
 800479a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	2200      	movs	r2, #0
 80047a2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80047a6:	2303      	movs	r3, #3
 80047a8:	e012      	b.n	80047d0 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	2220      	movs	r2, #32
 80047ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	2220      	movs	r2, #32
 80047b6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80047ba:	687b      	ldr	r3, [r7, #4]
 80047bc:	2200      	movs	r2, #0
 80047be:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80047c0:	687b      	ldr	r3, [r7, #4]
 80047c2:	2200      	movs	r2, #0
 80047c4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2200      	movs	r2, #0
 80047ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80047ce:	2300      	movs	r3, #0
}
 80047d0:	4618      	mov	r0, r3
 80047d2:	3758      	adds	r7, #88	@ 0x58
 80047d4:	46bd      	mov	sp, r7
 80047d6:	bd80      	pop	{r7, pc}

080047d8 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80047d8:	b580      	push	{r7, lr}
 80047da:	b084      	sub	sp, #16
 80047dc:	af00      	add	r7, sp, #0
 80047de:	60f8      	str	r0, [r7, #12]
 80047e0:	60b9      	str	r1, [r7, #8]
 80047e2:	603b      	str	r3, [r7, #0]
 80047e4:	4613      	mov	r3, r2
 80047e6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80047e8:	e04f      	b.n	800488a <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80047ea:	69bb      	ldr	r3, [r7, #24]
 80047ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047f0:	d04b      	beq.n	800488a <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80047f2:	f7fd f96d 	bl	8001ad0 <HAL_GetTick>
 80047f6:	4602      	mov	r2, r0
 80047f8:	683b      	ldr	r3, [r7, #0]
 80047fa:	1ad3      	subs	r3, r2, r3
 80047fc:	69ba      	ldr	r2, [r7, #24]
 80047fe:	429a      	cmp	r2, r3
 8004800:	d302      	bcc.n	8004808 <UART_WaitOnFlagUntilTimeout+0x30>
 8004802:	69bb      	ldr	r3, [r7, #24]
 8004804:	2b00      	cmp	r3, #0
 8004806:	d101      	bne.n	800480c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004808:	2303      	movs	r3, #3
 800480a:	e04e      	b.n	80048aa <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	681b      	ldr	r3, [r3, #0]
 8004812:	f003 0304 	and.w	r3, r3, #4
 8004816:	2b00      	cmp	r3, #0
 8004818:	d037      	beq.n	800488a <UART_WaitOnFlagUntilTimeout+0xb2>
 800481a:	68bb      	ldr	r3, [r7, #8]
 800481c:	2b80      	cmp	r3, #128	@ 0x80
 800481e:	d034      	beq.n	800488a <UART_WaitOnFlagUntilTimeout+0xb2>
 8004820:	68bb      	ldr	r3, [r7, #8]
 8004822:	2b40      	cmp	r3, #64	@ 0x40
 8004824:	d031      	beq.n	800488a <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	681b      	ldr	r3, [r3, #0]
 800482a:	69db      	ldr	r3, [r3, #28]
 800482c:	f003 0308 	and.w	r3, r3, #8
 8004830:	2b08      	cmp	r3, #8
 8004832:	d110      	bne.n	8004856 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8004834:	68fb      	ldr	r3, [r7, #12]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	2208      	movs	r2, #8
 800483a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800483c:	68f8      	ldr	r0, [r7, #12]
 800483e:	f000 f838 	bl	80048b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004842:	68fb      	ldr	r3, [r7, #12]
 8004844:	2208      	movs	r2, #8
 8004846:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	2200      	movs	r2, #0
 800484e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8004852:	2301      	movs	r3, #1
 8004854:	e029      	b.n	80048aa <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	69db      	ldr	r3, [r3, #28]
 800485c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004860:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004864:	d111      	bne.n	800488a <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8004866:	68fb      	ldr	r3, [r7, #12]
 8004868:	681b      	ldr	r3, [r3, #0]
 800486a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800486e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004870:	68f8      	ldr	r0, [r7, #12]
 8004872:	f000 f81e 	bl	80048b2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	2220      	movs	r2, #32
 800487a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800487e:	68fb      	ldr	r3, [r7, #12]
 8004880:	2200      	movs	r2, #0
 8004882:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8004886:	2303      	movs	r3, #3
 8004888:	e00f      	b.n	80048aa <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	69da      	ldr	r2, [r3, #28]
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	4013      	ands	r3, r2
 8004894:	68ba      	ldr	r2, [r7, #8]
 8004896:	429a      	cmp	r2, r3
 8004898:	bf0c      	ite	eq
 800489a:	2301      	moveq	r3, #1
 800489c:	2300      	movne	r3, #0
 800489e:	b2db      	uxtb	r3, r3
 80048a0:	461a      	mov	r2, r3
 80048a2:	79fb      	ldrb	r3, [r7, #7]
 80048a4:	429a      	cmp	r2, r3
 80048a6:	d0a0      	beq.n	80047ea <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3710      	adds	r7, #16
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}

080048b2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80048b2:	b480      	push	{r7}
 80048b4:	b095      	sub	sp, #84	@ 0x54
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	681b      	ldr	r3, [r3, #0]
 80048be:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80048c2:	e853 3f00 	ldrex	r3, [r3]
 80048c6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80048c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80048ca:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80048ce:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	461a      	mov	r2, r3
 80048d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80048d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80048da:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80048dc:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80048de:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80048e0:	e841 2300 	strex	r3, r2, [r1]
 80048e4:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80048e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	d1e6      	bne.n	80048ba <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	681b      	ldr	r3, [r3, #0]
 80048f0:	3308      	adds	r3, #8
 80048f2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80048f4:	6a3b      	ldr	r3, [r7, #32]
 80048f6:	e853 3f00 	ldrex	r3, [r3]
 80048fa:	61fb      	str	r3, [r7, #28]
   return(result);
 80048fc:	69fb      	ldr	r3, [r7, #28]
 80048fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004902:	f023 0301 	bic.w	r3, r3, #1
 8004906:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004908:	687b      	ldr	r3, [r7, #4]
 800490a:	681b      	ldr	r3, [r3, #0]
 800490c:	3308      	adds	r3, #8
 800490e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004910:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004912:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004914:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004916:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004918:	e841 2300 	strex	r3, r2, [r1]
 800491c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800491e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004920:	2b00      	cmp	r3, #0
 8004922:	d1e3      	bne.n	80048ec <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004924:	687b      	ldr	r3, [r7, #4]
 8004926:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004928:	2b01      	cmp	r3, #1
 800492a:	d118      	bne.n	800495e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	681b      	ldr	r3, [r3, #0]
 8004930:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	e853 3f00 	ldrex	r3, [r3]
 8004938:	60bb      	str	r3, [r7, #8]
   return(result);
 800493a:	68bb      	ldr	r3, [r7, #8]
 800493c:	f023 0310 	bic.w	r3, r3, #16
 8004940:	647b      	str	r3, [r7, #68]	@ 0x44
 8004942:	687b      	ldr	r3, [r7, #4]
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	461a      	mov	r2, r3
 8004948:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800494a:	61bb      	str	r3, [r7, #24]
 800494c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800494e:	6979      	ldr	r1, [r7, #20]
 8004950:	69ba      	ldr	r2, [r7, #24]
 8004952:	e841 2300 	strex	r3, r2, [r1]
 8004956:	613b      	str	r3, [r7, #16]
   return(result);
 8004958:	693b      	ldr	r3, [r7, #16]
 800495a:	2b00      	cmp	r3, #0
 800495c:	d1e6      	bne.n	800492c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2220      	movs	r2, #32
 8004962:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2200      	movs	r2, #0
 800496a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004972:	bf00      	nop
 8004974:	3754      	adds	r7, #84	@ 0x54
 8004976:	46bd      	mov	sp, r7
 8004978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800497c:	4770      	bx	lr

0800497e <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800497e:	b480      	push	{r7}
 8004980:	b085      	sub	sp, #20
 8004982:	af00      	add	r7, sp, #0
 8004984:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800498c:	2b01      	cmp	r3, #1
 800498e:	d101      	bne.n	8004994 <HAL_UARTEx_DisableFifoMode+0x16>
 8004990:	2302      	movs	r3, #2
 8004992:	e027      	b.n	80049e4 <HAL_UARTEx_DisableFifoMode+0x66>
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	2201      	movs	r2, #1
 8004998:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2224      	movs	r2, #36	@ 0x24
 80049a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	681b      	ldr	r3, [r3, #0]
 80049aa:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	681a      	ldr	r2, [r3, #0]
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	f022 0201 	bic.w	r2, r2, #1
 80049ba:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 80049c2:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	2200      	movs	r2, #0
 80049c8:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	68fa      	ldr	r2, [r7, #12]
 80049d0:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2220      	movs	r2, #32
 80049d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80049e2:	2300      	movs	r3, #0
}
 80049e4:	4618      	mov	r0, r3
 80049e6:	3714      	adds	r7, #20
 80049e8:	46bd      	mov	sp, r7
 80049ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049ee:	4770      	bx	lr

080049f0 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80049f0:	b580      	push	{r7, lr}
 80049f2:	b084      	sub	sp, #16
 80049f4:	af00      	add	r7, sp, #0
 80049f6:	6078      	str	r0, [r7, #4]
 80049f8:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004a00:	2b01      	cmp	r3, #1
 8004a02:	d101      	bne.n	8004a08 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8004a04:	2302      	movs	r3, #2
 8004a06:	e02d      	b.n	8004a64 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	2201      	movs	r2, #1
 8004a0c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2224      	movs	r2, #36	@ 0x24
 8004a14:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	681b      	ldr	r3, [r3, #0]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	681b      	ldr	r3, [r3, #0]
 8004a24:	681a      	ldr	r2, [r3, #0]
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	681b      	ldr	r3, [r3, #0]
 8004a2a:	f022 0201 	bic.w	r2, r2, #1
 8004a2e:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	681b      	ldr	r3, [r3, #0]
 8004a34:	689b      	ldr	r3, [r3, #8]
 8004a36:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8004a3a:	687b      	ldr	r3, [r7, #4]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	683a      	ldr	r2, [r7, #0]
 8004a40:	430a      	orrs	r2, r1
 8004a42:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004a44:	6878      	ldr	r0, [r7, #4]
 8004a46:	f000 f84f 	bl	8004ae8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004a4a:	687b      	ldr	r3, [r7, #4]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	68fa      	ldr	r2, [r7, #12]
 8004a50:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	2220      	movs	r2, #32
 8004a56:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	2200      	movs	r2, #0
 8004a5e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004a62:	2300      	movs	r3, #0
}
 8004a64:	4618      	mov	r0, r3
 8004a66:	3710      	adds	r7, #16
 8004a68:	46bd      	mov	sp, r7
 8004a6a:	bd80      	pop	{r7, pc}

08004a6c <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004a6c:	b580      	push	{r7, lr}
 8004a6e:	b084      	sub	sp, #16
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]
 8004a74:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d101      	bne.n	8004a84 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8004a80:	2302      	movs	r3, #2
 8004a82:	e02d      	b.n	8004ae0 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2201      	movs	r2, #1
 8004a88:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	2224      	movs	r2, #36	@ 0x24
 8004a90:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	681b      	ldr	r3, [r3, #0]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	f022 0201 	bic.w	r2, r2, #1
 8004aaa:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	681b      	ldr	r3, [r3, #0]
 8004ab0:	689b      	ldr	r3, [r3, #8]
 8004ab2:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	683a      	ldr	r2, [r7, #0]
 8004abc:	430a      	orrs	r2, r1
 8004abe:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8004ac0:	6878      	ldr	r0, [r7, #4]
 8004ac2:	f000 f811 	bl	8004ae8 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004ac6:	687b      	ldr	r3, [r7, #4]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	68fa      	ldr	r2, [r7, #12]
 8004acc:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	2220      	movs	r2, #32
 8004ad2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004ad6:	687b      	ldr	r3, [r7, #4]
 8004ad8:	2200      	movs	r2, #0
 8004ada:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8004ade:	2300      	movs	r3, #0
}
 8004ae0:	4618      	mov	r0, r3
 8004ae2:	3710      	adds	r7, #16
 8004ae4:	46bd      	mov	sp, r7
 8004ae6:	bd80      	pop	{r7, pc}

08004ae8 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8004ae8:	b480      	push	{r7}
 8004aea:	b085      	sub	sp, #20
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004af4:	2b00      	cmp	r3, #0
 8004af6:	d108      	bne.n	8004b0a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	2201      	movs	r2, #1
 8004afc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2201      	movs	r2, #1
 8004b04:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8004b08:	e031      	b.n	8004b6e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8004b0a:	2308      	movs	r3, #8
 8004b0c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8004b0e:	2308      	movs	r3, #8
 8004b10:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	689b      	ldr	r3, [r3, #8]
 8004b18:	0e5b      	lsrs	r3, r3, #25
 8004b1a:	b2db      	uxtb	r3, r3
 8004b1c:	f003 0307 	and.w	r3, r3, #7
 8004b20:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	689b      	ldr	r3, [r3, #8]
 8004b28:	0f5b      	lsrs	r3, r3, #29
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	f003 0307 	and.w	r3, r3, #7
 8004b30:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004b32:	7bbb      	ldrb	r3, [r7, #14]
 8004b34:	7b3a      	ldrb	r2, [r7, #12]
 8004b36:	4911      	ldr	r1, [pc, #68]	@ (8004b7c <UARTEx_SetNbDataToProcess+0x94>)
 8004b38:	5c8a      	ldrb	r2, [r1, r2]
 8004b3a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8004b3e:	7b3a      	ldrb	r2, [r7, #12]
 8004b40:	490f      	ldr	r1, [pc, #60]	@ (8004b80 <UARTEx_SetNbDataToProcess+0x98>)
 8004b42:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8004b44:	fb93 f3f2 	sdiv	r3, r3, r2
 8004b48:	b29a      	uxth	r2, r3
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004b50:	7bfb      	ldrb	r3, [r7, #15]
 8004b52:	7b7a      	ldrb	r2, [r7, #13]
 8004b54:	4909      	ldr	r1, [pc, #36]	@ (8004b7c <UARTEx_SetNbDataToProcess+0x94>)
 8004b56:	5c8a      	ldrb	r2, [r1, r2]
 8004b58:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8004b5c:	7b7a      	ldrb	r2, [r7, #13]
 8004b5e:	4908      	ldr	r1, [pc, #32]	@ (8004b80 <UARTEx_SetNbDataToProcess+0x98>)
 8004b60:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004b62:	fb93 f3f2 	sdiv	r3, r3, r2
 8004b66:	b29a      	uxth	r2, r3
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8004b6e:	bf00      	nop
 8004b70:	3714      	adds	r7, #20
 8004b72:	46bd      	mov	sp, r7
 8004b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b78:	4770      	bx	lr
 8004b7a:	bf00      	nop
 8004b7c:	0800d3d0 	.word	0x0800d3d0
 8004b80:	0800d3d8 	.word	0x0800d3d8
 8004b84:	00000000 	.word	0x00000000

08004b88 <CompassMeasureMsg>:
 * @param msg Chane de caractres o sera crit le message format
 * @param msg_len Taille maximale de la chane msg
 * @param calib Pointeur vers la structure CompassCalib_t contenant les offsets et gains  appliquer
 */
void CompassMeasureMsg(const double acc[3], char *msg, size_t msg_len, CompassCalib_t *calib)
{
 8004b88:	b5b0      	push	{r4, r5, r7, lr}
 8004b8a:	b096      	sub	sp, #88	@ 0x58
 8004b8c:	af06      	add	r7, sp, #24
 8004b8e:	60f8      	str	r0, [r7, #12]
 8004b90:	60b9      	str	r1, [r7, #8]
 8004b92:	607a      	str	r2, [r7, #4]
 8004b94:	603b      	str	r3, [r7, #0]
    double ax = (acc[0] - calib->offset[0]) * calib->gain[0];
 8004b96:	68fb      	ldr	r3, [r7, #12]
 8004b98:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004b9c:	683b      	ldr	r3, [r7, #0]
 8004b9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ba2:	f7fb fb99 	bl	80002d8 <__aeabi_dsub>
 8004ba6:	4602      	mov	r2, r0
 8004ba8:	460b      	mov	r3, r1
 8004baa:	4610      	mov	r0, r2
 8004bac:	4619      	mov	r1, r3
 8004bae:	683b      	ldr	r3, [r7, #0]
 8004bb0:	e9d3 2306 	ldrd	r2, r3, [r3, #24]
 8004bb4:	f7fb fd48 	bl	8000648 <__aeabi_dmul>
 8004bb8:	4602      	mov	r2, r0
 8004bba:	460b      	mov	r3, r1
 8004bbc:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
    double ay = (acc[1] - calib->offset[1]) * calib->gain[1];
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	3308      	adds	r3, #8
 8004bc4:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004bc8:	683b      	ldr	r3, [r7, #0]
 8004bca:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 8004bce:	f7fb fb83 	bl	80002d8 <__aeabi_dsub>
 8004bd2:	4602      	mov	r2, r0
 8004bd4:	460b      	mov	r3, r1
 8004bd6:	4610      	mov	r0, r2
 8004bd8:	4619      	mov	r1, r3
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004be0:	f7fb fd32 	bl	8000648 <__aeabi_dmul>
 8004be4:	4602      	mov	r2, r0
 8004be6:	460b      	mov	r3, r1
 8004be8:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
    double az = (acc[2] - calib->offset[2]) * calib->gain[2];
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	3310      	adds	r3, #16
 8004bf0:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004bf4:	683b      	ldr	r3, [r7, #0]
 8004bf6:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8004bfa:	f7fb fb6d 	bl	80002d8 <__aeabi_dsub>
 8004bfe:	4602      	mov	r2, r0
 8004c00:	460b      	mov	r3, r1
 8004c02:	4610      	mov	r0, r2
 8004c04:	4619      	mov	r1, r3
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	e9d3 230a 	ldrd	r2, r3, [r3, #40]	@ 0x28
 8004c0c:	f7fb fd1c 	bl	8000648 <__aeabi_dmul>
 8004c10:	4602      	mov	r2, r0
 8004c12:	460b      	mov	r3, r1
 8004c14:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

    // Calcul des angles (radians)
    double theta = atan2(ay, ax);                      // Plan (XY)
 8004c18:	ed97 1b0e 	vldr	d1, [r7, #56]	@ 0x38
 8004c1c:	ed97 0b0c 	vldr	d0, [r7, #48]	@ 0x30
 8004c20:	f006 fc22 	bl	800b468 <atan2>
 8004c24:	ed87 0b08 	vstr	d0, [r7, #32]
    double psi   = atan2(ax, az);                      // Plan (XZ)
 8004c28:	ed97 1b0a 	vldr	d1, [r7, #40]	@ 0x28
 8004c2c:	ed97 0b0e 	vldr	d0, [r7, #56]	@ 0x38
 8004c30:	f006 fc1a 	bl	800b468 <atan2>
 8004c34:	ed87 0b06 	vstr	d0, [r7, #24]
    double phi   = atan2(sqrt(ax*ax + ay*ay), az);     // Rotation par rapport  Z
 8004c38:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8004c3c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8004c40:	f7fb fd02 	bl	8000648 <__aeabi_dmul>
 8004c44:	4602      	mov	r2, r0
 8004c46:	460b      	mov	r3, r1
 8004c48:	4614      	mov	r4, r2
 8004c4a:	461d      	mov	r5, r3
 8004c4c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8004c50:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8004c54:	f7fb fcf8 	bl	8000648 <__aeabi_dmul>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	460b      	mov	r3, r1
 8004c5c:	4620      	mov	r0, r4
 8004c5e:	4629      	mov	r1, r5
 8004c60:	f7fb fb3c 	bl	80002dc <__adddf3>
 8004c64:	4602      	mov	r2, r0
 8004c66:	460b      	mov	r3, r1
 8004c68:	ec43 2b17 	vmov	d7, r2, r3
 8004c6c:	eeb0 0a47 	vmov.f32	s0, s14
 8004c70:	eef0 0a67 	vmov.f32	s1, s15
 8004c74:	f006 fbfa 	bl	800b46c <sqrt>
 8004c78:	eeb0 7a40 	vmov.f32	s14, s0
 8004c7c:	eef0 7a60 	vmov.f32	s15, s1
 8004c80:	ed97 1b0a 	vldr	d1, [r7, #40]	@ 0x28
 8004c84:	eeb0 0a47 	vmov.f32	s0, s14
 8004c88:	eef0 0a67 	vmov.f32	s1, s15
 8004c8c:	f006 fbec 	bl	800b468 <atan2>
 8004c90:	ed87 0b04 	vstr	d0, [r7, #16]

    // Conversion en degrs
    theta *= (180.0 / M_PI);
 8004c94:	a31b      	add	r3, pc, #108	@ (adr r3, 8004d04 <CompassMeasureMsg+0x17c>)
 8004c96:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004c9a:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8004c9e:	f7fb fcd3 	bl	8000648 <__aeabi_dmul>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	460b      	mov	r3, r1
 8004ca6:	e9c7 2308 	strd	r2, r3, [r7, #32]
    psi   *= (180.0 / M_PI);
 8004caa:	a316      	add	r3, pc, #88	@ (adr r3, 8004d04 <CompassMeasureMsg+0x17c>)
 8004cac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb0:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8004cb4:	f7fb fcc8 	bl	8000648 <__aeabi_dmul>
 8004cb8:	4602      	mov	r2, r0
 8004cba:	460b      	mov	r3, r1
 8004cbc:	e9c7 2306 	strd	r2, r3, [r7, #24]
    phi   *= (180.0 / M_PI);
 8004cc0:	a310      	add	r3, pc, #64	@ (adr r3, 8004d04 <CompassMeasureMsg+0x17c>)
 8004cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc6:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004cca:	f7fb fcbd 	bl	8000648 <__aeabi_dmul>
 8004cce:	4602      	mov	r2, r0
 8004cd0:	460b      	mov	r3, r1
 8004cd2:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // Affichage format
    snprintf(msg, msg_len,
 8004cd6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8004cda:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8004cde:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004ce2:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8004ce6:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004cea:	e9cd 2300 	strd	r2, r3, [sp]
 8004cee:	4a04      	ldr	r2, [pc, #16]	@ (8004d00 <CompassMeasureMsg+0x178>)
 8004cf0:	6879      	ldr	r1, [r7, #4]
 8004cf2:	68b8      	ldr	r0, [r7, #8]
 8004cf4:	f002 fffe 	bl	8007cf4 <sniprintf>
             "Theta(XY)=%.2f deg | Psi(XZ)=%.2f deg | Phi(Z)=%.2f deg\r\n",
             theta, psi, phi);
}
 8004cf8:	bf00      	nop
 8004cfa:	3740      	adds	r7, #64	@ 0x40
 8004cfc:	46bd      	mov	sp, r7
 8004cfe:	bdb0      	pop	{r4, r5, r7, pc}
 8004d00:	0800cdec 	.word	0x0800cdec
 8004d04:	1a63c1f8 	.word	0x1a63c1f8
 8004d08:	404ca5dc 	.word	0x404ca5dc
 8004d0c:	00000000 	.word	0x00000000

08004d10 <TiltCompensatedCompass>:
 *        - Azimut (heading) est compens pour l'inclinaison
 *        - Toutes les valeurs sont renvoyes en degrs
 */
void TiltCompensatedCompass(const double acc[3], const double mag[3],
                            double *roll, double *pitch, double *heading)
{
 8004d10:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004d14:	b08c      	sub	sp, #48	@ 0x30
 8004d16:	af00      	add	r7, sp, #0
 8004d18:	60f8      	str	r0, [r7, #12]
 8004d1a:	60b9      	str	r1, [r7, #8]
 8004d1c:	607a      	str	r2, [r7, #4]
 8004d1e:	603b      	str	r3, [r7, #0]
    // --- Calcul roulis et tangage  partir de l'acclromtre ---
    // Roulis  = rotation autour de X
    *roll  = atan2(acc[1], acc[2]) * (180.0 / M_PI);
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	3308      	adds	r3, #8
 8004d24:	ed93 7b00 	vldr	d7, [r3]
 8004d28:	68fb      	ldr	r3, [r7, #12]
 8004d2a:	3310      	adds	r3, #16
 8004d2c:	ed93 6b00 	vldr	d6, [r3]
 8004d30:	eeb0 1a46 	vmov.f32	s2, s12
 8004d34:	eef0 1a66 	vmov.f32	s3, s13
 8004d38:	eeb0 0a47 	vmov.f32	s0, s14
 8004d3c:	eef0 0a67 	vmov.f32	s1, s15
 8004d40:	f006 fb92 	bl	800b468 <atan2>
 8004d44:	ec51 0b10 	vmov	r0, r1, d0
 8004d48:	a390      	add	r3, pc, #576	@ (adr r3, 8004f8c <TiltCompensatedCompass+0x27c>)
 8004d4a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d4e:	f7fb fc7b 	bl	8000648 <__aeabi_dmul>
 8004d52:	4602      	mov	r2, r0
 8004d54:	460b      	mov	r3, r1
 8004d56:	6879      	ldr	r1, [r7, #4]
 8004d58:	e9c1 2300 	strd	r2, r3, [r1]

    // Tangage  = rotation autour de Y
    *pitch = atan2(-acc[0], sqrt(acc[1]*acc[1] + acc[2]*acc[2])) * (180.0 / M_PI);
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d62:	4690      	mov	r8, r2
 8004d64:	f083 4900 	eor.w	r9, r3, #2147483648	@ 0x80000000
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	3308      	adds	r3, #8
 8004d6c:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004d70:	68fb      	ldr	r3, [r7, #12]
 8004d72:	3308      	adds	r3, #8
 8004d74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d78:	f7fb fc66 	bl	8000648 <__aeabi_dmul>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	460b      	mov	r3, r1
 8004d80:	4614      	mov	r4, r2
 8004d82:	461d      	mov	r5, r3
 8004d84:	68fb      	ldr	r3, [r7, #12]
 8004d86:	3310      	adds	r3, #16
 8004d88:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	3310      	adds	r3, #16
 8004d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d94:	f7fb fc58 	bl	8000648 <__aeabi_dmul>
 8004d98:	4602      	mov	r2, r0
 8004d9a:	460b      	mov	r3, r1
 8004d9c:	4620      	mov	r0, r4
 8004d9e:	4629      	mov	r1, r5
 8004da0:	f7fb fa9c 	bl	80002dc <__adddf3>
 8004da4:	4602      	mov	r2, r0
 8004da6:	460b      	mov	r3, r1
 8004da8:	ec43 2b17 	vmov	d7, r2, r3
 8004dac:	eeb0 0a47 	vmov.f32	s0, s14
 8004db0:	eef0 0a67 	vmov.f32	s1, s15
 8004db4:	f006 fb5a 	bl	800b46c <sqrt>
 8004db8:	eeb0 7a40 	vmov.f32	s14, s0
 8004dbc:	eef0 7a60 	vmov.f32	s15, s1
 8004dc0:	eeb0 1a47 	vmov.f32	s2, s14
 8004dc4:	eef0 1a67 	vmov.f32	s3, s15
 8004dc8:	ec49 8b10 	vmov	d0, r8, r9
 8004dcc:	f006 fb4c 	bl	800b468 <atan2>
 8004dd0:	ec51 0b10 	vmov	r0, r1, d0
 8004dd4:	a36d      	add	r3, pc, #436	@ (adr r3, 8004f8c <TiltCompensatedCompass+0x27c>)
 8004dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dda:	f7fb fc35 	bl	8000648 <__aeabi_dmul>
 8004dde:	4602      	mov	r2, r0
 8004de0:	460b      	mov	r3, r1
 8004de2:	6839      	ldr	r1, [r7, #0]
 8004de4:	e9c1 2300 	strd	r2, r3, [r1]

    // Conversion en radians pour les calculs de compensation
    double roll_rad  = *roll  * (M_PI / 180.0);
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004dee:	a369      	add	r3, pc, #420	@ (adr r3, 8004f94 <TiltCompensatedCompass+0x284>)
 8004df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004df4:	f7fb fc28 	bl	8000648 <__aeabi_dmul>
 8004df8:	4602      	mov	r2, r0
 8004dfa:	460b      	mov	r3, r1
 8004dfc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
    double pitch_rad = *pitch * (M_PI / 180.0);
 8004e00:	683b      	ldr	r3, [r7, #0]
 8004e02:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004e06:	a363      	add	r3, pc, #396	@ (adr r3, 8004f94 <TiltCompensatedCompass+0x284>)
 8004e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e0c:	f7fb fc1c 	bl	8000648 <__aeabi_dmul>
 8004e10:	4602      	mov	r2, r0
 8004e12:	460b      	mov	r3, r1
 8004e14:	e9c7 2308 	strd	r2, r3, [r7, #32]

    // --- Compensation magntomtre ---
    double Xh = mag[0]*cos(pitch_rad) + mag[2]*sin(pitch_rad);
 8004e18:	68bb      	ldr	r3, [r7, #8]
 8004e1a:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004e1e:	ed97 0b08 	vldr	d0, [r7, #32]
 8004e22:	f006 fb51 	bl	800b4c8 <cos>
 8004e26:	ec53 2b10 	vmov	r2, r3, d0
 8004e2a:	4620      	mov	r0, r4
 8004e2c:	4629      	mov	r1, r5
 8004e2e:	f7fb fc0b 	bl	8000648 <__aeabi_dmul>
 8004e32:	4602      	mov	r2, r0
 8004e34:	460b      	mov	r3, r1
 8004e36:	4690      	mov	r8, r2
 8004e38:	4699      	mov	r9, r3
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	3310      	adds	r3, #16
 8004e3e:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004e42:	ed97 0b08 	vldr	d0, [r7, #32]
 8004e46:	f006 fb93 	bl	800b570 <sin>
 8004e4a:	ec53 2b10 	vmov	r2, r3, d0
 8004e4e:	4620      	mov	r0, r4
 8004e50:	4629      	mov	r1, r5
 8004e52:	f7fb fbf9 	bl	8000648 <__aeabi_dmul>
 8004e56:	4602      	mov	r2, r0
 8004e58:	460b      	mov	r3, r1
 8004e5a:	4640      	mov	r0, r8
 8004e5c:	4649      	mov	r1, r9
 8004e5e:	f7fb fa3d 	bl	80002dc <__adddf3>
 8004e62:	4602      	mov	r2, r0
 8004e64:	460b      	mov	r3, r1
 8004e66:	e9c7 2306 	strd	r2, r3, [r7, #24]
    double Yh = mag[0]*sin(roll_rad)*sin(pitch_rad) + mag[1]*cos(roll_rad) - mag[2]*sin(roll_rad)*cos(pitch_rad);
 8004e6a:	68bb      	ldr	r3, [r7, #8]
 8004e6c:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004e70:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 8004e74:	f006 fb7c 	bl	800b570 <sin>
 8004e78:	ec53 2b10 	vmov	r2, r3, d0
 8004e7c:	4620      	mov	r0, r4
 8004e7e:	4629      	mov	r1, r5
 8004e80:	f7fb fbe2 	bl	8000648 <__aeabi_dmul>
 8004e84:	4602      	mov	r2, r0
 8004e86:	460b      	mov	r3, r1
 8004e88:	4614      	mov	r4, r2
 8004e8a:	461d      	mov	r5, r3
 8004e8c:	ed97 0b08 	vldr	d0, [r7, #32]
 8004e90:	f006 fb6e 	bl	800b570 <sin>
 8004e94:	ec53 2b10 	vmov	r2, r3, d0
 8004e98:	4620      	mov	r0, r4
 8004e9a:	4629      	mov	r1, r5
 8004e9c:	f7fb fbd4 	bl	8000648 <__aeabi_dmul>
 8004ea0:	4602      	mov	r2, r0
 8004ea2:	460b      	mov	r3, r1
 8004ea4:	4690      	mov	r8, r2
 8004ea6:	4699      	mov	r9, r3
 8004ea8:	68bb      	ldr	r3, [r7, #8]
 8004eaa:	3308      	adds	r3, #8
 8004eac:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004eb0:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 8004eb4:	f006 fb08 	bl	800b4c8 <cos>
 8004eb8:	ec53 2b10 	vmov	r2, r3, d0
 8004ebc:	4620      	mov	r0, r4
 8004ebe:	4629      	mov	r1, r5
 8004ec0:	f7fb fbc2 	bl	8000648 <__aeabi_dmul>
 8004ec4:	4602      	mov	r2, r0
 8004ec6:	460b      	mov	r3, r1
 8004ec8:	4640      	mov	r0, r8
 8004eca:	4649      	mov	r1, r9
 8004ecc:	f7fb fa06 	bl	80002dc <__adddf3>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	460b      	mov	r3, r1
 8004ed4:	4690      	mov	r8, r2
 8004ed6:	4699      	mov	r9, r3
 8004ed8:	68bb      	ldr	r3, [r7, #8]
 8004eda:	3310      	adds	r3, #16
 8004edc:	e9d3 4500 	ldrd	r4, r5, [r3]
 8004ee0:	ed97 0b0a 	vldr	d0, [r7, #40]	@ 0x28
 8004ee4:	f006 fb44 	bl	800b570 <sin>
 8004ee8:	ec53 2b10 	vmov	r2, r3, d0
 8004eec:	4620      	mov	r0, r4
 8004eee:	4629      	mov	r1, r5
 8004ef0:	f7fb fbaa 	bl	8000648 <__aeabi_dmul>
 8004ef4:	4602      	mov	r2, r0
 8004ef6:	460b      	mov	r3, r1
 8004ef8:	4614      	mov	r4, r2
 8004efa:	461d      	mov	r5, r3
 8004efc:	ed97 0b08 	vldr	d0, [r7, #32]
 8004f00:	f006 fae2 	bl	800b4c8 <cos>
 8004f04:	ec53 2b10 	vmov	r2, r3, d0
 8004f08:	4620      	mov	r0, r4
 8004f0a:	4629      	mov	r1, r5
 8004f0c:	f7fb fb9c 	bl	8000648 <__aeabi_dmul>
 8004f10:	4602      	mov	r2, r0
 8004f12:	460b      	mov	r3, r1
 8004f14:	4640      	mov	r0, r8
 8004f16:	4649      	mov	r1, r9
 8004f18:	f7fb f9de 	bl	80002d8 <__aeabi_dsub>
 8004f1c:	4602      	mov	r2, r0
 8004f1e:	460b      	mov	r3, r1
 8004f20:	e9c7 2304 	strd	r2, r3, [r7, #16]

    // Azimut compens (nord magntique)
    *heading = atan2(Yh, Xh) * (180.0 / M_PI);
 8004f24:	ed97 1b06 	vldr	d1, [r7, #24]
 8004f28:	ed97 0b04 	vldr	d0, [r7, #16]
 8004f2c:	f006 fa9c 	bl	800b468 <atan2>
 8004f30:	ec51 0b10 	vmov	r0, r1, d0
 8004f34:	a315      	add	r3, pc, #84	@ (adr r3, 8004f8c <TiltCompensatedCompass+0x27c>)
 8004f36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f3a:	f7fb fb85 	bl	8000648 <__aeabi_dmul>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	460b      	mov	r3, r1
 8004f42:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004f44:	e9c1 2300 	strd	r2, r3, [r1]

    // Ajuste pour avoir un angle positif 0360
    if(*heading < 0) *heading += 360.0;
 8004f48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f4a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f4e:	f04f 0200 	mov.w	r2, #0
 8004f52:	f04f 0300 	mov.w	r3, #0
 8004f56:	f7fb fde9 	bl	8000b2c <__aeabi_dcmplt>
 8004f5a:	4603      	mov	r3, r0
 8004f5c:	2b00      	cmp	r3, #0
 8004f5e:	d100      	bne.n	8004f62 <TiltCompensatedCompass+0x252>
}
 8004f60:	e00c      	b.n	8004f7c <TiltCompensatedCompass+0x26c>
    if(*heading < 0) *heading += 360.0;
 8004f62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004f64:	e9d3 0100 	ldrd	r0, r1, [r3]
 8004f68:	f04f 0200 	mov.w	r2, #0
 8004f6c:	4b06      	ldr	r3, [pc, #24]	@ (8004f88 <TiltCompensatedCompass+0x278>)
 8004f6e:	f7fb f9b5 	bl	80002dc <__adddf3>
 8004f72:	4602      	mov	r2, r0
 8004f74:	460b      	mov	r3, r1
 8004f76:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8004f78:	e9c1 2300 	strd	r2, r3, [r1]
}
 8004f7c:	bf00      	nop
 8004f7e:	3730      	adds	r7, #48	@ 0x30
 8004f80:	46bd      	mov	sp, r7
 8004f82:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004f86:	bf00      	nop
 8004f88:	40768000 	.word	0x40768000
 8004f8c:	1a63c1f8 	.word	0x1a63c1f8
 8004f90:	404ca5dc 	.word	0x404ca5dc
 8004f94:	a2529d39 	.word	0xa2529d39
 8004f98:	3f91df46 	.word	0x3f91df46

08004f9c <checkMPU9250_ID>:
 * Affiche la valeur lue sur le terminal et allume la LED rouge en cas derreur.
 *
 * @param none
 * @retval none
 */
void checkMPU9250_ID(void) {
 8004f9c:	b580      	push	{r7, lr}
 8004f9e:	b086      	sub	sp, #24
 8004fa0:	af04      	add	r7, sp, #16
	uint8_t who_am_i = 0;
 8004fa2:	2300      	movs	r3, #0
 8004fa4:	71fb      	strb	r3, [r7, #7]

	// Lecture du registre WHO_AM_I (adresse 0x75)
	if (HAL_I2C_Mem_Read(&hi2c1, 0x68 << 1, 0x75, 1, &who_am_i, 1, HAL_MAX_DELAY) != HAL_OK) {
 8004fa6:	f04f 33ff 	mov.w	r3, #4294967295
 8004faa:	9302      	str	r3, [sp, #8]
 8004fac:	2301      	movs	r3, #1
 8004fae:	9301      	str	r3, [sp, #4]
 8004fb0:	1dfb      	adds	r3, r7, #7
 8004fb2:	9300      	str	r3, [sp, #0]
 8004fb4:	2301      	movs	r3, #1
 8004fb6:	2275      	movs	r2, #117	@ 0x75
 8004fb8:	21d0      	movs	r1, #208	@ 0xd0
 8004fba:	481b      	ldr	r0, [pc, #108]	@ (8005028 <checkMPU9250_ID+0x8c>)
 8004fbc:	f7fd f9e4 	bl	8002388 <HAL_I2C_Mem_Read>
 8004fc0:	4603      	mov	r3, r0
 8004fc2:	2b00      	cmp	r3, #0
 8004fc4:	d001      	beq.n	8004fca <checkMPU9250_ID+0x2e>
		Error_Handler();
 8004fc6:	f7fc faf5 	bl	80015b4 <Error_Handler>
	}


	memset(message, 0, sizeof(message));
 8004fca:	2264      	movs	r2, #100	@ 0x64
 8004fcc:	2100      	movs	r1, #0
 8004fce:	4817      	ldr	r0, [pc, #92]	@ (800502c <checkMPU9250_ID+0x90>)
 8004fd0:	f002 ffc0 	bl	8007f54 <memset>
	snprintf((char*)message, sizeof(message), "MPU9250 WHO_AM_I = 0x%02X\r\n", who_am_i);
 8004fd4:	79fb      	ldrb	r3, [r7, #7]
 8004fd6:	4a16      	ldr	r2, [pc, #88]	@ (8005030 <checkMPU9250_ID+0x94>)
 8004fd8:	2164      	movs	r1, #100	@ 0x64
 8004fda:	4814      	ldr	r0, [pc, #80]	@ (800502c <checkMPU9250_ID+0x90>)
 8004fdc:	f002 fe8a 	bl	8007cf4 <sniprintf>
	HAL_UART_Transmit(&hlpuart1, message, strlen((char*)message), HAL_MAX_DELAY);
 8004fe0:	4812      	ldr	r0, [pc, #72]	@ (800502c <checkMPU9250_ID+0x90>)
 8004fe2:	f7fb f96d 	bl	80002c0 <strlen>
 8004fe6:	4603      	mov	r3, r0
 8004fe8:	b29a      	uxth	r2, r3
 8004fea:	f04f 33ff 	mov.w	r3, #4294967295
 8004fee:	490f      	ldr	r1, [pc, #60]	@ (800502c <checkMPU9250_ID+0x90>)
 8004ff0:	4810      	ldr	r0, [pc, #64]	@ (8005034 <checkMPU9250_ID+0x98>)
 8004ff2:	f7fe ff4b 	bl	8003e8c <HAL_UART_Transmit>

	// Vrification de l'identifiant
	if (who_am_i != 0x71) {
 8004ff6:	79fb      	ldrb	r3, [r7, #7]
 8004ff8:	2b71      	cmp	r3, #113	@ 0x71
 8004ffa:	d009      	beq.n	8005010 <checkMPU9250_ID+0x74>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Erreur MPU-9250\r\n", 18, HAL_MAX_DELAY);
 8004ffc:	f04f 33ff 	mov.w	r3, #4294967295
 8005000:	2212      	movs	r2, #18
 8005002:	490d      	ldr	r1, [pc, #52]	@ (8005038 <checkMPU9250_ID+0x9c>)
 8005004:	480b      	ldr	r0, [pc, #44]	@ (8005034 <checkMPU9250_ID+0x98>)
 8005006:	f7fe ff41 	bl	8003e8c <HAL_UART_Transmit>
		Error_Handler();
 800500a:	f7fc fad3 	bl	80015b4 <Error_Handler>
	} else {
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"MPU-9250 dtect avec succs.\r\n", 36, HAL_MAX_DELAY);
	}
}
 800500e:	e006      	b.n	800501e <checkMPU9250_ID+0x82>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"MPU-9250 dtect avec succs.\r\n", 36, HAL_MAX_DELAY);
 8005010:	f04f 33ff 	mov.w	r3, #4294967295
 8005014:	2224      	movs	r2, #36	@ 0x24
 8005016:	4909      	ldr	r1, [pc, #36]	@ (800503c <checkMPU9250_ID+0xa0>)
 8005018:	4806      	ldr	r0, [pc, #24]	@ (8005034 <checkMPU9250_ID+0x98>)
 800501a:	f7fe ff37 	bl	8003e8c <HAL_UART_Transmit>
}
 800501e:	bf00      	nop
 8005020:	3708      	adds	r7, #8
 8005022:	46bd      	mov	sp, r7
 8005024:	bd80      	pop	{r7, pc}
 8005026:	bf00      	nop
 8005028:	2000021c 	.word	0x2000021c
 800502c:	20000364 	.word	0x20000364
 8005030:	0800ce28 	.word	0x0800ce28
 8005034:	20000270 	.word	0x20000270
 8005038:	0800ce44 	.word	0x0800ce44
 800503c:	0800ce58 	.word	0x0800ce58

08005040 <InitSensors>:
 * 7. Configuration du magntomtre : 16 bits, Continuous Measurement Mode 2 (100 Hz)
 *
 * @note LODR du MPU-9250 est fixe  sa plus faible valeur (3,91 Hz)
 *       en utilisant SMPLRT_DIV = 255 et DLPF_CFG = 6.
 */
void InitSensors(void) {
 8005040:	b580      	push	{r7, lr}
 8005042:	b09e      	sub	sp, #120	@ 0x78
 8005044:	af04      	add	r7, sp, #16
	uint8_t data;

	// === Reset du MPU-9250 ===
	data = 0x80; // bit7 = H_RESET
 8005046:	2380      	movs	r3, #128	@ 0x80
 8005048:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x6B, 1, &data, 1, HAL_MAX_DELAY);
 800504c:	f04f 33ff 	mov.w	r3, #4294967295
 8005050:	9302      	str	r3, [sp, #8]
 8005052:	2301      	movs	r3, #1
 8005054:	9301      	str	r3, [sp, #4]
 8005056:	f107 0367 	add.w	r3, r7, #103	@ 0x67
 800505a:	9300      	str	r3, [sp, #0]
 800505c:	2301      	movs	r3, #1
 800505e:	226b      	movs	r2, #107	@ 0x6b
 8005060:	21d0      	movs	r1, #208	@ 0xd0
 8005062:	484f      	ldr	r0, [pc, #316]	@ (80051a0 <InitSensors+0x160>)
 8005064:	f7fd f87c 	bl	8002160 <HAL_I2C_Mem_Write>
	HAL_Delay(100);
 8005068:	2064      	movs	r0, #100	@ 0x64
 800506a:	f7fc fd3d 	bl	8001ae8 <HAL_Delay>

	// === Slection horloge PLL ===
	data = 0x01; // PLL_X_CLK
 800506e:	2301      	movs	r3, #1
 8005070:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x6B, 1, &data, 1, HAL_MAX_DELAY);
 8005074:	f04f 33ff 	mov.w	r3, #4294967295
 8005078:	9302      	str	r3, [sp, #8]
 800507a:	2301      	movs	r3, #1
 800507c:	9301      	str	r3, [sp, #4]
 800507e:	f107 0367 	add.w	r3, r7, #103	@ 0x67
 8005082:	9300      	str	r3, [sp, #0]
 8005084:	2301      	movs	r3, #1
 8005086:	226b      	movs	r2, #107	@ 0x6b
 8005088:	21d0      	movs	r1, #208	@ 0xd0
 800508a:	4845      	ldr	r0, [pc, #276]	@ (80051a0 <InitSensors+0x160>)
 800508c:	f7fd f868 	bl	8002160 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 8005090:	200a      	movs	r0, #10
 8005092:	f7fc fd29 	bl	8001ae8 <HAL_Delay>

	// === Configuration DLPF pour ODR faible ===
	data = 0x06;  // DLPF_CFG = 6  acclro et gyro  1 kHz interne
 8005096:	2306      	movs	r3, #6
 8005098:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x1A, 1, &data, 1, HAL_MAX_DELAY);
 800509c:	f04f 33ff 	mov.w	r3, #4294967295
 80050a0:	9302      	str	r3, [sp, #8]
 80050a2:	2301      	movs	r3, #1
 80050a4:	9301      	str	r3, [sp, #4]
 80050a6:	f107 0367 	add.w	r3, r7, #103	@ 0x67
 80050aa:	9300      	str	r3, [sp, #0]
 80050ac:	2301      	movs	r3, #1
 80050ae:	221a      	movs	r2, #26
 80050b0:	21d0      	movs	r1, #208	@ 0xd0
 80050b2:	483b      	ldr	r0, [pc, #236]	@ (80051a0 <InitSensors+0x160>)
 80050b4:	f7fd f854 	bl	8002160 <HAL_I2C_Mem_Write>

	// === Sample Rate Divider pour 3,91 Hz ===
	data = 255;   // SMPLRT_DIV = 255  f_s  1000 / (1+255)  3,91 Hz
 80050b8:	23ff      	movs	r3, #255	@ 0xff
 80050ba:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x19, 1, &data, 1, HAL_MAX_DELAY);
 80050be:	f04f 33ff 	mov.w	r3, #4294967295
 80050c2:	9302      	str	r3, [sp, #8]
 80050c4:	2301      	movs	r3, #1
 80050c6:	9301      	str	r3, [sp, #4]
 80050c8:	f107 0367 	add.w	r3, r7, #103	@ 0x67
 80050cc:	9300      	str	r3, [sp, #0]
 80050ce:	2301      	movs	r3, #1
 80050d0:	2219      	movs	r2, #25
 80050d2:	21d0      	movs	r1, #208	@ 0xd0
 80050d4:	4832      	ldr	r0, [pc, #200]	@ (80051a0 <InitSensors+0x160>)
 80050d6:	f7fd f843 	bl	8002160 <HAL_I2C_Mem_Write>

	// === Activation du BYPASS (connexion du magntomtre AK8963) ===
	data = 0x02; // Bit1 = BYPASS_EN
 80050da:	2302      	movs	r3, #2
 80050dc:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x37, 1, &data, 1, HAL_MAX_DELAY);
 80050e0:	f04f 33ff 	mov.w	r3, #4294967295
 80050e4:	9302      	str	r3, [sp, #8]
 80050e6:	2301      	movs	r3, #1
 80050e8:	9301      	str	r3, [sp, #4]
 80050ea:	f107 0367 	add.w	r3, r7, #103	@ 0x67
 80050ee:	9300      	str	r3, [sp, #0]
 80050f0:	2301      	movs	r3, #1
 80050f2:	2237      	movs	r2, #55	@ 0x37
 80050f4:	21d0      	movs	r1, #208	@ 0xd0
 80050f6:	482a      	ldr	r0, [pc, #168]	@ (80051a0 <InitSensors+0x160>)
 80050f8:	f7fd f832 	bl	8002160 <HAL_I2C_Mem_Write>
	HAL_Delay(10);
 80050fc:	200a      	movs	r0, #10
 80050fe:	f7fc fcf3 	bl	8001ae8 <HAL_Delay>

	// === Vrification WHO_AM_I du magntomtre AK8963 ===
	uint8_t who_am_i_mag = 0;
 8005102:	2300      	movs	r3, #0
 8005104:	f887 3066 	strb.w	r3, [r7, #102]	@ 0x66
	HAL_I2C_Mem_Read(&hi2c1, 0x0C << 1, 0x00, 1, &who_am_i_mag, 1, HAL_MAX_DELAY);
 8005108:	f04f 33ff 	mov.w	r3, #4294967295
 800510c:	9302      	str	r3, [sp, #8]
 800510e:	2301      	movs	r3, #1
 8005110:	9301      	str	r3, [sp, #4]
 8005112:	f107 0366 	add.w	r3, r7, #102	@ 0x66
 8005116:	9300      	str	r3, [sp, #0]
 8005118:	2301      	movs	r3, #1
 800511a:	2200      	movs	r2, #0
 800511c:	2118      	movs	r1, #24
 800511e:	4820      	ldr	r0, [pc, #128]	@ (80051a0 <InitSensors+0x160>)
 8005120:	f7fd f932 	bl	8002388 <HAL_I2C_Mem_Read>

	char msg[100];
	snprintf(msg, sizeof(msg), "AK8963 WHO_AM_I = 0x%02X\r\n", who_am_i_mag);
 8005124:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 8005128:	4638      	mov	r0, r7
 800512a:	4a1e      	ldr	r2, [pc, #120]	@ (80051a4 <InitSensors+0x164>)
 800512c:	2164      	movs	r1, #100	@ 0x64
 800512e:	f002 fde1 	bl	8007cf4 <sniprintf>
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8005132:	463b      	mov	r3, r7
 8005134:	4618      	mov	r0, r3
 8005136:	f7fb f8c3 	bl	80002c0 <strlen>
 800513a:	4603      	mov	r3, r0
 800513c:	b29a      	uxth	r2, r3
 800513e:	4639      	mov	r1, r7
 8005140:	f04f 33ff 	mov.w	r3, #4294967295
 8005144:	4818      	ldr	r0, [pc, #96]	@ (80051a8 <InitSensors+0x168>)
 8005146:	f7fe fea1 	bl	8003e8c <HAL_UART_Transmit>

	if (who_am_i_mag != 0x48) {
 800514a:	f897 3066 	ldrb.w	r3, [r7, #102]	@ 0x66
 800514e:	2b48      	cmp	r3, #72	@ 0x48
 8005150:	d009      	beq.n	8005166 <InitSensors+0x126>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Erreur magntomtre AK8963\r\n", 29, HAL_MAX_DELAY);
 8005152:	f04f 33ff 	mov.w	r3, #4294967295
 8005156:	221d      	movs	r2, #29
 8005158:	4914      	ldr	r1, [pc, #80]	@ (80051ac <InitSensors+0x16c>)
 800515a:	4813      	ldr	r0, [pc, #76]	@ (80051a8 <InitSensors+0x168>)
 800515c:	f7fe fe96 	bl	8003e8c <HAL_UART_Transmit>
		Error_Handler();
 8005160:	f7fc fa28 	bl	80015b4 <Error_Handler>
 8005164:	e006      	b.n	8005174 <InitSensors+0x134>
	} else {
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Magntomtre dtect avec succs.\r\n", 38, HAL_MAX_DELAY);
 8005166:	f04f 33ff 	mov.w	r3, #4294967295
 800516a:	2226      	movs	r2, #38	@ 0x26
 800516c:	4910      	ldr	r1, [pc, #64]	@ (80051b0 <InitSensors+0x170>)
 800516e:	480e      	ldr	r0, [pc, #56]	@ (80051a8 <InitSensors+0x168>)
 8005170:	f7fe fe8c 	bl	8003e8c <HAL_UART_Transmit>
	}

	// === Configuration du magntomtre : 16-bit output + mode continu 2 (100Hz) ===
	data = 0x16; // 0b00010110 : 16-bit (bit4=1) + mode2 (bits[3:0]=0110)
 8005174:	2316      	movs	r3, #22
 8005176:	f887 3067 	strb.w	r3, [r7, #103]	@ 0x67
	HAL_I2C_Mem_Write(&hi2c1, 0x0C << 1, 0x0A, 1, &data, 1, HAL_MAX_DELAY);
 800517a:	f04f 33ff 	mov.w	r3, #4294967295
 800517e:	9302      	str	r3, [sp, #8]
 8005180:	2301      	movs	r3, #1
 8005182:	9301      	str	r3, [sp, #4]
 8005184:	f107 0367 	add.w	r3, r7, #103	@ 0x67
 8005188:	9300      	str	r3, [sp, #0]
 800518a:	2301      	movs	r3, #1
 800518c:	220a      	movs	r2, #10
 800518e:	2118      	movs	r1, #24
 8005190:	4803      	ldr	r0, [pc, #12]	@ (80051a0 <InitSensors+0x160>)
 8005192:	f7fc ffe5 	bl	8002160 <HAL_I2C_Mem_Write>
}
 8005196:	bf00      	nop
 8005198:	3768      	adds	r7, #104	@ 0x68
 800519a:	46bd      	mov	sp, r7
 800519c:	bd80      	pop	{r7, pc}
 800519e:	bf00      	nop
 80051a0:	2000021c 	.word	0x2000021c
 80051a4:	0800ce7c 	.word	0x0800ce7c
 80051a8:	20000270 	.word	0x20000270
 80051ac:	0800ce98 	.word	0x0800ce98
 80051b0:	0800ceb8 	.word	0x0800ceb8
 80051b4:	00000000 	.word	0x00000000

080051b8 <TempMeasureMsg>:
 *
 * @param buffer pointeur vers char[] pour recevoir le message
 * @param size taille du buffer
 * @return double temprature en C
 */
double TempMeasureMsg(char *buffer, size_t size) {
 80051b8:	b580      	push	{r7, lr}
 80051ba:	b08c      	sub	sp, #48	@ 0x30
 80051bc:	af04      	add	r7, sp, #16
 80051be:	6078      	str	r0, [r7, #4]
 80051c0:	6039      	str	r1, [r7, #0]
	uint8_t data[2];
	int16_t raw;
	double temperature;

	if(HAL_I2C_Mem_Read(&hi2c1, 0x68 << 1, 0x41, 1, data, 2, HAL_MAX_DELAY) != HAL_OK)
 80051c2:	f04f 33ff 	mov.w	r3, #4294967295
 80051c6:	9302      	str	r3, [sp, #8]
 80051c8:	2302      	movs	r3, #2
 80051ca:	9301      	str	r3, [sp, #4]
 80051cc:	f107 0308 	add.w	r3, r7, #8
 80051d0:	9300      	str	r3, [sp, #0]
 80051d2:	2301      	movs	r3, #1
 80051d4:	2241      	movs	r2, #65	@ 0x41
 80051d6:	21d0      	movs	r1, #208	@ 0xd0
 80051d8:	4831      	ldr	r0, [pc, #196]	@ (80052a0 <TempMeasureMsg+0xe8>)
 80051da:	f7fd f8d5 	bl	8002388 <HAL_I2C_Mem_Read>
 80051de:	4603      	mov	r3, r0
 80051e0:	2b00      	cmp	r3, #0
 80051e2:	d001      	beq.n	80051e8 <TempMeasureMsg+0x30>
		Error_Handler();
 80051e4:	f7fc f9e6 	bl	80015b4 <Error_Handler>

	raw = (int16_t)((data[0]<<8)|data[1]);
 80051e8:	7a3b      	ldrb	r3, [r7, #8]
 80051ea:	b21b      	sxth	r3, r3
 80051ec:	021b      	lsls	r3, r3, #8
 80051ee:	b21a      	sxth	r2, r3
 80051f0:	7a7b      	ldrb	r3, [r7, #9]
 80051f2:	b21b      	sxth	r3, r3
 80051f4:	4313      	orrs	r3, r2
 80051f6:	837b      	strh	r3, [r7, #26]
	temperature = ((double)raw)/333.87 + 21.0;
 80051f8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80051fc:	4618      	mov	r0, r3
 80051fe:	f7fb f9b9 	bl	8000574 <__aeabi_i2d>
 8005202:	a325      	add	r3, pc, #148	@ (adr r3, 8005298 <TempMeasureMsg+0xe0>)
 8005204:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005208:	f7fb fb48 	bl	800089c <__aeabi_ddiv>
 800520c:	4602      	mov	r2, r0
 800520e:	460b      	mov	r3, r1
 8005210:	4610      	mov	r0, r2
 8005212:	4619      	mov	r1, r3
 8005214:	f04f 0200 	mov.w	r2, #0
 8005218:	4b22      	ldr	r3, [pc, #136]	@ (80052a4 <TempMeasureMsg+0xec>)
 800521a:	f7fb f85f 	bl	80002dc <__adddf3>
 800521e:	4602      	mov	r2, r0
 8005220:	460b      	mov	r3, r1
 8005222:	e9c7 2304 	strd	r2, r3, [r7, #16]

	int temp_int = (int)temperature;
 8005226:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800522a:	f7fb fcbd 	bl	8000ba8 <__aeabi_d2iz>
 800522e:	4603      	mov	r3, r0
 8005230:	60fb      	str	r3, [r7, #12]
	int temp_frac = (int)((temperature - temp_int)*100);
 8005232:	68f8      	ldr	r0, [r7, #12]
 8005234:	f7fb f99e 	bl	8000574 <__aeabi_i2d>
 8005238:	4602      	mov	r2, r0
 800523a:	460b      	mov	r3, r1
 800523c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8005240:	f7fb f84a 	bl	80002d8 <__aeabi_dsub>
 8005244:	4602      	mov	r2, r0
 8005246:	460b      	mov	r3, r1
 8005248:	4610      	mov	r0, r2
 800524a:	4619      	mov	r1, r3
 800524c:	f04f 0200 	mov.w	r2, #0
 8005250:	4b15      	ldr	r3, [pc, #84]	@ (80052a8 <TempMeasureMsg+0xf0>)
 8005252:	f7fb f9f9 	bl	8000648 <__aeabi_dmul>
 8005256:	4602      	mov	r2, r0
 8005258:	460b      	mov	r3, r1
 800525a:	4610      	mov	r0, r2
 800525c:	4619      	mov	r1, r3
 800525e:	f7fb fca3 	bl	8000ba8 <__aeabi_d2iz>
 8005262:	4603      	mov	r3, r0
 8005264:	61fb      	str	r3, [r7, #28]
	if(temp_frac<0) temp_frac=-temp_frac;
 8005266:	69fb      	ldr	r3, [r7, #28]
 8005268:	2b00      	cmp	r3, #0
 800526a:	da02      	bge.n	8005272 <TempMeasureMsg+0xba>
 800526c:	69fb      	ldr	r3, [r7, #28]
 800526e:	425b      	negs	r3, r3
 8005270:	61fb      	str	r3, [r7, #28]

	snprintf(buffer, size, "\r\nTemperature = %d.%02d C\r\n", temp_int, temp_frac);
 8005272:	69fb      	ldr	r3, [r7, #28]
 8005274:	9300      	str	r3, [sp, #0]
 8005276:	68fb      	ldr	r3, [r7, #12]
 8005278:	4a0c      	ldr	r2, [pc, #48]	@ (80052ac <TempMeasureMsg+0xf4>)
 800527a:	6839      	ldr	r1, [r7, #0]
 800527c:	6878      	ldr	r0, [r7, #4]
 800527e:	f002 fd39 	bl	8007cf4 <sniprintf>
	return temperature;
 8005282:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005286:	ec43 2b17 	vmov	d7, r2, r3
}
 800528a:	eeb0 0a47 	vmov.f32	s0, s14
 800528e:	eef0 0a67 	vmov.f32	s1, s15
 8005292:	3720      	adds	r7, #32
 8005294:	46bd      	mov	sp, r7
 8005296:	bd80      	pop	{r7, pc}
 8005298:	851eb852 	.word	0x851eb852
 800529c:	4074ddeb 	.word	0x4074ddeb
 80052a0:	2000021c 	.word	0x2000021c
 80052a4:	40350000 	.word	0x40350000
 80052a8:	40590000 	.word	0x40590000
 80052ac:	0800cee4 	.word	0x0800cee4

080052b0 <ReadAccelSensitivity>:
 * Lit le registre ACCEL_CONFIG et retourne le facteur de conversion
 * en LSB/g pour la plage configure.
 *
 * @return double Sensibilit (LSB/g)
 */
double ReadAccelSensitivity(void) {
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b088      	sub	sp, #32
 80052b4:	af04      	add	r7, sp, #16
	uint8_t reg;
	double factor;

	// Lecture du registre ACCEL_CONFIG
	if (HAL_I2C_Mem_Read(&hi2c1, 0x68 << 1, 0x1C, 1, &reg, 1, HAL_MAX_DELAY) != HAL_OK)
 80052b6:	f04f 33ff 	mov.w	r3, #4294967295
 80052ba:	9302      	str	r3, [sp, #8]
 80052bc:	2301      	movs	r3, #1
 80052be:	9301      	str	r3, [sp, #4]
 80052c0:	1dfb      	adds	r3, r7, #7
 80052c2:	9300      	str	r3, [sp, #0]
 80052c4:	2301      	movs	r3, #1
 80052c6:	221c      	movs	r2, #28
 80052c8:	21d0      	movs	r1, #208	@ 0xd0
 80052ca:	4823      	ldr	r0, [pc, #140]	@ (8005358 <ReadAccelSensitivity+0xa8>)
 80052cc:	f7fd f85c 	bl	8002388 <HAL_I2C_Mem_Read>
 80052d0:	4603      	mov	r3, r0
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d001      	beq.n	80052da <ReadAccelSensitivity+0x2a>
		Error_Handler();
 80052d6:	f7fc f96d 	bl	80015b4 <Error_Handler>

	// Bits [4:3] : FS_SEL
	reg = (reg >> 3) & 0x03;
 80052da:	79fb      	ldrb	r3, [r7, #7]
 80052dc:	08db      	lsrs	r3, r3, #3
 80052de:	b2db      	uxtb	r3, r3
 80052e0:	f003 0303 	and.w	r3, r3, #3
 80052e4:	b2db      	uxtb	r3, r3
 80052e6:	71fb      	strb	r3, [r7, #7]

	switch(reg) {
 80052e8:	79fb      	ldrb	r3, [r7, #7]
 80052ea:	2b03      	cmp	r3, #3
 80052ec:	d822      	bhi.n	8005334 <ReadAccelSensitivity+0x84>
 80052ee:	a201      	add	r2, pc, #4	@ (adr r2, 80052f4 <ReadAccelSensitivity+0x44>)
 80052f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052f4:	08005305 	.word	0x08005305
 80052f8:	08005311 	.word	0x08005311
 80052fc:	0800531d 	.word	0x0800531d
 8005300:	08005329 	.word	0x08005329
	case 0: factor = 16384.0; break; // 2g
 8005304:	f04f 0200 	mov.w	r2, #0
 8005308:	4b14      	ldr	r3, [pc, #80]	@ (800535c <ReadAccelSensitivity+0xac>)
 800530a:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800530e:	e017      	b.n	8005340 <ReadAccelSensitivity+0x90>
	case 1: factor = 8192.0;  break; // 4g
 8005310:	f04f 0200 	mov.w	r2, #0
 8005314:	4b12      	ldr	r3, [pc, #72]	@ (8005360 <ReadAccelSensitivity+0xb0>)
 8005316:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800531a:	e011      	b.n	8005340 <ReadAccelSensitivity+0x90>
	case 2: factor = 4096.0;  break; // 8g
 800531c:	f04f 0200 	mov.w	r2, #0
 8005320:	4b10      	ldr	r3, [pc, #64]	@ (8005364 <ReadAccelSensitivity+0xb4>)
 8005322:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8005326:	e00b      	b.n	8005340 <ReadAccelSensitivity+0x90>
	case 3: factor = 2048.0;  break; // 16g
 8005328:	f04f 0200 	mov.w	r2, #0
 800532c:	4b0e      	ldr	r3, [pc, #56]	@ (8005368 <ReadAccelSensitivity+0xb8>)
 800532e:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8005332:	e005      	b.n	8005340 <ReadAccelSensitivity+0x90>
	default: factor = 16384.0; break;
 8005334:	f04f 0200 	mov.w	r2, #0
 8005338:	4b08      	ldr	r3, [pc, #32]	@ (800535c <ReadAccelSensitivity+0xac>)
 800533a:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800533e:	bf00      	nop
	}

	return factor;
 8005340:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005344:	ec43 2b17 	vmov	d7, r2, r3
}
 8005348:	eeb0 0a47 	vmov.f32	s0, s14
 800534c:	eef0 0a67 	vmov.f32	s1, s15
 8005350:	3710      	adds	r7, #16
 8005352:	46bd      	mov	sp, r7
 8005354:	bd80      	pop	{r7, pc}
 8005356:	bf00      	nop
 8005358:	2000021c 	.word	0x2000021c
 800535c:	40d00000 	.word	0x40d00000
 8005360:	40c00000 	.word	0x40c00000
 8005364:	40b00000 	.word	0x40b00000
 8005368:	40a00000 	.word	0x40a00000

0800536c <AccMeasureMsg>:
 * La fonction affiche galement les valeurs mesures sur le terminal UART.
 *
 * @param acc_data Pointeur vers un tableau de 3 doubles
 *                 pour stocker [ax, ay, az] en g.
 */
void AccMeasureMsg(double *acc_data, char *buffer, size_t size) {
 800536c:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005370:	b094      	sub	sp, #80	@ 0x50
 8005372:	af08      	add	r7, sp, #32
 8005374:	60f8      	str	r0, [r7, #12]
 8005376:	60b9      	str	r1, [r7, #8]
 8005378:	607a      	str	r2, [r7, #4]
	uint8_t raw[6];
	int16_t ax_raw, ay_raw, az_raw;
	double sensitivity = ReadAccelSensitivity();
 800537a:	f7ff ff99 	bl	80052b0 <ReadAccelSensitivity>
 800537e:	ed87 0b0a 	vstr	d0, [r7, #40]	@ 0x28

	if(HAL_I2C_Mem_Read(&hi2c1, 0x68<<1, 0x3B, 1, raw, 6, HAL_MAX_DELAY) != HAL_OK)
 8005382:	f04f 33ff 	mov.w	r3, #4294967295
 8005386:	9302      	str	r3, [sp, #8]
 8005388:	2306      	movs	r3, #6
 800538a:	9301      	str	r3, [sp, #4]
 800538c:	f107 0310 	add.w	r3, r7, #16
 8005390:	9300      	str	r3, [sp, #0]
 8005392:	2301      	movs	r3, #1
 8005394:	223b      	movs	r2, #59	@ 0x3b
 8005396:	21d0      	movs	r1, #208	@ 0xd0
 8005398:	4854      	ldr	r0, [pc, #336]	@ (80054ec <AccMeasureMsg+0x180>)
 800539a:	f7fc fff5 	bl	8002388 <HAL_I2C_Mem_Read>
 800539e:	4603      	mov	r3, r0
 80053a0:	2b00      	cmp	r3, #0
 80053a2:	d001      	beq.n	80053a8 <AccMeasureMsg+0x3c>
		Error_Handler();
 80053a4:	f7fc f906 	bl	80015b4 <Error_Handler>

	ax_raw = (int16_t)((raw[0]<<8)|raw[1]);
 80053a8:	7c3b      	ldrb	r3, [r7, #16]
 80053aa:	b21b      	sxth	r3, r3
 80053ac:	021b      	lsls	r3, r3, #8
 80053ae:	b21a      	sxth	r2, r3
 80053b0:	7c7b      	ldrb	r3, [r7, #17]
 80053b2:	b21b      	sxth	r3, r3
 80053b4:	4313      	orrs	r3, r2
 80053b6:	84fb      	strh	r3, [r7, #38]	@ 0x26
	ay_raw = (int16_t)((raw[2]<<8)|raw[3]);
 80053b8:	7cbb      	ldrb	r3, [r7, #18]
 80053ba:	b21b      	sxth	r3, r3
 80053bc:	021b      	lsls	r3, r3, #8
 80053be:	b21a      	sxth	r2, r3
 80053c0:	7cfb      	ldrb	r3, [r7, #19]
 80053c2:	b21b      	sxth	r3, r3
 80053c4:	4313      	orrs	r3, r2
 80053c6:	84bb      	strh	r3, [r7, #36]	@ 0x24
	az_raw = (int16_t)((raw[4]<<8)|raw[5]);
 80053c8:	7d3b      	ldrb	r3, [r7, #20]
 80053ca:	b21b      	sxth	r3, r3
 80053cc:	021b      	lsls	r3, r3, #8
 80053ce:	b21a      	sxth	r2, r3
 80053d0:	7d7b      	ldrb	r3, [r7, #21]
 80053d2:	b21b      	sxth	r3, r3
 80053d4:	4313      	orrs	r3, r2
 80053d6:	847b      	strh	r3, [r7, #34]	@ 0x22

	acc_data[0] = (double)ax_raw / sensitivity;
 80053d8:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 80053dc:	4618      	mov	r0, r3
 80053de:	f7fb f8c9 	bl	8000574 <__aeabi_i2d>
 80053e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80053e6:	f7fb fa59 	bl	800089c <__aeabi_ddiv>
 80053ea:	4602      	mov	r2, r0
 80053ec:	460b      	mov	r3, r1
 80053ee:	68f9      	ldr	r1, [r7, #12]
 80053f0:	e9c1 2300 	strd	r2, r3, [r1]
	acc_data[1] = (double)ay_raw / sensitivity;
 80053f4:	f9b7 3024 	ldrsh.w	r3, [r7, #36]	@ 0x24
 80053f8:	4618      	mov	r0, r3
 80053fa:	f7fb f8bb 	bl	8000574 <__aeabi_i2d>
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	f103 0408 	add.w	r4, r3, #8
 8005404:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005408:	f7fb fa48 	bl	800089c <__aeabi_ddiv>
 800540c:	4602      	mov	r2, r0
 800540e:	460b      	mov	r3, r1
 8005410:	e9c4 2300 	strd	r2, r3, [r4]
	acc_data[2] = (double)az_raw / sensitivity;
 8005414:	f9b7 3022 	ldrsh.w	r3, [r7, #34]	@ 0x22
 8005418:	4618      	mov	r0, r3
 800541a:	f7fb f8ab 	bl	8000574 <__aeabi_i2d>
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	f103 0410 	add.w	r4, r3, #16
 8005424:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005428:	f7fb fa38 	bl	800089c <__aeabi_ddiv>
 800542c:	4602      	mov	r2, r0
 800542e:	460b      	mov	r3, r1
 8005430:	e9c4 2300 	strd	r2, r3, [r4]

	double norm = sqrt(acc_data[0]*acc_data[0] + acc_data[1]*acc_data[1] + acc_data[2]*acc_data[2]);
 8005434:	68fb      	ldr	r3, [r7, #12]
 8005436:	e9d3 0100 	ldrd	r0, r1, [r3]
 800543a:	68fb      	ldr	r3, [r7, #12]
 800543c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005440:	f7fb f902 	bl	8000648 <__aeabi_dmul>
 8005444:	4602      	mov	r2, r0
 8005446:	460b      	mov	r3, r1
 8005448:	4614      	mov	r4, r2
 800544a:	461d      	mov	r5, r3
 800544c:	68fb      	ldr	r3, [r7, #12]
 800544e:	3308      	adds	r3, #8
 8005450:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005454:	68fb      	ldr	r3, [r7, #12]
 8005456:	3308      	adds	r3, #8
 8005458:	e9d3 2300 	ldrd	r2, r3, [r3]
 800545c:	f7fb f8f4 	bl	8000648 <__aeabi_dmul>
 8005460:	4602      	mov	r2, r0
 8005462:	460b      	mov	r3, r1
 8005464:	4620      	mov	r0, r4
 8005466:	4629      	mov	r1, r5
 8005468:	f7fa ff38 	bl	80002dc <__adddf3>
 800546c:	4602      	mov	r2, r0
 800546e:	460b      	mov	r3, r1
 8005470:	4614      	mov	r4, r2
 8005472:	461d      	mov	r5, r3
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	3310      	adds	r3, #16
 8005478:	e9d3 0100 	ldrd	r0, r1, [r3]
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	3310      	adds	r3, #16
 8005480:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005484:	f7fb f8e0 	bl	8000648 <__aeabi_dmul>
 8005488:	4602      	mov	r2, r0
 800548a:	460b      	mov	r3, r1
 800548c:	4620      	mov	r0, r4
 800548e:	4629      	mov	r1, r5
 8005490:	f7fa ff24 	bl	80002dc <__adddf3>
 8005494:	4602      	mov	r2, r0
 8005496:	460b      	mov	r3, r1
 8005498:	ec43 2b17 	vmov	d7, r2, r3
 800549c:	eeb0 0a47 	vmov.f32	s0, s14
 80054a0:	eef0 0a67 	vmov.f32	s1, s15
 80054a4:	f005 ffe2 	bl	800b46c <sqrt>
 80054a8:	ed87 0b06 	vstr	d0, [r7, #24]
	snprintf(buffer, size, "Accel - X: %.3f g, Y: %.3f g, Z: %.3f g\r\n||A|| = %.3f g\r\n",
 80054ac:	68fb      	ldr	r3, [r7, #12]
 80054ae:	e9d3 2300 	ldrd	r2, r3, [r3]
			acc_data[0], acc_data[1], acc_data[2], norm);
 80054b2:	68f9      	ldr	r1, [r7, #12]
 80054b4:	3108      	adds	r1, #8
	snprintf(buffer, size, "Accel - X: %.3f g, Y: %.3f g, Z: %.3f g\r\n||A|| = %.3f g\r\n",
 80054b6:	e9d1 0100 	ldrd	r0, r1, [r1]
			acc_data[0], acc_data[1], acc_data[2], norm);
 80054ba:	68fc      	ldr	r4, [r7, #12]
 80054bc:	3410      	adds	r4, #16
	snprintf(buffer, size, "Accel - X: %.3f g, Y: %.3f g, Z: %.3f g\r\n||A|| = %.3f g\r\n",
 80054be:	e9d4 4500 	ldrd	r4, r5, [r4]
 80054c2:	e9d7 8906 	ldrd	r8, r9, [r7, #24]
 80054c6:	e9cd 8906 	strd	r8, r9, [sp, #24]
 80054ca:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80054ce:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80054d2:	e9cd 2300 	strd	r2, r3, [sp]
 80054d6:	4a06      	ldr	r2, [pc, #24]	@ (80054f0 <AccMeasureMsg+0x184>)
 80054d8:	6879      	ldr	r1, [r7, #4]
 80054da:	68b8      	ldr	r0, [r7, #8]
 80054dc:	f002 fc0a 	bl	8007cf4 <sniprintf>
}
 80054e0:	bf00      	nop
 80054e2:	3730      	adds	r7, #48	@ 0x30
 80054e4:	46bd      	mov	sp, r7
 80054e6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80054ea:	bf00      	nop
 80054ec:	2000021c 	.word	0x2000021c
 80054f0:	0800cf04 	.word	0x0800cf04
 80054f4:	00000000 	.word	0x00000000

080054f8 <ReadGyroSensitivity>:
/**
 * @brief Lit la sensibilit relle du gyroscope MPU-9250
 *
 * @return double Sensibilit (LSB/(/s)) selon la plage configure
 */
double ReadGyroSensitivity(void) {
 80054f8:	b580      	push	{r7, lr}
 80054fa:	b088      	sub	sp, #32
 80054fc:	af04      	add	r7, sp, #16
	uint8_t reg;
	double factor;

	if(HAL_I2C_Mem_Read(&hi2c1, 0x68 << 1, 0x1B, 1, &reg, 1, HAL_MAX_DELAY) != HAL_OK)
 80054fe:	f04f 33ff 	mov.w	r3, #4294967295
 8005502:	9302      	str	r3, [sp, #8]
 8005504:	2301      	movs	r3, #1
 8005506:	9301      	str	r3, [sp, #4]
 8005508:	1dfb      	adds	r3, r7, #7
 800550a:	9300      	str	r3, [sp, #0]
 800550c:	2301      	movs	r3, #1
 800550e:	221b      	movs	r2, #27
 8005510:	21d0      	movs	r1, #208	@ 0xd0
 8005512:	482b      	ldr	r0, [pc, #172]	@ (80055c0 <ReadGyroSensitivity+0xc8>)
 8005514:	f7fc ff38 	bl	8002388 <HAL_I2C_Mem_Read>
 8005518:	4603      	mov	r3, r0
 800551a:	2b00      	cmp	r3, #0
 800551c:	d001      	beq.n	8005522 <ReadGyroSensitivity+0x2a>
		Error_Handler();
 800551e:	f7fc f849 	bl	80015b4 <Error_Handler>

	reg = (reg >> 3) & 0x03; // Bits FS_SEL
 8005522:	79fb      	ldrb	r3, [r7, #7]
 8005524:	08db      	lsrs	r3, r3, #3
 8005526:	b2db      	uxtb	r3, r3
 8005528:	f003 0303 	and.w	r3, r3, #3
 800552c:	b2db      	uxtb	r3, r3
 800552e:	71fb      	strb	r3, [r7, #7]
	switch(reg) {
 8005530:	79fb      	ldrb	r3, [r7, #7]
 8005532:	2b03      	cmp	r3, #3
 8005534:	d822      	bhi.n	800557c <ReadGyroSensitivity+0x84>
 8005536:	a201      	add	r2, pc, #4	@ (adr r2, 800553c <ReadGyroSensitivity+0x44>)
 8005538:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800553c:	0800554d 	.word	0x0800554d
 8005540:	08005559 	.word	0x08005559
 8005544:	08005565 	.word	0x08005565
 8005548:	08005571 	.word	0x08005571
	case 0: factor = 131.0; break;    // 250 /s
 800554c:	a314      	add	r3, pc, #80	@ (adr r3, 80055a0 <ReadGyroSensitivity+0xa8>)
 800554e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005552:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8005556:	e017      	b.n	8005588 <ReadGyroSensitivity+0x90>
	case 1: factor = 65.5;  break;    // 500 /s
 8005558:	a313      	add	r3, pc, #76	@ (adr r3, 80055a8 <ReadGyroSensitivity+0xb0>)
 800555a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800555e:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8005562:	e011      	b.n	8005588 <ReadGyroSensitivity+0x90>
	case 2: factor = 32.8;  break;    // 1000 /s
 8005564:	a312      	add	r3, pc, #72	@ (adr r3, 80055b0 <ReadGyroSensitivity+0xb8>)
 8005566:	e9d3 2300 	ldrd	r2, r3, [r3]
 800556a:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800556e:	e00b      	b.n	8005588 <ReadGyroSensitivity+0x90>
	case 3: factor = 16.4;  break;    // 2000 /s
 8005570:	a311      	add	r3, pc, #68	@ (adr r3, 80055b8 <ReadGyroSensitivity+0xc0>)
 8005572:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005576:	e9c7 2302 	strd	r2, r3, [r7, #8]
 800557a:	e005      	b.n	8005588 <ReadGyroSensitivity+0x90>
	default: factor = 131.0; break;
 800557c:	a308      	add	r3, pc, #32	@ (adr r3, 80055a0 <ReadGyroSensitivity+0xa8>)
 800557e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005582:	e9c7 2302 	strd	r2, r3, [r7, #8]
 8005586:	bf00      	nop
	}
	return factor;
 8005588:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800558c:	ec43 2b17 	vmov	d7, r2, r3
}
 8005590:	eeb0 0a47 	vmov.f32	s0, s14
 8005594:	eef0 0a67 	vmov.f32	s1, s15
 8005598:	3710      	adds	r7, #16
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}
 800559e:	bf00      	nop
 80055a0:	00000000 	.word	0x00000000
 80055a4:	40606000 	.word	0x40606000
 80055a8:	00000000 	.word	0x00000000
 80055ac:	40506000 	.word	0x40506000
 80055b0:	66666666 	.word	0x66666666
 80055b4:	40406666 	.word	0x40406666
 80055b8:	66666666 	.word	0x66666666
 80055bc:	40306666 	.word	0x40306666
 80055c0:	2000021c 	.word	0x2000021c

080055c4 <GyroMeasureMsg>:
 * Lit les registres GYRO_XOUT_H/L, GYRO_YOUT_H/L, GYRO_ZOUT_H/L
 * et convertit les valeurs brutes en /s.
 *
 * @param gyro_data Pointeur vers un tableau de 3 doubles [gx, gy, gz] en /s
 */
void GyroMeasureMsg(double *gyro_data, char *buffer, size_t size) {
 80055c4:	b5b0      	push	{r4, r5, r7, lr}
 80055c6:	b090      	sub	sp, #64	@ 0x40
 80055c8:	af06      	add	r7, sp, #24
 80055ca:	60f8      	str	r0, [r7, #12]
 80055cc:	60b9      	str	r1, [r7, #8]
 80055ce:	607a      	str	r2, [r7, #4]
	uint8_t raw[6];
	int16_t gx_raw, gy_raw, gz_raw;
	double sensitivity = ReadGyroSensitivity();
 80055d0:	f7ff ff92 	bl	80054f8 <ReadGyroSensitivity>
 80055d4:	ed87 0b08 	vstr	d0, [r7, #32]

	if(HAL_I2C_Mem_Read(&hi2c1, 0x68<<1, 0x43, 1, raw, 6, HAL_MAX_DELAY) != HAL_OK)
 80055d8:	f04f 33ff 	mov.w	r3, #4294967295
 80055dc:	9302      	str	r3, [sp, #8]
 80055de:	2306      	movs	r3, #6
 80055e0:	9301      	str	r3, [sp, #4]
 80055e2:	f107 0314 	add.w	r3, r7, #20
 80055e6:	9300      	str	r3, [sp, #0]
 80055e8:	2301      	movs	r3, #1
 80055ea:	2243      	movs	r2, #67	@ 0x43
 80055ec:	21d0      	movs	r1, #208	@ 0xd0
 80055ee:	4834      	ldr	r0, [pc, #208]	@ (80056c0 <GyroMeasureMsg+0xfc>)
 80055f0:	f7fc feca 	bl	8002388 <HAL_I2C_Mem_Read>
 80055f4:	4603      	mov	r3, r0
 80055f6:	2b00      	cmp	r3, #0
 80055f8:	d001      	beq.n	80055fe <GyroMeasureMsg+0x3a>
		Error_Handler();
 80055fa:	f7fb ffdb 	bl	80015b4 <Error_Handler>

	gx_raw = (int16_t)((raw[0]<<8)|raw[1]);
 80055fe:	7d3b      	ldrb	r3, [r7, #20]
 8005600:	b21b      	sxth	r3, r3
 8005602:	021b      	lsls	r3, r3, #8
 8005604:	b21a      	sxth	r2, r3
 8005606:	7d7b      	ldrb	r3, [r7, #21]
 8005608:	b21b      	sxth	r3, r3
 800560a:	4313      	orrs	r3, r2
 800560c:	83fb      	strh	r3, [r7, #30]
	gy_raw = (int16_t)((raw[2]<<8)|raw[3]);
 800560e:	7dbb      	ldrb	r3, [r7, #22]
 8005610:	b21b      	sxth	r3, r3
 8005612:	021b      	lsls	r3, r3, #8
 8005614:	b21a      	sxth	r2, r3
 8005616:	7dfb      	ldrb	r3, [r7, #23]
 8005618:	b21b      	sxth	r3, r3
 800561a:	4313      	orrs	r3, r2
 800561c:	83bb      	strh	r3, [r7, #28]
	gz_raw = (int16_t)((raw[4]<<8)|raw[5]);
 800561e:	7e3b      	ldrb	r3, [r7, #24]
 8005620:	b21b      	sxth	r3, r3
 8005622:	021b      	lsls	r3, r3, #8
 8005624:	b21a      	sxth	r2, r3
 8005626:	7e7b      	ldrb	r3, [r7, #25]
 8005628:	b21b      	sxth	r3, r3
 800562a:	4313      	orrs	r3, r2
 800562c:	837b      	strh	r3, [r7, #26]

	gyro_data[0] = (double)gx_raw / sensitivity;
 800562e:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8005632:	4618      	mov	r0, r3
 8005634:	f7fa ff9e 	bl	8000574 <__aeabi_i2d>
 8005638:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800563c:	f7fb f92e 	bl	800089c <__aeabi_ddiv>
 8005640:	4602      	mov	r2, r0
 8005642:	460b      	mov	r3, r1
 8005644:	68f9      	ldr	r1, [r7, #12]
 8005646:	e9c1 2300 	strd	r2, r3, [r1]
	gyro_data[1] = (double)gy_raw / sensitivity;
 800564a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800564e:	4618      	mov	r0, r3
 8005650:	f7fa ff90 	bl	8000574 <__aeabi_i2d>
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	f103 0408 	add.w	r4, r3, #8
 800565a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800565e:	f7fb f91d 	bl	800089c <__aeabi_ddiv>
 8005662:	4602      	mov	r2, r0
 8005664:	460b      	mov	r3, r1
 8005666:	e9c4 2300 	strd	r2, r3, [r4]
	gyro_data[2] = (double)gz_raw / sensitivity;
 800566a:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 800566e:	4618      	mov	r0, r3
 8005670:	f7fa ff80 	bl	8000574 <__aeabi_i2d>
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	f103 0410 	add.w	r4, r3, #16
 800567a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800567e:	f7fb f90d 	bl	800089c <__aeabi_ddiv>
 8005682:	4602      	mov	r2, r0
 8005684:	460b      	mov	r3, r1
 8005686:	e9c4 2300 	strd	r2, r3, [r4]

	snprintf(buffer, size, "Gyro - X: %.2f /s, Y: %.2f /s, Z: %.2f /s\r\n",
 800568a:	68fb      	ldr	r3, [r7, #12]
 800568c:	e9d3 2300 	ldrd	r2, r3, [r3]
			gyro_data[0], gyro_data[1], gyro_data[2]);
 8005690:	68f9      	ldr	r1, [r7, #12]
 8005692:	3108      	adds	r1, #8
	snprintf(buffer, size, "Gyro - X: %.2f /s, Y: %.2f /s, Z: %.2f /s\r\n",
 8005694:	e9d1 0100 	ldrd	r0, r1, [r1]
			gyro_data[0], gyro_data[1], gyro_data[2]);
 8005698:	68fc      	ldr	r4, [r7, #12]
 800569a:	3410      	adds	r4, #16
	snprintf(buffer, size, "Gyro - X: %.2f /s, Y: %.2f /s, Z: %.2f /s\r\n",
 800569c:	e9d4 4500 	ldrd	r4, r5, [r4]
 80056a0:	e9cd 4504 	strd	r4, r5, [sp, #16]
 80056a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80056a8:	e9cd 2300 	strd	r2, r3, [sp]
 80056ac:	4a05      	ldr	r2, [pc, #20]	@ (80056c4 <GyroMeasureMsg+0x100>)
 80056ae:	6879      	ldr	r1, [r7, #4]
 80056b0:	68b8      	ldr	r0, [r7, #8]
 80056b2:	f002 fb1f 	bl	8007cf4 <sniprintf>
}
 80056b6:	bf00      	nop
 80056b8:	3728      	adds	r7, #40	@ 0x28
 80056ba:	46bd      	mov	sp, r7
 80056bc:	bdb0      	pop	{r4, r5, r7, pc}
 80056be:	bf00      	nop
 80056c0:	2000021c 	.word	0x2000021c
 80056c4:	0800cfd4 	.word	0x0800cfd4

080056c8 <ReadMagSensitivity>:
 * @brief Lit la sensibilit nominale du magntomtre AK8963 selon le mode de sortie.
 *
 * @param bit16_mode Si 1, mode 16 bits (0.15 T/LSB). Si 0, mode 14 bits (0.6 T/LSB).
 * @return double Sensibilit du magntomtre en T/LSB
 */
double ReadMagSensitivity(uint8_t bit16_mode) {
 80056c8:	b480      	push	{r7}
 80056ca:	b085      	sub	sp, #20
 80056cc:	af00      	add	r7, sp, #0
 80056ce:	4603      	mov	r3, r0
 80056d0:	71fb      	strb	r3, [r7, #7]
	double factor;

	if(bit16_mode) {
 80056d2:	79fb      	ldrb	r3, [r7, #7]
 80056d4:	2b00      	cmp	r3, #0
 80056d6:	d005      	beq.n	80056e4 <ReadMagSensitivity+0x1c>
		factor = 0.15; // T/LSB en 16 bits
 80056d8:	a30b      	add	r3, pc, #44	@ (adr r3, 8005708 <ReadMagSensitivity+0x40>)
 80056da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056de:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80056e2:	e004      	b.n	80056ee <ReadMagSensitivity+0x26>
	} else {
		factor = 0.6;  // T/LSB en 14 bits
 80056e4:	a30a      	add	r3, pc, #40	@ (adr r3, 8005710 <ReadMagSensitivity+0x48>)
 80056e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ea:	e9c7 2302 	strd	r2, r3, [r7, #8]
	}

	return factor;
 80056ee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80056f2:	ec43 2b17 	vmov	d7, r2, r3
}
 80056f6:	eeb0 0a47 	vmov.f32	s0, s14
 80056fa:	eef0 0a67 	vmov.f32	s1, s15
 80056fe:	3714      	adds	r7, #20
 8005700:	46bd      	mov	sp, r7
 8005702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005706:	4770      	bx	lr
 8005708:	33333333 	.word	0x33333333
 800570c:	3fc33333 	.word	0x3fc33333
 8005710:	33333333 	.word	0x33333333
 8005714:	3fe33333 	.word	0x3fe33333

08005718 <MagMeasureMsg>:
 *
 * @param mag_data Pointeur vers un tableau de 3 doubles [Bx, By, Bz] (T)
 * @param buffer   Pointeur vers la chane de caractres  remplir
 * @param size     Taille du buffer
 */
void MagMeasureMsg(double *mag_data, char *buffer, size_t size) {
 8005718:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800571c:	b0b3      	sub	sp, #204	@ 0xcc
 800571e:	af08      	add	r7, sp, #32
 8005720:	60f8      	str	r0, [r7, #12]
 8005722:	60b9      	str	r1, [r7, #8]
 8005724:	607a      	str	r2, [r7, #4]
	static double mag_adj[3] = {0.0, 0.0, 0.0};  // facteurs dajustement
	static uint8_t initialized = 0;
	double sens;  // sensibilit en T/LSB

	// 1. Initialisation + Lecture ASAX, ASAY, ASAZ
	if (!initialized) {
 8005726:	4b54      	ldr	r3, [pc, #336]	@ (8005878 <MagMeasureMsg+0x160>)
 8005728:	781b      	ldrb	r3, [r3, #0]
 800572a:	2b00      	cmp	r3, #0
 800572c:	f040 80b2 	bne.w	8005894 <MagMeasureMsg+0x17c>
		uint8_t asa[3];
		uint8_t mode = 0x0F;
 8005730:	230f      	movs	r3, #15
 8005732:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
		if (HAL_I2C_Mem_Write(&hi2c1, 0x0C << 1, 0x0A, 1, &mode, 1, HAL_MAX_DELAY) != HAL_OK)
 8005736:	f04f 33ff 	mov.w	r3, #4294967295
 800573a:	9302      	str	r3, [sp, #8]
 800573c:	2301      	movs	r3, #1
 800573e:	9301      	str	r3, [sp, #4]
 8005740:	f107 0377 	add.w	r3, r7, #119	@ 0x77
 8005744:	9300      	str	r3, [sp, #0]
 8005746:	2301      	movs	r3, #1
 8005748:	220a      	movs	r2, #10
 800574a:	2118      	movs	r1, #24
 800574c:	484b      	ldr	r0, [pc, #300]	@ (800587c <MagMeasureMsg+0x164>)
 800574e:	f7fc fd07 	bl	8002160 <HAL_I2C_Mem_Write>
 8005752:	4603      	mov	r3, r0
 8005754:	2b00      	cmp	r3, #0
 8005756:	d001      	beq.n	800575c <MagMeasureMsg+0x44>
			Error_Handler();
 8005758:	f7fb ff2c 	bl	80015b4 <Error_Handler>
		HAL_Delay(10);
 800575c:	200a      	movs	r0, #10
 800575e:	f7fc f9c3 	bl	8001ae8 <HAL_Delay>

		if (HAL_I2C_Mem_Read(&hi2c1, 0x0C << 1, 0x10, 1, asa, 3, HAL_MAX_DELAY) != HAL_OK)
 8005762:	f04f 33ff 	mov.w	r3, #4294967295
 8005766:	9302      	str	r3, [sp, #8]
 8005768:	2303      	movs	r3, #3
 800576a:	9301      	str	r3, [sp, #4]
 800576c:	f107 0378 	add.w	r3, r7, #120	@ 0x78
 8005770:	9300      	str	r3, [sp, #0]
 8005772:	2301      	movs	r3, #1
 8005774:	2210      	movs	r2, #16
 8005776:	2118      	movs	r1, #24
 8005778:	4840      	ldr	r0, [pc, #256]	@ (800587c <MagMeasureMsg+0x164>)
 800577a:	f7fc fe05 	bl	8002388 <HAL_I2C_Mem_Read>
 800577e:	4603      	mov	r3, r0
 8005780:	2b00      	cmp	r3, #0
 8005782:	d001      	beq.n	8005788 <MagMeasureMsg+0x70>
			Error_Handler();
 8005784:	f7fb ff16 	bl	80015b4 <Error_Handler>

		// 2. Passer en Continuous Measurement Mode 2 (16 bits, 100Hz)
		mode = 0x16;
 8005788:	2316      	movs	r3, #22
 800578a:	f887 3077 	strb.w	r3, [r7, #119]	@ 0x77
		if (HAL_I2C_Mem_Write(&hi2c1, 0x0C << 1, 0x0A, 1, &mode, 1, HAL_MAX_DELAY) != HAL_OK)
 800578e:	f04f 33ff 	mov.w	r3, #4294967295
 8005792:	9302      	str	r3, [sp, #8]
 8005794:	2301      	movs	r3, #1
 8005796:	9301      	str	r3, [sp, #4]
 8005798:	f107 0377 	add.w	r3, r7, #119	@ 0x77
 800579c:	9300      	str	r3, [sp, #0]
 800579e:	2301      	movs	r3, #1
 80057a0:	220a      	movs	r2, #10
 80057a2:	2118      	movs	r1, #24
 80057a4:	4835      	ldr	r0, [pc, #212]	@ (800587c <MagMeasureMsg+0x164>)
 80057a6:	f7fc fcdb 	bl	8002160 <HAL_I2C_Mem_Write>
 80057aa:	4603      	mov	r3, r0
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d001      	beq.n	80057b4 <MagMeasureMsg+0x9c>
			Error_Handler();
 80057b0:	f7fb ff00 	bl	80015b4 <Error_Handler>
		HAL_Delay(10);
 80057b4:	200a      	movs	r0, #10
 80057b6:	f7fc f997 	bl	8001ae8 <HAL_Delay>

		// 3. Calcul des coefficients dajustement
		for (int i = 0; i < 3; i++) {
 80057ba:	2300      	movs	r3, #0
 80057bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80057c0:	e025      	b.n	800580e <MagMeasureMsg+0xf6>
			mag_adj[i] = ((double)(asa[i] - 128) / 256.0) + 1.0;
 80057c2:	f107 0278 	add.w	r2, r7, #120	@ 0x78
 80057c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057ca:	4413      	add	r3, r2
 80057cc:	781b      	ldrb	r3, [r3, #0]
 80057ce:	3b80      	subs	r3, #128	@ 0x80
 80057d0:	4618      	mov	r0, r3
 80057d2:	f7fa fecf 	bl	8000574 <__aeabi_i2d>
 80057d6:	f04f 0200 	mov.w	r2, #0
 80057da:	4b29      	ldr	r3, [pc, #164]	@ (8005880 <MagMeasureMsg+0x168>)
 80057dc:	f7fb f85e 	bl	800089c <__aeabi_ddiv>
 80057e0:	4602      	mov	r2, r0
 80057e2:	460b      	mov	r3, r1
 80057e4:	4610      	mov	r0, r2
 80057e6:	4619      	mov	r1, r3
 80057e8:	f04f 0200 	mov.w	r2, #0
 80057ec:	4b25      	ldr	r3, [pc, #148]	@ (8005884 <MagMeasureMsg+0x16c>)
 80057ee:	f7fa fd75 	bl	80002dc <__adddf3>
 80057f2:	4602      	mov	r2, r0
 80057f4:	460b      	mov	r3, r1
 80057f6:	4824      	ldr	r0, [pc, #144]	@ (8005888 <MagMeasureMsg+0x170>)
 80057f8:	f8d7 109c 	ldr.w	r1, [r7, #156]	@ 0x9c
 80057fc:	00c9      	lsls	r1, r1, #3
 80057fe:	4401      	add	r1, r0
 8005800:	e9c1 2300 	strd	r2, r3, [r1]
		for (int i = 0; i < 3; i++) {
 8005804:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005808:	3301      	adds	r3, #1
 800580a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800580e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005812:	2b02      	cmp	r3, #2
 8005814:	ddd5      	ble.n	80057c2 <MagMeasureMsg+0xaa>
		}

		sens = ReadMagSensitivity(1);  // 16 bits = 0.15 T/LSB
 8005816:	2001      	movs	r0, #1
 8005818:	f7ff ff56 	bl	80056c8 <ReadMagSensitivity>
 800581c:	ed87 0b28 	vstr	d0, [r7, #160]	@ 0xa0
		initialized = 1;
 8005820:	4b15      	ldr	r3, [pc, #84]	@ (8005878 <MagMeasureMsg+0x160>)
 8005822:	2201      	movs	r2, #1
 8005824:	701a      	strb	r2, [r3, #0]

		char msg[100];
		snprintf(msg, sizeof(msg),
 8005826:	4b18      	ldr	r3, [pc, #96]	@ (8005888 <MagMeasureMsg+0x170>)
 8005828:	e9d3 2300 	ldrd	r2, r3, [r3]
 800582c:	4916      	ldr	r1, [pc, #88]	@ (8005888 <MagMeasureMsg+0x170>)
 800582e:	e9d1 0102 	ldrd	r0, r1, [r1, #8]
 8005832:	4c15      	ldr	r4, [pc, #84]	@ (8005888 <MagMeasureMsg+0x170>)
 8005834:	e9d4 4504 	ldrd	r4, r5, [r4, #16]
 8005838:	f107 0610 	add.w	r6, r7, #16
 800583c:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8005840:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005844:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8005848:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800584c:	e9cd 2300 	strd	r2, r3, [sp]
 8005850:	4a0e      	ldr	r2, [pc, #56]	@ (800588c <MagMeasureMsg+0x174>)
 8005852:	2164      	movs	r1, #100	@ 0x64
 8005854:	4630      	mov	r0, r6
 8005856:	f002 fa4d 	bl	8007cf4 <sniprintf>
				"AK8963 Sensitivity Adj: X=%.3f, Y=%.3f, Z=%.3f, sens=%.3f T/LSB\r\n",
				mag_adj[0], mag_adj[1], mag_adj[2], sens);
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800585a:	f107 0310 	add.w	r3, r7, #16
 800585e:	4618      	mov	r0, r3
 8005860:	f7fa fd2e 	bl	80002c0 <strlen>
 8005864:	4603      	mov	r3, r0
 8005866:	b29a      	uxth	r2, r3
 8005868:	f107 0110 	add.w	r1, r7, #16
 800586c:	f04f 33ff 	mov.w	r3, #4294967295
 8005870:	4807      	ldr	r0, [pc, #28]	@ (8005890 <MagMeasureMsg+0x178>)
 8005872:	f7fe fb0b 	bl	8003e8c <HAL_UART_Transmit>
 8005876:	e012      	b.n	800589e <MagMeasureMsg+0x186>
 8005878:	20000340 	.word	0x20000340
 800587c:	2000021c 	.word	0x2000021c
 8005880:	40700000 	.word	0x40700000
 8005884:	3ff00000 	.word	0x3ff00000
 8005888:	20000348 	.word	0x20000348
 800588c:	0800d0cc 	.word	0x0800d0cc
 8005890:	20000270 	.word	0x20000270
	} else {
		sens = ReadMagSensitivity(1);
 8005894:	2001      	movs	r0, #1
 8005896:	f7ff ff17 	bl	80056c8 <ReadMagSensitivity>
 800589a:	ed87 0b28 	vstr	d0, [r7, #160]	@ 0xa0
	}

	// 4. Attendre de nouvelles donnes : ST1.DRDY
	uint8_t st1;
	do {
		if(HAL_I2C_Mem_Read(&hi2c1, 0x0C << 1, 0x02, 1, &st1, 1, HAL_MAX_DELAY) != HAL_OK)
 800589e:	f04f 33ff 	mov.w	r3, #4294967295
 80058a2:	9302      	str	r3, [sp, #8]
 80058a4:	2301      	movs	r3, #1
 80058a6:	9301      	str	r3, [sp, #4]
 80058a8:	f107 037f 	add.w	r3, r7, #127	@ 0x7f
 80058ac:	9300      	str	r3, [sp, #0]
 80058ae:	2301      	movs	r3, #1
 80058b0:	2202      	movs	r2, #2
 80058b2:	2118      	movs	r1, #24
 80058b4:	4882      	ldr	r0, [pc, #520]	@ (8005ac0 <MagMeasureMsg+0x3a8>)
 80058b6:	f7fc fd67 	bl	8002388 <HAL_I2C_Mem_Read>
 80058ba:	4603      	mov	r3, r0
 80058bc:	2b00      	cmp	r3, #0
 80058be:	d001      	beq.n	80058c4 <MagMeasureMsg+0x1ac>
			Error_Handler();
 80058c0:	f7fb fe78 	bl	80015b4 <Error_Handler>
	} while(!(st1 & 0x01));  // DRDY = 1
 80058c4:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
 80058c8:	f003 0301 	and.w	r3, r3, #1
 80058cc:	2b00      	cmp	r3, #0
 80058ce:	d0e6      	beq.n	800589e <MagMeasureMsg+0x186>

	// 5. Lecture des registres de data
	if(HAL_I2C_Mem_Read(&hi2c1, 0x0C << 1, 0x03, 1, raw, 7, HAL_MAX_DELAY) != HAL_OK)
 80058d0:	f04f 33ff 	mov.w	r3, #4294967295
 80058d4:	9302      	str	r3, [sp, #8]
 80058d6:	2307      	movs	r3, #7
 80058d8:	9301      	str	r3, [sp, #4]
 80058da:	f107 0380 	add.w	r3, r7, #128	@ 0x80
 80058de:	9300      	str	r3, [sp, #0]
 80058e0:	2301      	movs	r3, #1
 80058e2:	2203      	movs	r2, #3
 80058e4:	2118      	movs	r1, #24
 80058e6:	4876      	ldr	r0, [pc, #472]	@ (8005ac0 <MagMeasureMsg+0x3a8>)
 80058e8:	f7fc fd4e 	bl	8002388 <HAL_I2C_Mem_Read>
 80058ec:	4603      	mov	r3, r0
 80058ee:	2b00      	cmp	r3, #0
 80058f0:	d001      	beq.n	80058f6 <MagMeasureMsg+0x1de>
		Error_Handler();
 80058f2:	f7fb fe5f 	bl	80015b4 <Error_Handler>

	// 6. Vrifier loverflow
	uint8_t st2;
	if(HAL_I2C_Mem_Read(&hi2c1, 0x0C << 1, 0x09, 1, &st2, 1, HAL_MAX_DELAY) != HAL_OK)
 80058f6:	f04f 33ff 	mov.w	r3, #4294967295
 80058fa:	9302      	str	r3, [sp, #8]
 80058fc:	2301      	movs	r3, #1
 80058fe:	9301      	str	r3, [sp, #4]
 8005900:	f107 037e 	add.w	r3, r7, #126	@ 0x7e
 8005904:	9300      	str	r3, [sp, #0]
 8005906:	2301      	movs	r3, #1
 8005908:	2209      	movs	r2, #9
 800590a:	2118      	movs	r1, #24
 800590c:	486c      	ldr	r0, [pc, #432]	@ (8005ac0 <MagMeasureMsg+0x3a8>)
 800590e:	f7fc fd3b 	bl	8002388 <HAL_I2C_Mem_Read>
 8005912:	4603      	mov	r3, r0
 8005914:	2b00      	cmp	r3, #0
 8005916:	d001      	beq.n	800591c <MagMeasureMsg+0x204>
		Error_Handler();
 8005918:	f7fb fe4c 	bl	80015b4 <Error_Handler>
	if(st2 & 0x08) return; // donnes satures :ignorer lecture
 800591c:	f897 307e 	ldrb.w	r3, [r7, #126]	@ 0x7e
 8005920:	f003 0308 	and.w	r3, r3, #8
 8005924:	2b00      	cmp	r3, #0
 8005926:	f040 80c5 	bne.w	8005ab4 <MagMeasureMsg+0x39c>

	// 7. Assemblage des donnes brutes
	mx_raw = (int16_t)((raw[1] << 8) | raw[0]);
 800592a:	f897 3081 	ldrb.w	r3, [r7, #129]	@ 0x81
 800592e:	b21b      	sxth	r3, r3
 8005930:	021b      	lsls	r3, r3, #8
 8005932:	b21a      	sxth	r2, r3
 8005934:	f897 3080 	ldrb.w	r3, [r7, #128]	@ 0x80
 8005938:	b21b      	sxth	r3, r3
 800593a:	4313      	orrs	r3, r2
 800593c:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a
	my_raw = (int16_t)((raw[3] << 8) | raw[2]);
 8005940:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8005944:	b21b      	sxth	r3, r3
 8005946:	021b      	lsls	r3, r3, #8
 8005948:	b21a      	sxth	r2, r3
 800594a:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 800594e:	b21b      	sxth	r3, r3
 8005950:	4313      	orrs	r3, r2
 8005952:	f8a7 3098 	strh.w	r3, [r7, #152]	@ 0x98
	mz_raw = (int16_t)((raw[5] << 8) | raw[4]);
 8005956:	f897 3085 	ldrb.w	r3, [r7, #133]	@ 0x85
 800595a:	b21b      	sxth	r3, r3
 800595c:	021b      	lsls	r3, r3, #8
 800595e:	b21a      	sxth	r2, r3
 8005960:	f897 3084 	ldrb.w	r3, [r7, #132]	@ 0x84
 8005964:	b21b      	sxth	r3, r3
 8005966:	4313      	orrs	r3, r2
 8005968:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

	// 8. Conversion en T : sensibilit + coefficients dajustement
	mag_data[0] = (double)mx_raw * sens * mag_adj[0];
 800596c:	f9b7 309a 	ldrsh.w	r3, [r7, #154]	@ 0x9a
 8005970:	4618      	mov	r0, r3
 8005972:	f7fa fdff 	bl	8000574 <__aeabi_i2d>
 8005976:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 800597a:	f7fa fe65 	bl	8000648 <__aeabi_dmul>
 800597e:	4602      	mov	r2, r0
 8005980:	460b      	mov	r3, r1
 8005982:	4610      	mov	r0, r2
 8005984:	4619      	mov	r1, r3
 8005986:	4b4f      	ldr	r3, [pc, #316]	@ (8005ac4 <MagMeasureMsg+0x3ac>)
 8005988:	e9d3 2300 	ldrd	r2, r3, [r3]
 800598c:	f7fa fe5c 	bl	8000648 <__aeabi_dmul>
 8005990:	4602      	mov	r2, r0
 8005992:	460b      	mov	r3, r1
 8005994:	68f9      	ldr	r1, [r7, #12]
 8005996:	e9c1 2300 	strd	r2, r3, [r1]
	mag_data[1] = (double)my_raw * sens * mag_adj[1];
 800599a:	f9b7 3098 	ldrsh.w	r3, [r7, #152]	@ 0x98
 800599e:	4618      	mov	r0, r3
 80059a0:	f7fa fde8 	bl	8000574 <__aeabi_i2d>
 80059a4:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 80059a8:	f7fa fe4e 	bl	8000648 <__aeabi_dmul>
 80059ac:	4602      	mov	r2, r0
 80059ae:	460b      	mov	r3, r1
 80059b0:	4690      	mov	r8, r2
 80059b2:	4699      	mov	r9, r3
 80059b4:	4b43      	ldr	r3, [pc, #268]	@ (8005ac4 <MagMeasureMsg+0x3ac>)
 80059b6:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 80059ba:	68f9      	ldr	r1, [r7, #12]
 80059bc:	f101 0408 	add.w	r4, r1, #8
 80059c0:	4640      	mov	r0, r8
 80059c2:	4649      	mov	r1, r9
 80059c4:	f7fa fe40 	bl	8000648 <__aeabi_dmul>
 80059c8:	4602      	mov	r2, r0
 80059ca:	460b      	mov	r3, r1
 80059cc:	e9c4 2300 	strd	r2, r3, [r4]
	mag_data[2] = (double)mz_raw * sens * mag_adj[2];
 80059d0:	f9b7 3096 	ldrsh.w	r3, [r7, #150]	@ 0x96
 80059d4:	4618      	mov	r0, r3
 80059d6:	f7fa fdcd 	bl	8000574 <__aeabi_i2d>
 80059da:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	@ 0xa0
 80059de:	f7fa fe33 	bl	8000648 <__aeabi_dmul>
 80059e2:	4602      	mov	r2, r0
 80059e4:	460b      	mov	r3, r1
 80059e6:	4690      	mov	r8, r2
 80059e8:	4699      	mov	r9, r3
 80059ea:	4b36      	ldr	r3, [pc, #216]	@ (8005ac4 <MagMeasureMsg+0x3ac>)
 80059ec:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 80059f0:	68f9      	ldr	r1, [r7, #12]
 80059f2:	f101 0410 	add.w	r4, r1, #16
 80059f6:	4640      	mov	r0, r8
 80059f8:	4649      	mov	r1, r9
 80059fa:	f7fa fe25 	bl	8000648 <__aeabi_dmul>
 80059fe:	4602      	mov	r2, r0
 8005a00:	460b      	mov	r3, r1
 8005a02:	e9c4 2300 	strd	r2, r3, [r4]

	// 9. Calcul de la norme du vecteur B
	double norm = sqrt(mag_data[0]*mag_data[0] + mag_data[1]*mag_data[1] + mag_data[2]*mag_data[2]);
 8005a06:	68fb      	ldr	r3, [r7, #12]
 8005a08:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005a0c:	68fb      	ldr	r3, [r7, #12]
 8005a0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a12:	f7fa fe19 	bl	8000648 <__aeabi_dmul>
 8005a16:	4602      	mov	r2, r0
 8005a18:	460b      	mov	r3, r1
 8005a1a:	4614      	mov	r4, r2
 8005a1c:	461d      	mov	r5, r3
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	3308      	adds	r3, #8
 8005a22:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	3308      	adds	r3, #8
 8005a2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a2e:	f7fa fe0b 	bl	8000648 <__aeabi_dmul>
 8005a32:	4602      	mov	r2, r0
 8005a34:	460b      	mov	r3, r1
 8005a36:	4620      	mov	r0, r4
 8005a38:	4629      	mov	r1, r5
 8005a3a:	f7fa fc4f 	bl	80002dc <__adddf3>
 8005a3e:	4602      	mov	r2, r0
 8005a40:	460b      	mov	r3, r1
 8005a42:	4614      	mov	r4, r2
 8005a44:	461d      	mov	r5, r3
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	3310      	adds	r3, #16
 8005a4a:	e9d3 0100 	ldrd	r0, r1, [r3]
 8005a4e:	68fb      	ldr	r3, [r7, #12]
 8005a50:	3310      	adds	r3, #16
 8005a52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a56:	f7fa fdf7 	bl	8000648 <__aeabi_dmul>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	460b      	mov	r3, r1
 8005a5e:	4620      	mov	r0, r4
 8005a60:	4629      	mov	r1, r5
 8005a62:	f7fa fc3b 	bl	80002dc <__adddf3>
 8005a66:	4602      	mov	r2, r0
 8005a68:	460b      	mov	r3, r1
 8005a6a:	ec43 2b17 	vmov	d7, r2, r3
 8005a6e:	eeb0 0a47 	vmov.f32	s0, s14
 8005a72:	eef0 0a67 	vmov.f32	s1, s15
 8005a76:	f005 fcf9 	bl	800b46c <sqrt>
 8005a7a:	ed87 0b22 	vstr	d0, [r7, #136]	@ 0x88

	// 10. criture du message
	snprintf(buffer, size,
 8005a7e:	68fb      	ldr	r3, [r7, #12]
 8005a80:	e9d3 2300 	ldrd	r2, r3, [r3]
			"Mag - X: %.2f T, Y: %.2f T, Z: %.2f T\r\n||B|| = %.2f T\r\n",
			mag_data[0], mag_data[1], mag_data[2], norm);
 8005a84:	68f9      	ldr	r1, [r7, #12]
 8005a86:	3108      	adds	r1, #8
	snprintf(buffer, size,
 8005a88:	e9d1 0100 	ldrd	r0, r1, [r1]
			mag_data[0], mag_data[1], mag_data[2], norm);
 8005a8c:	68fc      	ldr	r4, [r7, #12]
 8005a8e:	3410      	adds	r4, #16
	snprintf(buffer, size,
 8005a90:	e9d4 4500 	ldrd	r4, r5, [r4]
 8005a94:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8005a98:	e9cd 8906 	strd	r8, r9, [sp, #24]
 8005a9c:	e9cd 4504 	strd	r4, r5, [sp, #16]
 8005aa0:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005aa4:	e9cd 2300 	strd	r2, r3, [sp]
 8005aa8:	4a07      	ldr	r2, [pc, #28]	@ (8005ac8 <MagMeasureMsg+0x3b0>)
 8005aaa:	6879      	ldr	r1, [r7, #4]
 8005aac:	68b8      	ldr	r0, [r7, #8]
 8005aae:	f002 f921 	bl	8007cf4 <sniprintf>
 8005ab2:	e000      	b.n	8005ab6 <MagMeasureMsg+0x39e>
	if(st2 & 0x08) return; // donnes satures :ignorer lecture
 8005ab4:	bf00      	nop
}
 8005ab6:	37ac      	adds	r7, #172	@ 0xac
 8005ab8:	46bd      	mov	sp, r7
 8005aba:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8005abe:	bf00      	nop
 8005ac0:	2000021c 	.word	0x2000021c
 8005ac4:	20000348 	.word	0x20000348
 8005ac8:	0800d110 	.word	0x0800d110

08005acc <Average>:
 * @brief Calcule la moyenne de N mesures gyroscopiques.
 * @param data Tableau contenant les mesures (X, Y, Z)
 * @param N Nombre dchantillons
 * @param avg Tableau de sortie [3] pour stocker les moyennes
 */
void Average(float data[][3], int N, float avg[3]) {
 8005acc:	b480      	push	{r7}
 8005ace:	b087      	sub	sp, #28
 8005ad0:	af00      	add	r7, sp, #0
 8005ad2:	60f8      	str	r0, [r7, #12]
 8005ad4:	60b9      	str	r1, [r7, #8]
 8005ad6:	607a      	str	r2, [r7, #4]
	avg[0] = avg[1] = avg[2] = 0.0f;
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f103 0208 	add.w	r2, r3, #8
 8005ade:	f04f 0300 	mov.w	r3, #0
 8005ae2:	6013      	str	r3, [r2, #0]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	3304      	adds	r3, #4
 8005ae8:	6812      	ldr	r2, [r2, #0]
 8005aea:	601a      	str	r2, [r3, #0]
 8005aec:	681a      	ldr	r2, [r3, #0]
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	601a      	str	r2, [r3, #0]
	for (int i = 0; i < N; i++) {
 8005af2:	2300      	movs	r3, #0
 8005af4:	617b      	str	r3, [r7, #20]
 8005af6:	e03c      	b.n	8005b72 <Average+0xa6>
		avg[0] += data[i][0];
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	ed93 7a00 	vldr	s14, [r3]
 8005afe:	697a      	ldr	r2, [r7, #20]
 8005b00:	4613      	mov	r3, r2
 8005b02:	005b      	lsls	r3, r3, #1
 8005b04:	4413      	add	r3, r2
 8005b06:	009b      	lsls	r3, r3, #2
 8005b08:	461a      	mov	r2, r3
 8005b0a:	68fb      	ldr	r3, [r7, #12]
 8005b0c:	4413      	add	r3, r2
 8005b0e:	edd3 7a00 	vldr	s15, [r3]
 8005b12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b16:	687b      	ldr	r3, [r7, #4]
 8005b18:	edc3 7a00 	vstr	s15, [r3]
		avg[1] += data[i][1];
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	3304      	adds	r3, #4
 8005b20:	ed93 7a00 	vldr	s14, [r3]
 8005b24:	697a      	ldr	r2, [r7, #20]
 8005b26:	4613      	mov	r3, r2
 8005b28:	005b      	lsls	r3, r3, #1
 8005b2a:	4413      	add	r3, r2
 8005b2c:	009b      	lsls	r3, r3, #2
 8005b2e:	461a      	mov	r2, r3
 8005b30:	68fb      	ldr	r3, [r7, #12]
 8005b32:	4413      	add	r3, r2
 8005b34:	edd3 7a01 	vldr	s15, [r3, #4]
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	3304      	adds	r3, #4
 8005b3c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b40:	edc3 7a00 	vstr	s15, [r3]
		avg[2] += data[i][2];
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	3308      	adds	r3, #8
 8005b48:	ed93 7a00 	vldr	s14, [r3]
 8005b4c:	697a      	ldr	r2, [r7, #20]
 8005b4e:	4613      	mov	r3, r2
 8005b50:	005b      	lsls	r3, r3, #1
 8005b52:	4413      	add	r3, r2
 8005b54:	009b      	lsls	r3, r3, #2
 8005b56:	461a      	mov	r2, r3
 8005b58:	68fb      	ldr	r3, [r7, #12]
 8005b5a:	4413      	add	r3, r2
 8005b5c:	edd3 7a02 	vldr	s15, [r3, #8]
 8005b60:	687b      	ldr	r3, [r7, #4]
 8005b62:	3308      	adds	r3, #8
 8005b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b68:	edc3 7a00 	vstr	s15, [r3]
	for (int i = 0; i < N; i++) {
 8005b6c:	697b      	ldr	r3, [r7, #20]
 8005b6e:	3301      	adds	r3, #1
 8005b70:	617b      	str	r3, [r7, #20]
 8005b72:	697a      	ldr	r2, [r7, #20]
 8005b74:	68bb      	ldr	r3, [r7, #8]
 8005b76:	429a      	cmp	r2, r3
 8005b78:	dbbe      	blt.n	8005af8 <Average+0x2c>
	}
	avg[0] /= N;
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	edd3 6a00 	vldr	s13, [r3]
 8005b80:	68bb      	ldr	r3, [r7, #8]
 8005b82:	ee07 3a90 	vmov	s15, r3
 8005b86:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005b8a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	edc3 7a00 	vstr	s15, [r3]
	avg[1] /= N;
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	3304      	adds	r3, #4
 8005b98:	edd3 6a00 	vldr	s13, [r3]
 8005b9c:	68bb      	ldr	r3, [r7, #8]
 8005b9e:	ee07 3a90 	vmov	s15, r3
 8005ba2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	3304      	adds	r3, #4
 8005baa:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005bae:	edc3 7a00 	vstr	s15, [r3]
	avg[2] /= N;
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	3308      	adds	r3, #8
 8005bb6:	edd3 6a00 	vldr	s13, [r3]
 8005bba:	68bb      	ldr	r3, [r7, #8]
 8005bbc:	ee07 3a90 	vmov	s15, r3
 8005bc0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	3308      	adds	r3, #8
 8005bc8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005bcc:	edc3 7a00 	vstr	s15, [r3]
}
 8005bd0:	bf00      	nop
 8005bd2:	371c      	adds	r7, #28
 8005bd4:	46bd      	mov	sp, r7
 8005bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bda:	4770      	bx	lr

08005bdc <ReadGyro>:
 *
 * @param gx Pointeur vers la valeur X
 * @param gy Pointeur vers la valeur Y
 * @param gz Pointeur vers la valeur Z
 */
void ReadGyro(float *gx, float *gy, float *gz) {
 8005bdc:	b580      	push	{r7, lr}
 8005bde:	b08e      	sub	sp, #56	@ 0x38
 8005be0:	af04      	add	r7, sp, #16
 8005be2:	60f8      	str	r0, [r7, #12]
 8005be4:	60b9      	str	r1, [r7, #8]
 8005be6:	607a      	str	r2, [r7, #4]
	uint8_t raw[6];
	int16_t gx_raw, gy_raw, gz_raw;
	double sensitivity = ReadGyroSensitivity();
 8005be8:	f7ff fc86 	bl	80054f8 <ReadGyroSensitivity>
 8005bec:	ed87 0b08 	vstr	d0, [r7, #32]

	if (HAL_I2C_Mem_Read(&hi2c1, 0x68 << 1, 0x43, 1, raw, 6, HAL_MAX_DELAY) != HAL_OK)
 8005bf0:	f04f 33ff 	mov.w	r3, #4294967295
 8005bf4:	9302      	str	r3, [sp, #8]
 8005bf6:	2306      	movs	r3, #6
 8005bf8:	9301      	str	r3, [sp, #4]
 8005bfa:	f107 0314 	add.w	r3, r7, #20
 8005bfe:	9300      	str	r3, [sp, #0]
 8005c00:	2301      	movs	r3, #1
 8005c02:	2243      	movs	r2, #67	@ 0x43
 8005c04:	21d0      	movs	r1, #208	@ 0xd0
 8005c06:	482d      	ldr	r0, [pc, #180]	@ (8005cbc <ReadGyro+0xe0>)
 8005c08:	f7fc fbbe 	bl	8002388 <HAL_I2C_Mem_Read>
 8005c0c:	4603      	mov	r3, r0
 8005c0e:	2b00      	cmp	r3, #0
 8005c10:	d001      	beq.n	8005c16 <ReadGyro+0x3a>
		Error_Handler();
 8005c12:	f7fb fccf 	bl	80015b4 <Error_Handler>

	gx_raw = (int16_t)((raw[0] << 8) | raw[1]);
 8005c16:	7d3b      	ldrb	r3, [r7, #20]
 8005c18:	b21b      	sxth	r3, r3
 8005c1a:	021b      	lsls	r3, r3, #8
 8005c1c:	b21a      	sxth	r2, r3
 8005c1e:	7d7b      	ldrb	r3, [r7, #21]
 8005c20:	b21b      	sxth	r3, r3
 8005c22:	4313      	orrs	r3, r2
 8005c24:	83fb      	strh	r3, [r7, #30]
	gy_raw = (int16_t)((raw[2] << 8) | raw[3]);
 8005c26:	7dbb      	ldrb	r3, [r7, #22]
 8005c28:	b21b      	sxth	r3, r3
 8005c2a:	021b      	lsls	r3, r3, #8
 8005c2c:	b21a      	sxth	r2, r3
 8005c2e:	7dfb      	ldrb	r3, [r7, #23]
 8005c30:	b21b      	sxth	r3, r3
 8005c32:	4313      	orrs	r3, r2
 8005c34:	83bb      	strh	r3, [r7, #28]
	gz_raw = (int16_t)((raw[4] << 8) | raw[5]);
 8005c36:	7e3b      	ldrb	r3, [r7, #24]
 8005c38:	b21b      	sxth	r3, r3
 8005c3a:	021b      	lsls	r3, r3, #8
 8005c3c:	b21a      	sxth	r2, r3
 8005c3e:	7e7b      	ldrb	r3, [r7, #25]
 8005c40:	b21b      	sxth	r3, r3
 8005c42:	4313      	orrs	r3, r2
 8005c44:	837b      	strh	r3, [r7, #26]

	*gx = (float)(gx_raw / sensitivity);
 8005c46:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 8005c4a:	4618      	mov	r0, r3
 8005c4c:	f7fa fc92 	bl	8000574 <__aeabi_i2d>
 8005c50:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005c54:	f7fa fe22 	bl	800089c <__aeabi_ddiv>
 8005c58:	4602      	mov	r2, r0
 8005c5a:	460b      	mov	r3, r1
 8005c5c:	4610      	mov	r0, r2
 8005c5e:	4619      	mov	r1, r3
 8005c60:	f7fa ffea 	bl	8000c38 <__aeabi_d2f>
 8005c64:	4602      	mov	r2, r0
 8005c66:	68fb      	ldr	r3, [r7, #12]
 8005c68:	601a      	str	r2, [r3, #0]
	*gy = (float)(gy_raw / sensitivity);
 8005c6a:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 8005c6e:	4618      	mov	r0, r3
 8005c70:	f7fa fc80 	bl	8000574 <__aeabi_i2d>
 8005c74:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005c78:	f7fa fe10 	bl	800089c <__aeabi_ddiv>
 8005c7c:	4602      	mov	r2, r0
 8005c7e:	460b      	mov	r3, r1
 8005c80:	4610      	mov	r0, r2
 8005c82:	4619      	mov	r1, r3
 8005c84:	f7fa ffd8 	bl	8000c38 <__aeabi_d2f>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	68bb      	ldr	r3, [r7, #8]
 8005c8c:	601a      	str	r2, [r3, #0]
	*gz = (float)(gz_raw / sensitivity);
 8005c8e:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 8005c92:	4618      	mov	r0, r3
 8005c94:	f7fa fc6e 	bl	8000574 <__aeabi_i2d>
 8005c98:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005c9c:	f7fa fdfe 	bl	800089c <__aeabi_ddiv>
 8005ca0:	4602      	mov	r2, r0
 8005ca2:	460b      	mov	r3, r1
 8005ca4:	4610      	mov	r0, r2
 8005ca6:	4619      	mov	r1, r3
 8005ca8:	f7fa ffc6 	bl	8000c38 <__aeabi_d2f>
 8005cac:	4602      	mov	r2, r0
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	601a      	str	r2, [r3, #0]
}
 8005cb2:	bf00      	nop
 8005cb4:	3728      	adds	r7, #40	@ 0x28
 8005cb6:	46bd      	mov	sp, r7
 8005cb8:	bd80      	pop	{r7, pc}
 8005cba:	bf00      	nop
 8005cbc:	2000021c 	.word	0x2000021c

08005cc0 <GyrCalib>:
 * calcule les offsets pour chaque axe et les crit dans les registres
 * matriels de compensation du MPU-9250.
 *
 * @param N Nombre dchantillons utiliss pour la moyenne
 */
void GyrCalib(uint16_t N) {
 8005cc0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005cc4:	b0b3      	sub	sp, #204	@ 0xcc
 8005cc6:	af06      	add	r7, sp, #24
 8005cc8:	4603      	mov	r3, r0
 8005cca:	83fb      	strh	r3, [r7, #30]
 8005ccc:	466b      	mov	r3, sp
 8005cce:	461e      	mov	r6, r3
	float gyro_data[N][3];
 8005cd0:	8bf9      	ldrh	r1, [r7, #30]
 8005cd2:	460b      	mov	r3, r1
 8005cd4:	3b01      	subs	r3, #1
 8005cd6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8005cda:	b28b      	uxth	r3, r1
 8005cdc:	2200      	movs	r2, #0
 8005cde:	613b      	str	r3, [r7, #16]
 8005ce0:	617a      	str	r2, [r7, #20]
 8005ce2:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005ce6:	1890      	adds	r0, r2, r2
 8005ce8:	60b8      	str	r0, [r7, #8]
 8005cea:	415b      	adcs	r3, r3
 8005cec:	60fb      	str	r3, [r7, #12]
 8005cee:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005cf2:	6938      	ldr	r0, [r7, #16]
 8005cf4:	eb12 0800 	adds.w	r8, r2, r0
 8005cf8:	6978      	ldr	r0, [r7, #20]
 8005cfa:	eb43 0900 	adc.w	r9, r3, r0
 8005cfe:	f04f 0200 	mov.w	r2, #0
 8005d02:	f04f 0300 	mov.w	r3, #0
 8005d06:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8005d0a:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 8005d0e:	ea4f 1248 	mov.w	r2, r8, lsl #5
 8005d12:	b28b      	uxth	r3, r1
 8005d14:	2200      	movs	r2, #0
 8005d16:	469a      	mov	sl, r3
 8005d18:	4693      	mov	fp, r2
 8005d1a:	4652      	mov	r2, sl
 8005d1c:	465b      	mov	r3, fp
 8005d1e:	1890      	adds	r0, r2, r2
 8005d20:	6038      	str	r0, [r7, #0]
 8005d22:	415b      	adcs	r3, r3
 8005d24:	607b      	str	r3, [r7, #4]
 8005d26:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d2a:	eb12 040a 	adds.w	r4, r2, sl
 8005d2e:	eb43 050b 	adc.w	r5, r3, fp
 8005d32:	f04f 0200 	mov.w	r2, #0
 8005d36:	f04f 0300 	mov.w	r3, #0
 8005d3a:	016b      	lsls	r3, r5, #5
 8005d3c:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 8005d40:	0162      	lsls	r2, r4, #5
 8005d42:	460a      	mov	r2, r1
 8005d44:	4613      	mov	r3, r2
 8005d46:	005b      	lsls	r3, r3, #1
 8005d48:	4413      	add	r3, r2
 8005d4a:	009b      	lsls	r3, r3, #2
 8005d4c:	3307      	adds	r3, #7
 8005d4e:	08db      	lsrs	r3, r3, #3
 8005d50:	00db      	lsls	r3, r3, #3
 8005d52:	ebad 0d03 	sub.w	sp, sp, r3
 8005d56:	ab06      	add	r3, sp, #24
 8005d58:	3303      	adds	r3, #3
 8005d5a:	089b      	lsrs	r3, r3, #2
 8005d5c:	009b      	lsls	r3, r3, #2
 8005d5e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
	float avg[3];

	// --- Acquisition des N mesures ---
	for (int i = 0; i < N; i++) {
 8005d62:	2300      	movs	r3, #0
 8005d64:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005d68:	e027      	b.n	8005dba <GyrCalib+0xfa>
		ReadGyro(&gyro_data[i][0], &gyro_data[i][1], &gyro_data[i][2]);
 8005d6a:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005d6e:	4613      	mov	r3, r2
 8005d70:	005b      	lsls	r3, r3, #1
 8005d72:	4413      	add	r3, r2
 8005d74:	009b      	lsls	r3, r3, #2
 8005d76:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8005d7a:	18d0      	adds	r0, r2, r3
 8005d7c:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005d80:	4613      	mov	r3, r2
 8005d82:	005b      	lsls	r3, r3, #1
 8005d84:	4413      	add	r3, r2
 8005d86:	009b      	lsls	r3, r3, #2
 8005d88:	3304      	adds	r3, #4
 8005d8a:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8005d8e:	18d1      	adds	r1, r2, r3
 8005d90:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005d94:	4613      	mov	r3, r2
 8005d96:	005b      	lsls	r3, r3, #1
 8005d98:	4413      	add	r3, r2
 8005d9a:	009b      	lsls	r3, r3, #2
 8005d9c:	3308      	adds	r3, #8
 8005d9e:	f8d7 20a4 	ldr.w	r2, [r7, #164]	@ 0xa4
 8005da2:	4413      	add	r3, r2
 8005da4:	461a      	mov	r2, r3
 8005da6:	f7ff ff19 	bl	8005bdc <ReadGyro>
		HAL_Delay(10); // selon ODR
 8005daa:	200a      	movs	r0, #10
 8005dac:	f7fb fe9c 	bl	8001ae8 <HAL_Delay>
	for (int i = 0; i < N; i++) {
 8005db0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005db4:	3301      	adds	r3, #1
 8005db6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8005dba:	8bfb      	ldrh	r3, [r7, #30]
 8005dbc:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8005dc0:	429a      	cmp	r2, r3
 8005dc2:	dbd2      	blt.n	8005d6a <GyrCalib+0xaa>
	}

	// --- Calcul des offsets moyens ---
	Average(gyro_data, N, avg);
 8005dc4:	8bfb      	ldrh	r3, [r7, #30]
 8005dc6:	f107 028c 	add.w	r2, r7, #140	@ 0x8c
 8005dca:	4619      	mov	r1, r3
 8005dcc:	f8d7 00a4 	ldr.w	r0, [r7, #164]	@ 0xa4
 8005dd0:	f7ff fe7c 	bl	8005acc <Average>

	char msg[100];
	snprintf(msg, sizeof(msg), "Offsets mesurs : X=%.3f, Y=%.3f, Z=%.3f\r\n", avg[0], avg[1], avg[2]);
 8005dd4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005dd8:	4618      	mov	r0, r3
 8005dda:	f7fa fbdd 	bl	8000598 <__aeabi_f2d>
 8005dde:	4604      	mov	r4, r0
 8005de0:	460d      	mov	r5, r1
 8005de2:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005de6:	4618      	mov	r0, r3
 8005de8:	f7fa fbd6 	bl	8000598 <__aeabi_f2d>
 8005dec:	4680      	mov	r8, r0
 8005dee:	4689      	mov	r9, r1
 8005df0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005df4:	4618      	mov	r0, r3
 8005df6:	f7fa fbcf 	bl	8000598 <__aeabi_f2d>
 8005dfa:	4602      	mov	r2, r0
 8005dfc:	460b      	mov	r3, r1
 8005dfe:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 8005e02:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8005e06:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8005e0a:	e9cd 4500 	strd	r4, r5, [sp]
 8005e0e:	4a47      	ldr	r2, [pc, #284]	@ (8005f2c <GyrCalib+0x26c>)
 8005e10:	2164      	movs	r1, #100	@ 0x64
 8005e12:	f001 ff6f 	bl	8007cf4 <sniprintf>
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 8005e16:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8005e1a:	4618      	mov	r0, r3
 8005e1c:	f7fa fa50 	bl	80002c0 <strlen>
 8005e20:	4603      	mov	r3, r0
 8005e22:	b29a      	uxth	r2, r3
 8005e24:	f107 0128 	add.w	r1, r7, #40	@ 0x28
 8005e28:	f04f 33ff 	mov.w	r3, #4294967295
 8005e2c:	4840      	ldr	r0, [pc, #256]	@ (8005f30 <GyrCalib+0x270>)
 8005e2e:	f7fe f82d 	bl	8003e8c <HAL_UART_Transmit>

	// --- Conversion en valeurs brutes ---
	float sensitivity = 131.0f; // 250/s par dfaut
 8005e32:	4b40      	ldr	r3, [pc, #256]	@ (8005f34 <GyrCalib+0x274>)
 8005e34:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
	int16_t off_x = (int16_t)(-avg[0]);
 8005e38:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 8005e3c:	eef1 7a67 	vneg.f32	s15, s15
 8005e40:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005e44:	ee17 3a90 	vmov	r3, s15
 8005e48:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
	int16_t off_y = (int16_t)(-avg[1]);
 8005e4c:	edd7 7a24 	vldr	s15, [r7, #144]	@ 0x90
 8005e50:	eef1 7a67 	vneg.f32	s15, s15
 8005e54:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005e58:	ee17 3a90 	vmov	r3, s15
 8005e5c:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
	int16_t off_z = (int16_t)(-avg[2]);
 8005e60:	edd7 7a25 	vldr	s15, [r7, #148]	@ 0x94
 8005e64:	eef1 7a67 	vneg.f32	s15, s15
 8005e68:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005e6c:	ee17 3a90 	vmov	r3, s15
 8005e70:	f8a7 309a 	strh.w	r3, [r7, #154]	@ 0x9a

	uint8_t data[2];

	// --- criture dans les registres matriels ---
	data[0] = (off_x >> 8) & 0xFF;
 8005e74:	f9b7 309e 	ldrsh.w	r3, [r7, #158]	@ 0x9e
 8005e78:	121b      	asrs	r3, r3, #8
 8005e7a:	b21b      	sxth	r3, r3
 8005e7c:	b2db      	uxtb	r3, r3
 8005e7e:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	data[1] = off_x & 0xFF;
 8005e82:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 8005e86:	b2db      	uxtb	r3, r3
 8005e88:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x13, 1, data, 2, HAL_MAX_DELAY);
 8005e8c:	f04f 33ff 	mov.w	r3, #4294967295
 8005e90:	9302      	str	r3, [sp, #8]
 8005e92:	2302      	movs	r3, #2
 8005e94:	9301      	str	r3, [sp, #4]
 8005e96:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005e9a:	9300      	str	r3, [sp, #0]
 8005e9c:	2301      	movs	r3, #1
 8005e9e:	2213      	movs	r2, #19
 8005ea0:	21d0      	movs	r1, #208	@ 0xd0
 8005ea2:	4825      	ldr	r0, [pc, #148]	@ (8005f38 <GyrCalib+0x278>)
 8005ea4:	f7fc f95c 	bl	8002160 <HAL_I2C_Mem_Write>

	data[0] = (off_y >> 8) & 0xFF;
 8005ea8:	f9b7 309c 	ldrsh.w	r3, [r7, #156]	@ 0x9c
 8005eac:	121b      	asrs	r3, r3, #8
 8005eae:	b21b      	sxth	r3, r3
 8005eb0:	b2db      	uxtb	r3, r3
 8005eb2:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	data[1] = off_y & 0xFF;
 8005eb6:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 8005eba:	b2db      	uxtb	r3, r3
 8005ebc:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x15, 1, data, 2, HAL_MAX_DELAY);
 8005ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8005ec4:	9302      	str	r3, [sp, #8]
 8005ec6:	2302      	movs	r3, #2
 8005ec8:	9301      	str	r3, [sp, #4]
 8005eca:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005ece:	9300      	str	r3, [sp, #0]
 8005ed0:	2301      	movs	r3, #1
 8005ed2:	2215      	movs	r2, #21
 8005ed4:	21d0      	movs	r1, #208	@ 0xd0
 8005ed6:	4818      	ldr	r0, [pc, #96]	@ (8005f38 <GyrCalib+0x278>)
 8005ed8:	f7fc f942 	bl	8002160 <HAL_I2C_Mem_Write>

	data[0] = (off_z >> 8) & 0xFF;
 8005edc:	f9b7 309a 	ldrsh.w	r3, [r7, #154]	@ 0x9a
 8005ee0:	121b      	asrs	r3, r3, #8
 8005ee2:	b21b      	sxth	r3, r3
 8005ee4:	b2db      	uxtb	r3, r3
 8005ee6:	f887 3024 	strb.w	r3, [r7, #36]	@ 0x24
	data[1] = off_z & 0xFF;
 8005eea:	f8b7 309a 	ldrh.w	r3, [r7, #154]	@ 0x9a
 8005eee:	b2db      	uxtb	r3, r3
 8005ef0:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
	HAL_I2C_Mem_Write(&hi2c1, 0x68 << 1, 0x17, 1, data, 2, HAL_MAX_DELAY);
 8005ef4:	f04f 33ff 	mov.w	r3, #4294967295
 8005ef8:	9302      	str	r3, [sp, #8]
 8005efa:	2302      	movs	r3, #2
 8005efc:	9301      	str	r3, [sp, #4]
 8005efe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005f02:	9300      	str	r3, [sp, #0]
 8005f04:	2301      	movs	r3, #1
 8005f06:	2217      	movs	r2, #23
 8005f08:	21d0      	movs	r1, #208	@ 0xd0
 8005f0a:	480b      	ldr	r0, [pc, #44]	@ (8005f38 <GyrCalib+0x278>)
 8005f0c:	f7fc f928 	bl	8002160 <HAL_I2C_Mem_Write>

	HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Calibration gyroscope termine.\r\n", 34, HAL_MAX_DELAY);
 8005f10:	f04f 33ff 	mov.w	r3, #4294967295
 8005f14:	2222      	movs	r2, #34	@ 0x22
 8005f16:	4909      	ldr	r1, [pc, #36]	@ (8005f3c <GyrCalib+0x27c>)
 8005f18:	4805      	ldr	r0, [pc, #20]	@ (8005f30 <GyrCalib+0x270>)
 8005f1a:	f7fd ffb7 	bl	8003e8c <HAL_UART_Transmit>
 8005f1e:	46b5      	mov	sp, r6
}
 8005f20:	bf00      	nop
 8005f22:	37b4      	adds	r7, #180	@ 0xb4
 8005f24:	46bd      	mov	sp, r7
 8005f26:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f2a:	bf00      	nop
 8005f2c:	0800d150 	.word	0x0800d150
 8005f30:	20000270 	.word	0x20000270
 8005f34:	43030000 	.word	0x43030000
 8005f38:	2000021c 	.word	0x2000021c
 8005f3c:	0800d17c 	.word	0x0800d17c

08005f40 <ReadOffsetGyro>:
/**
 * @brief  Lit les offsets matriels du gyroscope dans le MPU-9250 et les affiche.
 * @note   Permet de vrifier si les offsets crits sont bien proches de 0 aprs calibration.
 * @retval None
 */
void ReadOffsetGyro(void){
 8005f40:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8005f44:	b0ae      	sub	sp, #184	@ 0xb8
 8005f46:	af06      	add	r7, sp, #24
	uint8_t data[6];
	int16_t gyro_offset_raw[3];
	float gyro_offset_dps[3];

	// Lire les 6 registres d'offset (X, Y, Z)
	if (HAL_I2C_Mem_Read(&hi2c1, MPU9250_ADDRESS, 0x13, 1, data, 6, HAL_MAX_DELAY) != HAL_OK){
 8005f48:	f04f 33ff 	mov.w	r3, #4294967295
 8005f4c:	9302      	str	r3, [sp, #8]
 8005f4e:	2306      	movs	r3, #6
 8005f50:	9301      	str	r3, [sp, #4]
 8005f52:	f107 0398 	add.w	r3, r7, #152	@ 0x98
 8005f56:	9300      	str	r3, [sp, #0]
 8005f58:	2301      	movs	r3, #1
 8005f5a:	2213      	movs	r2, #19
 8005f5c:	21d0      	movs	r1, #208	@ 0xd0
 8005f5e:	4864      	ldr	r0, [pc, #400]	@ (80060f0 <ReadOffsetGyro+0x1b0>)
 8005f60:	f7fc fa12 	bl	8002388 <HAL_I2C_Mem_Read>
 8005f64:	4603      	mov	r3, r0
 8005f66:	2b00      	cmp	r3, #0
 8005f68:	d007      	beq.n	8005f7a <ReadOffsetGyro+0x3a>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Erreur lecture offsets gyroscope\r\n", 35, HAL_MAX_DELAY);
 8005f6a:	f04f 33ff 	mov.w	r3, #4294967295
 8005f6e:	2223      	movs	r2, #35	@ 0x23
 8005f70:	4960      	ldr	r1, [pc, #384]	@ (80060f4 <ReadOffsetGyro+0x1b4>)
 8005f72:	4861      	ldr	r0, [pc, #388]	@ (80060f8 <ReadOffsetGyro+0x1b8>)
 8005f74:	f7fd ff8a 	bl	8003e8c <HAL_UART_Transmit>
 8005f78:	e0b2      	b.n	80060e0 <ReadOffsetGyro+0x1a0>
		return;
	}

	// Conversion en valeurs signes
	gyro_offset_raw[0] = (int16_t)((data[0] << 8) | data[1]);
 8005f7a:	f897 3098 	ldrb.w	r3, [r7, #152]	@ 0x98
 8005f7e:	b21b      	sxth	r3, r3
 8005f80:	021b      	lsls	r3, r3, #8
 8005f82:	b21a      	sxth	r2, r3
 8005f84:	f897 3099 	ldrb.w	r3, [r7, #153]	@ 0x99
 8005f88:	b21b      	sxth	r3, r3
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	b21b      	sxth	r3, r3
 8005f8e:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
	gyro_offset_raw[1] = (int16_t)((data[2] << 8) | data[3]);
 8005f92:	f897 309a 	ldrb.w	r3, [r7, #154]	@ 0x9a
 8005f96:	b21b      	sxth	r3, r3
 8005f98:	021b      	lsls	r3, r3, #8
 8005f9a:	b21a      	sxth	r2, r3
 8005f9c:	f897 309b 	ldrb.w	r3, [r7, #155]	@ 0x9b
 8005fa0:	b21b      	sxth	r3, r3
 8005fa2:	4313      	orrs	r3, r2
 8005fa4:	b21b      	sxth	r3, r3
 8005fa6:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
	gyro_offset_raw[2] = (int16_t)((data[4] << 8) | data[5]);
 8005faa:	f897 309c 	ldrb.w	r3, [r7, #156]	@ 0x9c
 8005fae:	b21b      	sxth	r3, r3
 8005fb0:	021b      	lsls	r3, r3, #8
 8005fb2:	b21a      	sxth	r2, r3
 8005fb4:	f897 309d 	ldrb.w	r3, [r7, #157]	@ 0x9d
 8005fb8:	b21b      	sxth	r3, r3
 8005fba:	4313      	orrs	r3, r2
 8005fbc:	b21b      	sxth	r3, r3
 8005fbe:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

	// Conversion en /s (selon sensibilit 250/s)
	gyro_offset_dps[0] = (float)gyro_offset_raw[0] / 131.0f;
 8005fc2:	f9b7 3090 	ldrsh.w	r3, [r7, #144]	@ 0x90
 8005fc6:	ee07 3a90 	vmov	s15, r3
 8005fca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005fce:	eddf 6a4b 	vldr	s13, [pc, #300]	@ 80060fc <ReadOffsetGyro+0x1bc>
 8005fd2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005fd6:	edc7 7a21 	vstr	s15, [r7, #132]	@ 0x84
	gyro_offset_dps[1] = (float)gyro_offset_raw[1] / 131.0f;
 8005fda:	f9b7 3092 	ldrsh.w	r3, [r7, #146]	@ 0x92
 8005fde:	ee07 3a90 	vmov	s15, r3
 8005fe2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005fe6:	eddf 6a45 	vldr	s13, [pc, #276]	@ 80060fc <ReadOffsetGyro+0x1bc>
 8005fea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005fee:	edc7 7a22 	vstr	s15, [r7, #136]	@ 0x88
	gyro_offset_dps[2] = (float)gyro_offset_raw[2] / 131.0f;
 8005ff2:	f9b7 3094 	ldrsh.w	r3, [r7, #148]	@ 0x94
 8005ff6:	ee07 3a90 	vmov	s15, r3
 8005ffa:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8005ffe:	eddf 6a3f 	vldr	s13, [pc, #252]	@ 80060fc <ReadOffsetGyro+0x1bc>
 8006002:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006006:	edc7 7a23 	vstr	s15, [r7, #140]	@ 0x8c

	// Affichage des rsultats
	char msg[128];
	snprintf(msg, sizeof(msg),"Offsets Gyro (/s): X=%.3f | Y=%.3f | Z=%.3f\r\n",
			gyro_offset_dps[0], gyro_offset_dps[1], gyro_offset_dps[2]);
 800600a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
	snprintf(msg, sizeof(msg),"Offsets Gyro (/s): X=%.3f | Y=%.3f | Z=%.3f\r\n",
 800600e:	4618      	mov	r0, r3
 8006010:	f7fa fac2 	bl	8000598 <__aeabi_f2d>
 8006014:	4604      	mov	r4, r0
 8006016:	460d      	mov	r5, r1
			gyro_offset_dps[0], gyro_offset_dps[1], gyro_offset_dps[2]);
 8006018:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
	snprintf(msg, sizeof(msg),"Offsets Gyro (/s): X=%.3f | Y=%.3f | Z=%.3f\r\n",
 800601c:	4618      	mov	r0, r3
 800601e:	f7fa fabb 	bl	8000598 <__aeabi_f2d>
 8006022:	4680      	mov	r8, r0
 8006024:	4689      	mov	r9, r1
			gyro_offset_dps[0], gyro_offset_dps[1], gyro_offset_dps[2]);
 8006026:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
	snprintf(msg, sizeof(msg),"Offsets Gyro (/s): X=%.3f | Y=%.3f | Z=%.3f\r\n",
 800602a:	4618      	mov	r0, r3
 800602c:	f7fa fab4 	bl	8000598 <__aeabi_f2d>
 8006030:	4602      	mov	r2, r0
 8006032:	460b      	mov	r3, r1
 8006034:	1d38      	adds	r0, r7, #4
 8006036:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800603a:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800603e:	e9cd 4500 	strd	r4, r5, [sp]
 8006042:	4a2f      	ldr	r2, [pc, #188]	@ (8006100 <ReadOffsetGyro+0x1c0>)
 8006044:	2180      	movs	r1, #128	@ 0x80
 8006046:	f001 fe55 	bl	8007cf4 <sniprintf>
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800604a:	1d3b      	adds	r3, r7, #4
 800604c:	4618      	mov	r0, r3
 800604e:	f7fa f937 	bl	80002c0 <strlen>
 8006052:	4603      	mov	r3, r0
 8006054:	b29a      	uxth	r2, r3
 8006056:	1d39      	adds	r1, r7, #4
 8006058:	f04f 33ff 	mov.w	r3, #4294967295
 800605c:	4826      	ldr	r0, [pc, #152]	@ (80060f8 <ReadOffsetGyro+0x1b8>)
 800605e:	f7fd ff15 	bl	8003e8c <HAL_UART_Transmit>

	// Vrification : proche de 0 ?
	if (fabs(gyro_offset_dps[0]) < 0.2 && fabs(gyro_offset_dps[1]) < 0.2 && fabs(gyro_offset_dps[2]) < 0.2)
 8006062:	edd7 7a21 	vldr	s15, [r7, #132]	@ 0x84
 8006066:	eef0 7ae7 	vabs.f32	s15, s15
 800606a:	ee17 0a90 	vmov	r0, s15
 800606e:	f7fa fa93 	bl	8000598 <__aeabi_f2d>
 8006072:	a31d      	add	r3, pc, #116	@ (adr r3, 80060e8 <ReadOffsetGyro+0x1a8>)
 8006074:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006078:	f7fa fd58 	bl	8000b2c <__aeabi_dcmplt>
 800607c:	4603      	mov	r3, r0
 800607e:	2b00      	cmp	r3, #0
 8006080:	d027      	beq.n	80060d2 <ReadOffsetGyro+0x192>
 8006082:	edd7 7a22 	vldr	s15, [r7, #136]	@ 0x88
 8006086:	eef0 7ae7 	vabs.f32	s15, s15
 800608a:	ee17 0a90 	vmov	r0, s15
 800608e:	f7fa fa83 	bl	8000598 <__aeabi_f2d>
 8006092:	a315      	add	r3, pc, #84	@ (adr r3, 80060e8 <ReadOffsetGyro+0x1a8>)
 8006094:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006098:	f7fa fd48 	bl	8000b2c <__aeabi_dcmplt>
 800609c:	4603      	mov	r3, r0
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d017      	beq.n	80060d2 <ReadOffsetGyro+0x192>
 80060a2:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 80060a6:	eef0 7ae7 	vabs.f32	s15, s15
 80060aa:	ee17 0a90 	vmov	r0, s15
 80060ae:	f7fa fa73 	bl	8000598 <__aeabi_f2d>
 80060b2:	a30d      	add	r3, pc, #52	@ (adr r3, 80060e8 <ReadOffsetGyro+0x1a8>)
 80060b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b8:	f7fa fd38 	bl	8000b2c <__aeabi_dcmplt>
 80060bc:	4603      	mov	r3, r0
 80060be:	2b00      	cmp	r3, #0
 80060c0:	d007      	beq.n	80060d2 <ReadOffsetGyro+0x192>
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Offsets gyroscope proches de 0\r\n", 36, HAL_MAX_DELAY);
 80060c2:	f04f 33ff 	mov.w	r3, #4294967295
 80060c6:	2224      	movs	r2, #36	@ 0x24
 80060c8:	490e      	ldr	r1, [pc, #56]	@ (8006104 <ReadOffsetGyro+0x1c4>)
 80060ca:	480b      	ldr	r0, [pc, #44]	@ (80060f8 <ReadOffsetGyro+0x1b8>)
 80060cc:	f7fd fede 	bl	8003e8c <HAL_UART_Transmit>
 80060d0:	e006      	b.n	80060e0 <ReadOffsetGyro+0x1a0>
	else
		HAL_UART_Transmit(&hlpuart1, (uint8_t*)"Offsets gyroscope NON nuls\r\n", 33, HAL_MAX_DELAY);
 80060d2:	f04f 33ff 	mov.w	r3, #4294967295
 80060d6:	2221      	movs	r2, #33	@ 0x21
 80060d8:	490b      	ldr	r1, [pc, #44]	@ (8006108 <ReadOffsetGyro+0x1c8>)
 80060da:	4807      	ldr	r0, [pc, #28]	@ (80060f8 <ReadOffsetGyro+0x1b8>)
 80060dc:	f7fd fed6 	bl	8003e8c <HAL_UART_Transmit>
}
 80060e0:	37a0      	adds	r7, #160	@ 0xa0
 80060e2:	46bd      	mov	sp, r7
 80060e4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80060e8:	9999999a 	.word	0x9999999a
 80060ec:	3fc99999 	.word	0x3fc99999
 80060f0:	2000021c 	.word	0x2000021c
 80060f4:	0800d1a0 	.word	0x0800d1a0
 80060f8:	20000270 	.word	0x20000270
 80060fc:	43030000 	.word	0x43030000
 8006100:	0800d1c4 	.word	0x0800d1c4
 8006104:	0800d1f4 	.word	0x0800d1f4
 8006108:	0800d218 	.word	0x0800d218
 800610c:	00000000 	.word	0x00000000

08006110 <ReadMag>:
 *
 * @param mx Pointeur vers float pour stocker l'axe X (T)
 * @param my Pointeur vers float pour stocker l'axe Y (T)
 * @param mz Pointeur vers float pour stocker l'axe Z (T)
 */
void ReadMag(float *mx, float *my, float *mz) {
 8006110:	b580      	push	{r7, lr}
 8006112:	b094      	sub	sp, #80	@ 0x50
 8006114:	af04      	add	r7, sp, #16
 8006116:	60f8      	str	r0, [r7, #12]
 8006118:	60b9      	str	r1, [r7, #8]
 800611a:	607a      	str	r2, [r7, #4]
	uint8_t raw[7];
	int16_t mx_raw, my_raw, mz_raw;
	double sens = 0.15; // Sensibilit 16 bits en T/LSB (mode 16 bits)
 800611c:	a3a1      	add	r3, pc, #644	@ (adr r3, 80063a4 <ReadMag+0x294>)
 800611e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006122:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	static double mag_adj[3] = {1.0, 1.0, 1.0};
	static uint8_t initialized = 0;

	// Initialisation une seule fois (lecture ASAX/ASAY/ASAZ)
	if (!initialized) {
 8006126:	4b9a      	ldr	r3, [pc, #616]	@ (8006390 <ReadMag+0x280>)
 8006128:	781b      	ldrb	r3, [r3, #0]
 800612a:	2b00      	cmp	r3, #0
 800612c:	d16d      	bne.n	800620a <ReadMag+0xfa>
		uint8_t asa[3];
		uint8_t mode = 0x0F; // Fuse ROM access mode
 800612e:	230f      	movs	r3, #15
 8006130:	75fb      	strb	r3, [r7, #23]
		if (HAL_I2C_Mem_Write(&hi2c1, 0x0C << 1, 0x0A, 1, &mode, 1, HAL_MAX_DELAY) != HAL_OK)
 8006132:	f04f 33ff 	mov.w	r3, #4294967295
 8006136:	9302      	str	r3, [sp, #8]
 8006138:	2301      	movs	r3, #1
 800613a:	9301      	str	r3, [sp, #4]
 800613c:	f107 0317 	add.w	r3, r7, #23
 8006140:	9300      	str	r3, [sp, #0]
 8006142:	2301      	movs	r3, #1
 8006144:	220a      	movs	r2, #10
 8006146:	2118      	movs	r1, #24
 8006148:	4892      	ldr	r0, [pc, #584]	@ (8006394 <ReadMag+0x284>)
 800614a:	f7fc f809 	bl	8002160 <HAL_I2C_Mem_Write>
 800614e:	4603      	mov	r3, r0
 8006150:	2b00      	cmp	r3, #0
 8006152:	d001      	beq.n	8006158 <ReadMag+0x48>
			Error_Handler();
 8006154:	f7fb fa2e 	bl	80015b4 <Error_Handler>
		HAL_Delay(10);
 8006158:	200a      	movs	r0, #10
 800615a:	f7fb fcc5 	bl	8001ae8 <HAL_Delay>

		if (HAL_I2C_Mem_Read(&hi2c1, 0x0C << 1, 0x10, 1, asa, 3, HAL_MAX_DELAY) != HAL_OK)
 800615e:	f04f 33ff 	mov.w	r3, #4294967295
 8006162:	9302      	str	r3, [sp, #8]
 8006164:	2303      	movs	r3, #3
 8006166:	9301      	str	r3, [sp, #4]
 8006168:	f107 0318 	add.w	r3, r7, #24
 800616c:	9300      	str	r3, [sp, #0]
 800616e:	2301      	movs	r3, #1
 8006170:	2210      	movs	r2, #16
 8006172:	2118      	movs	r1, #24
 8006174:	4887      	ldr	r0, [pc, #540]	@ (8006394 <ReadMag+0x284>)
 8006176:	f7fc f907 	bl	8002388 <HAL_I2C_Mem_Read>
 800617a:	4603      	mov	r3, r0
 800617c:	2b00      	cmp	r3, #0
 800617e:	d001      	beq.n	8006184 <ReadMag+0x74>
			Error_Handler();
 8006180:	f7fb fa18 	bl	80015b4 <Error_Handler>

		for (int i = 0; i < 3; i++) {
 8006184:	2300      	movs	r3, #0
 8006186:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006188:	e021      	b.n	80061ce <ReadMag+0xbe>
			mag_adj[i] = ((double)(asa[i] - 128) / 256.0) + 1.0;
 800618a:	f107 0218 	add.w	r2, r7, #24
 800618e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006190:	4413      	add	r3, r2
 8006192:	781b      	ldrb	r3, [r3, #0]
 8006194:	3b80      	subs	r3, #128	@ 0x80
 8006196:	4618      	mov	r0, r3
 8006198:	f7fa f9ec 	bl	8000574 <__aeabi_i2d>
 800619c:	f04f 0200 	mov.w	r2, #0
 80061a0:	4b7d      	ldr	r3, [pc, #500]	@ (8006398 <ReadMag+0x288>)
 80061a2:	f7fa fb7b 	bl	800089c <__aeabi_ddiv>
 80061a6:	4602      	mov	r2, r0
 80061a8:	460b      	mov	r3, r1
 80061aa:	4610      	mov	r0, r2
 80061ac:	4619      	mov	r1, r3
 80061ae:	f04f 0200 	mov.w	r2, #0
 80061b2:	4b7a      	ldr	r3, [pc, #488]	@ (800639c <ReadMag+0x28c>)
 80061b4:	f7fa f892 	bl	80002dc <__adddf3>
 80061b8:	4602      	mov	r2, r0
 80061ba:	460b      	mov	r3, r1
 80061bc:	4878      	ldr	r0, [pc, #480]	@ (80063a0 <ReadMag+0x290>)
 80061be:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80061c0:	00c9      	lsls	r1, r1, #3
 80061c2:	4401      	add	r1, r0
 80061c4:	e9c1 2300 	strd	r2, r3, [r1]
		for (int i = 0; i < 3; i++) {
 80061c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061ca:	3301      	adds	r3, #1
 80061cc:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80061ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80061d0:	2b02      	cmp	r3, #2
 80061d2:	ddda      	ble.n	800618a <ReadMag+0x7a>
		}

		mode = 0x16; // Continuous measurement mode 2 (16 bits, 100 Hz)
 80061d4:	2316      	movs	r3, #22
 80061d6:	75fb      	strb	r3, [r7, #23]
		if (HAL_I2C_Mem_Write(&hi2c1, 0x0C << 1, 0x0A, 1, &mode, 1, HAL_MAX_DELAY) != HAL_OK)
 80061d8:	f04f 33ff 	mov.w	r3, #4294967295
 80061dc:	9302      	str	r3, [sp, #8]
 80061de:	2301      	movs	r3, #1
 80061e0:	9301      	str	r3, [sp, #4]
 80061e2:	f107 0317 	add.w	r3, r7, #23
 80061e6:	9300      	str	r3, [sp, #0]
 80061e8:	2301      	movs	r3, #1
 80061ea:	220a      	movs	r2, #10
 80061ec:	2118      	movs	r1, #24
 80061ee:	4869      	ldr	r0, [pc, #420]	@ (8006394 <ReadMag+0x284>)
 80061f0:	f7fb ffb6 	bl	8002160 <HAL_I2C_Mem_Write>
 80061f4:	4603      	mov	r3, r0
 80061f6:	2b00      	cmp	r3, #0
 80061f8:	d001      	beq.n	80061fe <ReadMag+0xee>
			Error_Handler();
 80061fa:	f7fb f9db 	bl	80015b4 <Error_Handler>
		HAL_Delay(10);
 80061fe:	200a      	movs	r0, #10
 8006200:	f7fb fc72 	bl	8001ae8 <HAL_Delay>

		initialized = 1;
 8006204:	4b62      	ldr	r3, [pc, #392]	@ (8006390 <ReadMag+0x280>)
 8006206:	2201      	movs	r2, #1
 8006208:	701a      	strb	r2, [r3, #0]
	}

	// Attendre que les donnes soient prtes (ST1.DRDY)
	uint8_t st1;
	do {
		if (HAL_I2C_Mem_Read(&hi2c1, 0x0C << 1, 0x02, 1, &st1, 1, HAL_MAX_DELAY) != HAL_OK)
 800620a:	f04f 33ff 	mov.w	r3, #4294967295
 800620e:	9302      	str	r3, [sp, #8]
 8006210:	2301      	movs	r3, #1
 8006212:	9301      	str	r3, [sp, #4]
 8006214:	f107 031f 	add.w	r3, r7, #31
 8006218:	9300      	str	r3, [sp, #0]
 800621a:	2301      	movs	r3, #1
 800621c:	2202      	movs	r2, #2
 800621e:	2118      	movs	r1, #24
 8006220:	485c      	ldr	r0, [pc, #368]	@ (8006394 <ReadMag+0x284>)
 8006222:	f7fc f8b1 	bl	8002388 <HAL_I2C_Mem_Read>
 8006226:	4603      	mov	r3, r0
 8006228:	2b00      	cmp	r3, #0
 800622a:	d001      	beq.n	8006230 <ReadMag+0x120>
			Error_Handler();
 800622c:	f7fb f9c2 	bl	80015b4 <Error_Handler>
	} while (!(st1 & 0x01));
 8006230:	7ffb      	ldrb	r3, [r7, #31]
 8006232:	f003 0301 	and.w	r3, r3, #1
 8006236:	2b00      	cmp	r3, #0
 8006238:	d0e7      	beq.n	800620a <ReadMag+0xfa>

	// Lecture des registres HXL  HZH
	if (HAL_I2C_Mem_Read(&hi2c1, 0x0C << 1, 0x03, 1, raw, 7, HAL_MAX_DELAY) != HAL_OK)
 800623a:	f04f 33ff 	mov.w	r3, #4294967295
 800623e:	9302      	str	r3, [sp, #8]
 8006240:	2307      	movs	r3, #7
 8006242:	9301      	str	r3, [sp, #4]
 8006244:	f107 0320 	add.w	r3, r7, #32
 8006248:	9300      	str	r3, [sp, #0]
 800624a:	2301      	movs	r3, #1
 800624c:	2203      	movs	r2, #3
 800624e:	2118      	movs	r1, #24
 8006250:	4850      	ldr	r0, [pc, #320]	@ (8006394 <ReadMag+0x284>)
 8006252:	f7fc f899 	bl	8002388 <HAL_I2C_Mem_Read>
 8006256:	4603      	mov	r3, r0
 8006258:	2b00      	cmp	r3, #0
 800625a:	d001      	beq.n	8006260 <ReadMag+0x150>
		Error_Handler();
 800625c:	f7fb f9aa 	bl	80015b4 <Error_Handler>

	// Vrification overflow (ST2)
	uint8_t st2;
	if (HAL_I2C_Mem_Read(&hi2c1, 0x0C << 1, 0x09, 1, &st2, 1, HAL_MAX_DELAY) != HAL_OK)
 8006260:	f04f 33ff 	mov.w	r3, #4294967295
 8006264:	9302      	str	r3, [sp, #8]
 8006266:	2301      	movs	r3, #1
 8006268:	9301      	str	r3, [sp, #4]
 800626a:	f107 031e 	add.w	r3, r7, #30
 800626e:	9300      	str	r3, [sp, #0]
 8006270:	2301      	movs	r3, #1
 8006272:	2209      	movs	r2, #9
 8006274:	2118      	movs	r1, #24
 8006276:	4847      	ldr	r0, [pc, #284]	@ (8006394 <ReadMag+0x284>)
 8006278:	f7fc f886 	bl	8002388 <HAL_I2C_Mem_Read>
 800627c:	4603      	mov	r3, r0
 800627e:	2b00      	cmp	r3, #0
 8006280:	d001      	beq.n	8006286 <ReadMag+0x176>
		Error_Handler();
 8006282:	f7fb f997 	bl	80015b4 <Error_Handler>
	if (st2 & 0x08) { // overflow, ignorer lecture
 8006286:	7fbb      	ldrb	r3, [r7, #30]
 8006288:	f003 0308 	and.w	r3, r3, #8
 800628c:	2b00      	cmp	r3, #0
 800628e:	d00c      	beq.n	80062aa <ReadMag+0x19a>
		*mx = *my = *mz = 0.0f;
 8006290:	687b      	ldr	r3, [r7, #4]
 8006292:	f04f 0200 	mov.w	r2, #0
 8006296:	601a      	str	r2, [r3, #0]
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681a      	ldr	r2, [r3, #0]
 800629c:	68bb      	ldr	r3, [r7, #8]
 800629e:	601a      	str	r2, [r3, #0]
 80062a0:	68bb      	ldr	r3, [r7, #8]
 80062a2:	681a      	ldr	r2, [r3, #0]
 80062a4:	68fb      	ldr	r3, [r7, #12]
 80062a6:	601a      	str	r2, [r3, #0]
 80062a8:	e06e      	b.n	8006388 <ReadMag+0x278>
		return;
	}

	// Conversion des donnes brutes
	mx_raw = (int16_t)((raw[1] << 8) | raw[0]);
 80062aa:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 80062ae:	b21b      	sxth	r3, r3
 80062b0:	021b      	lsls	r3, r3, #8
 80062b2:	b21a      	sxth	r2, r3
 80062b4:	f897 3020 	ldrb.w	r3, [r7, #32]
 80062b8:	b21b      	sxth	r3, r3
 80062ba:	4313      	orrs	r3, r2
 80062bc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
	my_raw = (int16_t)((raw[3] << 8) | raw[2]);
 80062be:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 80062c2:	b21b      	sxth	r3, r3
 80062c4:	021b      	lsls	r3, r3, #8
 80062c6:	b21a      	sxth	r2, r3
 80062c8:	f897 3022 	ldrb.w	r3, [r7, #34]	@ 0x22
 80062cc:	b21b      	sxth	r3, r3
 80062ce:	4313      	orrs	r3, r2
 80062d0:	85bb      	strh	r3, [r7, #44]	@ 0x2c
	mz_raw = (int16_t)((raw[5] << 8) | raw[4]);
 80062d2:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80062d6:	b21b      	sxth	r3, r3
 80062d8:	021b      	lsls	r3, r3, #8
 80062da:	b21a      	sxth	r2, r3
 80062dc:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80062e0:	b21b      	sxth	r3, r3
 80062e2:	4313      	orrs	r3, r2
 80062e4:	857b      	strh	r3, [r7, #42]	@ 0x2a

	*mx = (float)(mx_raw * sens * mag_adj[0]);
 80062e6:	f9b7 302e 	ldrsh.w	r3, [r7, #46]	@ 0x2e
 80062ea:	4618      	mov	r0, r3
 80062ec:	f7fa f942 	bl	8000574 <__aeabi_i2d>
 80062f0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80062f4:	f7fa f9a8 	bl	8000648 <__aeabi_dmul>
 80062f8:	4602      	mov	r2, r0
 80062fa:	460b      	mov	r3, r1
 80062fc:	4610      	mov	r0, r2
 80062fe:	4619      	mov	r1, r3
 8006300:	4b27      	ldr	r3, [pc, #156]	@ (80063a0 <ReadMag+0x290>)
 8006302:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006306:	f7fa f99f 	bl	8000648 <__aeabi_dmul>
 800630a:	4602      	mov	r2, r0
 800630c:	460b      	mov	r3, r1
 800630e:	4610      	mov	r0, r2
 8006310:	4619      	mov	r1, r3
 8006312:	f7fa fc91 	bl	8000c38 <__aeabi_d2f>
 8006316:	4602      	mov	r2, r0
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	601a      	str	r2, [r3, #0]
	*my = (float)(my_raw * sens * mag_adj[1]);
 800631c:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	@ 0x2c
 8006320:	4618      	mov	r0, r3
 8006322:	f7fa f927 	bl	8000574 <__aeabi_i2d>
 8006326:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800632a:	f7fa f98d 	bl	8000648 <__aeabi_dmul>
 800632e:	4602      	mov	r2, r0
 8006330:	460b      	mov	r3, r1
 8006332:	4610      	mov	r0, r2
 8006334:	4619      	mov	r1, r3
 8006336:	4b1a      	ldr	r3, [pc, #104]	@ (80063a0 <ReadMag+0x290>)
 8006338:	e9d3 2302 	ldrd	r2, r3, [r3, #8]
 800633c:	f7fa f984 	bl	8000648 <__aeabi_dmul>
 8006340:	4602      	mov	r2, r0
 8006342:	460b      	mov	r3, r1
 8006344:	4610      	mov	r0, r2
 8006346:	4619      	mov	r1, r3
 8006348:	f7fa fc76 	bl	8000c38 <__aeabi_d2f>
 800634c:	4602      	mov	r2, r0
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	601a      	str	r2, [r3, #0]
	*mz = (float)(mz_raw * sens * mag_adj[2]);
 8006352:	f9b7 302a 	ldrsh.w	r3, [r7, #42]	@ 0x2a
 8006356:	4618      	mov	r0, r3
 8006358:	f7fa f90c 	bl	8000574 <__aeabi_i2d>
 800635c:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006360:	f7fa f972 	bl	8000648 <__aeabi_dmul>
 8006364:	4602      	mov	r2, r0
 8006366:	460b      	mov	r3, r1
 8006368:	4610      	mov	r0, r2
 800636a:	4619      	mov	r1, r3
 800636c:	4b0c      	ldr	r3, [pc, #48]	@ (80063a0 <ReadMag+0x290>)
 800636e:	e9d3 2304 	ldrd	r2, r3, [r3, #16]
 8006372:	f7fa f969 	bl	8000648 <__aeabi_dmul>
 8006376:	4602      	mov	r2, r0
 8006378:	460b      	mov	r3, r1
 800637a:	4610      	mov	r0, r2
 800637c:	4619      	mov	r1, r3
 800637e:	f7fa fc5b 	bl	8000c38 <__aeabi_d2f>
 8006382:	4602      	mov	r2, r0
 8006384:	687b      	ldr	r3, [r7, #4]
 8006386:	601a      	str	r2, [r3, #0]
}
 8006388:	3740      	adds	r7, #64	@ 0x40
 800638a:	46bd      	mov	sp, r7
 800638c:	bd80      	pop	{r7, pc}
 800638e:	bf00      	nop
 8006390:	20000360 	.word	0x20000360
 8006394:	2000021c 	.word	0x2000021c
 8006398:	40700000 	.word	0x40700000
 800639c:	3ff00000 	.word	0x3ff00000
 80063a0:	20000010 	.word	0x20000010
 80063a4:	33333333 	.word	0x33333333
 80063a8:	3fc33333 	.word	0x3fc33333

080063ac <MagAcquireSamples>:
 * @param Bz Tableau de float pour stocker les mesures Z
 * @param N Nombre de mesures  effectuer
 * @param delay_ms Dlai entre chaque mesure en millisecondes
 */
void MagAcquireSamples(float *Bx, float *By, float *Bz, uint16_t N, uint16_t delay_ms)
{
 80063ac:	b590      	push	{r4, r7, lr}
 80063ae:	b08d      	sub	sp, #52	@ 0x34
 80063b0:	af00      	add	r7, sp, #0
 80063b2:	60f8      	str	r0, [r7, #12]
 80063b4:	60b9      	str	r1, [r7, #8]
 80063b6:	607a      	str	r2, [r7, #4]
 80063b8:	807b      	strh	r3, [r7, #2]
	for(uint16_t i=0; i<N; i++)
 80063ba:	2300      	movs	r3, #0
 80063bc:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 80063be:	e038      	b.n	8006432 <MagAcquireSamples+0x86>
	{
		double mag[3];
		ReadMag(&mag[0], &mag[1], &mag[2]);
 80063c0:	f107 0310 	add.w	r3, r7, #16
 80063c4:	f103 0210 	add.w	r2, r3, #16
 80063c8:	f107 0310 	add.w	r3, r7, #16
 80063cc:	f103 0108 	add.w	r1, r3, #8
 80063d0:	f107 0310 	add.w	r3, r7, #16
 80063d4:	4618      	mov	r0, r3
 80063d6:	f7ff fe9b 	bl	8006110 <ReadMag>

		Bx[i] = (float)mag[0];
 80063da:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80063de:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 80063e0:	0089      	lsls	r1, r1, #2
 80063e2:	68f8      	ldr	r0, [r7, #12]
 80063e4:	1844      	adds	r4, r0, r1
 80063e6:	4610      	mov	r0, r2
 80063e8:	4619      	mov	r1, r3
 80063ea:	f7fa fc25 	bl	8000c38 <__aeabi_d2f>
 80063ee:	4603      	mov	r3, r0
 80063f0:	6023      	str	r3, [r4, #0]
		By[i] = (float)mag[1];
 80063f2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80063f6:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 80063f8:	0089      	lsls	r1, r1, #2
 80063fa:	68b8      	ldr	r0, [r7, #8]
 80063fc:	1844      	adds	r4, r0, r1
 80063fe:	4610      	mov	r0, r2
 8006400:	4619      	mov	r1, r3
 8006402:	f7fa fc19 	bl	8000c38 <__aeabi_d2f>
 8006406:	4603      	mov	r3, r0
 8006408:	6023      	str	r3, [r4, #0]
		Bz[i] = (float)mag[2];
 800640a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800640e:	8df9      	ldrh	r1, [r7, #46]	@ 0x2e
 8006410:	0089      	lsls	r1, r1, #2
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	1844      	adds	r4, r0, r1
 8006416:	4610      	mov	r0, r2
 8006418:	4619      	mov	r1, r3
 800641a:	f7fa fc0d 	bl	8000c38 <__aeabi_d2f>
 800641e:	4603      	mov	r3, r0
 8006420:	6023      	str	r3, [r4, #0]

		HAL_Delay(delay_ms);
 8006422:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 8006426:	4618      	mov	r0, r3
 8006428:	f7fb fb5e 	bl	8001ae8 <HAL_Delay>
	for(uint16_t i=0; i<N; i++)
 800642c:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800642e:	3301      	adds	r3, #1
 8006430:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8006432:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 8006434:	887b      	ldrh	r3, [r7, #2]
 8006436:	429a      	cmp	r2, r3
 8006438:	d3c2      	bcc.n	80063c0 <MagAcquireSamples+0x14>
	}
}
 800643a:	bf00      	nop
 800643c:	bf00      	nop
 800643e:	3734      	adds	r7, #52	@ 0x34
 8006440:	46bd      	mov	sp, r7
 8006442:	bd90      	pop	{r4, r7, pc}

08006444 <MagComputeOffsets>:
 * @param offsetX Pointeur vers float pour stocker l'offset X moyen
 * @param offsetY Pointeur vers float pour stocker l'offset Y moyen
 * @param offsetZ Pointeur vers float pour stocker l'offset Z moyen
 */
void MagComputeOffsets(float *Bx, float *By, float *Bz, uint16_t N, float *offsetX, float *offsetY, float *offsetZ)
{
 8006444:	b480      	push	{r7}
 8006446:	b089      	sub	sp, #36	@ 0x24
 8006448:	af00      	add	r7, sp, #0
 800644a:	60f8      	str	r0, [r7, #12]
 800644c:	60b9      	str	r1, [r7, #8]
 800644e:	607a      	str	r2, [r7, #4]
 8006450:	807b      	strh	r3, [r7, #2]
	float sumX=0, sumY=0, sumZ=0;
 8006452:	f04f 0300 	mov.w	r3, #0
 8006456:	61fb      	str	r3, [r7, #28]
 8006458:	f04f 0300 	mov.w	r3, #0
 800645c:	61bb      	str	r3, [r7, #24]
 800645e:	f04f 0300 	mov.w	r3, #0
 8006462:	617b      	str	r3, [r7, #20]
	for(uint16_t i=0; i<N; i++)
 8006464:	2300      	movs	r3, #0
 8006466:	827b      	strh	r3, [r7, #18]
 8006468:	e026      	b.n	80064b8 <MagComputeOffsets+0x74>
	{
		sumX += Bx[i];
 800646a:	8a7b      	ldrh	r3, [r7, #18]
 800646c:	009b      	lsls	r3, r3, #2
 800646e:	68fa      	ldr	r2, [r7, #12]
 8006470:	4413      	add	r3, r2
 8006472:	edd3 7a00 	vldr	s15, [r3]
 8006476:	ed97 7a07 	vldr	s14, [r7, #28]
 800647a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800647e:	edc7 7a07 	vstr	s15, [r7, #28]
		sumY += By[i];
 8006482:	8a7b      	ldrh	r3, [r7, #18]
 8006484:	009b      	lsls	r3, r3, #2
 8006486:	68ba      	ldr	r2, [r7, #8]
 8006488:	4413      	add	r3, r2
 800648a:	edd3 7a00 	vldr	s15, [r3]
 800648e:	ed97 7a06 	vldr	s14, [r7, #24]
 8006492:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006496:	edc7 7a06 	vstr	s15, [r7, #24]
		sumZ += Bz[i];
 800649a:	8a7b      	ldrh	r3, [r7, #18]
 800649c:	009b      	lsls	r3, r3, #2
 800649e:	687a      	ldr	r2, [r7, #4]
 80064a0:	4413      	add	r3, r2
 80064a2:	edd3 7a00 	vldr	s15, [r3]
 80064a6:	ed97 7a05 	vldr	s14, [r7, #20]
 80064aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064ae:	edc7 7a05 	vstr	s15, [r7, #20]
	for(uint16_t i=0; i<N; i++)
 80064b2:	8a7b      	ldrh	r3, [r7, #18]
 80064b4:	3301      	adds	r3, #1
 80064b6:	827b      	strh	r3, [r7, #18]
 80064b8:	8a7a      	ldrh	r2, [r7, #18]
 80064ba:	887b      	ldrh	r3, [r7, #2]
 80064bc:	429a      	cmp	r2, r3
 80064be:	d3d4      	bcc.n	800646a <MagComputeOffsets+0x26>
	}
	*offsetX = sumX / N;
 80064c0:	887b      	ldrh	r3, [r7, #2]
 80064c2:	ee07 3a90 	vmov	s15, r3
 80064c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80064ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80064ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80064d4:	edc3 7a00 	vstr	s15, [r3]
	*offsetY = sumY / N;
 80064d8:	887b      	ldrh	r3, [r7, #2]
 80064da:	ee07 3a90 	vmov	s15, r3
 80064de:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80064e2:	edd7 6a06 	vldr	s13, [r7, #24]
 80064e6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80064ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80064ec:	edc3 7a00 	vstr	s15, [r3]
	*offsetZ = sumZ / N;
 80064f0:	887b      	ldrh	r3, [r7, #2]
 80064f2:	ee07 3a90 	vmov	s15, r3
 80064f6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80064fa:	edd7 6a05 	vldr	s13, [r7, #20]
 80064fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8006502:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006504:	edc3 7a00 	vstr	s15, [r3]
}
 8006508:	bf00      	nop
 800650a:	3724      	adds	r7, #36	@ 0x24
 800650c:	46bd      	mov	sp, r7
 800650e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006512:	4770      	bx	lr

08006514 <MagPrintOffsets>:
 * @param offsetX Offset moyen sur l'axe X
 * @param offsetY Offset moyen sur l'axe Y
 * @param offsetZ Offset moyen sur l'axe Z
 */
void MagPrintOffsets(float offsetX, float offsetY, float offsetZ)
{
 8006514:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006518:	b0a4      	sub	sp, #144	@ 0x90
 800651a:	af06      	add	r7, sp, #24
 800651c:	ed87 0a03 	vstr	s0, [r7, #12]
 8006520:	edc7 0a02 	vstr	s1, [r7, #8]
 8006524:	ed87 1a01 	vstr	s2, [r7, #4]
	char msg[100];
	snprintf(msg, sizeof(msg), "\r\nOffsets Mag (T): X=%.2f | Y=%.2f | Z=%.2f \r\n",
 8006528:	68f8      	ldr	r0, [r7, #12]
 800652a:	f7fa f835 	bl	8000598 <__aeabi_f2d>
 800652e:	4604      	mov	r4, r0
 8006530:	460d      	mov	r5, r1
 8006532:	68b8      	ldr	r0, [r7, #8]
 8006534:	f7fa f830 	bl	8000598 <__aeabi_f2d>
 8006538:	4680      	mov	r8, r0
 800653a:	4689      	mov	r9, r1
 800653c:	6878      	ldr	r0, [r7, #4]
 800653e:	f7fa f82b 	bl	8000598 <__aeabi_f2d>
 8006542:	4602      	mov	r2, r0
 8006544:	460b      	mov	r3, r1
 8006546:	f107 0014 	add.w	r0, r7, #20
 800654a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800654e:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8006552:	e9cd 4500 	strd	r4, r5, [sp]
 8006556:	4a0b      	ldr	r2, [pc, #44]	@ (8006584 <MagPrintOffsets+0x70>)
 8006558:	2164      	movs	r1, #100	@ 0x64
 800655a:	f001 fbcb 	bl	8007cf4 <sniprintf>
			offsetX, offsetY, offsetZ);
	HAL_UART_Transmit(&hlpuart1, (uint8_t*)msg, strlen(msg), HAL_MAX_DELAY);
 800655e:	f107 0314 	add.w	r3, r7, #20
 8006562:	4618      	mov	r0, r3
 8006564:	f7f9 feac 	bl	80002c0 <strlen>
 8006568:	4603      	mov	r3, r0
 800656a:	b29a      	uxth	r2, r3
 800656c:	f107 0114 	add.w	r1, r7, #20
 8006570:	f04f 33ff 	mov.w	r3, #4294967295
 8006574:	4804      	ldr	r0, [pc, #16]	@ (8006588 <MagPrintOffsets+0x74>)
 8006576:	f7fd fc89 	bl	8003e8c <HAL_UART_Transmit>
}
 800657a:	bf00      	nop
 800657c:	3778      	adds	r7, #120	@ 0x78
 800657e:	46bd      	mov	sp, r7
 8006580:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8006584:	0800d238 	.word	0x0800d238
 8006588:	20000270 	.word	0x20000270

0800658c <MagCalibLite>:
 *
 * @param N Nombre de mesures  acqurir
 * @param delay_ms Dlai entre chaque mesure en millisecondes
 */
void MagCalibLite(uint16_t N, uint16_t delay_ms)
{
 800658c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006590:	b097      	sub	sp, #92	@ 0x5c
 8006592:	af04      	add	r7, sp, #16
 8006594:	4603      	mov	r3, r0
 8006596:	460a      	mov	r2, r1
 8006598:	83fb      	strh	r3, [r7, #30]
 800659a:	4613      	mov	r3, r2
 800659c:	83bb      	strh	r3, [r7, #28]
 800659e:	466b      	mov	r3, sp
 80065a0:	461e      	mov	r6, r3
	float Bx[N], By[N], Bz[N];
 80065a2:	8bf9      	ldrh	r1, [r7, #30]
 80065a4:	460b      	mov	r3, r1
 80065a6:	3b01      	subs	r3, #1
 80065a8:	647b      	str	r3, [r7, #68]	@ 0x44
 80065aa:	b28b      	uxth	r3, r1
 80065ac:	2200      	movs	r2, #0
 80065ae:	461c      	mov	r4, r3
 80065b0:	4615      	mov	r5, r2
 80065b2:	f04f 0200 	mov.w	r2, #0
 80065b6:	f04f 0300 	mov.w	r3, #0
 80065ba:	016b      	lsls	r3, r5, #5
 80065bc:	ea43 63d4 	orr.w	r3, r3, r4, lsr #27
 80065c0:	0162      	lsls	r2, r4, #5
 80065c2:	b28b      	uxth	r3, r1
 80065c4:	2200      	movs	r2, #0
 80065c6:	613b      	str	r3, [r7, #16]
 80065c8:	617a      	str	r2, [r7, #20]
 80065ca:	f04f 0200 	mov.w	r2, #0
 80065ce:	f04f 0300 	mov.w	r3, #0
 80065d2:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 80065d6:	4628      	mov	r0, r5
 80065d8:	0143      	lsls	r3, r0, #5
 80065da:	4620      	mov	r0, r4
 80065dc:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80065e0:	4620      	mov	r0, r4
 80065e2:	0142      	lsls	r2, r0, #5
 80065e4:	460b      	mov	r3, r1
 80065e6:	009b      	lsls	r3, r3, #2
 80065e8:	3307      	adds	r3, #7
 80065ea:	08db      	lsrs	r3, r3, #3
 80065ec:	00db      	lsls	r3, r3, #3
 80065ee:	ebad 0d03 	sub.w	sp, sp, r3
 80065f2:	ab04      	add	r3, sp, #16
 80065f4:	3303      	adds	r3, #3
 80065f6:	089b      	lsrs	r3, r3, #2
 80065f8:	009b      	lsls	r3, r3, #2
 80065fa:	643b      	str	r3, [r7, #64]	@ 0x40
 80065fc:	8bf9      	ldrh	r1, [r7, #30]
 80065fe:	460b      	mov	r3, r1
 8006600:	3b01      	subs	r3, #1
 8006602:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8006604:	b28b      	uxth	r3, r1
 8006606:	2200      	movs	r2, #0
 8006608:	60bb      	str	r3, [r7, #8]
 800660a:	60fa      	str	r2, [r7, #12]
 800660c:	f04f 0200 	mov.w	r2, #0
 8006610:	f04f 0300 	mov.w	r3, #0
 8006614:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006618:	4628      	mov	r0, r5
 800661a:	0143      	lsls	r3, r0, #5
 800661c:	4620      	mov	r0, r4
 800661e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006622:	4620      	mov	r0, r4
 8006624:	0142      	lsls	r2, r0, #5
 8006626:	b28b      	uxth	r3, r1
 8006628:	2200      	movs	r2, #0
 800662a:	603b      	str	r3, [r7, #0]
 800662c:	607a      	str	r2, [r7, #4]
 800662e:	f04f 0200 	mov.w	r2, #0
 8006632:	f04f 0300 	mov.w	r3, #0
 8006636:	e9d7 4500 	ldrd	r4, r5, [r7]
 800663a:	4628      	mov	r0, r5
 800663c:	0143      	lsls	r3, r0, #5
 800663e:	4620      	mov	r0, r4
 8006640:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8006644:	4620      	mov	r0, r4
 8006646:	0142      	lsls	r2, r0, #5
 8006648:	460b      	mov	r3, r1
 800664a:	009b      	lsls	r3, r3, #2
 800664c:	3307      	adds	r3, #7
 800664e:	08db      	lsrs	r3, r3, #3
 8006650:	00db      	lsls	r3, r3, #3
 8006652:	ebad 0d03 	sub.w	sp, sp, r3
 8006656:	ab04      	add	r3, sp, #16
 8006658:	3303      	adds	r3, #3
 800665a:	089b      	lsrs	r3, r3, #2
 800665c:	009b      	lsls	r3, r3, #2
 800665e:	63bb      	str	r3, [r7, #56]	@ 0x38
 8006660:	8bf9      	ldrh	r1, [r7, #30]
 8006662:	460b      	mov	r3, r1
 8006664:	3b01      	subs	r3, #1
 8006666:	637b      	str	r3, [r7, #52]	@ 0x34
 8006668:	b28b      	uxth	r3, r1
 800666a:	2200      	movs	r2, #0
 800666c:	469a      	mov	sl, r3
 800666e:	4693      	mov	fp, r2
 8006670:	f04f 0200 	mov.w	r2, #0
 8006674:	f04f 0300 	mov.w	r3, #0
 8006678:	ea4f 134b 	mov.w	r3, fp, lsl #5
 800667c:	ea43 63da 	orr.w	r3, r3, sl, lsr #27
 8006680:	ea4f 124a 	mov.w	r2, sl, lsl #5
 8006684:	b28b      	uxth	r3, r1
 8006686:	2200      	movs	r2, #0
 8006688:	4698      	mov	r8, r3
 800668a:	4691      	mov	r9, r2
 800668c:	f04f 0200 	mov.w	r2, #0
 8006690:	f04f 0300 	mov.w	r3, #0
 8006694:	ea4f 1349 	mov.w	r3, r9, lsl #5
 8006698:	ea43 63d8 	orr.w	r3, r3, r8, lsr #27
 800669c:	ea4f 1248 	mov.w	r2, r8, lsl #5
 80066a0:	460b      	mov	r3, r1
 80066a2:	009b      	lsls	r3, r3, #2
 80066a4:	3307      	adds	r3, #7
 80066a6:	08db      	lsrs	r3, r3, #3
 80066a8:	00db      	lsls	r3, r3, #3
 80066aa:	ebad 0d03 	sub.w	sp, sp, r3
 80066ae:	ab04      	add	r3, sp, #16
 80066b0:	3303      	adds	r3, #3
 80066b2:	089b      	lsrs	r3, r3, #2
 80066b4:	009b      	lsls	r3, r3, #2
 80066b6:	633b      	str	r3, [r7, #48]	@ 0x30
	float offsetX, offsetY, offsetZ;

	MagAcquireSamples(Bx, By, Bz, N, delay_ms);
 80066b8:	8bfa      	ldrh	r2, [r7, #30]
 80066ba:	8bbb      	ldrh	r3, [r7, #28]
 80066bc:	9300      	str	r3, [sp, #0]
 80066be:	4613      	mov	r3, r2
 80066c0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066c2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80066c4:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80066c6:	f7ff fe71 	bl	80063ac <MagAcquireSamples>
	MagComputeOffsets(Bx, By, Bz, N, &offsetX, &offsetY, &offsetZ);
 80066ca:	8bfa      	ldrh	r2, [r7, #30]
 80066cc:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80066d0:	9302      	str	r3, [sp, #8]
 80066d2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80066d6:	9301      	str	r3, [sp, #4]
 80066d8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80066dc:	9300      	str	r3, [sp, #0]
 80066de:	4613      	mov	r3, r2
 80066e0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80066e2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80066e4:	6c38      	ldr	r0, [r7, #64]	@ 0x40
 80066e6:	f7ff fead 	bl	8006444 <MagComputeOffsets>
	MagPrintOffsets(offsetX, offsetY, offsetZ);
 80066ea:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 80066ee:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 80066f2:	edd7 6a09 	vldr	s13, [r7, #36]	@ 0x24
 80066f6:	eeb0 1a66 	vmov.f32	s2, s13
 80066fa:	eef0 0a47 	vmov.f32	s1, s14
 80066fe:	eeb0 0a67 	vmov.f32	s0, s15
 8006702:	f7ff ff07 	bl	8006514 <MagPrintOffsets>
 8006706:	46b5      	mov	sp, r6
}
 8006708:	bf00      	nop
 800670a:	374c      	adds	r7, #76	@ 0x4c
 800670c:	46bd      	mov	sp, r7
 800670e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
	...

08006714 <MagCalib>:
 * @param  mag_scale    Tableau de 3 doubles pour stocker les coefficients correcteurs (soft iron) calculs
 * @retval None
 *
 * @note   Utilise ReadMag() pour ne pas afficher de messages UART inutiles.
 */
void MagCalib(I2C_HandleTypeDef *hi2c, double mag_bias[3], double mag_scale[3]){
 8006714:	b590      	push	{r4, r7, lr}
 8006716:	b09f      	sub	sp, #124	@ 0x7c
 8006718:	af00      	add	r7, sp, #0
 800671a:	60f8      	str	r0, [r7, #12]
 800671c:	60b9      	str	r1, [r7, #8]
 800671e:	607a      	str	r2, [r7, #4]
#define CALIB_SAMPLES 300
#define CALIB_DELAY_MS 50

	double Bx_min =  DBL_MAX, Bx_max = -DBL_MAX;
 8006720:	f04f 32ff 	mov.w	r2, #4294967295
 8006724:	4b11      	ldr	r3, [pc, #68]	@ (800676c <MagCalib+0x58>)
 8006726:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
 800672a:	f04f 32ff 	mov.w	r2, #4294967295
 800672e:	f46f 1380 	mvn.w	r3, #1048576	@ 0x100000
 8006732:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68
	double By_min =  DBL_MAX, By_max = -DBL_MAX;
 8006736:	f04f 32ff 	mov.w	r2, #4294967295
 800673a:	4b0c      	ldr	r3, [pc, #48]	@ (800676c <MagCalib+0x58>)
 800673c:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
 8006740:	f04f 32ff 	mov.w	r2, #4294967295
 8006744:	f46f 1380 	mvn.w	r3, #1048576	@ 0x100000
 8006748:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58
	double Bz_min =  DBL_MAX, Bz_max = -DBL_MAX;
 800674c:	f04f 32ff 	mov.w	r2, #4294967295
 8006750:	4b06      	ldr	r3, [pc, #24]	@ (800676c <MagCalib+0x58>)
 8006752:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
 8006756:	f04f 32ff 	mov.w	r2, #4294967295
 800675a:	f46f 1380 	mvn.w	r3, #1048576	@ 0x100000
 800675e:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

	for(uint16_t i = 0; i < CALIB_SAMPLES; i++)
 8006762:	2300      	movs	r3, #0
 8006764:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006768:	e091      	b.n	800688e <MagCalib+0x17a>
 800676a:	bf00      	nop
 800676c:	7fefffff 	.word	0x7fefffff
	{
		float mx, my, mz;
		ReadMag(&mx, &my, &mz);  // lecture sans UART
 8006770:	f107 0214 	add.w	r2, r7, #20
 8006774:	f107 0118 	add.w	r1, r7, #24
 8006778:	f107 031c 	add.w	r3, r7, #28
 800677c:	4618      	mov	r0, r3
 800677e:	f7ff fcc7 	bl	8006110 <ReadMag>

		if(mx < Bx_min) Bx_min = mx;
 8006782:	69fb      	ldr	r3, [r7, #28]
 8006784:	4618      	mov	r0, r3
 8006786:	f7f9 ff07 	bl	8000598 <__aeabi_f2d>
 800678a:	4602      	mov	r2, r0
 800678c:	460b      	mov	r3, r1
 800678e:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	@ 0x70
 8006792:	f7fa f9e9 	bl	8000b68 <__aeabi_dcmpgt>
 8006796:	4603      	mov	r3, r0
 8006798:	2b00      	cmp	r3, #0
 800679a:	d007      	beq.n	80067ac <MagCalib+0x98>
 800679c:	69fb      	ldr	r3, [r7, #28]
 800679e:	4618      	mov	r0, r3
 80067a0:	f7f9 fefa 	bl	8000598 <__aeabi_f2d>
 80067a4:	4602      	mov	r2, r0
 80067a6:	460b      	mov	r3, r1
 80067a8:	e9c7 231c 	strd	r2, r3, [r7, #112]	@ 0x70
		if(mx > Bx_max) Bx_max = mx;
 80067ac:	69fb      	ldr	r3, [r7, #28]
 80067ae:	4618      	mov	r0, r3
 80067b0:	f7f9 fef2 	bl	8000598 <__aeabi_f2d>
 80067b4:	4602      	mov	r2, r0
 80067b6:	460b      	mov	r3, r1
 80067b8:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80067bc:	f7fa f9b6 	bl	8000b2c <__aeabi_dcmplt>
 80067c0:	4603      	mov	r3, r0
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d007      	beq.n	80067d6 <MagCalib+0xc2>
 80067c6:	69fb      	ldr	r3, [r7, #28]
 80067c8:	4618      	mov	r0, r3
 80067ca:	f7f9 fee5 	bl	8000598 <__aeabi_f2d>
 80067ce:	4602      	mov	r2, r0
 80067d0:	460b      	mov	r3, r1
 80067d2:	e9c7 231a 	strd	r2, r3, [r7, #104]	@ 0x68

		if(my < By_min) By_min = my;
 80067d6:	69bb      	ldr	r3, [r7, #24]
 80067d8:	4618      	mov	r0, r3
 80067da:	f7f9 fedd 	bl	8000598 <__aeabi_f2d>
 80067de:	4602      	mov	r2, r0
 80067e0:	460b      	mov	r3, r1
 80067e2:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	@ 0x60
 80067e6:	f7fa f9bf 	bl	8000b68 <__aeabi_dcmpgt>
 80067ea:	4603      	mov	r3, r0
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d007      	beq.n	8006800 <MagCalib+0xec>
 80067f0:	69bb      	ldr	r3, [r7, #24]
 80067f2:	4618      	mov	r0, r3
 80067f4:	f7f9 fed0 	bl	8000598 <__aeabi_f2d>
 80067f8:	4602      	mov	r2, r0
 80067fa:	460b      	mov	r3, r1
 80067fc:	e9c7 2318 	strd	r2, r3, [r7, #96]	@ 0x60
		if(my > By_max) By_max = my;
 8006800:	69bb      	ldr	r3, [r7, #24]
 8006802:	4618      	mov	r0, r3
 8006804:	f7f9 fec8 	bl	8000598 <__aeabi_f2d>
 8006808:	4602      	mov	r2, r0
 800680a:	460b      	mov	r3, r1
 800680c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8006810:	f7fa f98c 	bl	8000b2c <__aeabi_dcmplt>
 8006814:	4603      	mov	r3, r0
 8006816:	2b00      	cmp	r3, #0
 8006818:	d007      	beq.n	800682a <MagCalib+0x116>
 800681a:	69bb      	ldr	r3, [r7, #24]
 800681c:	4618      	mov	r0, r3
 800681e:	f7f9 febb 	bl	8000598 <__aeabi_f2d>
 8006822:	4602      	mov	r2, r0
 8006824:	460b      	mov	r3, r1
 8006826:	e9c7 2316 	strd	r2, r3, [r7, #88]	@ 0x58

		if(mz < Bz_min) Bz_min = mz;
 800682a:	697b      	ldr	r3, [r7, #20]
 800682c:	4618      	mov	r0, r3
 800682e:	f7f9 feb3 	bl	8000598 <__aeabi_f2d>
 8006832:	4602      	mov	r2, r0
 8006834:	460b      	mov	r3, r1
 8006836:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	@ 0x50
 800683a:	f7fa f995 	bl	8000b68 <__aeabi_dcmpgt>
 800683e:	4603      	mov	r3, r0
 8006840:	2b00      	cmp	r3, #0
 8006842:	d007      	beq.n	8006854 <MagCalib+0x140>
 8006844:	697b      	ldr	r3, [r7, #20]
 8006846:	4618      	mov	r0, r3
 8006848:	f7f9 fea6 	bl	8000598 <__aeabi_f2d>
 800684c:	4602      	mov	r2, r0
 800684e:	460b      	mov	r3, r1
 8006850:	e9c7 2314 	strd	r2, r3, [r7, #80]	@ 0x50
		if(mz > Bz_max) Bz_max = mz;
 8006854:	697b      	ldr	r3, [r7, #20]
 8006856:	4618      	mov	r0, r3
 8006858:	f7f9 fe9e 	bl	8000598 <__aeabi_f2d>
 800685c:	4602      	mov	r2, r0
 800685e:	460b      	mov	r3, r1
 8006860:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8006864:	f7fa f962 	bl	8000b2c <__aeabi_dcmplt>
 8006868:	4603      	mov	r3, r0
 800686a:	2b00      	cmp	r3, #0
 800686c:	d007      	beq.n	800687e <MagCalib+0x16a>
 800686e:	697b      	ldr	r3, [r7, #20]
 8006870:	4618      	mov	r0, r3
 8006872:	f7f9 fe91 	bl	8000598 <__aeabi_f2d>
 8006876:	4602      	mov	r2, r0
 8006878:	460b      	mov	r3, r1
 800687a:	e9c7 2312 	strd	r2, r3, [r7, #72]	@ 0x48

		HAL_Delay(CALIB_DELAY_MS);
 800687e:	2032      	movs	r0, #50	@ 0x32
 8006880:	f7fb f932 	bl	8001ae8 <HAL_Delay>
	for(uint16_t i = 0; i < CALIB_SAMPLES; i++)
 8006884:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006888:	3301      	adds	r3, #1
 800688a:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 800688e:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006892:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8006896:	f4ff af6b 	bcc.w	8006770 <MagCalib+0x5c>
	}

	// offsets (hard iron)
	mag_bias[0] = (Bx_max + Bx_min) / 2.0;
 800689a:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 800689e:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80068a2:	f7f9 fd1b 	bl	80002dc <__adddf3>
 80068a6:	4602      	mov	r2, r0
 80068a8:	460b      	mov	r3, r1
 80068aa:	4610      	mov	r0, r2
 80068ac:	4619      	mov	r1, r3
 80068ae:	f04f 0200 	mov.w	r2, #0
 80068b2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80068b6:	f7f9 fff1 	bl	800089c <__aeabi_ddiv>
 80068ba:	4602      	mov	r2, r0
 80068bc:	460b      	mov	r3, r1
 80068be:	68b9      	ldr	r1, [r7, #8]
 80068c0:	e9c1 2300 	strd	r2, r3, [r1]
	mag_bias[1] = (By_max + By_min) / 2.0;
 80068c4:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 80068c8:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 80068cc:	f7f9 fd06 	bl	80002dc <__adddf3>
 80068d0:	4602      	mov	r2, r0
 80068d2:	460b      	mov	r3, r1
 80068d4:	4610      	mov	r0, r2
 80068d6:	4619      	mov	r1, r3
 80068d8:	68bb      	ldr	r3, [r7, #8]
 80068da:	f103 0408 	add.w	r4, r3, #8
 80068de:	f04f 0200 	mov.w	r2, #0
 80068e2:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80068e6:	f7f9 ffd9 	bl	800089c <__aeabi_ddiv>
 80068ea:	4602      	mov	r2, r0
 80068ec:	460b      	mov	r3, r1
 80068ee:	e9c4 2300 	strd	r2, r3, [r4]
	mag_bias[2] = (Bz_max + Bz_min) / 2.0;
 80068f2:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80068f6:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 80068fa:	f7f9 fcef 	bl	80002dc <__adddf3>
 80068fe:	4602      	mov	r2, r0
 8006900:	460b      	mov	r3, r1
 8006902:	4610      	mov	r0, r2
 8006904:	4619      	mov	r1, r3
 8006906:	68bb      	ldr	r3, [r7, #8]
 8006908:	f103 0410 	add.w	r4, r3, #16
 800690c:	f04f 0200 	mov.w	r2, #0
 8006910:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006914:	f7f9 ffc2 	bl	800089c <__aeabi_ddiv>
 8006918:	4602      	mov	r2, r0
 800691a:	460b      	mov	r3, r1
 800691c:	e9c4 2300 	strd	r2, r3, [r4]

	// rayons et coefficients correcteurs (soft iron simplifi)
	double R_x = (Bx_max - Bx_min) / 2.0;
 8006920:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	@ 0x70
 8006924:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006928:	f7f9 fcd6 	bl	80002d8 <__aeabi_dsub>
 800692c:	4602      	mov	r2, r0
 800692e:	460b      	mov	r3, r1
 8006930:	4610      	mov	r0, r2
 8006932:	4619      	mov	r1, r3
 8006934:	f04f 0200 	mov.w	r2, #0
 8006938:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800693c:	f7f9 ffae 	bl	800089c <__aeabi_ddiv>
 8006940:	4602      	mov	r2, r0
 8006942:	460b      	mov	r3, r1
 8006944:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	double R_y = (By_max - By_min) / 2.0;
 8006948:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	@ 0x60
 800694c:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	@ 0x58
 8006950:	f7f9 fcc2 	bl	80002d8 <__aeabi_dsub>
 8006954:	4602      	mov	r2, r0
 8006956:	460b      	mov	r3, r1
 8006958:	4610      	mov	r0, r2
 800695a:	4619      	mov	r1, r3
 800695c:	f04f 0200 	mov.w	r2, #0
 8006960:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8006964:	f7f9 ff9a 	bl	800089c <__aeabi_ddiv>
 8006968:	4602      	mov	r2, r0
 800696a:	460b      	mov	r3, r1
 800696c:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	double R_z = (Bz_max - Bz_min) / 2.0;
 8006970:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006974:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	@ 0x48
 8006978:	f7f9 fcae 	bl	80002d8 <__aeabi_dsub>
 800697c:	4602      	mov	r2, r0
 800697e:	460b      	mov	r3, r1
 8006980:	4610      	mov	r0, r2
 8006982:	4619      	mov	r1, r3
 8006984:	f04f 0200 	mov.w	r2, #0
 8006988:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800698c:	f7f9 ff86 	bl	800089c <__aeabi_ddiv>
 8006990:	4602      	mov	r2, r0
 8006992:	460b      	mov	r3, r1
 8006994:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28
	double R_mean = (R_x + R_y + R_z) / 3.0;
 8006998:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 800699c:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 80069a0:	f7f9 fc9c 	bl	80002dc <__adddf3>
 80069a4:	4602      	mov	r2, r0
 80069a6:	460b      	mov	r3, r1
 80069a8:	4610      	mov	r0, r2
 80069aa:	4619      	mov	r1, r3
 80069ac:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80069b0:	f7f9 fc94 	bl	80002dc <__adddf3>
 80069b4:	4602      	mov	r2, r0
 80069b6:	460b      	mov	r3, r1
 80069b8:	4610      	mov	r0, r2
 80069ba:	4619      	mov	r1, r3
 80069bc:	f04f 0200 	mov.w	r2, #0
 80069c0:	4b17      	ldr	r3, [pc, #92]	@ (8006a20 <MagCalib+0x30c>)
 80069c2:	f7f9 ff6b 	bl	800089c <__aeabi_ddiv>
 80069c6:	4602      	mov	r2, r0
 80069c8:	460b      	mov	r3, r1
 80069ca:	e9c7 2308 	strd	r2, r3, [r7, #32]

	mag_scale[0] = R_mean / R_x;
 80069ce:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80069d2:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80069d6:	f7f9 ff61 	bl	800089c <__aeabi_ddiv>
 80069da:	4602      	mov	r2, r0
 80069dc:	460b      	mov	r3, r1
 80069de:	6879      	ldr	r1, [r7, #4]
 80069e0:	e9c1 2300 	strd	r2, r3, [r1]
	mag_scale[1] = R_mean / R_y;
 80069e4:	687b      	ldr	r3, [r7, #4]
 80069e6:	f103 0408 	add.w	r4, r3, #8
 80069ea:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 80069ee:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 80069f2:	f7f9 ff53 	bl	800089c <__aeabi_ddiv>
 80069f6:	4602      	mov	r2, r0
 80069f8:	460b      	mov	r3, r1
 80069fa:	e9c4 2300 	strd	r2, r3, [r4]
	mag_scale[2] = R_mean / R_z;
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	f103 0410 	add.w	r4, r3, #16
 8006a04:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006a08:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006a0c:	f7f9 ff46 	bl	800089c <__aeabi_ddiv>
 8006a10:	4602      	mov	r2, r0
 8006a12:	460b      	mov	r3, r1
 8006a14:	e9c4 2300 	strd	r2, r3, [r4]
}
 8006a18:	bf00      	nop
 8006a1a:	377c      	adds	r7, #124	@ 0x7c
 8006a1c:	46bd      	mov	sp, r7
 8006a1e:	bd90      	pop	{r4, r7, pc}
 8006a20:	40080000 	.word	0x40080000

08006a24 <MagMeasureMsgCalib>:
 * @param size     Taille du buffer
 * @param mag_bias Tableau [3] des offsets calculs
 * @param mag_scale Tableau [3] des coefficients correcteurs
 */
void MagMeasureMsgCalib(double *mag_data, char *buffer, size_t size,
		const double mag_bias[3], const double mag_scale[3]){
 8006a24:	b5b0      	push	{r4, r5, r7, lr}
 8006a26:	b098      	sub	sp, #96	@ 0x60
 8006a28:	af08      	add	r7, sp, #32
 8006a2a:	60f8      	str	r0, [r7, #12]
 8006a2c:	60b9      	str	r1, [r7, #8]
 8006a2e:	607a      	str	r2, [r7, #4]
 8006a30:	603b      	str	r3, [r7, #0]
	double mx, my, mz;

	// 1. Lire la mesure brute
	float mx_f, my_f, mz_f;
	ReadMag(&mx_f, &my_f, &mz_f);
 8006a32:	f107 0214 	add.w	r2, r7, #20
 8006a36:	f107 0118 	add.w	r1, r7, #24
 8006a3a:	f107 031c 	add.w	r3, r7, #28
 8006a3e:	4618      	mov	r0, r3
 8006a40:	f7ff fb66 	bl	8006110 <ReadMag>

	mx = (double)mx_f;
 8006a44:	69fb      	ldr	r3, [r7, #28]
 8006a46:	4618      	mov	r0, r3
 8006a48:	f7f9 fda6 	bl	8000598 <__aeabi_f2d>
 8006a4c:	4602      	mov	r2, r0
 8006a4e:	460b      	mov	r3, r1
 8006a50:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	my = (double)my_f;
 8006a54:	69bb      	ldr	r3, [r7, #24]
 8006a56:	4618      	mov	r0, r3
 8006a58:	f7f9 fd9e 	bl	8000598 <__aeabi_f2d>
 8006a5c:	4602      	mov	r2, r0
 8006a5e:	460b      	mov	r3, r1
 8006a60:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	mz = (double)mz_f;
 8006a64:	697b      	ldr	r3, [r7, #20]
 8006a66:	4618      	mov	r0, r3
 8006a68:	f7f9 fd96 	bl	8000598 <__aeabi_f2d>
 8006a6c:	4602      	mov	r2, r0
 8006a6e:	460b      	mov	r3, r1
 8006a70:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

	// 2. Correction hard iron (offset)
	mx -= mag_bias[0];
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a7a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8006a7e:	f7f9 fc2b 	bl	80002d8 <__aeabi_dsub>
 8006a82:	4602      	mov	r2, r0
 8006a84:	460b      	mov	r3, r1
 8006a86:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	my -= mag_bias[1];
 8006a8a:	683b      	ldr	r3, [r7, #0]
 8006a8c:	3308      	adds	r3, #8
 8006a8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a92:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8006a96:	f7f9 fc1f 	bl	80002d8 <__aeabi_dsub>
 8006a9a:	4602      	mov	r2, r0
 8006a9c:	460b      	mov	r3, r1
 8006a9e:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	mz -= mag_bias[2];
 8006aa2:	683b      	ldr	r3, [r7, #0]
 8006aa4:	3310      	adds	r3, #16
 8006aa6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006aaa:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006aae:	f7f9 fc13 	bl	80002d8 <__aeabi_dsub>
 8006ab2:	4602      	mov	r2, r0
 8006ab4:	460b      	mov	r3, r1
 8006ab6:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

	// 3. Correction soft iron (scale)
	mx *= mag_scale[0];
 8006aba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac0:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8006ac4:	f7f9 fdc0 	bl	8000648 <__aeabi_dmul>
 8006ac8:	4602      	mov	r2, r0
 8006aca:	460b      	mov	r3, r1
 8006acc:	e9c7 230e 	strd	r2, r3, [r7, #56]	@ 0x38
	my *= mag_scale[1];
 8006ad0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006ad2:	3308      	adds	r3, #8
 8006ad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ad8:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8006adc:	f7f9 fdb4 	bl	8000648 <__aeabi_dmul>
 8006ae0:	4602      	mov	r2, r0
 8006ae2:	460b      	mov	r3, r1
 8006ae4:	e9c7 230c 	strd	r2, r3, [r7, #48]	@ 0x30
	mz *= mag_scale[2];
 8006ae8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006aea:	3310      	adds	r3, #16
 8006aec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006af0:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006af4:	f7f9 fda8 	bl	8000648 <__aeabi_dmul>
 8006af8:	4602      	mov	r2, r0
 8006afa:	460b      	mov	r3, r1
 8006afc:	e9c7 230a 	strd	r2, r3, [r7, #40]	@ 0x28

	// 4. Remplir le tableau de sortie
	mag_data[0] = mx;
 8006b00:	68f9      	ldr	r1, [r7, #12]
 8006b02:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006b06:	e9c1 2300 	strd	r2, r3, [r1]
	mag_data[1] = my;
 8006b0a:	68fb      	ldr	r3, [r7, #12]
 8006b0c:	f103 0108 	add.w	r1, r3, #8
 8006b10:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006b14:	e9c1 2300 	strd	r2, r3, [r1]
	mag_data[2] = mz;
 8006b18:	68fb      	ldr	r3, [r7, #12]
 8006b1a:	f103 0110 	add.w	r1, r3, #16
 8006b1e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006b22:	e9c1 2300 	strd	r2, r3, [r1]

	// 5. Calcul de la norme
	double norm = sqrt(mx*mx + my*my + mz*mz);
 8006b26:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006b2a:	e9d7 010e 	ldrd	r0, r1, [r7, #56]	@ 0x38
 8006b2e:	f7f9 fd8b 	bl	8000648 <__aeabi_dmul>
 8006b32:	4602      	mov	r2, r0
 8006b34:	460b      	mov	r3, r1
 8006b36:	4614      	mov	r4, r2
 8006b38:	461d      	mov	r5, r3
 8006b3a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006b3e:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	@ 0x30
 8006b42:	f7f9 fd81 	bl	8000648 <__aeabi_dmul>
 8006b46:	4602      	mov	r2, r0
 8006b48:	460b      	mov	r3, r1
 8006b4a:	4620      	mov	r0, r4
 8006b4c:	4629      	mov	r1, r5
 8006b4e:	f7f9 fbc5 	bl	80002dc <__adddf3>
 8006b52:	4602      	mov	r2, r0
 8006b54:	460b      	mov	r3, r1
 8006b56:	4614      	mov	r4, r2
 8006b58:	461d      	mov	r5, r3
 8006b5a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006b5e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8006b62:	f7f9 fd71 	bl	8000648 <__aeabi_dmul>
 8006b66:	4602      	mov	r2, r0
 8006b68:	460b      	mov	r3, r1
 8006b6a:	4620      	mov	r0, r4
 8006b6c:	4629      	mov	r1, r5
 8006b6e:	f7f9 fbb5 	bl	80002dc <__adddf3>
 8006b72:	4602      	mov	r2, r0
 8006b74:	460b      	mov	r3, r1
 8006b76:	ec43 2b17 	vmov	d7, r2, r3
 8006b7a:	eeb0 0a47 	vmov.f32	s0, s14
 8006b7e:	eef0 0a67 	vmov.f32	s1, s15
 8006b82:	f004 fc73 	bl	800b46c <sqrt>
 8006b86:	ed87 0b08 	vstr	d0, [r7, #32]

	// 6. Affichage UART
	if(buffer && size > 0)
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d01c      	beq.n	8006bca <MagMeasureMsgCalib+0x1a6>
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d019      	beq.n	8006bca <MagMeasureMsgCalib+0x1a6>
	{
		memset(buffer, 0, size);
 8006b96:	687a      	ldr	r2, [r7, #4]
 8006b98:	2100      	movs	r1, #0
 8006b9a:	68b8      	ldr	r0, [r7, #8]
 8006b9c:	f001 f9da 	bl	8007f54 <memset>
		snprintf(buffer, size,
 8006ba0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006ba4:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006ba8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006bac:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8006bb0:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	@ 0x30
 8006bb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8006bb8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006bbc:	e9cd 2300 	strd	r2, r3, [sp]
 8006bc0:	4a04      	ldr	r2, [pc, #16]	@ (8006bd4 <MagMeasureMsgCalib+0x1b0>)
 8006bc2:	6879      	ldr	r1, [r7, #4]
 8006bc4:	68b8      	ldr	r0, [r7, #8]
 8006bc6:	f001 f895 	bl	8007cf4 <sniprintf>
				mx, my, mz, norm);
		/*snprintf(buffer, size,   POUR LE TRUC AVEC LE 8
                         "\r\n%.2f, %.2f, %.2f",
                         mx, my, mz, norm);*/
	}
}
 8006bca:	bf00      	nop
 8006bcc:	3740      	adds	r7, #64	@ 0x40
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bdb0      	pop	{r4, r5, r7, pc}
 8006bd2:	bf00      	nop
 8006bd4:	0800d26c 	.word	0x0800d26c

08006bd8 <setup>:
/**
 * @brief Initialisation UART + message daccueil.
 * Affiche un message de bienvenue sur le terminal srie
 * et prpare lenvironnement de test.
 */
void setup(void) {
 8006bd8:	b5b0      	push	{r4, r5, r7, lr}
 8006bda:	af00      	add	r7, sp, #0
    strcpy((char*)message, "MSC 2025 - Capteurs\r\n");
 8006bdc:	4a13      	ldr	r2, [pc, #76]	@ (8006c2c <setup+0x54>)
 8006bde:	4b14      	ldr	r3, [pc, #80]	@ (8006c30 <setup+0x58>)
 8006be0:	4614      	mov	r4, r2
 8006be2:	461d      	mov	r5, r3
 8006be4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8006be6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8006be8:	e895 0003 	ldmia.w	r5, {r0, r1}
 8006bec:	6020      	str	r0, [r4, #0]
 8006bee:	3404      	adds	r4, #4
 8006bf0:	8021      	strh	r1, [r4, #0]
    HAL_UART_Transmit(&hlpuart1, prompt, strlen((char*)prompt), HAL_MAX_DELAY);
 8006bf2:	4810      	ldr	r0, [pc, #64]	@ (8006c34 <setup+0x5c>)
 8006bf4:	f7f9 fb64 	bl	80002c0 <strlen>
 8006bf8:	4603      	mov	r3, r0
 8006bfa:	b29a      	uxth	r2, r3
 8006bfc:	f04f 33ff 	mov.w	r3, #4294967295
 8006c00:	490c      	ldr	r1, [pc, #48]	@ (8006c34 <setup+0x5c>)
 8006c02:	480d      	ldr	r0, [pc, #52]	@ (8006c38 <setup+0x60>)
 8006c04:	f7fd f942 	bl	8003e8c <HAL_UART_Transmit>
    HAL_UART_Transmit(&hlpuart1, message, strlen((char*)message), HAL_MAX_DELAY);
 8006c08:	4808      	ldr	r0, [pc, #32]	@ (8006c2c <setup+0x54>)
 8006c0a:	f7f9 fb59 	bl	80002c0 <strlen>
 8006c0e:	4603      	mov	r3, r0
 8006c10:	b29a      	uxth	r2, r3
 8006c12:	f04f 33ff 	mov.w	r3, #4294967295
 8006c16:	4905      	ldr	r1, [pc, #20]	@ (8006c2c <setup+0x54>)
 8006c18:	4807      	ldr	r0, [pc, #28]	@ (8006c38 <setup+0x60>)
 8006c1a:	f7fd f937 	bl	8003e8c <HAL_UART_Transmit>

    test_LED();
 8006c1e:	f000 f871 	bl	8006d04 <test_LED>
    I2C_scan();
 8006c22:	f000 f80b 	bl	8006c3c <I2C_scan>
}
 8006c26:	bf00      	nop
 8006c28:	bdb0      	pop	{r4, r5, r7, pc}
 8006c2a:	bf00      	nop
 8006c2c:	20000364 	.word	0x20000364
 8006c30:	0800d2b0 	.word	0x0800d2b0
 8006c34:	20000028 	.word	0x20000028
 8006c38:	20000270 	.word	0x20000270

08006c3c <I2C_scan>:
 * Balaye toutes les adresses possibles (0x00  0x7F) et affiche
 * sur le terminal les adresses des priphriques rpondant.
 *
 * @note Utilise la fonction HAL_I2C_IsDeviceReady().
 */
void I2C_scan(void) {
 8006c3c:	b580      	push	{r7, lr}
 8006c3e:	b082      	sub	sp, #8
 8006c40:	af00      	add	r7, sp, #0
    foundCount = 0;
 8006c42:	4b28      	ldr	r3, [pc, #160]	@ (8006ce4 <I2C_scan+0xa8>)
 8006c44:	2200      	movs	r2, #0
 8006c46:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit(&hlpuart1, (uint8_t*)"\r\n*** Dbut du scan I2C ***\r\n", 30, HAL_MAX_DELAY);
 8006c48:	f04f 33ff 	mov.w	r3, #4294967295
 8006c4c:	221e      	movs	r2, #30
 8006c4e:	4926      	ldr	r1, [pc, #152]	@ (8006ce8 <I2C_scan+0xac>)
 8006c50:	4826      	ldr	r0, [pc, #152]	@ (8006cec <I2C_scan+0xb0>)
 8006c52:	f7fd f91b 	bl	8003e8c <HAL_UART_Transmit>

    for (uint8_t address = 0; address < 128; address++) {
 8006c56:	2300      	movs	r3, #0
 8006c58:	71fb      	strb	r3, [r7, #7]
 8006c5a:	e029      	b.n	8006cb0 <I2C_scan+0x74>
        if (HAL_I2C_IsDeviceReady(&hi2c1, (uint16_t)(address << 1), 1, 10) == HAL_OK) {
 8006c5c:	79fb      	ldrb	r3, [r7, #7]
 8006c5e:	b29b      	uxth	r3, r3
 8006c60:	005b      	lsls	r3, r3, #1
 8006c62:	b299      	uxth	r1, r3
 8006c64:	230a      	movs	r3, #10
 8006c66:	2201      	movs	r2, #1
 8006c68:	4821      	ldr	r0, [pc, #132]	@ (8006cf0 <I2C_scan+0xb4>)
 8006c6a:	f7fb fca7 	bl	80025bc <HAL_I2C_IsDeviceReady>
 8006c6e:	4603      	mov	r3, r0
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	d11a      	bne.n	8006caa <I2C_scan+0x6e>
            foundAddresses[foundCount++] = address;
 8006c74:	4b1b      	ldr	r3, [pc, #108]	@ (8006ce4 <I2C_scan+0xa8>)
 8006c76:	781b      	ldrb	r3, [r3, #0]
 8006c78:	1c5a      	adds	r2, r3, #1
 8006c7a:	b2d1      	uxtb	r1, r2
 8006c7c:	4a19      	ldr	r2, [pc, #100]	@ (8006ce4 <I2C_scan+0xa8>)
 8006c7e:	7011      	strb	r1, [r2, #0]
 8006c80:	4619      	mov	r1, r3
 8006c82:	4a1c      	ldr	r2, [pc, #112]	@ (8006cf4 <I2C_scan+0xb8>)
 8006c84:	79fb      	ldrb	r3, [r7, #7]
 8006c86:	5453      	strb	r3, [r2, r1]
            snprintf((char*)message, sizeof(message), "Adresse dtecte : %d\r\n", address);
 8006c88:	79fb      	ldrb	r3, [r7, #7]
 8006c8a:	4a1b      	ldr	r2, [pc, #108]	@ (8006cf8 <I2C_scan+0xbc>)
 8006c8c:	2164      	movs	r1, #100	@ 0x64
 8006c8e:	481b      	ldr	r0, [pc, #108]	@ (8006cfc <I2C_scan+0xc0>)
 8006c90:	f001 f830 	bl	8007cf4 <sniprintf>
            HAL_UART_Transmit(&hlpuart1, message, strlen((char*)message), HAL_MAX_DELAY);
 8006c94:	4819      	ldr	r0, [pc, #100]	@ (8006cfc <I2C_scan+0xc0>)
 8006c96:	f7f9 fb13 	bl	80002c0 <strlen>
 8006c9a:	4603      	mov	r3, r0
 8006c9c:	b29a      	uxth	r2, r3
 8006c9e:	f04f 33ff 	mov.w	r3, #4294967295
 8006ca2:	4916      	ldr	r1, [pc, #88]	@ (8006cfc <I2C_scan+0xc0>)
 8006ca4:	4811      	ldr	r0, [pc, #68]	@ (8006cec <I2C_scan+0xb0>)
 8006ca6:	f7fd f8f1 	bl	8003e8c <HAL_UART_Transmit>
    for (uint8_t address = 0; address < 128; address++) {
 8006caa:	79fb      	ldrb	r3, [r7, #7]
 8006cac:	3301      	adds	r3, #1
 8006cae:	71fb      	strb	r3, [r7, #7]
 8006cb0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006cb4:	2b00      	cmp	r3, #0
 8006cb6:	dad1      	bge.n	8006c5c <I2C_scan+0x20>
        }
    }

    snprintf((char*)message, sizeof(message),
 8006cb8:	4b0a      	ldr	r3, [pc, #40]	@ (8006ce4 <I2C_scan+0xa8>)
 8006cba:	781b      	ldrb	r3, [r3, #0]
 8006cbc:	4a10      	ldr	r2, [pc, #64]	@ (8006d00 <I2C_scan+0xc4>)
 8006cbe:	2164      	movs	r1, #100	@ 0x64
 8006cc0:	480e      	ldr	r0, [pc, #56]	@ (8006cfc <I2C_scan+0xc0>)
 8006cc2:	f001 f817 	bl	8007cf4 <sniprintf>
             "\r\nNombre total dadresses dtectes : %d\r\n\r\n", foundCount);
    HAL_UART_Transmit(&hlpuart1, message, strlen((char*)message), HAL_MAX_DELAY);
 8006cc6:	480d      	ldr	r0, [pc, #52]	@ (8006cfc <I2C_scan+0xc0>)
 8006cc8:	f7f9 fafa 	bl	80002c0 <strlen>
 8006ccc:	4603      	mov	r3, r0
 8006cce:	b29a      	uxth	r2, r3
 8006cd0:	f04f 33ff 	mov.w	r3, #4294967295
 8006cd4:	4909      	ldr	r1, [pc, #36]	@ (8006cfc <I2C_scan+0xc0>)
 8006cd6:	4805      	ldr	r0, [pc, #20]	@ (8006cec <I2C_scan+0xb0>)
 8006cd8:	f7fd f8d8 	bl	8003e8c <HAL_UART_Transmit>
}
 8006cdc:	bf00      	nop
 8006cde:	3708      	adds	r7, #8
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bd80      	pop	{r7, pc}
 8006ce4:	20000448 	.word	0x20000448
 8006ce8:	0800d2d4 	.word	0x0800d2d4
 8006cec:	20000270 	.word	0x20000270
 8006cf0:	2000021c 	.word	0x2000021c
 8006cf4:	200003c8 	.word	0x200003c8
 8006cf8:	0800d2f4 	.word	0x0800d2f4
 8006cfc:	20000364 	.word	0x20000364
 8006d00:	0800d310 	.word	0x0800d310

08006d04 <test_LED>:
 * @brief Test du fonctionnement des LEDs verte et rouge.
 *
 * Allume la LED pendant 1 seconde puis l'teint.
 * Permet de vrifier la configuration GPIO et la fonction HAL_Delay.
 */
void test_LED(void) {
 8006d04:	b580      	push	{r7, lr}
 8006d06:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);   // LED verte ON
 8006d08:	2201      	movs	r2, #1
 8006d0a:	2120      	movs	r1, #32
 8006d0c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006d10:	f7fb f972 	bl	8001ff8 <HAL_GPIO_WritePin>
    HAL_Delay(1000);
 8006d14:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8006d18:	f7fa fee6 	bl	8001ae8 <HAL_Delay>
    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET); // LED verte OFF
 8006d1c:	2200      	movs	r2, #0
 8006d1e:	2120      	movs	r1, #32
 8006d20:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8006d24:	f7fb f968 	bl	8001ff8 <HAL_GPIO_WritePin>
}
 8006d28:	bf00      	nop
 8006d2a:	bd80      	pop	{r7, pc}

08006d2c <__cvt>:
 8006d2c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006d30:	ec57 6b10 	vmov	r6, r7, d0
 8006d34:	2f00      	cmp	r7, #0
 8006d36:	460c      	mov	r4, r1
 8006d38:	4619      	mov	r1, r3
 8006d3a:	463b      	mov	r3, r7
 8006d3c:	bfbb      	ittet	lt
 8006d3e:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8006d42:	461f      	movlt	r7, r3
 8006d44:	2300      	movge	r3, #0
 8006d46:	232d      	movlt	r3, #45	@ 0x2d
 8006d48:	700b      	strb	r3, [r1, #0]
 8006d4a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006d4c:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8006d50:	4691      	mov	r9, r2
 8006d52:	f023 0820 	bic.w	r8, r3, #32
 8006d56:	bfbc      	itt	lt
 8006d58:	4632      	movlt	r2, r6
 8006d5a:	4616      	movlt	r6, r2
 8006d5c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006d60:	d005      	beq.n	8006d6e <__cvt+0x42>
 8006d62:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8006d66:	d100      	bne.n	8006d6a <__cvt+0x3e>
 8006d68:	3401      	adds	r4, #1
 8006d6a:	2102      	movs	r1, #2
 8006d6c:	e000      	b.n	8006d70 <__cvt+0x44>
 8006d6e:	2103      	movs	r1, #3
 8006d70:	ab03      	add	r3, sp, #12
 8006d72:	9301      	str	r3, [sp, #4]
 8006d74:	ab02      	add	r3, sp, #8
 8006d76:	9300      	str	r3, [sp, #0]
 8006d78:	ec47 6b10 	vmov	d0, r6, r7
 8006d7c:	4653      	mov	r3, sl
 8006d7e:	4622      	mov	r2, r4
 8006d80:	f001 f9f6 	bl	8008170 <_dtoa_r>
 8006d84:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8006d88:	4605      	mov	r5, r0
 8006d8a:	d119      	bne.n	8006dc0 <__cvt+0x94>
 8006d8c:	f019 0f01 	tst.w	r9, #1
 8006d90:	d00e      	beq.n	8006db0 <__cvt+0x84>
 8006d92:	eb00 0904 	add.w	r9, r0, r4
 8006d96:	2200      	movs	r2, #0
 8006d98:	2300      	movs	r3, #0
 8006d9a:	4630      	mov	r0, r6
 8006d9c:	4639      	mov	r1, r7
 8006d9e:	f7f9 febb 	bl	8000b18 <__aeabi_dcmpeq>
 8006da2:	b108      	cbz	r0, 8006da8 <__cvt+0x7c>
 8006da4:	f8cd 900c 	str.w	r9, [sp, #12]
 8006da8:	2230      	movs	r2, #48	@ 0x30
 8006daa:	9b03      	ldr	r3, [sp, #12]
 8006dac:	454b      	cmp	r3, r9
 8006dae:	d31e      	bcc.n	8006dee <__cvt+0xc2>
 8006db0:	9b03      	ldr	r3, [sp, #12]
 8006db2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006db4:	1b5b      	subs	r3, r3, r5
 8006db6:	4628      	mov	r0, r5
 8006db8:	6013      	str	r3, [r2, #0]
 8006dba:	b004      	add	sp, #16
 8006dbc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006dc0:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006dc4:	eb00 0904 	add.w	r9, r0, r4
 8006dc8:	d1e5      	bne.n	8006d96 <__cvt+0x6a>
 8006dca:	7803      	ldrb	r3, [r0, #0]
 8006dcc:	2b30      	cmp	r3, #48	@ 0x30
 8006dce:	d10a      	bne.n	8006de6 <__cvt+0xba>
 8006dd0:	2200      	movs	r2, #0
 8006dd2:	2300      	movs	r3, #0
 8006dd4:	4630      	mov	r0, r6
 8006dd6:	4639      	mov	r1, r7
 8006dd8:	f7f9 fe9e 	bl	8000b18 <__aeabi_dcmpeq>
 8006ddc:	b918      	cbnz	r0, 8006de6 <__cvt+0xba>
 8006dde:	f1c4 0401 	rsb	r4, r4, #1
 8006de2:	f8ca 4000 	str.w	r4, [sl]
 8006de6:	f8da 3000 	ldr.w	r3, [sl]
 8006dea:	4499      	add	r9, r3
 8006dec:	e7d3      	b.n	8006d96 <__cvt+0x6a>
 8006dee:	1c59      	adds	r1, r3, #1
 8006df0:	9103      	str	r1, [sp, #12]
 8006df2:	701a      	strb	r2, [r3, #0]
 8006df4:	e7d9      	b.n	8006daa <__cvt+0x7e>

08006df6 <__exponent>:
 8006df6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006df8:	2900      	cmp	r1, #0
 8006dfa:	bfba      	itte	lt
 8006dfc:	4249      	neglt	r1, r1
 8006dfe:	232d      	movlt	r3, #45	@ 0x2d
 8006e00:	232b      	movge	r3, #43	@ 0x2b
 8006e02:	2909      	cmp	r1, #9
 8006e04:	7002      	strb	r2, [r0, #0]
 8006e06:	7043      	strb	r3, [r0, #1]
 8006e08:	dd29      	ble.n	8006e5e <__exponent+0x68>
 8006e0a:	f10d 0307 	add.w	r3, sp, #7
 8006e0e:	461d      	mov	r5, r3
 8006e10:	270a      	movs	r7, #10
 8006e12:	461a      	mov	r2, r3
 8006e14:	fbb1 f6f7 	udiv	r6, r1, r7
 8006e18:	fb07 1416 	mls	r4, r7, r6, r1
 8006e1c:	3430      	adds	r4, #48	@ 0x30
 8006e1e:	f802 4c01 	strb.w	r4, [r2, #-1]
 8006e22:	460c      	mov	r4, r1
 8006e24:	2c63      	cmp	r4, #99	@ 0x63
 8006e26:	f103 33ff 	add.w	r3, r3, #4294967295
 8006e2a:	4631      	mov	r1, r6
 8006e2c:	dcf1      	bgt.n	8006e12 <__exponent+0x1c>
 8006e2e:	3130      	adds	r1, #48	@ 0x30
 8006e30:	1e94      	subs	r4, r2, #2
 8006e32:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006e36:	1c41      	adds	r1, r0, #1
 8006e38:	4623      	mov	r3, r4
 8006e3a:	42ab      	cmp	r3, r5
 8006e3c:	d30a      	bcc.n	8006e54 <__exponent+0x5e>
 8006e3e:	f10d 0309 	add.w	r3, sp, #9
 8006e42:	1a9b      	subs	r3, r3, r2
 8006e44:	42ac      	cmp	r4, r5
 8006e46:	bf88      	it	hi
 8006e48:	2300      	movhi	r3, #0
 8006e4a:	3302      	adds	r3, #2
 8006e4c:	4403      	add	r3, r0
 8006e4e:	1a18      	subs	r0, r3, r0
 8006e50:	b003      	add	sp, #12
 8006e52:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006e54:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006e58:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006e5c:	e7ed      	b.n	8006e3a <__exponent+0x44>
 8006e5e:	2330      	movs	r3, #48	@ 0x30
 8006e60:	3130      	adds	r1, #48	@ 0x30
 8006e62:	7083      	strb	r3, [r0, #2]
 8006e64:	70c1      	strb	r1, [r0, #3]
 8006e66:	1d03      	adds	r3, r0, #4
 8006e68:	e7f1      	b.n	8006e4e <__exponent+0x58>
	...

08006e6c <_printf_float>:
 8006e6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e70:	b08d      	sub	sp, #52	@ 0x34
 8006e72:	460c      	mov	r4, r1
 8006e74:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8006e78:	4616      	mov	r6, r2
 8006e7a:	461f      	mov	r7, r3
 8006e7c:	4605      	mov	r5, r0
 8006e7e:	f001 f871 	bl	8007f64 <_localeconv_r>
 8006e82:	6803      	ldr	r3, [r0, #0]
 8006e84:	9304      	str	r3, [sp, #16]
 8006e86:	4618      	mov	r0, r3
 8006e88:	f7f9 fa1a 	bl	80002c0 <strlen>
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	930a      	str	r3, [sp, #40]	@ 0x28
 8006e90:	f8d8 3000 	ldr.w	r3, [r8]
 8006e94:	9005      	str	r0, [sp, #20]
 8006e96:	3307      	adds	r3, #7
 8006e98:	f023 0307 	bic.w	r3, r3, #7
 8006e9c:	f103 0208 	add.w	r2, r3, #8
 8006ea0:	f894 a018 	ldrb.w	sl, [r4, #24]
 8006ea4:	f8d4 b000 	ldr.w	fp, [r4]
 8006ea8:	f8c8 2000 	str.w	r2, [r8]
 8006eac:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006eb0:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8006eb4:	9307      	str	r3, [sp, #28]
 8006eb6:	f8cd 8018 	str.w	r8, [sp, #24]
 8006eba:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 8006ebe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ec2:	4b9c      	ldr	r3, [pc, #624]	@ (8007134 <_printf_float+0x2c8>)
 8006ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ec8:	f7f9 fe58 	bl	8000b7c <__aeabi_dcmpun>
 8006ecc:	bb70      	cbnz	r0, 8006f2c <_printf_float+0xc0>
 8006ece:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006ed2:	4b98      	ldr	r3, [pc, #608]	@ (8007134 <_printf_float+0x2c8>)
 8006ed4:	f04f 32ff 	mov.w	r2, #4294967295
 8006ed8:	f7f9 fe32 	bl	8000b40 <__aeabi_dcmple>
 8006edc:	bb30      	cbnz	r0, 8006f2c <_printf_float+0xc0>
 8006ede:	2200      	movs	r2, #0
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	4640      	mov	r0, r8
 8006ee4:	4649      	mov	r1, r9
 8006ee6:	f7f9 fe21 	bl	8000b2c <__aeabi_dcmplt>
 8006eea:	b110      	cbz	r0, 8006ef2 <_printf_float+0x86>
 8006eec:	232d      	movs	r3, #45	@ 0x2d
 8006eee:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ef2:	4a91      	ldr	r2, [pc, #580]	@ (8007138 <_printf_float+0x2cc>)
 8006ef4:	4b91      	ldr	r3, [pc, #580]	@ (800713c <_printf_float+0x2d0>)
 8006ef6:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006efa:	bf8c      	ite	hi
 8006efc:	4690      	movhi	r8, r2
 8006efe:	4698      	movls	r8, r3
 8006f00:	2303      	movs	r3, #3
 8006f02:	6123      	str	r3, [r4, #16]
 8006f04:	f02b 0304 	bic.w	r3, fp, #4
 8006f08:	6023      	str	r3, [r4, #0]
 8006f0a:	f04f 0900 	mov.w	r9, #0
 8006f0e:	9700      	str	r7, [sp, #0]
 8006f10:	4633      	mov	r3, r6
 8006f12:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006f14:	4621      	mov	r1, r4
 8006f16:	4628      	mov	r0, r5
 8006f18:	f000 f9d2 	bl	80072c0 <_printf_common>
 8006f1c:	3001      	adds	r0, #1
 8006f1e:	f040 808d 	bne.w	800703c <_printf_float+0x1d0>
 8006f22:	f04f 30ff 	mov.w	r0, #4294967295
 8006f26:	b00d      	add	sp, #52	@ 0x34
 8006f28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f2c:	4642      	mov	r2, r8
 8006f2e:	464b      	mov	r3, r9
 8006f30:	4640      	mov	r0, r8
 8006f32:	4649      	mov	r1, r9
 8006f34:	f7f9 fe22 	bl	8000b7c <__aeabi_dcmpun>
 8006f38:	b140      	cbz	r0, 8006f4c <_printf_float+0xe0>
 8006f3a:	464b      	mov	r3, r9
 8006f3c:	2b00      	cmp	r3, #0
 8006f3e:	bfbc      	itt	lt
 8006f40:	232d      	movlt	r3, #45	@ 0x2d
 8006f42:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006f46:	4a7e      	ldr	r2, [pc, #504]	@ (8007140 <_printf_float+0x2d4>)
 8006f48:	4b7e      	ldr	r3, [pc, #504]	@ (8007144 <_printf_float+0x2d8>)
 8006f4a:	e7d4      	b.n	8006ef6 <_printf_float+0x8a>
 8006f4c:	6863      	ldr	r3, [r4, #4]
 8006f4e:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 8006f52:	9206      	str	r2, [sp, #24]
 8006f54:	1c5a      	adds	r2, r3, #1
 8006f56:	d13b      	bne.n	8006fd0 <_printf_float+0x164>
 8006f58:	2306      	movs	r3, #6
 8006f5a:	6063      	str	r3, [r4, #4]
 8006f5c:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 8006f60:	2300      	movs	r3, #0
 8006f62:	6022      	str	r2, [r4, #0]
 8006f64:	9303      	str	r3, [sp, #12]
 8006f66:	ab0a      	add	r3, sp, #40	@ 0x28
 8006f68:	e9cd a301 	strd	sl, r3, [sp, #4]
 8006f6c:	ab09      	add	r3, sp, #36	@ 0x24
 8006f6e:	9300      	str	r3, [sp, #0]
 8006f70:	6861      	ldr	r1, [r4, #4]
 8006f72:	ec49 8b10 	vmov	d0, r8, r9
 8006f76:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8006f7a:	4628      	mov	r0, r5
 8006f7c:	f7ff fed6 	bl	8006d2c <__cvt>
 8006f80:	9b06      	ldr	r3, [sp, #24]
 8006f82:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8006f84:	2b47      	cmp	r3, #71	@ 0x47
 8006f86:	4680      	mov	r8, r0
 8006f88:	d129      	bne.n	8006fde <_printf_float+0x172>
 8006f8a:	1cc8      	adds	r0, r1, #3
 8006f8c:	db02      	blt.n	8006f94 <_printf_float+0x128>
 8006f8e:	6863      	ldr	r3, [r4, #4]
 8006f90:	4299      	cmp	r1, r3
 8006f92:	dd41      	ble.n	8007018 <_printf_float+0x1ac>
 8006f94:	f1aa 0a02 	sub.w	sl, sl, #2
 8006f98:	fa5f fa8a 	uxtb.w	sl, sl
 8006f9c:	3901      	subs	r1, #1
 8006f9e:	4652      	mov	r2, sl
 8006fa0:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8006fa4:	9109      	str	r1, [sp, #36]	@ 0x24
 8006fa6:	f7ff ff26 	bl	8006df6 <__exponent>
 8006faa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006fac:	1813      	adds	r3, r2, r0
 8006fae:	2a01      	cmp	r2, #1
 8006fb0:	4681      	mov	r9, r0
 8006fb2:	6123      	str	r3, [r4, #16]
 8006fb4:	dc02      	bgt.n	8006fbc <_printf_float+0x150>
 8006fb6:	6822      	ldr	r2, [r4, #0]
 8006fb8:	07d2      	lsls	r2, r2, #31
 8006fba:	d501      	bpl.n	8006fc0 <_printf_float+0x154>
 8006fbc:	3301      	adds	r3, #1
 8006fbe:	6123      	str	r3, [r4, #16]
 8006fc0:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d0a2      	beq.n	8006f0e <_printf_float+0xa2>
 8006fc8:	232d      	movs	r3, #45	@ 0x2d
 8006fca:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006fce:	e79e      	b.n	8006f0e <_printf_float+0xa2>
 8006fd0:	9a06      	ldr	r2, [sp, #24]
 8006fd2:	2a47      	cmp	r2, #71	@ 0x47
 8006fd4:	d1c2      	bne.n	8006f5c <_printf_float+0xf0>
 8006fd6:	2b00      	cmp	r3, #0
 8006fd8:	d1c0      	bne.n	8006f5c <_printf_float+0xf0>
 8006fda:	2301      	movs	r3, #1
 8006fdc:	e7bd      	b.n	8006f5a <_printf_float+0xee>
 8006fde:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006fe2:	d9db      	bls.n	8006f9c <_printf_float+0x130>
 8006fe4:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006fe8:	d118      	bne.n	800701c <_printf_float+0x1b0>
 8006fea:	2900      	cmp	r1, #0
 8006fec:	6863      	ldr	r3, [r4, #4]
 8006fee:	dd0b      	ble.n	8007008 <_printf_float+0x19c>
 8006ff0:	6121      	str	r1, [r4, #16]
 8006ff2:	b913      	cbnz	r3, 8006ffa <_printf_float+0x18e>
 8006ff4:	6822      	ldr	r2, [r4, #0]
 8006ff6:	07d0      	lsls	r0, r2, #31
 8006ff8:	d502      	bpl.n	8007000 <_printf_float+0x194>
 8006ffa:	3301      	adds	r3, #1
 8006ffc:	440b      	add	r3, r1
 8006ffe:	6123      	str	r3, [r4, #16]
 8007000:	65a1      	str	r1, [r4, #88]	@ 0x58
 8007002:	f04f 0900 	mov.w	r9, #0
 8007006:	e7db      	b.n	8006fc0 <_printf_float+0x154>
 8007008:	b913      	cbnz	r3, 8007010 <_printf_float+0x1a4>
 800700a:	6822      	ldr	r2, [r4, #0]
 800700c:	07d2      	lsls	r2, r2, #31
 800700e:	d501      	bpl.n	8007014 <_printf_float+0x1a8>
 8007010:	3302      	adds	r3, #2
 8007012:	e7f4      	b.n	8006ffe <_printf_float+0x192>
 8007014:	2301      	movs	r3, #1
 8007016:	e7f2      	b.n	8006ffe <_printf_float+0x192>
 8007018:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800701c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800701e:	4299      	cmp	r1, r3
 8007020:	db05      	blt.n	800702e <_printf_float+0x1c2>
 8007022:	6823      	ldr	r3, [r4, #0]
 8007024:	6121      	str	r1, [r4, #16]
 8007026:	07d8      	lsls	r0, r3, #31
 8007028:	d5ea      	bpl.n	8007000 <_printf_float+0x194>
 800702a:	1c4b      	adds	r3, r1, #1
 800702c:	e7e7      	b.n	8006ffe <_printf_float+0x192>
 800702e:	2900      	cmp	r1, #0
 8007030:	bfd4      	ite	le
 8007032:	f1c1 0202 	rsble	r2, r1, #2
 8007036:	2201      	movgt	r2, #1
 8007038:	4413      	add	r3, r2
 800703a:	e7e0      	b.n	8006ffe <_printf_float+0x192>
 800703c:	6823      	ldr	r3, [r4, #0]
 800703e:	055a      	lsls	r2, r3, #21
 8007040:	d407      	bmi.n	8007052 <_printf_float+0x1e6>
 8007042:	6923      	ldr	r3, [r4, #16]
 8007044:	4642      	mov	r2, r8
 8007046:	4631      	mov	r1, r6
 8007048:	4628      	mov	r0, r5
 800704a:	47b8      	blx	r7
 800704c:	3001      	adds	r0, #1
 800704e:	d12b      	bne.n	80070a8 <_printf_float+0x23c>
 8007050:	e767      	b.n	8006f22 <_printf_float+0xb6>
 8007052:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8007056:	f240 80dd 	bls.w	8007214 <_printf_float+0x3a8>
 800705a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800705e:	2200      	movs	r2, #0
 8007060:	2300      	movs	r3, #0
 8007062:	f7f9 fd59 	bl	8000b18 <__aeabi_dcmpeq>
 8007066:	2800      	cmp	r0, #0
 8007068:	d033      	beq.n	80070d2 <_printf_float+0x266>
 800706a:	4a37      	ldr	r2, [pc, #220]	@ (8007148 <_printf_float+0x2dc>)
 800706c:	2301      	movs	r3, #1
 800706e:	4631      	mov	r1, r6
 8007070:	4628      	mov	r0, r5
 8007072:	47b8      	blx	r7
 8007074:	3001      	adds	r0, #1
 8007076:	f43f af54 	beq.w	8006f22 <_printf_float+0xb6>
 800707a:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800707e:	4543      	cmp	r3, r8
 8007080:	db02      	blt.n	8007088 <_printf_float+0x21c>
 8007082:	6823      	ldr	r3, [r4, #0]
 8007084:	07d8      	lsls	r0, r3, #31
 8007086:	d50f      	bpl.n	80070a8 <_printf_float+0x23c>
 8007088:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800708c:	4631      	mov	r1, r6
 800708e:	4628      	mov	r0, r5
 8007090:	47b8      	blx	r7
 8007092:	3001      	adds	r0, #1
 8007094:	f43f af45 	beq.w	8006f22 <_printf_float+0xb6>
 8007098:	f04f 0900 	mov.w	r9, #0
 800709c:	f108 38ff 	add.w	r8, r8, #4294967295
 80070a0:	f104 0a1a 	add.w	sl, r4, #26
 80070a4:	45c8      	cmp	r8, r9
 80070a6:	dc09      	bgt.n	80070bc <_printf_float+0x250>
 80070a8:	6823      	ldr	r3, [r4, #0]
 80070aa:	079b      	lsls	r3, r3, #30
 80070ac:	f100 8103 	bmi.w	80072b6 <_printf_float+0x44a>
 80070b0:	68e0      	ldr	r0, [r4, #12]
 80070b2:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80070b4:	4298      	cmp	r0, r3
 80070b6:	bfb8      	it	lt
 80070b8:	4618      	movlt	r0, r3
 80070ba:	e734      	b.n	8006f26 <_printf_float+0xba>
 80070bc:	2301      	movs	r3, #1
 80070be:	4652      	mov	r2, sl
 80070c0:	4631      	mov	r1, r6
 80070c2:	4628      	mov	r0, r5
 80070c4:	47b8      	blx	r7
 80070c6:	3001      	adds	r0, #1
 80070c8:	f43f af2b 	beq.w	8006f22 <_printf_float+0xb6>
 80070cc:	f109 0901 	add.w	r9, r9, #1
 80070d0:	e7e8      	b.n	80070a4 <_printf_float+0x238>
 80070d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	dc39      	bgt.n	800714c <_printf_float+0x2e0>
 80070d8:	4a1b      	ldr	r2, [pc, #108]	@ (8007148 <_printf_float+0x2dc>)
 80070da:	2301      	movs	r3, #1
 80070dc:	4631      	mov	r1, r6
 80070de:	4628      	mov	r0, r5
 80070e0:	47b8      	blx	r7
 80070e2:	3001      	adds	r0, #1
 80070e4:	f43f af1d 	beq.w	8006f22 <_printf_float+0xb6>
 80070e8:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80070ec:	ea59 0303 	orrs.w	r3, r9, r3
 80070f0:	d102      	bne.n	80070f8 <_printf_float+0x28c>
 80070f2:	6823      	ldr	r3, [r4, #0]
 80070f4:	07d9      	lsls	r1, r3, #31
 80070f6:	d5d7      	bpl.n	80070a8 <_printf_float+0x23c>
 80070f8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80070fc:	4631      	mov	r1, r6
 80070fe:	4628      	mov	r0, r5
 8007100:	47b8      	blx	r7
 8007102:	3001      	adds	r0, #1
 8007104:	f43f af0d 	beq.w	8006f22 <_printf_float+0xb6>
 8007108:	f04f 0a00 	mov.w	sl, #0
 800710c:	f104 0b1a 	add.w	fp, r4, #26
 8007110:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007112:	425b      	negs	r3, r3
 8007114:	4553      	cmp	r3, sl
 8007116:	dc01      	bgt.n	800711c <_printf_float+0x2b0>
 8007118:	464b      	mov	r3, r9
 800711a:	e793      	b.n	8007044 <_printf_float+0x1d8>
 800711c:	2301      	movs	r3, #1
 800711e:	465a      	mov	r2, fp
 8007120:	4631      	mov	r1, r6
 8007122:	4628      	mov	r0, r5
 8007124:	47b8      	blx	r7
 8007126:	3001      	adds	r0, #1
 8007128:	f43f aefb 	beq.w	8006f22 <_printf_float+0xb6>
 800712c:	f10a 0a01 	add.w	sl, sl, #1
 8007130:	e7ee      	b.n	8007110 <_printf_float+0x2a4>
 8007132:	bf00      	nop
 8007134:	7fefffff 	.word	0x7fefffff
 8007138:	0800d3e4 	.word	0x0800d3e4
 800713c:	0800d3e0 	.word	0x0800d3e0
 8007140:	0800d3ec 	.word	0x0800d3ec
 8007144:	0800d3e8 	.word	0x0800d3e8
 8007148:	0800d3f0 	.word	0x0800d3f0
 800714c:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800714e:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007152:	4553      	cmp	r3, sl
 8007154:	bfa8      	it	ge
 8007156:	4653      	movge	r3, sl
 8007158:	2b00      	cmp	r3, #0
 800715a:	4699      	mov	r9, r3
 800715c:	dc36      	bgt.n	80071cc <_printf_float+0x360>
 800715e:	f04f 0b00 	mov.w	fp, #0
 8007162:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007166:	f104 021a 	add.w	r2, r4, #26
 800716a:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800716c:	9306      	str	r3, [sp, #24]
 800716e:	eba3 0309 	sub.w	r3, r3, r9
 8007172:	455b      	cmp	r3, fp
 8007174:	dc31      	bgt.n	80071da <_printf_float+0x36e>
 8007176:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007178:	459a      	cmp	sl, r3
 800717a:	dc3a      	bgt.n	80071f2 <_printf_float+0x386>
 800717c:	6823      	ldr	r3, [r4, #0]
 800717e:	07da      	lsls	r2, r3, #31
 8007180:	d437      	bmi.n	80071f2 <_printf_float+0x386>
 8007182:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007184:	ebaa 0903 	sub.w	r9, sl, r3
 8007188:	9b06      	ldr	r3, [sp, #24]
 800718a:	ebaa 0303 	sub.w	r3, sl, r3
 800718e:	4599      	cmp	r9, r3
 8007190:	bfa8      	it	ge
 8007192:	4699      	movge	r9, r3
 8007194:	f1b9 0f00 	cmp.w	r9, #0
 8007198:	dc33      	bgt.n	8007202 <_printf_float+0x396>
 800719a:	f04f 0800 	mov.w	r8, #0
 800719e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80071a2:	f104 0b1a 	add.w	fp, r4, #26
 80071a6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80071a8:	ebaa 0303 	sub.w	r3, sl, r3
 80071ac:	eba3 0309 	sub.w	r3, r3, r9
 80071b0:	4543      	cmp	r3, r8
 80071b2:	f77f af79 	ble.w	80070a8 <_printf_float+0x23c>
 80071b6:	2301      	movs	r3, #1
 80071b8:	465a      	mov	r2, fp
 80071ba:	4631      	mov	r1, r6
 80071bc:	4628      	mov	r0, r5
 80071be:	47b8      	blx	r7
 80071c0:	3001      	adds	r0, #1
 80071c2:	f43f aeae 	beq.w	8006f22 <_printf_float+0xb6>
 80071c6:	f108 0801 	add.w	r8, r8, #1
 80071ca:	e7ec      	b.n	80071a6 <_printf_float+0x33a>
 80071cc:	4642      	mov	r2, r8
 80071ce:	4631      	mov	r1, r6
 80071d0:	4628      	mov	r0, r5
 80071d2:	47b8      	blx	r7
 80071d4:	3001      	adds	r0, #1
 80071d6:	d1c2      	bne.n	800715e <_printf_float+0x2f2>
 80071d8:	e6a3      	b.n	8006f22 <_printf_float+0xb6>
 80071da:	2301      	movs	r3, #1
 80071dc:	4631      	mov	r1, r6
 80071de:	4628      	mov	r0, r5
 80071e0:	9206      	str	r2, [sp, #24]
 80071e2:	47b8      	blx	r7
 80071e4:	3001      	adds	r0, #1
 80071e6:	f43f ae9c 	beq.w	8006f22 <_printf_float+0xb6>
 80071ea:	9a06      	ldr	r2, [sp, #24]
 80071ec:	f10b 0b01 	add.w	fp, fp, #1
 80071f0:	e7bb      	b.n	800716a <_printf_float+0x2fe>
 80071f2:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80071f6:	4631      	mov	r1, r6
 80071f8:	4628      	mov	r0, r5
 80071fa:	47b8      	blx	r7
 80071fc:	3001      	adds	r0, #1
 80071fe:	d1c0      	bne.n	8007182 <_printf_float+0x316>
 8007200:	e68f      	b.n	8006f22 <_printf_float+0xb6>
 8007202:	9a06      	ldr	r2, [sp, #24]
 8007204:	464b      	mov	r3, r9
 8007206:	4442      	add	r2, r8
 8007208:	4631      	mov	r1, r6
 800720a:	4628      	mov	r0, r5
 800720c:	47b8      	blx	r7
 800720e:	3001      	adds	r0, #1
 8007210:	d1c3      	bne.n	800719a <_printf_float+0x32e>
 8007212:	e686      	b.n	8006f22 <_printf_float+0xb6>
 8007214:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8007218:	f1ba 0f01 	cmp.w	sl, #1
 800721c:	dc01      	bgt.n	8007222 <_printf_float+0x3b6>
 800721e:	07db      	lsls	r3, r3, #31
 8007220:	d536      	bpl.n	8007290 <_printf_float+0x424>
 8007222:	2301      	movs	r3, #1
 8007224:	4642      	mov	r2, r8
 8007226:	4631      	mov	r1, r6
 8007228:	4628      	mov	r0, r5
 800722a:	47b8      	blx	r7
 800722c:	3001      	adds	r0, #1
 800722e:	f43f ae78 	beq.w	8006f22 <_printf_float+0xb6>
 8007232:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007236:	4631      	mov	r1, r6
 8007238:	4628      	mov	r0, r5
 800723a:	47b8      	blx	r7
 800723c:	3001      	adds	r0, #1
 800723e:	f43f ae70 	beq.w	8006f22 <_printf_float+0xb6>
 8007242:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8007246:	2200      	movs	r2, #0
 8007248:	2300      	movs	r3, #0
 800724a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800724e:	f7f9 fc63 	bl	8000b18 <__aeabi_dcmpeq>
 8007252:	b9c0      	cbnz	r0, 8007286 <_printf_float+0x41a>
 8007254:	4653      	mov	r3, sl
 8007256:	f108 0201 	add.w	r2, r8, #1
 800725a:	4631      	mov	r1, r6
 800725c:	4628      	mov	r0, r5
 800725e:	47b8      	blx	r7
 8007260:	3001      	adds	r0, #1
 8007262:	d10c      	bne.n	800727e <_printf_float+0x412>
 8007264:	e65d      	b.n	8006f22 <_printf_float+0xb6>
 8007266:	2301      	movs	r3, #1
 8007268:	465a      	mov	r2, fp
 800726a:	4631      	mov	r1, r6
 800726c:	4628      	mov	r0, r5
 800726e:	47b8      	blx	r7
 8007270:	3001      	adds	r0, #1
 8007272:	f43f ae56 	beq.w	8006f22 <_printf_float+0xb6>
 8007276:	f108 0801 	add.w	r8, r8, #1
 800727a:	45d0      	cmp	r8, sl
 800727c:	dbf3      	blt.n	8007266 <_printf_float+0x3fa>
 800727e:	464b      	mov	r3, r9
 8007280:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8007284:	e6df      	b.n	8007046 <_printf_float+0x1da>
 8007286:	f04f 0800 	mov.w	r8, #0
 800728a:	f104 0b1a 	add.w	fp, r4, #26
 800728e:	e7f4      	b.n	800727a <_printf_float+0x40e>
 8007290:	2301      	movs	r3, #1
 8007292:	4642      	mov	r2, r8
 8007294:	e7e1      	b.n	800725a <_printf_float+0x3ee>
 8007296:	2301      	movs	r3, #1
 8007298:	464a      	mov	r2, r9
 800729a:	4631      	mov	r1, r6
 800729c:	4628      	mov	r0, r5
 800729e:	47b8      	blx	r7
 80072a0:	3001      	adds	r0, #1
 80072a2:	f43f ae3e 	beq.w	8006f22 <_printf_float+0xb6>
 80072a6:	f108 0801 	add.w	r8, r8, #1
 80072aa:	68e3      	ldr	r3, [r4, #12]
 80072ac:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 80072ae:	1a5b      	subs	r3, r3, r1
 80072b0:	4543      	cmp	r3, r8
 80072b2:	dcf0      	bgt.n	8007296 <_printf_float+0x42a>
 80072b4:	e6fc      	b.n	80070b0 <_printf_float+0x244>
 80072b6:	f04f 0800 	mov.w	r8, #0
 80072ba:	f104 0919 	add.w	r9, r4, #25
 80072be:	e7f4      	b.n	80072aa <_printf_float+0x43e>

080072c0 <_printf_common>:
 80072c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80072c4:	4616      	mov	r6, r2
 80072c6:	4698      	mov	r8, r3
 80072c8:	688a      	ldr	r2, [r1, #8]
 80072ca:	690b      	ldr	r3, [r1, #16]
 80072cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80072d0:	4293      	cmp	r3, r2
 80072d2:	bfb8      	it	lt
 80072d4:	4613      	movlt	r3, r2
 80072d6:	6033      	str	r3, [r6, #0]
 80072d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80072dc:	4607      	mov	r7, r0
 80072de:	460c      	mov	r4, r1
 80072e0:	b10a      	cbz	r2, 80072e6 <_printf_common+0x26>
 80072e2:	3301      	adds	r3, #1
 80072e4:	6033      	str	r3, [r6, #0]
 80072e6:	6823      	ldr	r3, [r4, #0]
 80072e8:	0699      	lsls	r1, r3, #26
 80072ea:	bf42      	ittt	mi
 80072ec:	6833      	ldrmi	r3, [r6, #0]
 80072ee:	3302      	addmi	r3, #2
 80072f0:	6033      	strmi	r3, [r6, #0]
 80072f2:	6825      	ldr	r5, [r4, #0]
 80072f4:	f015 0506 	ands.w	r5, r5, #6
 80072f8:	d106      	bne.n	8007308 <_printf_common+0x48>
 80072fa:	f104 0a19 	add.w	sl, r4, #25
 80072fe:	68e3      	ldr	r3, [r4, #12]
 8007300:	6832      	ldr	r2, [r6, #0]
 8007302:	1a9b      	subs	r3, r3, r2
 8007304:	42ab      	cmp	r3, r5
 8007306:	dc26      	bgt.n	8007356 <_printf_common+0x96>
 8007308:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800730c:	6822      	ldr	r2, [r4, #0]
 800730e:	3b00      	subs	r3, #0
 8007310:	bf18      	it	ne
 8007312:	2301      	movne	r3, #1
 8007314:	0692      	lsls	r2, r2, #26
 8007316:	d42b      	bmi.n	8007370 <_printf_common+0xb0>
 8007318:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800731c:	4641      	mov	r1, r8
 800731e:	4638      	mov	r0, r7
 8007320:	47c8      	blx	r9
 8007322:	3001      	adds	r0, #1
 8007324:	d01e      	beq.n	8007364 <_printf_common+0xa4>
 8007326:	6823      	ldr	r3, [r4, #0]
 8007328:	6922      	ldr	r2, [r4, #16]
 800732a:	f003 0306 	and.w	r3, r3, #6
 800732e:	2b04      	cmp	r3, #4
 8007330:	bf02      	ittt	eq
 8007332:	68e5      	ldreq	r5, [r4, #12]
 8007334:	6833      	ldreq	r3, [r6, #0]
 8007336:	1aed      	subeq	r5, r5, r3
 8007338:	68a3      	ldr	r3, [r4, #8]
 800733a:	bf0c      	ite	eq
 800733c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007340:	2500      	movne	r5, #0
 8007342:	4293      	cmp	r3, r2
 8007344:	bfc4      	itt	gt
 8007346:	1a9b      	subgt	r3, r3, r2
 8007348:	18ed      	addgt	r5, r5, r3
 800734a:	2600      	movs	r6, #0
 800734c:	341a      	adds	r4, #26
 800734e:	42b5      	cmp	r5, r6
 8007350:	d11a      	bne.n	8007388 <_printf_common+0xc8>
 8007352:	2000      	movs	r0, #0
 8007354:	e008      	b.n	8007368 <_printf_common+0xa8>
 8007356:	2301      	movs	r3, #1
 8007358:	4652      	mov	r2, sl
 800735a:	4641      	mov	r1, r8
 800735c:	4638      	mov	r0, r7
 800735e:	47c8      	blx	r9
 8007360:	3001      	adds	r0, #1
 8007362:	d103      	bne.n	800736c <_printf_common+0xac>
 8007364:	f04f 30ff 	mov.w	r0, #4294967295
 8007368:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800736c:	3501      	adds	r5, #1
 800736e:	e7c6      	b.n	80072fe <_printf_common+0x3e>
 8007370:	18e1      	adds	r1, r4, r3
 8007372:	1c5a      	adds	r2, r3, #1
 8007374:	2030      	movs	r0, #48	@ 0x30
 8007376:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800737a:	4422      	add	r2, r4
 800737c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007380:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007384:	3302      	adds	r3, #2
 8007386:	e7c7      	b.n	8007318 <_printf_common+0x58>
 8007388:	2301      	movs	r3, #1
 800738a:	4622      	mov	r2, r4
 800738c:	4641      	mov	r1, r8
 800738e:	4638      	mov	r0, r7
 8007390:	47c8      	blx	r9
 8007392:	3001      	adds	r0, #1
 8007394:	d0e6      	beq.n	8007364 <_printf_common+0xa4>
 8007396:	3601      	adds	r6, #1
 8007398:	e7d9      	b.n	800734e <_printf_common+0x8e>
	...

0800739c <_printf_i>:
 800739c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073a0:	7e0f      	ldrb	r7, [r1, #24]
 80073a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80073a4:	2f78      	cmp	r7, #120	@ 0x78
 80073a6:	4691      	mov	r9, r2
 80073a8:	4680      	mov	r8, r0
 80073aa:	460c      	mov	r4, r1
 80073ac:	469a      	mov	sl, r3
 80073ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80073b2:	d807      	bhi.n	80073c4 <_printf_i+0x28>
 80073b4:	2f62      	cmp	r7, #98	@ 0x62
 80073b6:	d80a      	bhi.n	80073ce <_printf_i+0x32>
 80073b8:	2f00      	cmp	r7, #0
 80073ba:	f000 80d1 	beq.w	8007560 <_printf_i+0x1c4>
 80073be:	2f58      	cmp	r7, #88	@ 0x58
 80073c0:	f000 80b8 	beq.w	8007534 <_printf_i+0x198>
 80073c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80073c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80073cc:	e03a      	b.n	8007444 <_printf_i+0xa8>
 80073ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80073d2:	2b15      	cmp	r3, #21
 80073d4:	d8f6      	bhi.n	80073c4 <_printf_i+0x28>
 80073d6:	a101      	add	r1, pc, #4	@ (adr r1, 80073dc <_printf_i+0x40>)
 80073d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80073dc:	08007435 	.word	0x08007435
 80073e0:	08007449 	.word	0x08007449
 80073e4:	080073c5 	.word	0x080073c5
 80073e8:	080073c5 	.word	0x080073c5
 80073ec:	080073c5 	.word	0x080073c5
 80073f0:	080073c5 	.word	0x080073c5
 80073f4:	08007449 	.word	0x08007449
 80073f8:	080073c5 	.word	0x080073c5
 80073fc:	080073c5 	.word	0x080073c5
 8007400:	080073c5 	.word	0x080073c5
 8007404:	080073c5 	.word	0x080073c5
 8007408:	08007547 	.word	0x08007547
 800740c:	08007473 	.word	0x08007473
 8007410:	08007501 	.word	0x08007501
 8007414:	080073c5 	.word	0x080073c5
 8007418:	080073c5 	.word	0x080073c5
 800741c:	08007569 	.word	0x08007569
 8007420:	080073c5 	.word	0x080073c5
 8007424:	08007473 	.word	0x08007473
 8007428:	080073c5 	.word	0x080073c5
 800742c:	080073c5 	.word	0x080073c5
 8007430:	08007509 	.word	0x08007509
 8007434:	6833      	ldr	r3, [r6, #0]
 8007436:	1d1a      	adds	r2, r3, #4
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	6032      	str	r2, [r6, #0]
 800743c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007440:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007444:	2301      	movs	r3, #1
 8007446:	e09c      	b.n	8007582 <_printf_i+0x1e6>
 8007448:	6833      	ldr	r3, [r6, #0]
 800744a:	6820      	ldr	r0, [r4, #0]
 800744c:	1d19      	adds	r1, r3, #4
 800744e:	6031      	str	r1, [r6, #0]
 8007450:	0606      	lsls	r6, r0, #24
 8007452:	d501      	bpl.n	8007458 <_printf_i+0xbc>
 8007454:	681d      	ldr	r5, [r3, #0]
 8007456:	e003      	b.n	8007460 <_printf_i+0xc4>
 8007458:	0645      	lsls	r5, r0, #25
 800745a:	d5fb      	bpl.n	8007454 <_printf_i+0xb8>
 800745c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007460:	2d00      	cmp	r5, #0
 8007462:	da03      	bge.n	800746c <_printf_i+0xd0>
 8007464:	232d      	movs	r3, #45	@ 0x2d
 8007466:	426d      	negs	r5, r5
 8007468:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800746c:	4858      	ldr	r0, [pc, #352]	@ (80075d0 <_printf_i+0x234>)
 800746e:	230a      	movs	r3, #10
 8007470:	e011      	b.n	8007496 <_printf_i+0xfa>
 8007472:	6821      	ldr	r1, [r4, #0]
 8007474:	6833      	ldr	r3, [r6, #0]
 8007476:	0608      	lsls	r0, r1, #24
 8007478:	f853 5b04 	ldr.w	r5, [r3], #4
 800747c:	d402      	bmi.n	8007484 <_printf_i+0xe8>
 800747e:	0649      	lsls	r1, r1, #25
 8007480:	bf48      	it	mi
 8007482:	b2ad      	uxthmi	r5, r5
 8007484:	2f6f      	cmp	r7, #111	@ 0x6f
 8007486:	4852      	ldr	r0, [pc, #328]	@ (80075d0 <_printf_i+0x234>)
 8007488:	6033      	str	r3, [r6, #0]
 800748a:	bf14      	ite	ne
 800748c:	230a      	movne	r3, #10
 800748e:	2308      	moveq	r3, #8
 8007490:	2100      	movs	r1, #0
 8007492:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007496:	6866      	ldr	r6, [r4, #4]
 8007498:	60a6      	str	r6, [r4, #8]
 800749a:	2e00      	cmp	r6, #0
 800749c:	db05      	blt.n	80074aa <_printf_i+0x10e>
 800749e:	6821      	ldr	r1, [r4, #0]
 80074a0:	432e      	orrs	r6, r5
 80074a2:	f021 0104 	bic.w	r1, r1, #4
 80074a6:	6021      	str	r1, [r4, #0]
 80074a8:	d04b      	beq.n	8007542 <_printf_i+0x1a6>
 80074aa:	4616      	mov	r6, r2
 80074ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80074b0:	fb03 5711 	mls	r7, r3, r1, r5
 80074b4:	5dc7      	ldrb	r7, [r0, r7]
 80074b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80074ba:	462f      	mov	r7, r5
 80074bc:	42bb      	cmp	r3, r7
 80074be:	460d      	mov	r5, r1
 80074c0:	d9f4      	bls.n	80074ac <_printf_i+0x110>
 80074c2:	2b08      	cmp	r3, #8
 80074c4:	d10b      	bne.n	80074de <_printf_i+0x142>
 80074c6:	6823      	ldr	r3, [r4, #0]
 80074c8:	07df      	lsls	r7, r3, #31
 80074ca:	d508      	bpl.n	80074de <_printf_i+0x142>
 80074cc:	6923      	ldr	r3, [r4, #16]
 80074ce:	6861      	ldr	r1, [r4, #4]
 80074d0:	4299      	cmp	r1, r3
 80074d2:	bfde      	ittt	le
 80074d4:	2330      	movle	r3, #48	@ 0x30
 80074d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80074da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80074de:	1b92      	subs	r2, r2, r6
 80074e0:	6122      	str	r2, [r4, #16]
 80074e2:	f8cd a000 	str.w	sl, [sp]
 80074e6:	464b      	mov	r3, r9
 80074e8:	aa03      	add	r2, sp, #12
 80074ea:	4621      	mov	r1, r4
 80074ec:	4640      	mov	r0, r8
 80074ee:	f7ff fee7 	bl	80072c0 <_printf_common>
 80074f2:	3001      	adds	r0, #1
 80074f4:	d14a      	bne.n	800758c <_printf_i+0x1f0>
 80074f6:	f04f 30ff 	mov.w	r0, #4294967295
 80074fa:	b004      	add	sp, #16
 80074fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007500:	6823      	ldr	r3, [r4, #0]
 8007502:	f043 0320 	orr.w	r3, r3, #32
 8007506:	6023      	str	r3, [r4, #0]
 8007508:	4832      	ldr	r0, [pc, #200]	@ (80075d4 <_printf_i+0x238>)
 800750a:	2778      	movs	r7, #120	@ 0x78
 800750c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007510:	6823      	ldr	r3, [r4, #0]
 8007512:	6831      	ldr	r1, [r6, #0]
 8007514:	061f      	lsls	r7, r3, #24
 8007516:	f851 5b04 	ldr.w	r5, [r1], #4
 800751a:	d402      	bmi.n	8007522 <_printf_i+0x186>
 800751c:	065f      	lsls	r7, r3, #25
 800751e:	bf48      	it	mi
 8007520:	b2ad      	uxthmi	r5, r5
 8007522:	6031      	str	r1, [r6, #0]
 8007524:	07d9      	lsls	r1, r3, #31
 8007526:	bf44      	itt	mi
 8007528:	f043 0320 	orrmi.w	r3, r3, #32
 800752c:	6023      	strmi	r3, [r4, #0]
 800752e:	b11d      	cbz	r5, 8007538 <_printf_i+0x19c>
 8007530:	2310      	movs	r3, #16
 8007532:	e7ad      	b.n	8007490 <_printf_i+0xf4>
 8007534:	4826      	ldr	r0, [pc, #152]	@ (80075d0 <_printf_i+0x234>)
 8007536:	e7e9      	b.n	800750c <_printf_i+0x170>
 8007538:	6823      	ldr	r3, [r4, #0]
 800753a:	f023 0320 	bic.w	r3, r3, #32
 800753e:	6023      	str	r3, [r4, #0]
 8007540:	e7f6      	b.n	8007530 <_printf_i+0x194>
 8007542:	4616      	mov	r6, r2
 8007544:	e7bd      	b.n	80074c2 <_printf_i+0x126>
 8007546:	6833      	ldr	r3, [r6, #0]
 8007548:	6825      	ldr	r5, [r4, #0]
 800754a:	6961      	ldr	r1, [r4, #20]
 800754c:	1d18      	adds	r0, r3, #4
 800754e:	6030      	str	r0, [r6, #0]
 8007550:	062e      	lsls	r6, r5, #24
 8007552:	681b      	ldr	r3, [r3, #0]
 8007554:	d501      	bpl.n	800755a <_printf_i+0x1be>
 8007556:	6019      	str	r1, [r3, #0]
 8007558:	e002      	b.n	8007560 <_printf_i+0x1c4>
 800755a:	0668      	lsls	r0, r5, #25
 800755c:	d5fb      	bpl.n	8007556 <_printf_i+0x1ba>
 800755e:	8019      	strh	r1, [r3, #0]
 8007560:	2300      	movs	r3, #0
 8007562:	6123      	str	r3, [r4, #16]
 8007564:	4616      	mov	r6, r2
 8007566:	e7bc      	b.n	80074e2 <_printf_i+0x146>
 8007568:	6833      	ldr	r3, [r6, #0]
 800756a:	1d1a      	adds	r2, r3, #4
 800756c:	6032      	str	r2, [r6, #0]
 800756e:	681e      	ldr	r6, [r3, #0]
 8007570:	6862      	ldr	r2, [r4, #4]
 8007572:	2100      	movs	r1, #0
 8007574:	4630      	mov	r0, r6
 8007576:	f7f8 fe53 	bl	8000220 <memchr>
 800757a:	b108      	cbz	r0, 8007580 <_printf_i+0x1e4>
 800757c:	1b80      	subs	r0, r0, r6
 800757e:	6060      	str	r0, [r4, #4]
 8007580:	6863      	ldr	r3, [r4, #4]
 8007582:	6123      	str	r3, [r4, #16]
 8007584:	2300      	movs	r3, #0
 8007586:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800758a:	e7aa      	b.n	80074e2 <_printf_i+0x146>
 800758c:	6923      	ldr	r3, [r4, #16]
 800758e:	4632      	mov	r2, r6
 8007590:	4649      	mov	r1, r9
 8007592:	4640      	mov	r0, r8
 8007594:	47d0      	blx	sl
 8007596:	3001      	adds	r0, #1
 8007598:	d0ad      	beq.n	80074f6 <_printf_i+0x15a>
 800759a:	6823      	ldr	r3, [r4, #0]
 800759c:	079b      	lsls	r3, r3, #30
 800759e:	d413      	bmi.n	80075c8 <_printf_i+0x22c>
 80075a0:	68e0      	ldr	r0, [r4, #12]
 80075a2:	9b03      	ldr	r3, [sp, #12]
 80075a4:	4298      	cmp	r0, r3
 80075a6:	bfb8      	it	lt
 80075a8:	4618      	movlt	r0, r3
 80075aa:	e7a6      	b.n	80074fa <_printf_i+0x15e>
 80075ac:	2301      	movs	r3, #1
 80075ae:	4632      	mov	r2, r6
 80075b0:	4649      	mov	r1, r9
 80075b2:	4640      	mov	r0, r8
 80075b4:	47d0      	blx	sl
 80075b6:	3001      	adds	r0, #1
 80075b8:	d09d      	beq.n	80074f6 <_printf_i+0x15a>
 80075ba:	3501      	adds	r5, #1
 80075bc:	68e3      	ldr	r3, [r4, #12]
 80075be:	9903      	ldr	r1, [sp, #12]
 80075c0:	1a5b      	subs	r3, r3, r1
 80075c2:	42ab      	cmp	r3, r5
 80075c4:	dcf2      	bgt.n	80075ac <_printf_i+0x210>
 80075c6:	e7eb      	b.n	80075a0 <_printf_i+0x204>
 80075c8:	2500      	movs	r5, #0
 80075ca:	f104 0619 	add.w	r6, r4, #25
 80075ce:	e7f5      	b.n	80075bc <_printf_i+0x220>
 80075d0:	0800d3f2 	.word	0x0800d3f2
 80075d4:	0800d403 	.word	0x0800d403

080075d8 <_scanf_float>:
 80075d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80075dc:	b087      	sub	sp, #28
 80075de:	4691      	mov	r9, r2
 80075e0:	9303      	str	r3, [sp, #12]
 80075e2:	688b      	ldr	r3, [r1, #8]
 80075e4:	1e5a      	subs	r2, r3, #1
 80075e6:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80075ea:	bf81      	itttt	hi
 80075ec:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80075f0:	eb03 0b05 	addhi.w	fp, r3, r5
 80075f4:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80075f8:	608b      	strhi	r3, [r1, #8]
 80075fa:	680b      	ldr	r3, [r1, #0]
 80075fc:	460a      	mov	r2, r1
 80075fe:	f04f 0500 	mov.w	r5, #0
 8007602:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 8007606:	f842 3b1c 	str.w	r3, [r2], #28
 800760a:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800760e:	4680      	mov	r8, r0
 8007610:	460c      	mov	r4, r1
 8007612:	bf98      	it	ls
 8007614:	f04f 0b00 	movls.w	fp, #0
 8007618:	9201      	str	r2, [sp, #4]
 800761a:	4616      	mov	r6, r2
 800761c:	46aa      	mov	sl, r5
 800761e:	462f      	mov	r7, r5
 8007620:	9502      	str	r5, [sp, #8]
 8007622:	68a2      	ldr	r2, [r4, #8]
 8007624:	b15a      	cbz	r2, 800763e <_scanf_float+0x66>
 8007626:	f8d9 3000 	ldr.w	r3, [r9]
 800762a:	781b      	ldrb	r3, [r3, #0]
 800762c:	2b4e      	cmp	r3, #78	@ 0x4e
 800762e:	d863      	bhi.n	80076f8 <_scanf_float+0x120>
 8007630:	2b40      	cmp	r3, #64	@ 0x40
 8007632:	d83b      	bhi.n	80076ac <_scanf_float+0xd4>
 8007634:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8007638:	b2c8      	uxtb	r0, r1
 800763a:	280e      	cmp	r0, #14
 800763c:	d939      	bls.n	80076b2 <_scanf_float+0xda>
 800763e:	b11f      	cbz	r7, 8007648 <_scanf_float+0x70>
 8007640:	6823      	ldr	r3, [r4, #0]
 8007642:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007646:	6023      	str	r3, [r4, #0]
 8007648:	f10a 3aff 	add.w	sl, sl, #4294967295
 800764c:	f1ba 0f01 	cmp.w	sl, #1
 8007650:	f200 8114 	bhi.w	800787c <_scanf_float+0x2a4>
 8007654:	9b01      	ldr	r3, [sp, #4]
 8007656:	429e      	cmp	r6, r3
 8007658:	f200 8105 	bhi.w	8007866 <_scanf_float+0x28e>
 800765c:	2001      	movs	r0, #1
 800765e:	b007      	add	sp, #28
 8007660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007664:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8007668:	2a0d      	cmp	r2, #13
 800766a:	d8e8      	bhi.n	800763e <_scanf_float+0x66>
 800766c:	a101      	add	r1, pc, #4	@ (adr r1, 8007674 <_scanf_float+0x9c>)
 800766e:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8007672:	bf00      	nop
 8007674:	080077bd 	.word	0x080077bd
 8007678:	0800763f 	.word	0x0800763f
 800767c:	0800763f 	.word	0x0800763f
 8007680:	0800763f 	.word	0x0800763f
 8007684:	08007819 	.word	0x08007819
 8007688:	080077f3 	.word	0x080077f3
 800768c:	0800763f 	.word	0x0800763f
 8007690:	0800763f 	.word	0x0800763f
 8007694:	080077cb 	.word	0x080077cb
 8007698:	0800763f 	.word	0x0800763f
 800769c:	0800763f 	.word	0x0800763f
 80076a0:	0800763f 	.word	0x0800763f
 80076a4:	0800763f 	.word	0x0800763f
 80076a8:	08007787 	.word	0x08007787
 80076ac:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 80076b0:	e7da      	b.n	8007668 <_scanf_float+0x90>
 80076b2:	290e      	cmp	r1, #14
 80076b4:	d8c3      	bhi.n	800763e <_scanf_float+0x66>
 80076b6:	a001      	add	r0, pc, #4	@ (adr r0, 80076bc <_scanf_float+0xe4>)
 80076b8:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80076bc:	08007777 	.word	0x08007777
 80076c0:	0800763f 	.word	0x0800763f
 80076c4:	08007777 	.word	0x08007777
 80076c8:	08007807 	.word	0x08007807
 80076cc:	0800763f 	.word	0x0800763f
 80076d0:	08007719 	.word	0x08007719
 80076d4:	0800775d 	.word	0x0800775d
 80076d8:	0800775d 	.word	0x0800775d
 80076dc:	0800775d 	.word	0x0800775d
 80076e0:	0800775d 	.word	0x0800775d
 80076e4:	0800775d 	.word	0x0800775d
 80076e8:	0800775d 	.word	0x0800775d
 80076ec:	0800775d 	.word	0x0800775d
 80076f0:	0800775d 	.word	0x0800775d
 80076f4:	0800775d 	.word	0x0800775d
 80076f8:	2b6e      	cmp	r3, #110	@ 0x6e
 80076fa:	d809      	bhi.n	8007710 <_scanf_float+0x138>
 80076fc:	2b60      	cmp	r3, #96	@ 0x60
 80076fe:	d8b1      	bhi.n	8007664 <_scanf_float+0x8c>
 8007700:	2b54      	cmp	r3, #84	@ 0x54
 8007702:	d07b      	beq.n	80077fc <_scanf_float+0x224>
 8007704:	2b59      	cmp	r3, #89	@ 0x59
 8007706:	d19a      	bne.n	800763e <_scanf_float+0x66>
 8007708:	2d07      	cmp	r5, #7
 800770a:	d198      	bne.n	800763e <_scanf_float+0x66>
 800770c:	2508      	movs	r5, #8
 800770e:	e02f      	b.n	8007770 <_scanf_float+0x198>
 8007710:	2b74      	cmp	r3, #116	@ 0x74
 8007712:	d073      	beq.n	80077fc <_scanf_float+0x224>
 8007714:	2b79      	cmp	r3, #121	@ 0x79
 8007716:	e7f6      	b.n	8007706 <_scanf_float+0x12e>
 8007718:	6821      	ldr	r1, [r4, #0]
 800771a:	05c8      	lsls	r0, r1, #23
 800771c:	d51e      	bpl.n	800775c <_scanf_float+0x184>
 800771e:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 8007722:	6021      	str	r1, [r4, #0]
 8007724:	3701      	adds	r7, #1
 8007726:	f1bb 0f00 	cmp.w	fp, #0
 800772a:	d003      	beq.n	8007734 <_scanf_float+0x15c>
 800772c:	3201      	adds	r2, #1
 800772e:	f10b 3bff 	add.w	fp, fp, #4294967295
 8007732:	60a2      	str	r2, [r4, #8]
 8007734:	68a3      	ldr	r3, [r4, #8]
 8007736:	3b01      	subs	r3, #1
 8007738:	60a3      	str	r3, [r4, #8]
 800773a:	6923      	ldr	r3, [r4, #16]
 800773c:	3301      	adds	r3, #1
 800773e:	6123      	str	r3, [r4, #16]
 8007740:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8007744:	3b01      	subs	r3, #1
 8007746:	2b00      	cmp	r3, #0
 8007748:	f8c9 3004 	str.w	r3, [r9, #4]
 800774c:	f340 8082 	ble.w	8007854 <_scanf_float+0x27c>
 8007750:	f8d9 3000 	ldr.w	r3, [r9]
 8007754:	3301      	adds	r3, #1
 8007756:	f8c9 3000 	str.w	r3, [r9]
 800775a:	e762      	b.n	8007622 <_scanf_float+0x4a>
 800775c:	eb1a 0105 	adds.w	r1, sl, r5
 8007760:	f47f af6d 	bne.w	800763e <_scanf_float+0x66>
 8007764:	6822      	ldr	r2, [r4, #0]
 8007766:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800776a:	6022      	str	r2, [r4, #0]
 800776c:	460d      	mov	r5, r1
 800776e:	468a      	mov	sl, r1
 8007770:	f806 3b01 	strb.w	r3, [r6], #1
 8007774:	e7de      	b.n	8007734 <_scanf_float+0x15c>
 8007776:	6822      	ldr	r2, [r4, #0]
 8007778:	0610      	lsls	r0, r2, #24
 800777a:	f57f af60 	bpl.w	800763e <_scanf_float+0x66>
 800777e:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8007782:	6022      	str	r2, [r4, #0]
 8007784:	e7f4      	b.n	8007770 <_scanf_float+0x198>
 8007786:	f1ba 0f00 	cmp.w	sl, #0
 800778a:	d10c      	bne.n	80077a6 <_scanf_float+0x1ce>
 800778c:	b977      	cbnz	r7, 80077ac <_scanf_float+0x1d4>
 800778e:	6822      	ldr	r2, [r4, #0]
 8007790:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8007794:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8007798:	d108      	bne.n	80077ac <_scanf_float+0x1d4>
 800779a:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800779e:	6022      	str	r2, [r4, #0]
 80077a0:	f04f 0a01 	mov.w	sl, #1
 80077a4:	e7e4      	b.n	8007770 <_scanf_float+0x198>
 80077a6:	f1ba 0f02 	cmp.w	sl, #2
 80077aa:	d050      	beq.n	800784e <_scanf_float+0x276>
 80077ac:	2d01      	cmp	r5, #1
 80077ae:	d002      	beq.n	80077b6 <_scanf_float+0x1de>
 80077b0:	2d04      	cmp	r5, #4
 80077b2:	f47f af44 	bne.w	800763e <_scanf_float+0x66>
 80077b6:	3501      	adds	r5, #1
 80077b8:	b2ed      	uxtb	r5, r5
 80077ba:	e7d9      	b.n	8007770 <_scanf_float+0x198>
 80077bc:	f1ba 0f01 	cmp.w	sl, #1
 80077c0:	f47f af3d 	bne.w	800763e <_scanf_float+0x66>
 80077c4:	f04f 0a02 	mov.w	sl, #2
 80077c8:	e7d2      	b.n	8007770 <_scanf_float+0x198>
 80077ca:	b975      	cbnz	r5, 80077ea <_scanf_float+0x212>
 80077cc:	2f00      	cmp	r7, #0
 80077ce:	f47f af37 	bne.w	8007640 <_scanf_float+0x68>
 80077d2:	6822      	ldr	r2, [r4, #0]
 80077d4:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80077d8:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80077dc:	f040 8103 	bne.w	80079e6 <_scanf_float+0x40e>
 80077e0:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80077e4:	6022      	str	r2, [r4, #0]
 80077e6:	2501      	movs	r5, #1
 80077e8:	e7c2      	b.n	8007770 <_scanf_float+0x198>
 80077ea:	2d03      	cmp	r5, #3
 80077ec:	d0e3      	beq.n	80077b6 <_scanf_float+0x1de>
 80077ee:	2d05      	cmp	r5, #5
 80077f0:	e7df      	b.n	80077b2 <_scanf_float+0x1da>
 80077f2:	2d02      	cmp	r5, #2
 80077f4:	f47f af23 	bne.w	800763e <_scanf_float+0x66>
 80077f8:	2503      	movs	r5, #3
 80077fa:	e7b9      	b.n	8007770 <_scanf_float+0x198>
 80077fc:	2d06      	cmp	r5, #6
 80077fe:	f47f af1e 	bne.w	800763e <_scanf_float+0x66>
 8007802:	2507      	movs	r5, #7
 8007804:	e7b4      	b.n	8007770 <_scanf_float+0x198>
 8007806:	6822      	ldr	r2, [r4, #0]
 8007808:	0591      	lsls	r1, r2, #22
 800780a:	f57f af18 	bpl.w	800763e <_scanf_float+0x66>
 800780e:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 8007812:	6022      	str	r2, [r4, #0]
 8007814:	9702      	str	r7, [sp, #8]
 8007816:	e7ab      	b.n	8007770 <_scanf_float+0x198>
 8007818:	6822      	ldr	r2, [r4, #0]
 800781a:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800781e:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 8007822:	d005      	beq.n	8007830 <_scanf_float+0x258>
 8007824:	0550      	lsls	r0, r2, #21
 8007826:	f57f af0a 	bpl.w	800763e <_scanf_float+0x66>
 800782a:	2f00      	cmp	r7, #0
 800782c:	f000 80db 	beq.w	80079e6 <_scanf_float+0x40e>
 8007830:	0591      	lsls	r1, r2, #22
 8007832:	bf58      	it	pl
 8007834:	9902      	ldrpl	r1, [sp, #8]
 8007836:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800783a:	bf58      	it	pl
 800783c:	1a79      	subpl	r1, r7, r1
 800783e:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8007842:	bf58      	it	pl
 8007844:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8007848:	6022      	str	r2, [r4, #0]
 800784a:	2700      	movs	r7, #0
 800784c:	e790      	b.n	8007770 <_scanf_float+0x198>
 800784e:	f04f 0a03 	mov.w	sl, #3
 8007852:	e78d      	b.n	8007770 <_scanf_float+0x198>
 8007854:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8007858:	4649      	mov	r1, r9
 800785a:	4640      	mov	r0, r8
 800785c:	4798      	blx	r3
 800785e:	2800      	cmp	r0, #0
 8007860:	f43f aedf 	beq.w	8007622 <_scanf_float+0x4a>
 8007864:	e6eb      	b.n	800763e <_scanf_float+0x66>
 8007866:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800786a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800786e:	464a      	mov	r2, r9
 8007870:	4640      	mov	r0, r8
 8007872:	4798      	blx	r3
 8007874:	6923      	ldr	r3, [r4, #16]
 8007876:	3b01      	subs	r3, #1
 8007878:	6123      	str	r3, [r4, #16]
 800787a:	e6eb      	b.n	8007654 <_scanf_float+0x7c>
 800787c:	1e6b      	subs	r3, r5, #1
 800787e:	2b06      	cmp	r3, #6
 8007880:	d824      	bhi.n	80078cc <_scanf_float+0x2f4>
 8007882:	2d02      	cmp	r5, #2
 8007884:	d836      	bhi.n	80078f4 <_scanf_float+0x31c>
 8007886:	9b01      	ldr	r3, [sp, #4]
 8007888:	429e      	cmp	r6, r3
 800788a:	f67f aee7 	bls.w	800765c <_scanf_float+0x84>
 800788e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007892:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8007896:	464a      	mov	r2, r9
 8007898:	4640      	mov	r0, r8
 800789a:	4798      	blx	r3
 800789c:	6923      	ldr	r3, [r4, #16]
 800789e:	3b01      	subs	r3, #1
 80078a0:	6123      	str	r3, [r4, #16]
 80078a2:	e7f0      	b.n	8007886 <_scanf_float+0x2ae>
 80078a4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80078a8:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 80078ac:	464a      	mov	r2, r9
 80078ae:	4640      	mov	r0, r8
 80078b0:	4798      	blx	r3
 80078b2:	6923      	ldr	r3, [r4, #16]
 80078b4:	3b01      	subs	r3, #1
 80078b6:	6123      	str	r3, [r4, #16]
 80078b8:	f10a 3aff 	add.w	sl, sl, #4294967295
 80078bc:	fa5f fa8a 	uxtb.w	sl, sl
 80078c0:	f1ba 0f02 	cmp.w	sl, #2
 80078c4:	d1ee      	bne.n	80078a4 <_scanf_float+0x2cc>
 80078c6:	3d03      	subs	r5, #3
 80078c8:	b2ed      	uxtb	r5, r5
 80078ca:	1b76      	subs	r6, r6, r5
 80078cc:	6823      	ldr	r3, [r4, #0]
 80078ce:	05da      	lsls	r2, r3, #23
 80078d0:	d530      	bpl.n	8007934 <_scanf_float+0x35c>
 80078d2:	055b      	lsls	r3, r3, #21
 80078d4:	d511      	bpl.n	80078fa <_scanf_float+0x322>
 80078d6:	9b01      	ldr	r3, [sp, #4]
 80078d8:	429e      	cmp	r6, r3
 80078da:	f67f aebf 	bls.w	800765c <_scanf_float+0x84>
 80078de:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 80078e2:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80078e6:	464a      	mov	r2, r9
 80078e8:	4640      	mov	r0, r8
 80078ea:	4798      	blx	r3
 80078ec:	6923      	ldr	r3, [r4, #16]
 80078ee:	3b01      	subs	r3, #1
 80078f0:	6123      	str	r3, [r4, #16]
 80078f2:	e7f0      	b.n	80078d6 <_scanf_float+0x2fe>
 80078f4:	46aa      	mov	sl, r5
 80078f6:	46b3      	mov	fp, r6
 80078f8:	e7de      	b.n	80078b8 <_scanf_float+0x2e0>
 80078fa:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80078fe:	6923      	ldr	r3, [r4, #16]
 8007900:	2965      	cmp	r1, #101	@ 0x65
 8007902:	f103 33ff 	add.w	r3, r3, #4294967295
 8007906:	f106 35ff 	add.w	r5, r6, #4294967295
 800790a:	6123      	str	r3, [r4, #16]
 800790c:	d00c      	beq.n	8007928 <_scanf_float+0x350>
 800790e:	2945      	cmp	r1, #69	@ 0x45
 8007910:	d00a      	beq.n	8007928 <_scanf_float+0x350>
 8007912:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8007916:	464a      	mov	r2, r9
 8007918:	4640      	mov	r0, r8
 800791a:	4798      	blx	r3
 800791c:	6923      	ldr	r3, [r4, #16]
 800791e:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8007922:	3b01      	subs	r3, #1
 8007924:	1eb5      	subs	r5, r6, #2
 8007926:	6123      	str	r3, [r4, #16]
 8007928:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800792c:	464a      	mov	r2, r9
 800792e:	4640      	mov	r0, r8
 8007930:	4798      	blx	r3
 8007932:	462e      	mov	r6, r5
 8007934:	6822      	ldr	r2, [r4, #0]
 8007936:	f012 0210 	ands.w	r2, r2, #16
 800793a:	d001      	beq.n	8007940 <_scanf_float+0x368>
 800793c:	2000      	movs	r0, #0
 800793e:	e68e      	b.n	800765e <_scanf_float+0x86>
 8007940:	7032      	strb	r2, [r6, #0]
 8007942:	6823      	ldr	r3, [r4, #0]
 8007944:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8007948:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800794c:	d125      	bne.n	800799a <_scanf_float+0x3c2>
 800794e:	9b02      	ldr	r3, [sp, #8]
 8007950:	429f      	cmp	r7, r3
 8007952:	d00a      	beq.n	800796a <_scanf_float+0x392>
 8007954:	1bda      	subs	r2, r3, r7
 8007956:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800795a:	429e      	cmp	r6, r3
 800795c:	bf28      	it	cs
 800795e:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8007962:	4922      	ldr	r1, [pc, #136]	@ (80079ec <_scanf_float+0x414>)
 8007964:	4630      	mov	r0, r6
 8007966:	f000 f9fb 	bl	8007d60 <siprintf>
 800796a:	9901      	ldr	r1, [sp, #4]
 800796c:	2200      	movs	r2, #0
 800796e:	4640      	mov	r0, r8
 8007970:	f002 fd7a 	bl	800a468 <_strtod_r>
 8007974:	9b03      	ldr	r3, [sp, #12]
 8007976:	6821      	ldr	r1, [r4, #0]
 8007978:	681b      	ldr	r3, [r3, #0]
 800797a:	f011 0f02 	tst.w	r1, #2
 800797e:	ec57 6b10 	vmov	r6, r7, d0
 8007982:	f103 0204 	add.w	r2, r3, #4
 8007986:	d015      	beq.n	80079b4 <_scanf_float+0x3dc>
 8007988:	9903      	ldr	r1, [sp, #12]
 800798a:	600a      	str	r2, [r1, #0]
 800798c:	681b      	ldr	r3, [r3, #0]
 800798e:	e9c3 6700 	strd	r6, r7, [r3]
 8007992:	68e3      	ldr	r3, [r4, #12]
 8007994:	3301      	adds	r3, #1
 8007996:	60e3      	str	r3, [r4, #12]
 8007998:	e7d0      	b.n	800793c <_scanf_float+0x364>
 800799a:	9b04      	ldr	r3, [sp, #16]
 800799c:	2b00      	cmp	r3, #0
 800799e:	d0e4      	beq.n	800796a <_scanf_float+0x392>
 80079a0:	9905      	ldr	r1, [sp, #20]
 80079a2:	230a      	movs	r3, #10
 80079a4:	3101      	adds	r1, #1
 80079a6:	4640      	mov	r0, r8
 80079a8:	f002 fdde 	bl	800a568 <_strtol_r>
 80079ac:	9b04      	ldr	r3, [sp, #16]
 80079ae:	9e05      	ldr	r6, [sp, #20]
 80079b0:	1ac2      	subs	r2, r0, r3
 80079b2:	e7d0      	b.n	8007956 <_scanf_float+0x37e>
 80079b4:	f011 0f04 	tst.w	r1, #4
 80079b8:	9903      	ldr	r1, [sp, #12]
 80079ba:	600a      	str	r2, [r1, #0]
 80079bc:	d1e6      	bne.n	800798c <_scanf_float+0x3b4>
 80079be:	681d      	ldr	r5, [r3, #0]
 80079c0:	4632      	mov	r2, r6
 80079c2:	463b      	mov	r3, r7
 80079c4:	4630      	mov	r0, r6
 80079c6:	4639      	mov	r1, r7
 80079c8:	f7f9 f8d8 	bl	8000b7c <__aeabi_dcmpun>
 80079cc:	b128      	cbz	r0, 80079da <_scanf_float+0x402>
 80079ce:	4808      	ldr	r0, [pc, #32]	@ (80079f0 <_scanf_float+0x418>)
 80079d0:	f000 fb40 	bl	8008054 <nanf>
 80079d4:	ed85 0a00 	vstr	s0, [r5]
 80079d8:	e7db      	b.n	8007992 <_scanf_float+0x3ba>
 80079da:	4630      	mov	r0, r6
 80079dc:	4639      	mov	r1, r7
 80079de:	f7f9 f92b 	bl	8000c38 <__aeabi_d2f>
 80079e2:	6028      	str	r0, [r5, #0]
 80079e4:	e7d5      	b.n	8007992 <_scanf_float+0x3ba>
 80079e6:	2700      	movs	r7, #0
 80079e8:	e62e      	b.n	8007648 <_scanf_float+0x70>
 80079ea:	bf00      	nop
 80079ec:	0800d414 	.word	0x0800d414
 80079f0:	0800d555 	.word	0x0800d555

080079f4 <__sflush_r>:
 80079f4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80079f8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80079fc:	0716      	lsls	r6, r2, #28
 80079fe:	4605      	mov	r5, r0
 8007a00:	460c      	mov	r4, r1
 8007a02:	d454      	bmi.n	8007aae <__sflush_r+0xba>
 8007a04:	684b      	ldr	r3, [r1, #4]
 8007a06:	2b00      	cmp	r3, #0
 8007a08:	dc02      	bgt.n	8007a10 <__sflush_r+0x1c>
 8007a0a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	dd48      	ble.n	8007aa2 <__sflush_r+0xae>
 8007a10:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a12:	2e00      	cmp	r6, #0
 8007a14:	d045      	beq.n	8007aa2 <__sflush_r+0xae>
 8007a16:	2300      	movs	r3, #0
 8007a18:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007a1c:	682f      	ldr	r7, [r5, #0]
 8007a1e:	6a21      	ldr	r1, [r4, #32]
 8007a20:	602b      	str	r3, [r5, #0]
 8007a22:	d030      	beq.n	8007a86 <__sflush_r+0x92>
 8007a24:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007a26:	89a3      	ldrh	r3, [r4, #12]
 8007a28:	0759      	lsls	r1, r3, #29
 8007a2a:	d505      	bpl.n	8007a38 <__sflush_r+0x44>
 8007a2c:	6863      	ldr	r3, [r4, #4]
 8007a2e:	1ad2      	subs	r2, r2, r3
 8007a30:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007a32:	b10b      	cbz	r3, 8007a38 <__sflush_r+0x44>
 8007a34:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007a36:	1ad2      	subs	r2, r2, r3
 8007a38:	2300      	movs	r3, #0
 8007a3a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007a3c:	6a21      	ldr	r1, [r4, #32]
 8007a3e:	4628      	mov	r0, r5
 8007a40:	47b0      	blx	r6
 8007a42:	1c43      	adds	r3, r0, #1
 8007a44:	89a3      	ldrh	r3, [r4, #12]
 8007a46:	d106      	bne.n	8007a56 <__sflush_r+0x62>
 8007a48:	6829      	ldr	r1, [r5, #0]
 8007a4a:	291d      	cmp	r1, #29
 8007a4c:	d82b      	bhi.n	8007aa6 <__sflush_r+0xb2>
 8007a4e:	4a2a      	ldr	r2, [pc, #168]	@ (8007af8 <__sflush_r+0x104>)
 8007a50:	40ca      	lsrs	r2, r1
 8007a52:	07d6      	lsls	r6, r2, #31
 8007a54:	d527      	bpl.n	8007aa6 <__sflush_r+0xb2>
 8007a56:	2200      	movs	r2, #0
 8007a58:	6062      	str	r2, [r4, #4]
 8007a5a:	04d9      	lsls	r1, r3, #19
 8007a5c:	6922      	ldr	r2, [r4, #16]
 8007a5e:	6022      	str	r2, [r4, #0]
 8007a60:	d504      	bpl.n	8007a6c <__sflush_r+0x78>
 8007a62:	1c42      	adds	r2, r0, #1
 8007a64:	d101      	bne.n	8007a6a <__sflush_r+0x76>
 8007a66:	682b      	ldr	r3, [r5, #0]
 8007a68:	b903      	cbnz	r3, 8007a6c <__sflush_r+0x78>
 8007a6a:	6560      	str	r0, [r4, #84]	@ 0x54
 8007a6c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007a6e:	602f      	str	r7, [r5, #0]
 8007a70:	b1b9      	cbz	r1, 8007aa2 <__sflush_r+0xae>
 8007a72:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007a76:	4299      	cmp	r1, r3
 8007a78:	d002      	beq.n	8007a80 <__sflush_r+0x8c>
 8007a7a:	4628      	mov	r0, r5
 8007a7c:	f001 f948 	bl	8008d10 <_free_r>
 8007a80:	2300      	movs	r3, #0
 8007a82:	6363      	str	r3, [r4, #52]	@ 0x34
 8007a84:	e00d      	b.n	8007aa2 <__sflush_r+0xae>
 8007a86:	2301      	movs	r3, #1
 8007a88:	4628      	mov	r0, r5
 8007a8a:	47b0      	blx	r6
 8007a8c:	4602      	mov	r2, r0
 8007a8e:	1c50      	adds	r0, r2, #1
 8007a90:	d1c9      	bne.n	8007a26 <__sflush_r+0x32>
 8007a92:	682b      	ldr	r3, [r5, #0]
 8007a94:	2b00      	cmp	r3, #0
 8007a96:	d0c6      	beq.n	8007a26 <__sflush_r+0x32>
 8007a98:	2b1d      	cmp	r3, #29
 8007a9a:	d001      	beq.n	8007aa0 <__sflush_r+0xac>
 8007a9c:	2b16      	cmp	r3, #22
 8007a9e:	d11e      	bne.n	8007ade <__sflush_r+0xea>
 8007aa0:	602f      	str	r7, [r5, #0]
 8007aa2:	2000      	movs	r0, #0
 8007aa4:	e022      	b.n	8007aec <__sflush_r+0xf8>
 8007aa6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007aaa:	b21b      	sxth	r3, r3
 8007aac:	e01b      	b.n	8007ae6 <__sflush_r+0xf2>
 8007aae:	690f      	ldr	r7, [r1, #16]
 8007ab0:	2f00      	cmp	r7, #0
 8007ab2:	d0f6      	beq.n	8007aa2 <__sflush_r+0xae>
 8007ab4:	0793      	lsls	r3, r2, #30
 8007ab6:	680e      	ldr	r6, [r1, #0]
 8007ab8:	bf08      	it	eq
 8007aba:	694b      	ldreq	r3, [r1, #20]
 8007abc:	600f      	str	r7, [r1, #0]
 8007abe:	bf18      	it	ne
 8007ac0:	2300      	movne	r3, #0
 8007ac2:	eba6 0807 	sub.w	r8, r6, r7
 8007ac6:	608b      	str	r3, [r1, #8]
 8007ac8:	f1b8 0f00 	cmp.w	r8, #0
 8007acc:	dde9      	ble.n	8007aa2 <__sflush_r+0xae>
 8007ace:	6a21      	ldr	r1, [r4, #32]
 8007ad0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007ad2:	4643      	mov	r3, r8
 8007ad4:	463a      	mov	r2, r7
 8007ad6:	4628      	mov	r0, r5
 8007ad8:	47b0      	blx	r6
 8007ada:	2800      	cmp	r0, #0
 8007adc:	dc08      	bgt.n	8007af0 <__sflush_r+0xfc>
 8007ade:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ae2:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ae6:	81a3      	strh	r3, [r4, #12]
 8007ae8:	f04f 30ff 	mov.w	r0, #4294967295
 8007aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007af0:	4407      	add	r7, r0
 8007af2:	eba8 0800 	sub.w	r8, r8, r0
 8007af6:	e7e7      	b.n	8007ac8 <__sflush_r+0xd4>
 8007af8:	20400001 	.word	0x20400001

08007afc <_fflush_r>:
 8007afc:	b538      	push	{r3, r4, r5, lr}
 8007afe:	690b      	ldr	r3, [r1, #16]
 8007b00:	4605      	mov	r5, r0
 8007b02:	460c      	mov	r4, r1
 8007b04:	b913      	cbnz	r3, 8007b0c <_fflush_r+0x10>
 8007b06:	2500      	movs	r5, #0
 8007b08:	4628      	mov	r0, r5
 8007b0a:	bd38      	pop	{r3, r4, r5, pc}
 8007b0c:	b118      	cbz	r0, 8007b16 <_fflush_r+0x1a>
 8007b0e:	6a03      	ldr	r3, [r0, #32]
 8007b10:	b90b      	cbnz	r3, 8007b16 <_fflush_r+0x1a>
 8007b12:	f000 f8a7 	bl	8007c64 <__sinit>
 8007b16:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d0f3      	beq.n	8007b06 <_fflush_r+0xa>
 8007b1e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007b20:	07d0      	lsls	r0, r2, #31
 8007b22:	d404      	bmi.n	8007b2e <_fflush_r+0x32>
 8007b24:	0599      	lsls	r1, r3, #22
 8007b26:	d402      	bmi.n	8007b2e <_fflush_r+0x32>
 8007b28:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b2a:	f000 fa90 	bl	800804e <__retarget_lock_acquire_recursive>
 8007b2e:	4628      	mov	r0, r5
 8007b30:	4621      	mov	r1, r4
 8007b32:	f7ff ff5f 	bl	80079f4 <__sflush_r>
 8007b36:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8007b38:	07da      	lsls	r2, r3, #31
 8007b3a:	4605      	mov	r5, r0
 8007b3c:	d4e4      	bmi.n	8007b08 <_fflush_r+0xc>
 8007b3e:	89a3      	ldrh	r3, [r4, #12]
 8007b40:	059b      	lsls	r3, r3, #22
 8007b42:	d4e1      	bmi.n	8007b08 <_fflush_r+0xc>
 8007b44:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8007b46:	f000 fa83 	bl	8008050 <__retarget_lock_release_recursive>
 8007b4a:	e7dd      	b.n	8007b08 <_fflush_r+0xc>

08007b4c <std>:
 8007b4c:	2300      	movs	r3, #0
 8007b4e:	b510      	push	{r4, lr}
 8007b50:	4604      	mov	r4, r0
 8007b52:	e9c0 3300 	strd	r3, r3, [r0]
 8007b56:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8007b5a:	6083      	str	r3, [r0, #8]
 8007b5c:	8181      	strh	r1, [r0, #12]
 8007b5e:	6643      	str	r3, [r0, #100]	@ 0x64
 8007b60:	81c2      	strh	r2, [r0, #14]
 8007b62:	6183      	str	r3, [r0, #24]
 8007b64:	4619      	mov	r1, r3
 8007b66:	2208      	movs	r2, #8
 8007b68:	305c      	adds	r0, #92	@ 0x5c
 8007b6a:	f000 f9f3 	bl	8007f54 <memset>
 8007b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba4 <std+0x58>)
 8007b70:	6263      	str	r3, [r4, #36]	@ 0x24
 8007b72:	4b0d      	ldr	r3, [pc, #52]	@ (8007ba8 <std+0x5c>)
 8007b74:	62a3      	str	r3, [r4, #40]	@ 0x28
 8007b76:	4b0d      	ldr	r3, [pc, #52]	@ (8007bac <std+0x60>)
 8007b78:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8007b7a:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb0 <std+0x64>)
 8007b7c:	6323      	str	r3, [r4, #48]	@ 0x30
 8007b7e:	4b0d      	ldr	r3, [pc, #52]	@ (8007bb4 <std+0x68>)
 8007b80:	6224      	str	r4, [r4, #32]
 8007b82:	429c      	cmp	r4, r3
 8007b84:	d006      	beq.n	8007b94 <std+0x48>
 8007b86:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8007b8a:	4294      	cmp	r4, r2
 8007b8c:	d002      	beq.n	8007b94 <std+0x48>
 8007b8e:	33d0      	adds	r3, #208	@ 0xd0
 8007b90:	429c      	cmp	r4, r3
 8007b92:	d105      	bne.n	8007ba0 <std+0x54>
 8007b94:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8007b98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007b9c:	f000 ba56 	b.w	800804c <__retarget_lock_init_recursive>
 8007ba0:	bd10      	pop	{r4, pc}
 8007ba2:	bf00      	nop
 8007ba4:	08007da5 	.word	0x08007da5
 8007ba8:	08007dc7 	.word	0x08007dc7
 8007bac:	08007dff 	.word	0x08007dff
 8007bb0:	08007e23 	.word	0x08007e23
 8007bb4:	2000044c 	.word	0x2000044c

08007bb8 <stdio_exit_handler>:
 8007bb8:	4a02      	ldr	r2, [pc, #8]	@ (8007bc4 <stdio_exit_handler+0xc>)
 8007bba:	4903      	ldr	r1, [pc, #12]	@ (8007bc8 <stdio_exit_handler+0x10>)
 8007bbc:	4803      	ldr	r0, [pc, #12]	@ (8007bcc <stdio_exit_handler+0x14>)
 8007bbe:	f000 b87b 	b.w	8007cb8 <_fwalk_sglue>
 8007bc2:	bf00      	nop
 8007bc4:	20000038 	.word	0x20000038
 8007bc8:	08007afd 	.word	0x08007afd
 8007bcc:	20000048 	.word	0x20000048

08007bd0 <cleanup_stdio>:
 8007bd0:	6841      	ldr	r1, [r0, #4]
 8007bd2:	4b0c      	ldr	r3, [pc, #48]	@ (8007c04 <cleanup_stdio+0x34>)
 8007bd4:	4299      	cmp	r1, r3
 8007bd6:	b510      	push	{r4, lr}
 8007bd8:	4604      	mov	r4, r0
 8007bda:	d001      	beq.n	8007be0 <cleanup_stdio+0x10>
 8007bdc:	f7ff ff8e 	bl	8007afc <_fflush_r>
 8007be0:	68a1      	ldr	r1, [r4, #8]
 8007be2:	4b09      	ldr	r3, [pc, #36]	@ (8007c08 <cleanup_stdio+0x38>)
 8007be4:	4299      	cmp	r1, r3
 8007be6:	d002      	beq.n	8007bee <cleanup_stdio+0x1e>
 8007be8:	4620      	mov	r0, r4
 8007bea:	f7ff ff87 	bl	8007afc <_fflush_r>
 8007bee:	68e1      	ldr	r1, [r4, #12]
 8007bf0:	4b06      	ldr	r3, [pc, #24]	@ (8007c0c <cleanup_stdio+0x3c>)
 8007bf2:	4299      	cmp	r1, r3
 8007bf4:	d004      	beq.n	8007c00 <cleanup_stdio+0x30>
 8007bf6:	4620      	mov	r0, r4
 8007bf8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007bfc:	f7ff bf7e 	b.w	8007afc <_fflush_r>
 8007c00:	bd10      	pop	{r4, pc}
 8007c02:	bf00      	nop
 8007c04:	2000044c 	.word	0x2000044c
 8007c08:	200004b4 	.word	0x200004b4
 8007c0c:	2000051c 	.word	0x2000051c

08007c10 <global_stdio_init.part.0>:
 8007c10:	b510      	push	{r4, lr}
 8007c12:	4b0b      	ldr	r3, [pc, #44]	@ (8007c40 <global_stdio_init.part.0+0x30>)
 8007c14:	4c0b      	ldr	r4, [pc, #44]	@ (8007c44 <global_stdio_init.part.0+0x34>)
 8007c16:	4a0c      	ldr	r2, [pc, #48]	@ (8007c48 <global_stdio_init.part.0+0x38>)
 8007c18:	601a      	str	r2, [r3, #0]
 8007c1a:	4620      	mov	r0, r4
 8007c1c:	2200      	movs	r2, #0
 8007c1e:	2104      	movs	r1, #4
 8007c20:	f7ff ff94 	bl	8007b4c <std>
 8007c24:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8007c28:	2201      	movs	r2, #1
 8007c2a:	2109      	movs	r1, #9
 8007c2c:	f7ff ff8e 	bl	8007b4c <std>
 8007c30:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8007c34:	2202      	movs	r2, #2
 8007c36:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c3a:	2112      	movs	r1, #18
 8007c3c:	f7ff bf86 	b.w	8007b4c <std>
 8007c40:	20000584 	.word	0x20000584
 8007c44:	2000044c 	.word	0x2000044c
 8007c48:	08007bb9 	.word	0x08007bb9

08007c4c <__sfp_lock_acquire>:
 8007c4c:	4801      	ldr	r0, [pc, #4]	@ (8007c54 <__sfp_lock_acquire+0x8>)
 8007c4e:	f000 b9fe 	b.w	800804e <__retarget_lock_acquire_recursive>
 8007c52:	bf00      	nop
 8007c54:	2000058d 	.word	0x2000058d

08007c58 <__sfp_lock_release>:
 8007c58:	4801      	ldr	r0, [pc, #4]	@ (8007c60 <__sfp_lock_release+0x8>)
 8007c5a:	f000 b9f9 	b.w	8008050 <__retarget_lock_release_recursive>
 8007c5e:	bf00      	nop
 8007c60:	2000058d 	.word	0x2000058d

08007c64 <__sinit>:
 8007c64:	b510      	push	{r4, lr}
 8007c66:	4604      	mov	r4, r0
 8007c68:	f7ff fff0 	bl	8007c4c <__sfp_lock_acquire>
 8007c6c:	6a23      	ldr	r3, [r4, #32]
 8007c6e:	b11b      	cbz	r3, 8007c78 <__sinit+0x14>
 8007c70:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007c74:	f7ff bff0 	b.w	8007c58 <__sfp_lock_release>
 8007c78:	4b04      	ldr	r3, [pc, #16]	@ (8007c8c <__sinit+0x28>)
 8007c7a:	6223      	str	r3, [r4, #32]
 8007c7c:	4b04      	ldr	r3, [pc, #16]	@ (8007c90 <__sinit+0x2c>)
 8007c7e:	681b      	ldr	r3, [r3, #0]
 8007c80:	2b00      	cmp	r3, #0
 8007c82:	d1f5      	bne.n	8007c70 <__sinit+0xc>
 8007c84:	f7ff ffc4 	bl	8007c10 <global_stdio_init.part.0>
 8007c88:	e7f2      	b.n	8007c70 <__sinit+0xc>
 8007c8a:	bf00      	nop
 8007c8c:	08007bd1 	.word	0x08007bd1
 8007c90:	20000584 	.word	0x20000584

08007c94 <fiprintf>:
 8007c94:	b40e      	push	{r1, r2, r3}
 8007c96:	b503      	push	{r0, r1, lr}
 8007c98:	4601      	mov	r1, r0
 8007c9a:	ab03      	add	r3, sp, #12
 8007c9c:	4805      	ldr	r0, [pc, #20]	@ (8007cb4 <fiprintf+0x20>)
 8007c9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8007ca2:	6800      	ldr	r0, [r0, #0]
 8007ca4:	9301      	str	r3, [sp, #4]
 8007ca6:	f002 fde3 	bl	800a870 <_vfiprintf_r>
 8007caa:	b002      	add	sp, #8
 8007cac:	f85d eb04 	ldr.w	lr, [sp], #4
 8007cb0:	b003      	add	sp, #12
 8007cb2:	4770      	bx	lr
 8007cb4:	20000044 	.word	0x20000044

08007cb8 <_fwalk_sglue>:
 8007cb8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cbc:	4607      	mov	r7, r0
 8007cbe:	4688      	mov	r8, r1
 8007cc0:	4614      	mov	r4, r2
 8007cc2:	2600      	movs	r6, #0
 8007cc4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8007cc8:	f1b9 0901 	subs.w	r9, r9, #1
 8007ccc:	d505      	bpl.n	8007cda <_fwalk_sglue+0x22>
 8007cce:	6824      	ldr	r4, [r4, #0]
 8007cd0:	2c00      	cmp	r4, #0
 8007cd2:	d1f7      	bne.n	8007cc4 <_fwalk_sglue+0xc>
 8007cd4:	4630      	mov	r0, r6
 8007cd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007cda:	89ab      	ldrh	r3, [r5, #12]
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	d907      	bls.n	8007cf0 <_fwalk_sglue+0x38>
 8007ce0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8007ce4:	3301      	adds	r3, #1
 8007ce6:	d003      	beq.n	8007cf0 <_fwalk_sglue+0x38>
 8007ce8:	4629      	mov	r1, r5
 8007cea:	4638      	mov	r0, r7
 8007cec:	47c0      	blx	r8
 8007cee:	4306      	orrs	r6, r0
 8007cf0:	3568      	adds	r5, #104	@ 0x68
 8007cf2:	e7e9      	b.n	8007cc8 <_fwalk_sglue+0x10>

08007cf4 <sniprintf>:
 8007cf4:	b40c      	push	{r2, r3}
 8007cf6:	b530      	push	{r4, r5, lr}
 8007cf8:	4b18      	ldr	r3, [pc, #96]	@ (8007d5c <sniprintf+0x68>)
 8007cfa:	1e0c      	subs	r4, r1, #0
 8007cfc:	681d      	ldr	r5, [r3, #0]
 8007cfe:	b09d      	sub	sp, #116	@ 0x74
 8007d00:	da08      	bge.n	8007d14 <sniprintf+0x20>
 8007d02:	238b      	movs	r3, #139	@ 0x8b
 8007d04:	602b      	str	r3, [r5, #0]
 8007d06:	f04f 30ff 	mov.w	r0, #4294967295
 8007d0a:	b01d      	add	sp, #116	@ 0x74
 8007d0c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007d10:	b002      	add	sp, #8
 8007d12:	4770      	bx	lr
 8007d14:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007d18:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007d1c:	f04f 0300 	mov.w	r3, #0
 8007d20:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007d22:	bf14      	ite	ne
 8007d24:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007d28:	4623      	moveq	r3, r4
 8007d2a:	9304      	str	r3, [sp, #16]
 8007d2c:	9307      	str	r3, [sp, #28]
 8007d2e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007d32:	9002      	str	r0, [sp, #8]
 8007d34:	9006      	str	r0, [sp, #24]
 8007d36:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007d3a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8007d3c:	ab21      	add	r3, sp, #132	@ 0x84
 8007d3e:	a902      	add	r1, sp, #8
 8007d40:	4628      	mov	r0, r5
 8007d42:	9301      	str	r3, [sp, #4]
 8007d44:	f002 fc6e 	bl	800a624 <_svfiprintf_r>
 8007d48:	1c43      	adds	r3, r0, #1
 8007d4a:	bfbc      	itt	lt
 8007d4c:	238b      	movlt	r3, #139	@ 0x8b
 8007d4e:	602b      	strlt	r3, [r5, #0]
 8007d50:	2c00      	cmp	r4, #0
 8007d52:	d0da      	beq.n	8007d0a <sniprintf+0x16>
 8007d54:	9b02      	ldr	r3, [sp, #8]
 8007d56:	2200      	movs	r2, #0
 8007d58:	701a      	strb	r2, [r3, #0]
 8007d5a:	e7d6      	b.n	8007d0a <sniprintf+0x16>
 8007d5c:	20000044 	.word	0x20000044

08007d60 <siprintf>:
 8007d60:	b40e      	push	{r1, r2, r3}
 8007d62:	b510      	push	{r4, lr}
 8007d64:	b09d      	sub	sp, #116	@ 0x74
 8007d66:	ab1f      	add	r3, sp, #124	@ 0x7c
 8007d68:	9002      	str	r0, [sp, #8]
 8007d6a:	9006      	str	r0, [sp, #24]
 8007d6c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8007d70:	480a      	ldr	r0, [pc, #40]	@ (8007d9c <siprintf+0x3c>)
 8007d72:	9107      	str	r1, [sp, #28]
 8007d74:	9104      	str	r1, [sp, #16]
 8007d76:	490a      	ldr	r1, [pc, #40]	@ (8007da0 <siprintf+0x40>)
 8007d78:	f853 2b04 	ldr.w	r2, [r3], #4
 8007d7c:	9105      	str	r1, [sp, #20]
 8007d7e:	2400      	movs	r4, #0
 8007d80:	a902      	add	r1, sp, #8
 8007d82:	6800      	ldr	r0, [r0, #0]
 8007d84:	9301      	str	r3, [sp, #4]
 8007d86:	941b      	str	r4, [sp, #108]	@ 0x6c
 8007d88:	f002 fc4c 	bl	800a624 <_svfiprintf_r>
 8007d8c:	9b02      	ldr	r3, [sp, #8]
 8007d8e:	701c      	strb	r4, [r3, #0]
 8007d90:	b01d      	add	sp, #116	@ 0x74
 8007d92:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8007d96:	b003      	add	sp, #12
 8007d98:	4770      	bx	lr
 8007d9a:	bf00      	nop
 8007d9c:	20000044 	.word	0x20000044
 8007da0:	ffff0208 	.word	0xffff0208

08007da4 <__sread>:
 8007da4:	b510      	push	{r4, lr}
 8007da6:	460c      	mov	r4, r1
 8007da8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007dac:	f000 f900 	bl	8007fb0 <_read_r>
 8007db0:	2800      	cmp	r0, #0
 8007db2:	bfab      	itete	ge
 8007db4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007db6:	89a3      	ldrhlt	r3, [r4, #12]
 8007db8:	181b      	addge	r3, r3, r0
 8007dba:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8007dbe:	bfac      	ite	ge
 8007dc0:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007dc2:	81a3      	strhlt	r3, [r4, #12]
 8007dc4:	bd10      	pop	{r4, pc}

08007dc6 <__swrite>:
 8007dc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007dca:	461f      	mov	r7, r3
 8007dcc:	898b      	ldrh	r3, [r1, #12]
 8007dce:	05db      	lsls	r3, r3, #23
 8007dd0:	4605      	mov	r5, r0
 8007dd2:	460c      	mov	r4, r1
 8007dd4:	4616      	mov	r6, r2
 8007dd6:	d505      	bpl.n	8007de4 <__swrite+0x1e>
 8007dd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007ddc:	2302      	movs	r3, #2
 8007dde:	2200      	movs	r2, #0
 8007de0:	f000 f8d4 	bl	8007f8c <_lseek_r>
 8007de4:	89a3      	ldrh	r3, [r4, #12]
 8007de6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007dea:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8007dee:	81a3      	strh	r3, [r4, #12]
 8007df0:	4632      	mov	r2, r6
 8007df2:	463b      	mov	r3, r7
 8007df4:	4628      	mov	r0, r5
 8007df6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007dfa:	f000 b8eb 	b.w	8007fd4 <_write_r>

08007dfe <__sseek>:
 8007dfe:	b510      	push	{r4, lr}
 8007e00:	460c      	mov	r4, r1
 8007e02:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e06:	f000 f8c1 	bl	8007f8c <_lseek_r>
 8007e0a:	1c43      	adds	r3, r0, #1
 8007e0c:	89a3      	ldrh	r3, [r4, #12]
 8007e0e:	bf15      	itete	ne
 8007e10:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007e12:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007e16:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8007e1a:	81a3      	strheq	r3, [r4, #12]
 8007e1c:	bf18      	it	ne
 8007e1e:	81a3      	strhne	r3, [r4, #12]
 8007e20:	bd10      	pop	{r4, pc}

08007e22 <__sclose>:
 8007e22:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007e26:	f000 b8a1 	b.w	8007f6c <_close_r>

08007e2a <__swbuf_r>:
 8007e2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e2c:	460e      	mov	r6, r1
 8007e2e:	4614      	mov	r4, r2
 8007e30:	4605      	mov	r5, r0
 8007e32:	b118      	cbz	r0, 8007e3c <__swbuf_r+0x12>
 8007e34:	6a03      	ldr	r3, [r0, #32]
 8007e36:	b90b      	cbnz	r3, 8007e3c <__swbuf_r+0x12>
 8007e38:	f7ff ff14 	bl	8007c64 <__sinit>
 8007e3c:	69a3      	ldr	r3, [r4, #24]
 8007e3e:	60a3      	str	r3, [r4, #8]
 8007e40:	89a3      	ldrh	r3, [r4, #12]
 8007e42:	071a      	lsls	r2, r3, #28
 8007e44:	d501      	bpl.n	8007e4a <__swbuf_r+0x20>
 8007e46:	6923      	ldr	r3, [r4, #16]
 8007e48:	b943      	cbnz	r3, 8007e5c <__swbuf_r+0x32>
 8007e4a:	4621      	mov	r1, r4
 8007e4c:	4628      	mov	r0, r5
 8007e4e:	f000 f82b 	bl	8007ea8 <__swsetup_r>
 8007e52:	b118      	cbz	r0, 8007e5c <__swbuf_r+0x32>
 8007e54:	f04f 37ff 	mov.w	r7, #4294967295
 8007e58:	4638      	mov	r0, r7
 8007e5a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007e5c:	6823      	ldr	r3, [r4, #0]
 8007e5e:	6922      	ldr	r2, [r4, #16]
 8007e60:	1a98      	subs	r0, r3, r2
 8007e62:	6963      	ldr	r3, [r4, #20]
 8007e64:	b2f6      	uxtb	r6, r6
 8007e66:	4283      	cmp	r3, r0
 8007e68:	4637      	mov	r7, r6
 8007e6a:	dc05      	bgt.n	8007e78 <__swbuf_r+0x4e>
 8007e6c:	4621      	mov	r1, r4
 8007e6e:	4628      	mov	r0, r5
 8007e70:	f7ff fe44 	bl	8007afc <_fflush_r>
 8007e74:	2800      	cmp	r0, #0
 8007e76:	d1ed      	bne.n	8007e54 <__swbuf_r+0x2a>
 8007e78:	68a3      	ldr	r3, [r4, #8]
 8007e7a:	3b01      	subs	r3, #1
 8007e7c:	60a3      	str	r3, [r4, #8]
 8007e7e:	6823      	ldr	r3, [r4, #0]
 8007e80:	1c5a      	adds	r2, r3, #1
 8007e82:	6022      	str	r2, [r4, #0]
 8007e84:	701e      	strb	r6, [r3, #0]
 8007e86:	6962      	ldr	r2, [r4, #20]
 8007e88:	1c43      	adds	r3, r0, #1
 8007e8a:	429a      	cmp	r2, r3
 8007e8c:	d004      	beq.n	8007e98 <__swbuf_r+0x6e>
 8007e8e:	89a3      	ldrh	r3, [r4, #12]
 8007e90:	07db      	lsls	r3, r3, #31
 8007e92:	d5e1      	bpl.n	8007e58 <__swbuf_r+0x2e>
 8007e94:	2e0a      	cmp	r6, #10
 8007e96:	d1df      	bne.n	8007e58 <__swbuf_r+0x2e>
 8007e98:	4621      	mov	r1, r4
 8007e9a:	4628      	mov	r0, r5
 8007e9c:	f7ff fe2e 	bl	8007afc <_fflush_r>
 8007ea0:	2800      	cmp	r0, #0
 8007ea2:	d0d9      	beq.n	8007e58 <__swbuf_r+0x2e>
 8007ea4:	e7d6      	b.n	8007e54 <__swbuf_r+0x2a>
	...

08007ea8 <__swsetup_r>:
 8007ea8:	b538      	push	{r3, r4, r5, lr}
 8007eaa:	4b29      	ldr	r3, [pc, #164]	@ (8007f50 <__swsetup_r+0xa8>)
 8007eac:	4605      	mov	r5, r0
 8007eae:	6818      	ldr	r0, [r3, #0]
 8007eb0:	460c      	mov	r4, r1
 8007eb2:	b118      	cbz	r0, 8007ebc <__swsetup_r+0x14>
 8007eb4:	6a03      	ldr	r3, [r0, #32]
 8007eb6:	b90b      	cbnz	r3, 8007ebc <__swsetup_r+0x14>
 8007eb8:	f7ff fed4 	bl	8007c64 <__sinit>
 8007ebc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ec0:	0719      	lsls	r1, r3, #28
 8007ec2:	d422      	bmi.n	8007f0a <__swsetup_r+0x62>
 8007ec4:	06da      	lsls	r2, r3, #27
 8007ec6:	d407      	bmi.n	8007ed8 <__swsetup_r+0x30>
 8007ec8:	2209      	movs	r2, #9
 8007eca:	602a      	str	r2, [r5, #0]
 8007ecc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007ed0:	81a3      	strh	r3, [r4, #12]
 8007ed2:	f04f 30ff 	mov.w	r0, #4294967295
 8007ed6:	e033      	b.n	8007f40 <__swsetup_r+0x98>
 8007ed8:	0758      	lsls	r0, r3, #29
 8007eda:	d512      	bpl.n	8007f02 <__swsetup_r+0x5a>
 8007edc:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007ede:	b141      	cbz	r1, 8007ef2 <__swsetup_r+0x4a>
 8007ee0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007ee4:	4299      	cmp	r1, r3
 8007ee6:	d002      	beq.n	8007eee <__swsetup_r+0x46>
 8007ee8:	4628      	mov	r0, r5
 8007eea:	f000 ff11 	bl	8008d10 <_free_r>
 8007eee:	2300      	movs	r3, #0
 8007ef0:	6363      	str	r3, [r4, #52]	@ 0x34
 8007ef2:	89a3      	ldrh	r3, [r4, #12]
 8007ef4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007ef8:	81a3      	strh	r3, [r4, #12]
 8007efa:	2300      	movs	r3, #0
 8007efc:	6063      	str	r3, [r4, #4]
 8007efe:	6923      	ldr	r3, [r4, #16]
 8007f00:	6023      	str	r3, [r4, #0]
 8007f02:	89a3      	ldrh	r3, [r4, #12]
 8007f04:	f043 0308 	orr.w	r3, r3, #8
 8007f08:	81a3      	strh	r3, [r4, #12]
 8007f0a:	6923      	ldr	r3, [r4, #16]
 8007f0c:	b94b      	cbnz	r3, 8007f22 <__swsetup_r+0x7a>
 8007f0e:	89a3      	ldrh	r3, [r4, #12]
 8007f10:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007f14:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007f18:	d003      	beq.n	8007f22 <__swsetup_r+0x7a>
 8007f1a:	4621      	mov	r1, r4
 8007f1c:	4628      	mov	r0, r5
 8007f1e:	f002 fde5 	bl	800aaec <__smakebuf_r>
 8007f22:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007f26:	f013 0201 	ands.w	r2, r3, #1
 8007f2a:	d00a      	beq.n	8007f42 <__swsetup_r+0x9a>
 8007f2c:	2200      	movs	r2, #0
 8007f2e:	60a2      	str	r2, [r4, #8]
 8007f30:	6962      	ldr	r2, [r4, #20]
 8007f32:	4252      	negs	r2, r2
 8007f34:	61a2      	str	r2, [r4, #24]
 8007f36:	6922      	ldr	r2, [r4, #16]
 8007f38:	b942      	cbnz	r2, 8007f4c <__swsetup_r+0xa4>
 8007f3a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007f3e:	d1c5      	bne.n	8007ecc <__swsetup_r+0x24>
 8007f40:	bd38      	pop	{r3, r4, r5, pc}
 8007f42:	0799      	lsls	r1, r3, #30
 8007f44:	bf58      	it	pl
 8007f46:	6962      	ldrpl	r2, [r4, #20]
 8007f48:	60a2      	str	r2, [r4, #8]
 8007f4a:	e7f4      	b.n	8007f36 <__swsetup_r+0x8e>
 8007f4c:	2000      	movs	r0, #0
 8007f4e:	e7f7      	b.n	8007f40 <__swsetup_r+0x98>
 8007f50:	20000044 	.word	0x20000044

08007f54 <memset>:
 8007f54:	4402      	add	r2, r0
 8007f56:	4603      	mov	r3, r0
 8007f58:	4293      	cmp	r3, r2
 8007f5a:	d100      	bne.n	8007f5e <memset+0xa>
 8007f5c:	4770      	bx	lr
 8007f5e:	f803 1b01 	strb.w	r1, [r3], #1
 8007f62:	e7f9      	b.n	8007f58 <memset+0x4>

08007f64 <_localeconv_r>:
 8007f64:	4800      	ldr	r0, [pc, #0]	@ (8007f68 <_localeconv_r+0x4>)
 8007f66:	4770      	bx	lr
 8007f68:	20000184 	.word	0x20000184

08007f6c <_close_r>:
 8007f6c:	b538      	push	{r3, r4, r5, lr}
 8007f6e:	4d06      	ldr	r5, [pc, #24]	@ (8007f88 <_close_r+0x1c>)
 8007f70:	2300      	movs	r3, #0
 8007f72:	4604      	mov	r4, r0
 8007f74:	4608      	mov	r0, r1
 8007f76:	602b      	str	r3, [r5, #0]
 8007f78:	f7f9 fc9f 	bl	80018ba <_close>
 8007f7c:	1c43      	adds	r3, r0, #1
 8007f7e:	d102      	bne.n	8007f86 <_close_r+0x1a>
 8007f80:	682b      	ldr	r3, [r5, #0]
 8007f82:	b103      	cbz	r3, 8007f86 <_close_r+0x1a>
 8007f84:	6023      	str	r3, [r4, #0]
 8007f86:	bd38      	pop	{r3, r4, r5, pc}
 8007f88:	20000588 	.word	0x20000588

08007f8c <_lseek_r>:
 8007f8c:	b538      	push	{r3, r4, r5, lr}
 8007f8e:	4d07      	ldr	r5, [pc, #28]	@ (8007fac <_lseek_r+0x20>)
 8007f90:	4604      	mov	r4, r0
 8007f92:	4608      	mov	r0, r1
 8007f94:	4611      	mov	r1, r2
 8007f96:	2200      	movs	r2, #0
 8007f98:	602a      	str	r2, [r5, #0]
 8007f9a:	461a      	mov	r2, r3
 8007f9c:	f7f9 fcb4 	bl	8001908 <_lseek>
 8007fa0:	1c43      	adds	r3, r0, #1
 8007fa2:	d102      	bne.n	8007faa <_lseek_r+0x1e>
 8007fa4:	682b      	ldr	r3, [r5, #0]
 8007fa6:	b103      	cbz	r3, 8007faa <_lseek_r+0x1e>
 8007fa8:	6023      	str	r3, [r4, #0]
 8007faa:	bd38      	pop	{r3, r4, r5, pc}
 8007fac:	20000588 	.word	0x20000588

08007fb0 <_read_r>:
 8007fb0:	b538      	push	{r3, r4, r5, lr}
 8007fb2:	4d07      	ldr	r5, [pc, #28]	@ (8007fd0 <_read_r+0x20>)
 8007fb4:	4604      	mov	r4, r0
 8007fb6:	4608      	mov	r0, r1
 8007fb8:	4611      	mov	r1, r2
 8007fba:	2200      	movs	r2, #0
 8007fbc:	602a      	str	r2, [r5, #0]
 8007fbe:	461a      	mov	r2, r3
 8007fc0:	f7f9 fc42 	bl	8001848 <_read>
 8007fc4:	1c43      	adds	r3, r0, #1
 8007fc6:	d102      	bne.n	8007fce <_read_r+0x1e>
 8007fc8:	682b      	ldr	r3, [r5, #0]
 8007fca:	b103      	cbz	r3, 8007fce <_read_r+0x1e>
 8007fcc:	6023      	str	r3, [r4, #0]
 8007fce:	bd38      	pop	{r3, r4, r5, pc}
 8007fd0:	20000588 	.word	0x20000588

08007fd4 <_write_r>:
 8007fd4:	b538      	push	{r3, r4, r5, lr}
 8007fd6:	4d07      	ldr	r5, [pc, #28]	@ (8007ff4 <_write_r+0x20>)
 8007fd8:	4604      	mov	r4, r0
 8007fda:	4608      	mov	r0, r1
 8007fdc:	4611      	mov	r1, r2
 8007fde:	2200      	movs	r2, #0
 8007fe0:	602a      	str	r2, [r5, #0]
 8007fe2:	461a      	mov	r2, r3
 8007fe4:	f7f9 fc4d 	bl	8001882 <_write>
 8007fe8:	1c43      	adds	r3, r0, #1
 8007fea:	d102      	bne.n	8007ff2 <_write_r+0x1e>
 8007fec:	682b      	ldr	r3, [r5, #0]
 8007fee:	b103      	cbz	r3, 8007ff2 <_write_r+0x1e>
 8007ff0:	6023      	str	r3, [r4, #0]
 8007ff2:	bd38      	pop	{r3, r4, r5, pc}
 8007ff4:	20000588 	.word	0x20000588

08007ff8 <__errno>:
 8007ff8:	4b01      	ldr	r3, [pc, #4]	@ (8008000 <__errno+0x8>)
 8007ffa:	6818      	ldr	r0, [r3, #0]
 8007ffc:	4770      	bx	lr
 8007ffe:	bf00      	nop
 8008000:	20000044 	.word	0x20000044

08008004 <__libc_init_array>:
 8008004:	b570      	push	{r4, r5, r6, lr}
 8008006:	4d0d      	ldr	r5, [pc, #52]	@ (800803c <__libc_init_array+0x38>)
 8008008:	4c0d      	ldr	r4, [pc, #52]	@ (8008040 <__libc_init_array+0x3c>)
 800800a:	1b64      	subs	r4, r4, r5
 800800c:	10a4      	asrs	r4, r4, #2
 800800e:	2600      	movs	r6, #0
 8008010:	42a6      	cmp	r6, r4
 8008012:	d109      	bne.n	8008028 <__libc_init_array+0x24>
 8008014:	4d0b      	ldr	r5, [pc, #44]	@ (8008044 <__libc_init_array+0x40>)
 8008016:	4c0c      	ldr	r4, [pc, #48]	@ (8008048 <__libc_init_array+0x44>)
 8008018:	f004 fe06 	bl	800cc28 <_init>
 800801c:	1b64      	subs	r4, r4, r5
 800801e:	10a4      	asrs	r4, r4, #2
 8008020:	2600      	movs	r6, #0
 8008022:	42a6      	cmp	r6, r4
 8008024:	d105      	bne.n	8008032 <__libc_init_array+0x2e>
 8008026:	bd70      	pop	{r4, r5, r6, pc}
 8008028:	f855 3b04 	ldr.w	r3, [r5], #4
 800802c:	4798      	blx	r3
 800802e:	3601      	adds	r6, #1
 8008030:	e7ee      	b.n	8008010 <__libc_init_array+0xc>
 8008032:	f855 3b04 	ldr.w	r3, [r5], #4
 8008036:	4798      	blx	r3
 8008038:	3601      	adds	r6, #1
 800803a:	e7f2      	b.n	8008022 <__libc_init_array+0x1e>
 800803c:	0800da70 	.word	0x0800da70
 8008040:	0800da70 	.word	0x0800da70
 8008044:	0800da70 	.word	0x0800da70
 8008048:	0800da74 	.word	0x0800da74

0800804c <__retarget_lock_init_recursive>:
 800804c:	4770      	bx	lr

0800804e <__retarget_lock_acquire_recursive>:
 800804e:	4770      	bx	lr

08008050 <__retarget_lock_release_recursive>:
 8008050:	4770      	bx	lr
	...

08008054 <nanf>:
 8008054:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800805c <nanf+0x8>
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	7fc00000 	.word	0x7fc00000

08008060 <quorem>:
 8008060:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008064:	6903      	ldr	r3, [r0, #16]
 8008066:	690c      	ldr	r4, [r1, #16]
 8008068:	42a3      	cmp	r3, r4
 800806a:	4607      	mov	r7, r0
 800806c:	db7e      	blt.n	800816c <quorem+0x10c>
 800806e:	3c01      	subs	r4, #1
 8008070:	f101 0814 	add.w	r8, r1, #20
 8008074:	00a3      	lsls	r3, r4, #2
 8008076:	f100 0514 	add.w	r5, r0, #20
 800807a:	9300      	str	r3, [sp, #0]
 800807c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008080:	9301      	str	r3, [sp, #4]
 8008082:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008086:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800808a:	3301      	adds	r3, #1
 800808c:	429a      	cmp	r2, r3
 800808e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008092:	fbb2 f6f3 	udiv	r6, r2, r3
 8008096:	d32e      	bcc.n	80080f6 <quorem+0x96>
 8008098:	f04f 0a00 	mov.w	sl, #0
 800809c:	46c4      	mov	ip, r8
 800809e:	46ae      	mov	lr, r5
 80080a0:	46d3      	mov	fp, sl
 80080a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80080a6:	b298      	uxth	r0, r3
 80080a8:	fb06 a000 	mla	r0, r6, r0, sl
 80080ac:	0c02      	lsrs	r2, r0, #16
 80080ae:	0c1b      	lsrs	r3, r3, #16
 80080b0:	fb06 2303 	mla	r3, r6, r3, r2
 80080b4:	f8de 2000 	ldr.w	r2, [lr]
 80080b8:	b280      	uxth	r0, r0
 80080ba:	b292      	uxth	r2, r2
 80080bc:	1a12      	subs	r2, r2, r0
 80080be:	445a      	add	r2, fp
 80080c0:	f8de 0000 	ldr.w	r0, [lr]
 80080c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80080c8:	b29b      	uxth	r3, r3
 80080ca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80080ce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80080d2:	b292      	uxth	r2, r2
 80080d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80080d8:	45e1      	cmp	r9, ip
 80080da:	f84e 2b04 	str.w	r2, [lr], #4
 80080de:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80080e2:	d2de      	bcs.n	80080a2 <quorem+0x42>
 80080e4:	9b00      	ldr	r3, [sp, #0]
 80080e6:	58eb      	ldr	r3, [r5, r3]
 80080e8:	b92b      	cbnz	r3, 80080f6 <quorem+0x96>
 80080ea:	9b01      	ldr	r3, [sp, #4]
 80080ec:	3b04      	subs	r3, #4
 80080ee:	429d      	cmp	r5, r3
 80080f0:	461a      	mov	r2, r3
 80080f2:	d32f      	bcc.n	8008154 <quorem+0xf4>
 80080f4:	613c      	str	r4, [r7, #16]
 80080f6:	4638      	mov	r0, r7
 80080f8:	f001 f9c6 	bl	8009488 <__mcmp>
 80080fc:	2800      	cmp	r0, #0
 80080fe:	db25      	blt.n	800814c <quorem+0xec>
 8008100:	4629      	mov	r1, r5
 8008102:	2000      	movs	r0, #0
 8008104:	f858 2b04 	ldr.w	r2, [r8], #4
 8008108:	f8d1 c000 	ldr.w	ip, [r1]
 800810c:	fa1f fe82 	uxth.w	lr, r2
 8008110:	fa1f f38c 	uxth.w	r3, ip
 8008114:	eba3 030e 	sub.w	r3, r3, lr
 8008118:	4403      	add	r3, r0
 800811a:	0c12      	lsrs	r2, r2, #16
 800811c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8008120:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8008124:	b29b      	uxth	r3, r3
 8008126:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800812a:	45c1      	cmp	r9, r8
 800812c:	f841 3b04 	str.w	r3, [r1], #4
 8008130:	ea4f 4022 	mov.w	r0, r2, asr #16
 8008134:	d2e6      	bcs.n	8008104 <quorem+0xa4>
 8008136:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800813a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800813e:	b922      	cbnz	r2, 800814a <quorem+0xea>
 8008140:	3b04      	subs	r3, #4
 8008142:	429d      	cmp	r5, r3
 8008144:	461a      	mov	r2, r3
 8008146:	d30b      	bcc.n	8008160 <quorem+0x100>
 8008148:	613c      	str	r4, [r7, #16]
 800814a:	3601      	adds	r6, #1
 800814c:	4630      	mov	r0, r6
 800814e:	b003      	add	sp, #12
 8008150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008154:	6812      	ldr	r2, [r2, #0]
 8008156:	3b04      	subs	r3, #4
 8008158:	2a00      	cmp	r2, #0
 800815a:	d1cb      	bne.n	80080f4 <quorem+0x94>
 800815c:	3c01      	subs	r4, #1
 800815e:	e7c6      	b.n	80080ee <quorem+0x8e>
 8008160:	6812      	ldr	r2, [r2, #0]
 8008162:	3b04      	subs	r3, #4
 8008164:	2a00      	cmp	r2, #0
 8008166:	d1ef      	bne.n	8008148 <quorem+0xe8>
 8008168:	3c01      	subs	r4, #1
 800816a:	e7ea      	b.n	8008142 <quorem+0xe2>
 800816c:	2000      	movs	r0, #0
 800816e:	e7ee      	b.n	800814e <quorem+0xee>

08008170 <_dtoa_r>:
 8008170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008174:	69c7      	ldr	r7, [r0, #28]
 8008176:	b097      	sub	sp, #92	@ 0x5c
 8008178:	ed8d 0b04 	vstr	d0, [sp, #16]
 800817c:	ec55 4b10 	vmov	r4, r5, d0
 8008180:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8008182:	9107      	str	r1, [sp, #28]
 8008184:	4681      	mov	r9, r0
 8008186:	920c      	str	r2, [sp, #48]	@ 0x30
 8008188:	9311      	str	r3, [sp, #68]	@ 0x44
 800818a:	b97f      	cbnz	r7, 80081ac <_dtoa_r+0x3c>
 800818c:	2010      	movs	r0, #16
 800818e:	f000 fe09 	bl	8008da4 <malloc>
 8008192:	4602      	mov	r2, r0
 8008194:	f8c9 001c 	str.w	r0, [r9, #28]
 8008198:	b920      	cbnz	r0, 80081a4 <_dtoa_r+0x34>
 800819a:	4ba9      	ldr	r3, [pc, #676]	@ (8008440 <_dtoa_r+0x2d0>)
 800819c:	21ef      	movs	r1, #239	@ 0xef
 800819e:	48a9      	ldr	r0, [pc, #676]	@ (8008444 <_dtoa_r+0x2d4>)
 80081a0:	f002 fd56 	bl	800ac50 <__assert_func>
 80081a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80081a8:	6007      	str	r7, [r0, #0]
 80081aa:	60c7      	str	r7, [r0, #12]
 80081ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80081b0:	6819      	ldr	r1, [r3, #0]
 80081b2:	b159      	cbz	r1, 80081cc <_dtoa_r+0x5c>
 80081b4:	685a      	ldr	r2, [r3, #4]
 80081b6:	604a      	str	r2, [r1, #4]
 80081b8:	2301      	movs	r3, #1
 80081ba:	4093      	lsls	r3, r2
 80081bc:	608b      	str	r3, [r1, #8]
 80081be:	4648      	mov	r0, r9
 80081c0:	f000 fee6 	bl	8008f90 <_Bfree>
 80081c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80081c8:	2200      	movs	r2, #0
 80081ca:	601a      	str	r2, [r3, #0]
 80081cc:	1e2b      	subs	r3, r5, #0
 80081ce:	bfb9      	ittee	lt
 80081d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80081d4:	9305      	strlt	r3, [sp, #20]
 80081d6:	2300      	movge	r3, #0
 80081d8:	6033      	strge	r3, [r6, #0]
 80081da:	9f05      	ldr	r7, [sp, #20]
 80081dc:	4b9a      	ldr	r3, [pc, #616]	@ (8008448 <_dtoa_r+0x2d8>)
 80081de:	bfbc      	itt	lt
 80081e0:	2201      	movlt	r2, #1
 80081e2:	6032      	strlt	r2, [r6, #0]
 80081e4:	43bb      	bics	r3, r7
 80081e6:	d112      	bne.n	800820e <_dtoa_r+0x9e>
 80081e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80081ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80081ee:	6013      	str	r3, [r2, #0]
 80081f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80081f4:	4323      	orrs	r3, r4
 80081f6:	f000 855a 	beq.w	8008cae <_dtoa_r+0xb3e>
 80081fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80081fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800845c <_dtoa_r+0x2ec>
 8008200:	2b00      	cmp	r3, #0
 8008202:	f000 855c 	beq.w	8008cbe <_dtoa_r+0xb4e>
 8008206:	f10a 0303 	add.w	r3, sl, #3
 800820a:	f000 bd56 	b.w	8008cba <_dtoa_r+0xb4a>
 800820e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8008212:	2200      	movs	r2, #0
 8008214:	ec51 0b17 	vmov	r0, r1, d7
 8008218:	2300      	movs	r3, #0
 800821a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800821e:	f7f8 fc7b 	bl	8000b18 <__aeabi_dcmpeq>
 8008222:	4680      	mov	r8, r0
 8008224:	b158      	cbz	r0, 800823e <_dtoa_r+0xce>
 8008226:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8008228:	2301      	movs	r3, #1
 800822a:	6013      	str	r3, [r2, #0]
 800822c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800822e:	b113      	cbz	r3, 8008236 <_dtoa_r+0xc6>
 8008230:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008232:	4b86      	ldr	r3, [pc, #536]	@ (800844c <_dtoa_r+0x2dc>)
 8008234:	6013      	str	r3, [r2, #0]
 8008236:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8008460 <_dtoa_r+0x2f0>
 800823a:	f000 bd40 	b.w	8008cbe <_dtoa_r+0xb4e>
 800823e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8008242:	aa14      	add	r2, sp, #80	@ 0x50
 8008244:	a915      	add	r1, sp, #84	@ 0x54
 8008246:	4648      	mov	r0, r9
 8008248:	f001 fa3e 	bl	80096c8 <__d2b>
 800824c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8008250:	9002      	str	r0, [sp, #8]
 8008252:	2e00      	cmp	r6, #0
 8008254:	d078      	beq.n	8008348 <_dtoa_r+0x1d8>
 8008256:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8008258:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800825c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008260:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8008264:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8008268:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800826c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8008270:	4619      	mov	r1, r3
 8008272:	2200      	movs	r2, #0
 8008274:	4b76      	ldr	r3, [pc, #472]	@ (8008450 <_dtoa_r+0x2e0>)
 8008276:	f7f8 f82f 	bl	80002d8 <__aeabi_dsub>
 800827a:	a36b      	add	r3, pc, #428	@ (adr r3, 8008428 <_dtoa_r+0x2b8>)
 800827c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008280:	f7f8 f9e2 	bl	8000648 <__aeabi_dmul>
 8008284:	a36a      	add	r3, pc, #424	@ (adr r3, 8008430 <_dtoa_r+0x2c0>)
 8008286:	e9d3 2300 	ldrd	r2, r3, [r3]
 800828a:	f7f8 f827 	bl	80002dc <__adddf3>
 800828e:	4604      	mov	r4, r0
 8008290:	4630      	mov	r0, r6
 8008292:	460d      	mov	r5, r1
 8008294:	f7f8 f96e 	bl	8000574 <__aeabi_i2d>
 8008298:	a367      	add	r3, pc, #412	@ (adr r3, 8008438 <_dtoa_r+0x2c8>)
 800829a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800829e:	f7f8 f9d3 	bl	8000648 <__aeabi_dmul>
 80082a2:	4602      	mov	r2, r0
 80082a4:	460b      	mov	r3, r1
 80082a6:	4620      	mov	r0, r4
 80082a8:	4629      	mov	r1, r5
 80082aa:	f7f8 f817 	bl	80002dc <__adddf3>
 80082ae:	4604      	mov	r4, r0
 80082b0:	460d      	mov	r5, r1
 80082b2:	f7f8 fc79 	bl	8000ba8 <__aeabi_d2iz>
 80082b6:	2200      	movs	r2, #0
 80082b8:	4607      	mov	r7, r0
 80082ba:	2300      	movs	r3, #0
 80082bc:	4620      	mov	r0, r4
 80082be:	4629      	mov	r1, r5
 80082c0:	f7f8 fc34 	bl	8000b2c <__aeabi_dcmplt>
 80082c4:	b140      	cbz	r0, 80082d8 <_dtoa_r+0x168>
 80082c6:	4638      	mov	r0, r7
 80082c8:	f7f8 f954 	bl	8000574 <__aeabi_i2d>
 80082cc:	4622      	mov	r2, r4
 80082ce:	462b      	mov	r3, r5
 80082d0:	f7f8 fc22 	bl	8000b18 <__aeabi_dcmpeq>
 80082d4:	b900      	cbnz	r0, 80082d8 <_dtoa_r+0x168>
 80082d6:	3f01      	subs	r7, #1
 80082d8:	2f16      	cmp	r7, #22
 80082da:	d852      	bhi.n	8008382 <_dtoa_r+0x212>
 80082dc:	4b5d      	ldr	r3, [pc, #372]	@ (8008454 <_dtoa_r+0x2e4>)
 80082de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80082e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80082e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80082ea:	f7f8 fc1f 	bl	8000b2c <__aeabi_dcmplt>
 80082ee:	2800      	cmp	r0, #0
 80082f0:	d049      	beq.n	8008386 <_dtoa_r+0x216>
 80082f2:	3f01      	subs	r7, #1
 80082f4:	2300      	movs	r3, #0
 80082f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80082f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80082fa:	1b9b      	subs	r3, r3, r6
 80082fc:	1e5a      	subs	r2, r3, #1
 80082fe:	bf45      	ittet	mi
 8008300:	f1c3 0301 	rsbmi	r3, r3, #1
 8008304:	9300      	strmi	r3, [sp, #0]
 8008306:	2300      	movpl	r3, #0
 8008308:	2300      	movmi	r3, #0
 800830a:	9206      	str	r2, [sp, #24]
 800830c:	bf54      	ite	pl
 800830e:	9300      	strpl	r3, [sp, #0]
 8008310:	9306      	strmi	r3, [sp, #24]
 8008312:	2f00      	cmp	r7, #0
 8008314:	db39      	blt.n	800838a <_dtoa_r+0x21a>
 8008316:	9b06      	ldr	r3, [sp, #24]
 8008318:	970d      	str	r7, [sp, #52]	@ 0x34
 800831a:	443b      	add	r3, r7
 800831c:	9306      	str	r3, [sp, #24]
 800831e:	2300      	movs	r3, #0
 8008320:	9308      	str	r3, [sp, #32]
 8008322:	9b07      	ldr	r3, [sp, #28]
 8008324:	2b09      	cmp	r3, #9
 8008326:	d863      	bhi.n	80083f0 <_dtoa_r+0x280>
 8008328:	2b05      	cmp	r3, #5
 800832a:	bfc4      	itt	gt
 800832c:	3b04      	subgt	r3, #4
 800832e:	9307      	strgt	r3, [sp, #28]
 8008330:	9b07      	ldr	r3, [sp, #28]
 8008332:	f1a3 0302 	sub.w	r3, r3, #2
 8008336:	bfcc      	ite	gt
 8008338:	2400      	movgt	r4, #0
 800833a:	2401      	movle	r4, #1
 800833c:	2b03      	cmp	r3, #3
 800833e:	d863      	bhi.n	8008408 <_dtoa_r+0x298>
 8008340:	e8df f003 	tbb	[pc, r3]
 8008344:	2b375452 	.word	0x2b375452
 8008348:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800834c:	441e      	add	r6, r3
 800834e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8008352:	2b20      	cmp	r3, #32
 8008354:	bfc1      	itttt	gt
 8008356:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800835a:	409f      	lslgt	r7, r3
 800835c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8008360:	fa24 f303 	lsrgt.w	r3, r4, r3
 8008364:	bfd6      	itet	le
 8008366:	f1c3 0320 	rsble	r3, r3, #32
 800836a:	ea47 0003 	orrgt.w	r0, r7, r3
 800836e:	fa04 f003 	lslle.w	r0, r4, r3
 8008372:	f7f8 f8ef 	bl	8000554 <__aeabi_ui2d>
 8008376:	2201      	movs	r2, #1
 8008378:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800837c:	3e01      	subs	r6, #1
 800837e:	9212      	str	r2, [sp, #72]	@ 0x48
 8008380:	e776      	b.n	8008270 <_dtoa_r+0x100>
 8008382:	2301      	movs	r3, #1
 8008384:	e7b7      	b.n	80082f6 <_dtoa_r+0x186>
 8008386:	9010      	str	r0, [sp, #64]	@ 0x40
 8008388:	e7b6      	b.n	80082f8 <_dtoa_r+0x188>
 800838a:	9b00      	ldr	r3, [sp, #0]
 800838c:	1bdb      	subs	r3, r3, r7
 800838e:	9300      	str	r3, [sp, #0]
 8008390:	427b      	negs	r3, r7
 8008392:	9308      	str	r3, [sp, #32]
 8008394:	2300      	movs	r3, #0
 8008396:	930d      	str	r3, [sp, #52]	@ 0x34
 8008398:	e7c3      	b.n	8008322 <_dtoa_r+0x1b2>
 800839a:	2301      	movs	r3, #1
 800839c:	9309      	str	r3, [sp, #36]	@ 0x24
 800839e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083a0:	eb07 0b03 	add.w	fp, r7, r3
 80083a4:	f10b 0301 	add.w	r3, fp, #1
 80083a8:	2b01      	cmp	r3, #1
 80083aa:	9303      	str	r3, [sp, #12]
 80083ac:	bfb8      	it	lt
 80083ae:	2301      	movlt	r3, #1
 80083b0:	e006      	b.n	80083c0 <_dtoa_r+0x250>
 80083b2:	2301      	movs	r3, #1
 80083b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80083b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	dd28      	ble.n	800840e <_dtoa_r+0x29e>
 80083bc:	469b      	mov	fp, r3
 80083be:	9303      	str	r3, [sp, #12]
 80083c0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80083c4:	2100      	movs	r1, #0
 80083c6:	2204      	movs	r2, #4
 80083c8:	f102 0514 	add.w	r5, r2, #20
 80083cc:	429d      	cmp	r5, r3
 80083ce:	d926      	bls.n	800841e <_dtoa_r+0x2ae>
 80083d0:	6041      	str	r1, [r0, #4]
 80083d2:	4648      	mov	r0, r9
 80083d4:	f000 fd9c 	bl	8008f10 <_Balloc>
 80083d8:	4682      	mov	sl, r0
 80083da:	2800      	cmp	r0, #0
 80083dc:	d142      	bne.n	8008464 <_dtoa_r+0x2f4>
 80083de:	4b1e      	ldr	r3, [pc, #120]	@ (8008458 <_dtoa_r+0x2e8>)
 80083e0:	4602      	mov	r2, r0
 80083e2:	f240 11af 	movw	r1, #431	@ 0x1af
 80083e6:	e6da      	b.n	800819e <_dtoa_r+0x2e>
 80083e8:	2300      	movs	r3, #0
 80083ea:	e7e3      	b.n	80083b4 <_dtoa_r+0x244>
 80083ec:	2300      	movs	r3, #0
 80083ee:	e7d5      	b.n	800839c <_dtoa_r+0x22c>
 80083f0:	2401      	movs	r4, #1
 80083f2:	2300      	movs	r3, #0
 80083f4:	9307      	str	r3, [sp, #28]
 80083f6:	9409      	str	r4, [sp, #36]	@ 0x24
 80083f8:	f04f 3bff 	mov.w	fp, #4294967295
 80083fc:	2200      	movs	r2, #0
 80083fe:	f8cd b00c 	str.w	fp, [sp, #12]
 8008402:	2312      	movs	r3, #18
 8008404:	920c      	str	r2, [sp, #48]	@ 0x30
 8008406:	e7db      	b.n	80083c0 <_dtoa_r+0x250>
 8008408:	2301      	movs	r3, #1
 800840a:	9309      	str	r3, [sp, #36]	@ 0x24
 800840c:	e7f4      	b.n	80083f8 <_dtoa_r+0x288>
 800840e:	f04f 0b01 	mov.w	fp, #1
 8008412:	f8cd b00c 	str.w	fp, [sp, #12]
 8008416:	465b      	mov	r3, fp
 8008418:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800841c:	e7d0      	b.n	80083c0 <_dtoa_r+0x250>
 800841e:	3101      	adds	r1, #1
 8008420:	0052      	lsls	r2, r2, #1
 8008422:	e7d1      	b.n	80083c8 <_dtoa_r+0x258>
 8008424:	f3af 8000 	nop.w
 8008428:	636f4361 	.word	0x636f4361
 800842c:	3fd287a7 	.word	0x3fd287a7
 8008430:	8b60c8b3 	.word	0x8b60c8b3
 8008434:	3fc68a28 	.word	0x3fc68a28
 8008438:	509f79fb 	.word	0x509f79fb
 800843c:	3fd34413 	.word	0x3fd34413
 8008440:	0800d426 	.word	0x0800d426
 8008444:	0800d43d 	.word	0x0800d43d
 8008448:	7ff00000 	.word	0x7ff00000
 800844c:	0800d3f1 	.word	0x0800d3f1
 8008450:	3ff80000 	.word	0x3ff80000
 8008454:	0800d5f0 	.word	0x0800d5f0
 8008458:	0800d495 	.word	0x0800d495
 800845c:	0800d422 	.word	0x0800d422
 8008460:	0800d3f0 	.word	0x0800d3f0
 8008464:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8008468:	6018      	str	r0, [r3, #0]
 800846a:	9b03      	ldr	r3, [sp, #12]
 800846c:	2b0e      	cmp	r3, #14
 800846e:	f200 80a1 	bhi.w	80085b4 <_dtoa_r+0x444>
 8008472:	2c00      	cmp	r4, #0
 8008474:	f000 809e 	beq.w	80085b4 <_dtoa_r+0x444>
 8008478:	2f00      	cmp	r7, #0
 800847a:	dd33      	ble.n	80084e4 <_dtoa_r+0x374>
 800847c:	4b9c      	ldr	r3, [pc, #624]	@ (80086f0 <_dtoa_r+0x580>)
 800847e:	f007 020f 	and.w	r2, r7, #15
 8008482:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008486:	ed93 7b00 	vldr	d7, [r3]
 800848a:	05f8      	lsls	r0, r7, #23
 800848c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8008490:	ea4f 1427 	mov.w	r4, r7, asr #4
 8008494:	d516      	bpl.n	80084c4 <_dtoa_r+0x354>
 8008496:	4b97      	ldr	r3, [pc, #604]	@ (80086f4 <_dtoa_r+0x584>)
 8008498:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800849c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80084a0:	f7f8 f9fc 	bl	800089c <__aeabi_ddiv>
 80084a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084a8:	f004 040f 	and.w	r4, r4, #15
 80084ac:	2603      	movs	r6, #3
 80084ae:	4d91      	ldr	r5, [pc, #580]	@ (80086f4 <_dtoa_r+0x584>)
 80084b0:	b954      	cbnz	r4, 80084c8 <_dtoa_r+0x358>
 80084b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80084b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80084ba:	f7f8 f9ef 	bl	800089c <__aeabi_ddiv>
 80084be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80084c2:	e028      	b.n	8008516 <_dtoa_r+0x3a6>
 80084c4:	2602      	movs	r6, #2
 80084c6:	e7f2      	b.n	80084ae <_dtoa_r+0x33e>
 80084c8:	07e1      	lsls	r1, r4, #31
 80084ca:	d508      	bpl.n	80084de <_dtoa_r+0x36e>
 80084cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80084d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80084d4:	f7f8 f8b8 	bl	8000648 <__aeabi_dmul>
 80084d8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80084dc:	3601      	adds	r6, #1
 80084de:	1064      	asrs	r4, r4, #1
 80084e0:	3508      	adds	r5, #8
 80084e2:	e7e5      	b.n	80084b0 <_dtoa_r+0x340>
 80084e4:	f000 80af 	beq.w	8008646 <_dtoa_r+0x4d6>
 80084e8:	427c      	negs	r4, r7
 80084ea:	4b81      	ldr	r3, [pc, #516]	@ (80086f0 <_dtoa_r+0x580>)
 80084ec:	4d81      	ldr	r5, [pc, #516]	@ (80086f4 <_dtoa_r+0x584>)
 80084ee:	f004 020f 	and.w	r2, r4, #15
 80084f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80084f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80084fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80084fe:	f7f8 f8a3 	bl	8000648 <__aeabi_dmul>
 8008502:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008506:	1124      	asrs	r4, r4, #4
 8008508:	2300      	movs	r3, #0
 800850a:	2602      	movs	r6, #2
 800850c:	2c00      	cmp	r4, #0
 800850e:	f040 808f 	bne.w	8008630 <_dtoa_r+0x4c0>
 8008512:	2b00      	cmp	r3, #0
 8008514:	d1d3      	bne.n	80084be <_dtoa_r+0x34e>
 8008516:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8008518:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800851c:	2b00      	cmp	r3, #0
 800851e:	f000 8094 	beq.w	800864a <_dtoa_r+0x4da>
 8008522:	4b75      	ldr	r3, [pc, #468]	@ (80086f8 <_dtoa_r+0x588>)
 8008524:	2200      	movs	r2, #0
 8008526:	4620      	mov	r0, r4
 8008528:	4629      	mov	r1, r5
 800852a:	f7f8 faff 	bl	8000b2c <__aeabi_dcmplt>
 800852e:	2800      	cmp	r0, #0
 8008530:	f000 808b 	beq.w	800864a <_dtoa_r+0x4da>
 8008534:	9b03      	ldr	r3, [sp, #12]
 8008536:	2b00      	cmp	r3, #0
 8008538:	f000 8087 	beq.w	800864a <_dtoa_r+0x4da>
 800853c:	f1bb 0f00 	cmp.w	fp, #0
 8008540:	dd34      	ble.n	80085ac <_dtoa_r+0x43c>
 8008542:	4620      	mov	r0, r4
 8008544:	4b6d      	ldr	r3, [pc, #436]	@ (80086fc <_dtoa_r+0x58c>)
 8008546:	2200      	movs	r2, #0
 8008548:	4629      	mov	r1, r5
 800854a:	f7f8 f87d 	bl	8000648 <__aeabi_dmul>
 800854e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8008552:	f107 38ff 	add.w	r8, r7, #4294967295
 8008556:	3601      	adds	r6, #1
 8008558:	465c      	mov	r4, fp
 800855a:	4630      	mov	r0, r6
 800855c:	f7f8 f80a 	bl	8000574 <__aeabi_i2d>
 8008560:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8008564:	f7f8 f870 	bl	8000648 <__aeabi_dmul>
 8008568:	4b65      	ldr	r3, [pc, #404]	@ (8008700 <_dtoa_r+0x590>)
 800856a:	2200      	movs	r2, #0
 800856c:	f7f7 feb6 	bl	80002dc <__adddf3>
 8008570:	4605      	mov	r5, r0
 8008572:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8008576:	2c00      	cmp	r4, #0
 8008578:	d16a      	bne.n	8008650 <_dtoa_r+0x4e0>
 800857a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800857e:	4b61      	ldr	r3, [pc, #388]	@ (8008704 <_dtoa_r+0x594>)
 8008580:	2200      	movs	r2, #0
 8008582:	f7f7 fea9 	bl	80002d8 <__aeabi_dsub>
 8008586:	4602      	mov	r2, r0
 8008588:	460b      	mov	r3, r1
 800858a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800858e:	462a      	mov	r2, r5
 8008590:	4633      	mov	r3, r6
 8008592:	f7f8 fae9 	bl	8000b68 <__aeabi_dcmpgt>
 8008596:	2800      	cmp	r0, #0
 8008598:	f040 8298 	bne.w	8008acc <_dtoa_r+0x95c>
 800859c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80085a0:	462a      	mov	r2, r5
 80085a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80085a6:	f7f8 fac1 	bl	8000b2c <__aeabi_dcmplt>
 80085aa:	bb38      	cbnz	r0, 80085fc <_dtoa_r+0x48c>
 80085ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80085b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80085b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80085b6:	2b00      	cmp	r3, #0
 80085b8:	f2c0 8157 	blt.w	800886a <_dtoa_r+0x6fa>
 80085bc:	2f0e      	cmp	r7, #14
 80085be:	f300 8154 	bgt.w	800886a <_dtoa_r+0x6fa>
 80085c2:	4b4b      	ldr	r3, [pc, #300]	@ (80086f0 <_dtoa_r+0x580>)
 80085c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80085c8:	ed93 7b00 	vldr	d7, [r3]
 80085cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	ed8d 7b00 	vstr	d7, [sp]
 80085d4:	f280 80e5 	bge.w	80087a2 <_dtoa_r+0x632>
 80085d8:	9b03      	ldr	r3, [sp, #12]
 80085da:	2b00      	cmp	r3, #0
 80085dc:	f300 80e1 	bgt.w	80087a2 <_dtoa_r+0x632>
 80085e0:	d10c      	bne.n	80085fc <_dtoa_r+0x48c>
 80085e2:	4b48      	ldr	r3, [pc, #288]	@ (8008704 <_dtoa_r+0x594>)
 80085e4:	2200      	movs	r2, #0
 80085e6:	ec51 0b17 	vmov	r0, r1, d7
 80085ea:	f7f8 f82d 	bl	8000648 <__aeabi_dmul>
 80085ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80085f2:	f7f8 faaf 	bl	8000b54 <__aeabi_dcmpge>
 80085f6:	2800      	cmp	r0, #0
 80085f8:	f000 8266 	beq.w	8008ac8 <_dtoa_r+0x958>
 80085fc:	2400      	movs	r4, #0
 80085fe:	4625      	mov	r5, r4
 8008600:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8008602:	4656      	mov	r6, sl
 8008604:	ea6f 0803 	mvn.w	r8, r3
 8008608:	2700      	movs	r7, #0
 800860a:	4621      	mov	r1, r4
 800860c:	4648      	mov	r0, r9
 800860e:	f000 fcbf 	bl	8008f90 <_Bfree>
 8008612:	2d00      	cmp	r5, #0
 8008614:	f000 80bd 	beq.w	8008792 <_dtoa_r+0x622>
 8008618:	b12f      	cbz	r7, 8008626 <_dtoa_r+0x4b6>
 800861a:	42af      	cmp	r7, r5
 800861c:	d003      	beq.n	8008626 <_dtoa_r+0x4b6>
 800861e:	4639      	mov	r1, r7
 8008620:	4648      	mov	r0, r9
 8008622:	f000 fcb5 	bl	8008f90 <_Bfree>
 8008626:	4629      	mov	r1, r5
 8008628:	4648      	mov	r0, r9
 800862a:	f000 fcb1 	bl	8008f90 <_Bfree>
 800862e:	e0b0      	b.n	8008792 <_dtoa_r+0x622>
 8008630:	07e2      	lsls	r2, r4, #31
 8008632:	d505      	bpl.n	8008640 <_dtoa_r+0x4d0>
 8008634:	e9d5 2300 	ldrd	r2, r3, [r5]
 8008638:	f7f8 f806 	bl	8000648 <__aeabi_dmul>
 800863c:	3601      	adds	r6, #1
 800863e:	2301      	movs	r3, #1
 8008640:	1064      	asrs	r4, r4, #1
 8008642:	3508      	adds	r5, #8
 8008644:	e762      	b.n	800850c <_dtoa_r+0x39c>
 8008646:	2602      	movs	r6, #2
 8008648:	e765      	b.n	8008516 <_dtoa_r+0x3a6>
 800864a:	9c03      	ldr	r4, [sp, #12]
 800864c:	46b8      	mov	r8, r7
 800864e:	e784      	b.n	800855a <_dtoa_r+0x3ea>
 8008650:	4b27      	ldr	r3, [pc, #156]	@ (80086f0 <_dtoa_r+0x580>)
 8008652:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8008654:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8008658:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800865c:	4454      	add	r4, sl
 800865e:	2900      	cmp	r1, #0
 8008660:	d054      	beq.n	800870c <_dtoa_r+0x59c>
 8008662:	4929      	ldr	r1, [pc, #164]	@ (8008708 <_dtoa_r+0x598>)
 8008664:	2000      	movs	r0, #0
 8008666:	f7f8 f919 	bl	800089c <__aeabi_ddiv>
 800866a:	4633      	mov	r3, r6
 800866c:	462a      	mov	r2, r5
 800866e:	f7f7 fe33 	bl	80002d8 <__aeabi_dsub>
 8008672:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008676:	4656      	mov	r6, sl
 8008678:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800867c:	f7f8 fa94 	bl	8000ba8 <__aeabi_d2iz>
 8008680:	4605      	mov	r5, r0
 8008682:	f7f7 ff77 	bl	8000574 <__aeabi_i2d>
 8008686:	4602      	mov	r2, r0
 8008688:	460b      	mov	r3, r1
 800868a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800868e:	f7f7 fe23 	bl	80002d8 <__aeabi_dsub>
 8008692:	3530      	adds	r5, #48	@ 0x30
 8008694:	4602      	mov	r2, r0
 8008696:	460b      	mov	r3, r1
 8008698:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800869c:	f806 5b01 	strb.w	r5, [r6], #1
 80086a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80086a4:	f7f8 fa42 	bl	8000b2c <__aeabi_dcmplt>
 80086a8:	2800      	cmp	r0, #0
 80086aa:	d172      	bne.n	8008792 <_dtoa_r+0x622>
 80086ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80086b0:	4911      	ldr	r1, [pc, #68]	@ (80086f8 <_dtoa_r+0x588>)
 80086b2:	2000      	movs	r0, #0
 80086b4:	f7f7 fe10 	bl	80002d8 <__aeabi_dsub>
 80086b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80086bc:	f7f8 fa36 	bl	8000b2c <__aeabi_dcmplt>
 80086c0:	2800      	cmp	r0, #0
 80086c2:	f040 80b4 	bne.w	800882e <_dtoa_r+0x6be>
 80086c6:	42a6      	cmp	r6, r4
 80086c8:	f43f af70 	beq.w	80085ac <_dtoa_r+0x43c>
 80086cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80086d0:	4b0a      	ldr	r3, [pc, #40]	@ (80086fc <_dtoa_r+0x58c>)
 80086d2:	2200      	movs	r2, #0
 80086d4:	f7f7 ffb8 	bl	8000648 <__aeabi_dmul>
 80086d8:	4b08      	ldr	r3, [pc, #32]	@ (80086fc <_dtoa_r+0x58c>)
 80086da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80086de:	2200      	movs	r2, #0
 80086e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80086e4:	f7f7 ffb0 	bl	8000648 <__aeabi_dmul>
 80086e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80086ec:	e7c4      	b.n	8008678 <_dtoa_r+0x508>
 80086ee:	bf00      	nop
 80086f0:	0800d5f0 	.word	0x0800d5f0
 80086f4:	0800d5c8 	.word	0x0800d5c8
 80086f8:	3ff00000 	.word	0x3ff00000
 80086fc:	40240000 	.word	0x40240000
 8008700:	401c0000 	.word	0x401c0000
 8008704:	40140000 	.word	0x40140000
 8008708:	3fe00000 	.word	0x3fe00000
 800870c:	4631      	mov	r1, r6
 800870e:	4628      	mov	r0, r5
 8008710:	f7f7 ff9a 	bl	8000648 <__aeabi_dmul>
 8008714:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8008718:	9413      	str	r4, [sp, #76]	@ 0x4c
 800871a:	4656      	mov	r6, sl
 800871c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008720:	f7f8 fa42 	bl	8000ba8 <__aeabi_d2iz>
 8008724:	4605      	mov	r5, r0
 8008726:	f7f7 ff25 	bl	8000574 <__aeabi_i2d>
 800872a:	4602      	mov	r2, r0
 800872c:	460b      	mov	r3, r1
 800872e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8008732:	f7f7 fdd1 	bl	80002d8 <__aeabi_dsub>
 8008736:	3530      	adds	r5, #48	@ 0x30
 8008738:	f806 5b01 	strb.w	r5, [r6], #1
 800873c:	4602      	mov	r2, r0
 800873e:	460b      	mov	r3, r1
 8008740:	42a6      	cmp	r6, r4
 8008742:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8008746:	f04f 0200 	mov.w	r2, #0
 800874a:	d124      	bne.n	8008796 <_dtoa_r+0x626>
 800874c:	4baf      	ldr	r3, [pc, #700]	@ (8008a0c <_dtoa_r+0x89c>)
 800874e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8008752:	f7f7 fdc3 	bl	80002dc <__adddf3>
 8008756:	4602      	mov	r2, r0
 8008758:	460b      	mov	r3, r1
 800875a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800875e:	f7f8 fa03 	bl	8000b68 <__aeabi_dcmpgt>
 8008762:	2800      	cmp	r0, #0
 8008764:	d163      	bne.n	800882e <_dtoa_r+0x6be>
 8008766:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800876a:	49a8      	ldr	r1, [pc, #672]	@ (8008a0c <_dtoa_r+0x89c>)
 800876c:	2000      	movs	r0, #0
 800876e:	f7f7 fdb3 	bl	80002d8 <__aeabi_dsub>
 8008772:	4602      	mov	r2, r0
 8008774:	460b      	mov	r3, r1
 8008776:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800877a:	f7f8 f9d7 	bl	8000b2c <__aeabi_dcmplt>
 800877e:	2800      	cmp	r0, #0
 8008780:	f43f af14 	beq.w	80085ac <_dtoa_r+0x43c>
 8008784:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8008786:	1e73      	subs	r3, r6, #1
 8008788:	9313      	str	r3, [sp, #76]	@ 0x4c
 800878a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800878e:	2b30      	cmp	r3, #48	@ 0x30
 8008790:	d0f8      	beq.n	8008784 <_dtoa_r+0x614>
 8008792:	4647      	mov	r7, r8
 8008794:	e03b      	b.n	800880e <_dtoa_r+0x69e>
 8008796:	4b9e      	ldr	r3, [pc, #632]	@ (8008a10 <_dtoa_r+0x8a0>)
 8008798:	f7f7 ff56 	bl	8000648 <__aeabi_dmul>
 800879c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80087a0:	e7bc      	b.n	800871c <_dtoa_r+0x5ac>
 80087a2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80087a6:	4656      	mov	r6, sl
 80087a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087ac:	4620      	mov	r0, r4
 80087ae:	4629      	mov	r1, r5
 80087b0:	f7f8 f874 	bl	800089c <__aeabi_ddiv>
 80087b4:	f7f8 f9f8 	bl	8000ba8 <__aeabi_d2iz>
 80087b8:	4680      	mov	r8, r0
 80087ba:	f7f7 fedb 	bl	8000574 <__aeabi_i2d>
 80087be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087c2:	f7f7 ff41 	bl	8000648 <__aeabi_dmul>
 80087c6:	4602      	mov	r2, r0
 80087c8:	460b      	mov	r3, r1
 80087ca:	4620      	mov	r0, r4
 80087cc:	4629      	mov	r1, r5
 80087ce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80087d2:	f7f7 fd81 	bl	80002d8 <__aeabi_dsub>
 80087d6:	f806 4b01 	strb.w	r4, [r6], #1
 80087da:	9d03      	ldr	r5, [sp, #12]
 80087dc:	eba6 040a 	sub.w	r4, r6, sl
 80087e0:	42a5      	cmp	r5, r4
 80087e2:	4602      	mov	r2, r0
 80087e4:	460b      	mov	r3, r1
 80087e6:	d133      	bne.n	8008850 <_dtoa_r+0x6e0>
 80087e8:	f7f7 fd78 	bl	80002dc <__adddf3>
 80087ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087f0:	4604      	mov	r4, r0
 80087f2:	460d      	mov	r5, r1
 80087f4:	f7f8 f9b8 	bl	8000b68 <__aeabi_dcmpgt>
 80087f8:	b9c0      	cbnz	r0, 800882c <_dtoa_r+0x6bc>
 80087fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80087fe:	4620      	mov	r0, r4
 8008800:	4629      	mov	r1, r5
 8008802:	f7f8 f989 	bl	8000b18 <__aeabi_dcmpeq>
 8008806:	b110      	cbz	r0, 800880e <_dtoa_r+0x69e>
 8008808:	f018 0f01 	tst.w	r8, #1
 800880c:	d10e      	bne.n	800882c <_dtoa_r+0x6bc>
 800880e:	9902      	ldr	r1, [sp, #8]
 8008810:	4648      	mov	r0, r9
 8008812:	f000 fbbd 	bl	8008f90 <_Bfree>
 8008816:	2300      	movs	r3, #0
 8008818:	7033      	strb	r3, [r6, #0]
 800881a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800881c:	3701      	adds	r7, #1
 800881e:	601f      	str	r7, [r3, #0]
 8008820:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008822:	2b00      	cmp	r3, #0
 8008824:	f000 824b 	beq.w	8008cbe <_dtoa_r+0xb4e>
 8008828:	601e      	str	r6, [r3, #0]
 800882a:	e248      	b.n	8008cbe <_dtoa_r+0xb4e>
 800882c:	46b8      	mov	r8, r7
 800882e:	4633      	mov	r3, r6
 8008830:	461e      	mov	r6, r3
 8008832:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008836:	2a39      	cmp	r2, #57	@ 0x39
 8008838:	d106      	bne.n	8008848 <_dtoa_r+0x6d8>
 800883a:	459a      	cmp	sl, r3
 800883c:	d1f8      	bne.n	8008830 <_dtoa_r+0x6c0>
 800883e:	2230      	movs	r2, #48	@ 0x30
 8008840:	f108 0801 	add.w	r8, r8, #1
 8008844:	f88a 2000 	strb.w	r2, [sl]
 8008848:	781a      	ldrb	r2, [r3, #0]
 800884a:	3201      	adds	r2, #1
 800884c:	701a      	strb	r2, [r3, #0]
 800884e:	e7a0      	b.n	8008792 <_dtoa_r+0x622>
 8008850:	4b6f      	ldr	r3, [pc, #444]	@ (8008a10 <_dtoa_r+0x8a0>)
 8008852:	2200      	movs	r2, #0
 8008854:	f7f7 fef8 	bl	8000648 <__aeabi_dmul>
 8008858:	2200      	movs	r2, #0
 800885a:	2300      	movs	r3, #0
 800885c:	4604      	mov	r4, r0
 800885e:	460d      	mov	r5, r1
 8008860:	f7f8 f95a 	bl	8000b18 <__aeabi_dcmpeq>
 8008864:	2800      	cmp	r0, #0
 8008866:	d09f      	beq.n	80087a8 <_dtoa_r+0x638>
 8008868:	e7d1      	b.n	800880e <_dtoa_r+0x69e>
 800886a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800886c:	2a00      	cmp	r2, #0
 800886e:	f000 80ea 	beq.w	8008a46 <_dtoa_r+0x8d6>
 8008872:	9a07      	ldr	r2, [sp, #28]
 8008874:	2a01      	cmp	r2, #1
 8008876:	f300 80cd 	bgt.w	8008a14 <_dtoa_r+0x8a4>
 800887a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800887c:	2a00      	cmp	r2, #0
 800887e:	f000 80c1 	beq.w	8008a04 <_dtoa_r+0x894>
 8008882:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8008886:	9c08      	ldr	r4, [sp, #32]
 8008888:	9e00      	ldr	r6, [sp, #0]
 800888a:	9a00      	ldr	r2, [sp, #0]
 800888c:	441a      	add	r2, r3
 800888e:	9200      	str	r2, [sp, #0]
 8008890:	9a06      	ldr	r2, [sp, #24]
 8008892:	2101      	movs	r1, #1
 8008894:	441a      	add	r2, r3
 8008896:	4648      	mov	r0, r9
 8008898:	9206      	str	r2, [sp, #24]
 800889a:	f000 fc77 	bl	800918c <__i2b>
 800889e:	4605      	mov	r5, r0
 80088a0:	b166      	cbz	r6, 80088bc <_dtoa_r+0x74c>
 80088a2:	9b06      	ldr	r3, [sp, #24]
 80088a4:	2b00      	cmp	r3, #0
 80088a6:	dd09      	ble.n	80088bc <_dtoa_r+0x74c>
 80088a8:	42b3      	cmp	r3, r6
 80088aa:	9a00      	ldr	r2, [sp, #0]
 80088ac:	bfa8      	it	ge
 80088ae:	4633      	movge	r3, r6
 80088b0:	1ad2      	subs	r2, r2, r3
 80088b2:	9200      	str	r2, [sp, #0]
 80088b4:	9a06      	ldr	r2, [sp, #24]
 80088b6:	1af6      	subs	r6, r6, r3
 80088b8:	1ad3      	subs	r3, r2, r3
 80088ba:	9306      	str	r3, [sp, #24]
 80088bc:	9b08      	ldr	r3, [sp, #32]
 80088be:	b30b      	cbz	r3, 8008904 <_dtoa_r+0x794>
 80088c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	f000 80c6 	beq.w	8008a54 <_dtoa_r+0x8e4>
 80088c8:	2c00      	cmp	r4, #0
 80088ca:	f000 80c0 	beq.w	8008a4e <_dtoa_r+0x8de>
 80088ce:	4629      	mov	r1, r5
 80088d0:	4622      	mov	r2, r4
 80088d2:	4648      	mov	r0, r9
 80088d4:	f000 fd12 	bl	80092fc <__pow5mult>
 80088d8:	9a02      	ldr	r2, [sp, #8]
 80088da:	4601      	mov	r1, r0
 80088dc:	4605      	mov	r5, r0
 80088de:	4648      	mov	r0, r9
 80088e0:	f000 fc6a 	bl	80091b8 <__multiply>
 80088e4:	9902      	ldr	r1, [sp, #8]
 80088e6:	4680      	mov	r8, r0
 80088e8:	4648      	mov	r0, r9
 80088ea:	f000 fb51 	bl	8008f90 <_Bfree>
 80088ee:	9b08      	ldr	r3, [sp, #32]
 80088f0:	1b1b      	subs	r3, r3, r4
 80088f2:	9308      	str	r3, [sp, #32]
 80088f4:	f000 80b1 	beq.w	8008a5a <_dtoa_r+0x8ea>
 80088f8:	9a08      	ldr	r2, [sp, #32]
 80088fa:	4641      	mov	r1, r8
 80088fc:	4648      	mov	r0, r9
 80088fe:	f000 fcfd 	bl	80092fc <__pow5mult>
 8008902:	9002      	str	r0, [sp, #8]
 8008904:	2101      	movs	r1, #1
 8008906:	4648      	mov	r0, r9
 8008908:	f000 fc40 	bl	800918c <__i2b>
 800890c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800890e:	4604      	mov	r4, r0
 8008910:	2b00      	cmp	r3, #0
 8008912:	f000 81d8 	beq.w	8008cc6 <_dtoa_r+0xb56>
 8008916:	461a      	mov	r2, r3
 8008918:	4601      	mov	r1, r0
 800891a:	4648      	mov	r0, r9
 800891c:	f000 fcee 	bl	80092fc <__pow5mult>
 8008920:	9b07      	ldr	r3, [sp, #28]
 8008922:	2b01      	cmp	r3, #1
 8008924:	4604      	mov	r4, r0
 8008926:	f300 809f 	bgt.w	8008a68 <_dtoa_r+0x8f8>
 800892a:	9b04      	ldr	r3, [sp, #16]
 800892c:	2b00      	cmp	r3, #0
 800892e:	f040 8097 	bne.w	8008a60 <_dtoa_r+0x8f0>
 8008932:	9b05      	ldr	r3, [sp, #20]
 8008934:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8008938:	2b00      	cmp	r3, #0
 800893a:	f040 8093 	bne.w	8008a64 <_dtoa_r+0x8f4>
 800893e:	9b05      	ldr	r3, [sp, #20]
 8008940:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8008944:	0d1b      	lsrs	r3, r3, #20
 8008946:	051b      	lsls	r3, r3, #20
 8008948:	b133      	cbz	r3, 8008958 <_dtoa_r+0x7e8>
 800894a:	9b00      	ldr	r3, [sp, #0]
 800894c:	3301      	adds	r3, #1
 800894e:	9300      	str	r3, [sp, #0]
 8008950:	9b06      	ldr	r3, [sp, #24]
 8008952:	3301      	adds	r3, #1
 8008954:	9306      	str	r3, [sp, #24]
 8008956:	2301      	movs	r3, #1
 8008958:	9308      	str	r3, [sp, #32]
 800895a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800895c:	2b00      	cmp	r3, #0
 800895e:	f000 81b8 	beq.w	8008cd2 <_dtoa_r+0xb62>
 8008962:	6923      	ldr	r3, [r4, #16]
 8008964:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8008968:	6918      	ldr	r0, [r3, #16]
 800896a:	f000 fbc3 	bl	80090f4 <__hi0bits>
 800896e:	f1c0 0020 	rsb	r0, r0, #32
 8008972:	9b06      	ldr	r3, [sp, #24]
 8008974:	4418      	add	r0, r3
 8008976:	f010 001f 	ands.w	r0, r0, #31
 800897a:	f000 8082 	beq.w	8008a82 <_dtoa_r+0x912>
 800897e:	f1c0 0320 	rsb	r3, r0, #32
 8008982:	2b04      	cmp	r3, #4
 8008984:	dd73      	ble.n	8008a6e <_dtoa_r+0x8fe>
 8008986:	9b00      	ldr	r3, [sp, #0]
 8008988:	f1c0 001c 	rsb	r0, r0, #28
 800898c:	4403      	add	r3, r0
 800898e:	9300      	str	r3, [sp, #0]
 8008990:	9b06      	ldr	r3, [sp, #24]
 8008992:	4403      	add	r3, r0
 8008994:	4406      	add	r6, r0
 8008996:	9306      	str	r3, [sp, #24]
 8008998:	9b00      	ldr	r3, [sp, #0]
 800899a:	2b00      	cmp	r3, #0
 800899c:	dd05      	ble.n	80089aa <_dtoa_r+0x83a>
 800899e:	9902      	ldr	r1, [sp, #8]
 80089a0:	461a      	mov	r2, r3
 80089a2:	4648      	mov	r0, r9
 80089a4:	f000 fd04 	bl	80093b0 <__lshift>
 80089a8:	9002      	str	r0, [sp, #8]
 80089aa:	9b06      	ldr	r3, [sp, #24]
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	dd05      	ble.n	80089bc <_dtoa_r+0x84c>
 80089b0:	4621      	mov	r1, r4
 80089b2:	461a      	mov	r2, r3
 80089b4:	4648      	mov	r0, r9
 80089b6:	f000 fcfb 	bl	80093b0 <__lshift>
 80089ba:	4604      	mov	r4, r0
 80089bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80089be:	2b00      	cmp	r3, #0
 80089c0:	d061      	beq.n	8008a86 <_dtoa_r+0x916>
 80089c2:	9802      	ldr	r0, [sp, #8]
 80089c4:	4621      	mov	r1, r4
 80089c6:	f000 fd5f 	bl	8009488 <__mcmp>
 80089ca:	2800      	cmp	r0, #0
 80089cc:	da5b      	bge.n	8008a86 <_dtoa_r+0x916>
 80089ce:	2300      	movs	r3, #0
 80089d0:	9902      	ldr	r1, [sp, #8]
 80089d2:	220a      	movs	r2, #10
 80089d4:	4648      	mov	r0, r9
 80089d6:	f000 fafd 	bl	8008fd4 <__multadd>
 80089da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80089dc:	9002      	str	r0, [sp, #8]
 80089de:	f107 38ff 	add.w	r8, r7, #4294967295
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	f000 8177 	beq.w	8008cd6 <_dtoa_r+0xb66>
 80089e8:	4629      	mov	r1, r5
 80089ea:	2300      	movs	r3, #0
 80089ec:	220a      	movs	r2, #10
 80089ee:	4648      	mov	r0, r9
 80089f0:	f000 faf0 	bl	8008fd4 <__multadd>
 80089f4:	f1bb 0f00 	cmp.w	fp, #0
 80089f8:	4605      	mov	r5, r0
 80089fa:	dc6f      	bgt.n	8008adc <_dtoa_r+0x96c>
 80089fc:	9b07      	ldr	r3, [sp, #28]
 80089fe:	2b02      	cmp	r3, #2
 8008a00:	dc49      	bgt.n	8008a96 <_dtoa_r+0x926>
 8008a02:	e06b      	b.n	8008adc <_dtoa_r+0x96c>
 8008a04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8008a06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8008a0a:	e73c      	b.n	8008886 <_dtoa_r+0x716>
 8008a0c:	3fe00000 	.word	0x3fe00000
 8008a10:	40240000 	.word	0x40240000
 8008a14:	9b03      	ldr	r3, [sp, #12]
 8008a16:	1e5c      	subs	r4, r3, #1
 8008a18:	9b08      	ldr	r3, [sp, #32]
 8008a1a:	42a3      	cmp	r3, r4
 8008a1c:	db09      	blt.n	8008a32 <_dtoa_r+0x8c2>
 8008a1e:	1b1c      	subs	r4, r3, r4
 8008a20:	9b03      	ldr	r3, [sp, #12]
 8008a22:	2b00      	cmp	r3, #0
 8008a24:	f6bf af30 	bge.w	8008888 <_dtoa_r+0x718>
 8008a28:	9b00      	ldr	r3, [sp, #0]
 8008a2a:	9a03      	ldr	r2, [sp, #12]
 8008a2c:	1a9e      	subs	r6, r3, r2
 8008a2e:	2300      	movs	r3, #0
 8008a30:	e72b      	b.n	800888a <_dtoa_r+0x71a>
 8008a32:	9b08      	ldr	r3, [sp, #32]
 8008a34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8008a36:	9408      	str	r4, [sp, #32]
 8008a38:	1ae3      	subs	r3, r4, r3
 8008a3a:	441a      	add	r2, r3
 8008a3c:	9e00      	ldr	r6, [sp, #0]
 8008a3e:	9b03      	ldr	r3, [sp, #12]
 8008a40:	920d      	str	r2, [sp, #52]	@ 0x34
 8008a42:	2400      	movs	r4, #0
 8008a44:	e721      	b.n	800888a <_dtoa_r+0x71a>
 8008a46:	9c08      	ldr	r4, [sp, #32]
 8008a48:	9e00      	ldr	r6, [sp, #0]
 8008a4a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8008a4c:	e728      	b.n	80088a0 <_dtoa_r+0x730>
 8008a4e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8008a52:	e751      	b.n	80088f8 <_dtoa_r+0x788>
 8008a54:	9a08      	ldr	r2, [sp, #32]
 8008a56:	9902      	ldr	r1, [sp, #8]
 8008a58:	e750      	b.n	80088fc <_dtoa_r+0x78c>
 8008a5a:	f8cd 8008 	str.w	r8, [sp, #8]
 8008a5e:	e751      	b.n	8008904 <_dtoa_r+0x794>
 8008a60:	2300      	movs	r3, #0
 8008a62:	e779      	b.n	8008958 <_dtoa_r+0x7e8>
 8008a64:	9b04      	ldr	r3, [sp, #16]
 8008a66:	e777      	b.n	8008958 <_dtoa_r+0x7e8>
 8008a68:	2300      	movs	r3, #0
 8008a6a:	9308      	str	r3, [sp, #32]
 8008a6c:	e779      	b.n	8008962 <_dtoa_r+0x7f2>
 8008a6e:	d093      	beq.n	8008998 <_dtoa_r+0x828>
 8008a70:	9a00      	ldr	r2, [sp, #0]
 8008a72:	331c      	adds	r3, #28
 8008a74:	441a      	add	r2, r3
 8008a76:	9200      	str	r2, [sp, #0]
 8008a78:	9a06      	ldr	r2, [sp, #24]
 8008a7a:	441a      	add	r2, r3
 8008a7c:	441e      	add	r6, r3
 8008a7e:	9206      	str	r2, [sp, #24]
 8008a80:	e78a      	b.n	8008998 <_dtoa_r+0x828>
 8008a82:	4603      	mov	r3, r0
 8008a84:	e7f4      	b.n	8008a70 <_dtoa_r+0x900>
 8008a86:	9b03      	ldr	r3, [sp, #12]
 8008a88:	2b00      	cmp	r3, #0
 8008a8a:	46b8      	mov	r8, r7
 8008a8c:	dc20      	bgt.n	8008ad0 <_dtoa_r+0x960>
 8008a8e:	469b      	mov	fp, r3
 8008a90:	9b07      	ldr	r3, [sp, #28]
 8008a92:	2b02      	cmp	r3, #2
 8008a94:	dd1e      	ble.n	8008ad4 <_dtoa_r+0x964>
 8008a96:	f1bb 0f00 	cmp.w	fp, #0
 8008a9a:	f47f adb1 	bne.w	8008600 <_dtoa_r+0x490>
 8008a9e:	4621      	mov	r1, r4
 8008aa0:	465b      	mov	r3, fp
 8008aa2:	2205      	movs	r2, #5
 8008aa4:	4648      	mov	r0, r9
 8008aa6:	f000 fa95 	bl	8008fd4 <__multadd>
 8008aaa:	4601      	mov	r1, r0
 8008aac:	4604      	mov	r4, r0
 8008aae:	9802      	ldr	r0, [sp, #8]
 8008ab0:	f000 fcea 	bl	8009488 <__mcmp>
 8008ab4:	2800      	cmp	r0, #0
 8008ab6:	f77f ada3 	ble.w	8008600 <_dtoa_r+0x490>
 8008aba:	4656      	mov	r6, sl
 8008abc:	2331      	movs	r3, #49	@ 0x31
 8008abe:	f806 3b01 	strb.w	r3, [r6], #1
 8008ac2:	f108 0801 	add.w	r8, r8, #1
 8008ac6:	e59f      	b.n	8008608 <_dtoa_r+0x498>
 8008ac8:	9c03      	ldr	r4, [sp, #12]
 8008aca:	46b8      	mov	r8, r7
 8008acc:	4625      	mov	r5, r4
 8008ace:	e7f4      	b.n	8008aba <_dtoa_r+0x94a>
 8008ad0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8008ad4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008ad6:	2b00      	cmp	r3, #0
 8008ad8:	f000 8101 	beq.w	8008cde <_dtoa_r+0xb6e>
 8008adc:	2e00      	cmp	r6, #0
 8008ade:	dd05      	ble.n	8008aec <_dtoa_r+0x97c>
 8008ae0:	4629      	mov	r1, r5
 8008ae2:	4632      	mov	r2, r6
 8008ae4:	4648      	mov	r0, r9
 8008ae6:	f000 fc63 	bl	80093b0 <__lshift>
 8008aea:	4605      	mov	r5, r0
 8008aec:	9b08      	ldr	r3, [sp, #32]
 8008aee:	2b00      	cmp	r3, #0
 8008af0:	d05c      	beq.n	8008bac <_dtoa_r+0xa3c>
 8008af2:	6869      	ldr	r1, [r5, #4]
 8008af4:	4648      	mov	r0, r9
 8008af6:	f000 fa0b 	bl	8008f10 <_Balloc>
 8008afa:	4606      	mov	r6, r0
 8008afc:	b928      	cbnz	r0, 8008b0a <_dtoa_r+0x99a>
 8008afe:	4b82      	ldr	r3, [pc, #520]	@ (8008d08 <_dtoa_r+0xb98>)
 8008b00:	4602      	mov	r2, r0
 8008b02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8008b06:	f7ff bb4a 	b.w	800819e <_dtoa_r+0x2e>
 8008b0a:	692a      	ldr	r2, [r5, #16]
 8008b0c:	3202      	adds	r2, #2
 8008b0e:	0092      	lsls	r2, r2, #2
 8008b10:	f105 010c 	add.w	r1, r5, #12
 8008b14:	300c      	adds	r0, #12
 8008b16:	f002 f883 	bl	800ac20 <memcpy>
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	4631      	mov	r1, r6
 8008b1e:	4648      	mov	r0, r9
 8008b20:	f000 fc46 	bl	80093b0 <__lshift>
 8008b24:	f10a 0301 	add.w	r3, sl, #1
 8008b28:	9300      	str	r3, [sp, #0]
 8008b2a:	eb0a 030b 	add.w	r3, sl, fp
 8008b2e:	9308      	str	r3, [sp, #32]
 8008b30:	9b04      	ldr	r3, [sp, #16]
 8008b32:	f003 0301 	and.w	r3, r3, #1
 8008b36:	462f      	mov	r7, r5
 8008b38:	9306      	str	r3, [sp, #24]
 8008b3a:	4605      	mov	r5, r0
 8008b3c:	9b00      	ldr	r3, [sp, #0]
 8008b3e:	9802      	ldr	r0, [sp, #8]
 8008b40:	4621      	mov	r1, r4
 8008b42:	f103 3bff 	add.w	fp, r3, #4294967295
 8008b46:	f7ff fa8b 	bl	8008060 <quorem>
 8008b4a:	4603      	mov	r3, r0
 8008b4c:	3330      	adds	r3, #48	@ 0x30
 8008b4e:	9003      	str	r0, [sp, #12]
 8008b50:	4639      	mov	r1, r7
 8008b52:	9802      	ldr	r0, [sp, #8]
 8008b54:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b56:	f000 fc97 	bl	8009488 <__mcmp>
 8008b5a:	462a      	mov	r2, r5
 8008b5c:	9004      	str	r0, [sp, #16]
 8008b5e:	4621      	mov	r1, r4
 8008b60:	4648      	mov	r0, r9
 8008b62:	f000 fcad 	bl	80094c0 <__mdiff>
 8008b66:	68c2      	ldr	r2, [r0, #12]
 8008b68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b6a:	4606      	mov	r6, r0
 8008b6c:	bb02      	cbnz	r2, 8008bb0 <_dtoa_r+0xa40>
 8008b6e:	4601      	mov	r1, r0
 8008b70:	9802      	ldr	r0, [sp, #8]
 8008b72:	f000 fc89 	bl	8009488 <__mcmp>
 8008b76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b78:	4602      	mov	r2, r0
 8008b7a:	4631      	mov	r1, r6
 8008b7c:	4648      	mov	r0, r9
 8008b7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8008b80:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b82:	f000 fa05 	bl	8008f90 <_Bfree>
 8008b86:	9b07      	ldr	r3, [sp, #28]
 8008b88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8008b8a:	9e00      	ldr	r6, [sp, #0]
 8008b8c:	ea42 0103 	orr.w	r1, r2, r3
 8008b90:	9b06      	ldr	r3, [sp, #24]
 8008b92:	4319      	orrs	r1, r3
 8008b94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b96:	d10d      	bne.n	8008bb4 <_dtoa_r+0xa44>
 8008b98:	2b39      	cmp	r3, #57	@ 0x39
 8008b9a:	d027      	beq.n	8008bec <_dtoa_r+0xa7c>
 8008b9c:	9a04      	ldr	r2, [sp, #16]
 8008b9e:	2a00      	cmp	r2, #0
 8008ba0:	dd01      	ble.n	8008ba6 <_dtoa_r+0xa36>
 8008ba2:	9b03      	ldr	r3, [sp, #12]
 8008ba4:	3331      	adds	r3, #49	@ 0x31
 8008ba6:	f88b 3000 	strb.w	r3, [fp]
 8008baa:	e52e      	b.n	800860a <_dtoa_r+0x49a>
 8008bac:	4628      	mov	r0, r5
 8008bae:	e7b9      	b.n	8008b24 <_dtoa_r+0x9b4>
 8008bb0:	2201      	movs	r2, #1
 8008bb2:	e7e2      	b.n	8008b7a <_dtoa_r+0xa0a>
 8008bb4:	9904      	ldr	r1, [sp, #16]
 8008bb6:	2900      	cmp	r1, #0
 8008bb8:	db04      	blt.n	8008bc4 <_dtoa_r+0xa54>
 8008bba:	9807      	ldr	r0, [sp, #28]
 8008bbc:	4301      	orrs	r1, r0
 8008bbe:	9806      	ldr	r0, [sp, #24]
 8008bc0:	4301      	orrs	r1, r0
 8008bc2:	d120      	bne.n	8008c06 <_dtoa_r+0xa96>
 8008bc4:	2a00      	cmp	r2, #0
 8008bc6:	ddee      	ble.n	8008ba6 <_dtoa_r+0xa36>
 8008bc8:	9902      	ldr	r1, [sp, #8]
 8008bca:	9300      	str	r3, [sp, #0]
 8008bcc:	2201      	movs	r2, #1
 8008bce:	4648      	mov	r0, r9
 8008bd0:	f000 fbee 	bl	80093b0 <__lshift>
 8008bd4:	4621      	mov	r1, r4
 8008bd6:	9002      	str	r0, [sp, #8]
 8008bd8:	f000 fc56 	bl	8009488 <__mcmp>
 8008bdc:	2800      	cmp	r0, #0
 8008bde:	9b00      	ldr	r3, [sp, #0]
 8008be0:	dc02      	bgt.n	8008be8 <_dtoa_r+0xa78>
 8008be2:	d1e0      	bne.n	8008ba6 <_dtoa_r+0xa36>
 8008be4:	07da      	lsls	r2, r3, #31
 8008be6:	d5de      	bpl.n	8008ba6 <_dtoa_r+0xa36>
 8008be8:	2b39      	cmp	r3, #57	@ 0x39
 8008bea:	d1da      	bne.n	8008ba2 <_dtoa_r+0xa32>
 8008bec:	2339      	movs	r3, #57	@ 0x39
 8008bee:	f88b 3000 	strb.w	r3, [fp]
 8008bf2:	4633      	mov	r3, r6
 8008bf4:	461e      	mov	r6, r3
 8008bf6:	3b01      	subs	r3, #1
 8008bf8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8008bfc:	2a39      	cmp	r2, #57	@ 0x39
 8008bfe:	d04e      	beq.n	8008c9e <_dtoa_r+0xb2e>
 8008c00:	3201      	adds	r2, #1
 8008c02:	701a      	strb	r2, [r3, #0]
 8008c04:	e501      	b.n	800860a <_dtoa_r+0x49a>
 8008c06:	2a00      	cmp	r2, #0
 8008c08:	dd03      	ble.n	8008c12 <_dtoa_r+0xaa2>
 8008c0a:	2b39      	cmp	r3, #57	@ 0x39
 8008c0c:	d0ee      	beq.n	8008bec <_dtoa_r+0xa7c>
 8008c0e:	3301      	adds	r3, #1
 8008c10:	e7c9      	b.n	8008ba6 <_dtoa_r+0xa36>
 8008c12:	9a00      	ldr	r2, [sp, #0]
 8008c14:	9908      	ldr	r1, [sp, #32]
 8008c16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8008c1a:	428a      	cmp	r2, r1
 8008c1c:	d028      	beq.n	8008c70 <_dtoa_r+0xb00>
 8008c1e:	9902      	ldr	r1, [sp, #8]
 8008c20:	2300      	movs	r3, #0
 8008c22:	220a      	movs	r2, #10
 8008c24:	4648      	mov	r0, r9
 8008c26:	f000 f9d5 	bl	8008fd4 <__multadd>
 8008c2a:	42af      	cmp	r7, r5
 8008c2c:	9002      	str	r0, [sp, #8]
 8008c2e:	f04f 0300 	mov.w	r3, #0
 8008c32:	f04f 020a 	mov.w	r2, #10
 8008c36:	4639      	mov	r1, r7
 8008c38:	4648      	mov	r0, r9
 8008c3a:	d107      	bne.n	8008c4c <_dtoa_r+0xadc>
 8008c3c:	f000 f9ca 	bl	8008fd4 <__multadd>
 8008c40:	4607      	mov	r7, r0
 8008c42:	4605      	mov	r5, r0
 8008c44:	9b00      	ldr	r3, [sp, #0]
 8008c46:	3301      	adds	r3, #1
 8008c48:	9300      	str	r3, [sp, #0]
 8008c4a:	e777      	b.n	8008b3c <_dtoa_r+0x9cc>
 8008c4c:	f000 f9c2 	bl	8008fd4 <__multadd>
 8008c50:	4629      	mov	r1, r5
 8008c52:	4607      	mov	r7, r0
 8008c54:	2300      	movs	r3, #0
 8008c56:	220a      	movs	r2, #10
 8008c58:	4648      	mov	r0, r9
 8008c5a:	f000 f9bb 	bl	8008fd4 <__multadd>
 8008c5e:	4605      	mov	r5, r0
 8008c60:	e7f0      	b.n	8008c44 <_dtoa_r+0xad4>
 8008c62:	f1bb 0f00 	cmp.w	fp, #0
 8008c66:	bfcc      	ite	gt
 8008c68:	465e      	movgt	r6, fp
 8008c6a:	2601      	movle	r6, #1
 8008c6c:	4456      	add	r6, sl
 8008c6e:	2700      	movs	r7, #0
 8008c70:	9902      	ldr	r1, [sp, #8]
 8008c72:	9300      	str	r3, [sp, #0]
 8008c74:	2201      	movs	r2, #1
 8008c76:	4648      	mov	r0, r9
 8008c78:	f000 fb9a 	bl	80093b0 <__lshift>
 8008c7c:	4621      	mov	r1, r4
 8008c7e:	9002      	str	r0, [sp, #8]
 8008c80:	f000 fc02 	bl	8009488 <__mcmp>
 8008c84:	2800      	cmp	r0, #0
 8008c86:	dcb4      	bgt.n	8008bf2 <_dtoa_r+0xa82>
 8008c88:	d102      	bne.n	8008c90 <_dtoa_r+0xb20>
 8008c8a:	9b00      	ldr	r3, [sp, #0]
 8008c8c:	07db      	lsls	r3, r3, #31
 8008c8e:	d4b0      	bmi.n	8008bf2 <_dtoa_r+0xa82>
 8008c90:	4633      	mov	r3, r6
 8008c92:	461e      	mov	r6, r3
 8008c94:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008c98:	2a30      	cmp	r2, #48	@ 0x30
 8008c9a:	d0fa      	beq.n	8008c92 <_dtoa_r+0xb22>
 8008c9c:	e4b5      	b.n	800860a <_dtoa_r+0x49a>
 8008c9e:	459a      	cmp	sl, r3
 8008ca0:	d1a8      	bne.n	8008bf4 <_dtoa_r+0xa84>
 8008ca2:	2331      	movs	r3, #49	@ 0x31
 8008ca4:	f108 0801 	add.w	r8, r8, #1
 8008ca8:	f88a 3000 	strb.w	r3, [sl]
 8008cac:	e4ad      	b.n	800860a <_dtoa_r+0x49a>
 8008cae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008cb0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008d0c <_dtoa_r+0xb9c>
 8008cb4:	b11b      	cbz	r3, 8008cbe <_dtoa_r+0xb4e>
 8008cb6:	f10a 0308 	add.w	r3, sl, #8
 8008cba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008cbc:	6013      	str	r3, [r2, #0]
 8008cbe:	4650      	mov	r0, sl
 8008cc0:	b017      	add	sp, #92	@ 0x5c
 8008cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cc6:	9b07      	ldr	r3, [sp, #28]
 8008cc8:	2b01      	cmp	r3, #1
 8008cca:	f77f ae2e 	ble.w	800892a <_dtoa_r+0x7ba>
 8008cce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008cd0:	9308      	str	r3, [sp, #32]
 8008cd2:	2001      	movs	r0, #1
 8008cd4:	e64d      	b.n	8008972 <_dtoa_r+0x802>
 8008cd6:	f1bb 0f00 	cmp.w	fp, #0
 8008cda:	f77f aed9 	ble.w	8008a90 <_dtoa_r+0x920>
 8008cde:	4656      	mov	r6, sl
 8008ce0:	9802      	ldr	r0, [sp, #8]
 8008ce2:	4621      	mov	r1, r4
 8008ce4:	f7ff f9bc 	bl	8008060 <quorem>
 8008ce8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008cec:	f806 3b01 	strb.w	r3, [r6], #1
 8008cf0:	eba6 020a 	sub.w	r2, r6, sl
 8008cf4:	4593      	cmp	fp, r2
 8008cf6:	ddb4      	ble.n	8008c62 <_dtoa_r+0xaf2>
 8008cf8:	9902      	ldr	r1, [sp, #8]
 8008cfa:	2300      	movs	r3, #0
 8008cfc:	220a      	movs	r2, #10
 8008cfe:	4648      	mov	r0, r9
 8008d00:	f000 f968 	bl	8008fd4 <__multadd>
 8008d04:	9002      	str	r0, [sp, #8]
 8008d06:	e7eb      	b.n	8008ce0 <_dtoa_r+0xb70>
 8008d08:	0800d495 	.word	0x0800d495
 8008d0c:	0800d419 	.word	0x0800d419

08008d10 <_free_r>:
 8008d10:	b538      	push	{r3, r4, r5, lr}
 8008d12:	4605      	mov	r5, r0
 8008d14:	2900      	cmp	r1, #0
 8008d16:	d041      	beq.n	8008d9c <_free_r+0x8c>
 8008d18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008d1c:	1f0c      	subs	r4, r1, #4
 8008d1e:	2b00      	cmp	r3, #0
 8008d20:	bfb8      	it	lt
 8008d22:	18e4      	addlt	r4, r4, r3
 8008d24:	f000 f8e8 	bl	8008ef8 <__malloc_lock>
 8008d28:	4a1d      	ldr	r2, [pc, #116]	@ (8008da0 <_free_r+0x90>)
 8008d2a:	6813      	ldr	r3, [r2, #0]
 8008d2c:	b933      	cbnz	r3, 8008d3c <_free_r+0x2c>
 8008d2e:	6063      	str	r3, [r4, #4]
 8008d30:	6014      	str	r4, [r2, #0]
 8008d32:	4628      	mov	r0, r5
 8008d34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008d38:	f000 b8e4 	b.w	8008f04 <__malloc_unlock>
 8008d3c:	42a3      	cmp	r3, r4
 8008d3e:	d908      	bls.n	8008d52 <_free_r+0x42>
 8008d40:	6820      	ldr	r0, [r4, #0]
 8008d42:	1821      	adds	r1, r4, r0
 8008d44:	428b      	cmp	r3, r1
 8008d46:	bf01      	itttt	eq
 8008d48:	6819      	ldreq	r1, [r3, #0]
 8008d4a:	685b      	ldreq	r3, [r3, #4]
 8008d4c:	1809      	addeq	r1, r1, r0
 8008d4e:	6021      	streq	r1, [r4, #0]
 8008d50:	e7ed      	b.n	8008d2e <_free_r+0x1e>
 8008d52:	461a      	mov	r2, r3
 8008d54:	685b      	ldr	r3, [r3, #4]
 8008d56:	b10b      	cbz	r3, 8008d5c <_free_r+0x4c>
 8008d58:	42a3      	cmp	r3, r4
 8008d5a:	d9fa      	bls.n	8008d52 <_free_r+0x42>
 8008d5c:	6811      	ldr	r1, [r2, #0]
 8008d5e:	1850      	adds	r0, r2, r1
 8008d60:	42a0      	cmp	r0, r4
 8008d62:	d10b      	bne.n	8008d7c <_free_r+0x6c>
 8008d64:	6820      	ldr	r0, [r4, #0]
 8008d66:	4401      	add	r1, r0
 8008d68:	1850      	adds	r0, r2, r1
 8008d6a:	4283      	cmp	r3, r0
 8008d6c:	6011      	str	r1, [r2, #0]
 8008d6e:	d1e0      	bne.n	8008d32 <_free_r+0x22>
 8008d70:	6818      	ldr	r0, [r3, #0]
 8008d72:	685b      	ldr	r3, [r3, #4]
 8008d74:	6053      	str	r3, [r2, #4]
 8008d76:	4408      	add	r0, r1
 8008d78:	6010      	str	r0, [r2, #0]
 8008d7a:	e7da      	b.n	8008d32 <_free_r+0x22>
 8008d7c:	d902      	bls.n	8008d84 <_free_r+0x74>
 8008d7e:	230c      	movs	r3, #12
 8008d80:	602b      	str	r3, [r5, #0]
 8008d82:	e7d6      	b.n	8008d32 <_free_r+0x22>
 8008d84:	6820      	ldr	r0, [r4, #0]
 8008d86:	1821      	adds	r1, r4, r0
 8008d88:	428b      	cmp	r3, r1
 8008d8a:	bf04      	itt	eq
 8008d8c:	6819      	ldreq	r1, [r3, #0]
 8008d8e:	685b      	ldreq	r3, [r3, #4]
 8008d90:	6063      	str	r3, [r4, #4]
 8008d92:	bf04      	itt	eq
 8008d94:	1809      	addeq	r1, r1, r0
 8008d96:	6021      	streq	r1, [r4, #0]
 8008d98:	6054      	str	r4, [r2, #4]
 8008d9a:	e7ca      	b.n	8008d32 <_free_r+0x22>
 8008d9c:	bd38      	pop	{r3, r4, r5, pc}
 8008d9e:	bf00      	nop
 8008da0:	20000594 	.word	0x20000594

08008da4 <malloc>:
 8008da4:	4b02      	ldr	r3, [pc, #8]	@ (8008db0 <malloc+0xc>)
 8008da6:	4601      	mov	r1, r0
 8008da8:	6818      	ldr	r0, [r3, #0]
 8008daa:	f000 b825 	b.w	8008df8 <_malloc_r>
 8008dae:	bf00      	nop
 8008db0:	20000044 	.word	0x20000044

08008db4 <sbrk_aligned>:
 8008db4:	b570      	push	{r4, r5, r6, lr}
 8008db6:	4e0f      	ldr	r6, [pc, #60]	@ (8008df4 <sbrk_aligned+0x40>)
 8008db8:	460c      	mov	r4, r1
 8008dba:	6831      	ldr	r1, [r6, #0]
 8008dbc:	4605      	mov	r5, r0
 8008dbe:	b911      	cbnz	r1, 8008dc6 <sbrk_aligned+0x12>
 8008dc0:	f001 ff1e 	bl	800ac00 <_sbrk_r>
 8008dc4:	6030      	str	r0, [r6, #0]
 8008dc6:	4621      	mov	r1, r4
 8008dc8:	4628      	mov	r0, r5
 8008dca:	f001 ff19 	bl	800ac00 <_sbrk_r>
 8008dce:	1c43      	adds	r3, r0, #1
 8008dd0:	d103      	bne.n	8008dda <sbrk_aligned+0x26>
 8008dd2:	f04f 34ff 	mov.w	r4, #4294967295
 8008dd6:	4620      	mov	r0, r4
 8008dd8:	bd70      	pop	{r4, r5, r6, pc}
 8008dda:	1cc4      	adds	r4, r0, #3
 8008ddc:	f024 0403 	bic.w	r4, r4, #3
 8008de0:	42a0      	cmp	r0, r4
 8008de2:	d0f8      	beq.n	8008dd6 <sbrk_aligned+0x22>
 8008de4:	1a21      	subs	r1, r4, r0
 8008de6:	4628      	mov	r0, r5
 8008de8:	f001 ff0a 	bl	800ac00 <_sbrk_r>
 8008dec:	3001      	adds	r0, #1
 8008dee:	d1f2      	bne.n	8008dd6 <sbrk_aligned+0x22>
 8008df0:	e7ef      	b.n	8008dd2 <sbrk_aligned+0x1e>
 8008df2:	bf00      	nop
 8008df4:	20000590 	.word	0x20000590

08008df8 <_malloc_r>:
 8008df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008dfc:	1ccd      	adds	r5, r1, #3
 8008dfe:	f025 0503 	bic.w	r5, r5, #3
 8008e02:	3508      	adds	r5, #8
 8008e04:	2d0c      	cmp	r5, #12
 8008e06:	bf38      	it	cc
 8008e08:	250c      	movcc	r5, #12
 8008e0a:	2d00      	cmp	r5, #0
 8008e0c:	4606      	mov	r6, r0
 8008e0e:	db01      	blt.n	8008e14 <_malloc_r+0x1c>
 8008e10:	42a9      	cmp	r1, r5
 8008e12:	d904      	bls.n	8008e1e <_malloc_r+0x26>
 8008e14:	230c      	movs	r3, #12
 8008e16:	6033      	str	r3, [r6, #0]
 8008e18:	2000      	movs	r0, #0
 8008e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008ef4 <_malloc_r+0xfc>
 8008e22:	f000 f869 	bl	8008ef8 <__malloc_lock>
 8008e26:	f8d8 3000 	ldr.w	r3, [r8]
 8008e2a:	461c      	mov	r4, r3
 8008e2c:	bb44      	cbnz	r4, 8008e80 <_malloc_r+0x88>
 8008e2e:	4629      	mov	r1, r5
 8008e30:	4630      	mov	r0, r6
 8008e32:	f7ff ffbf 	bl	8008db4 <sbrk_aligned>
 8008e36:	1c43      	adds	r3, r0, #1
 8008e38:	4604      	mov	r4, r0
 8008e3a:	d158      	bne.n	8008eee <_malloc_r+0xf6>
 8008e3c:	f8d8 4000 	ldr.w	r4, [r8]
 8008e40:	4627      	mov	r7, r4
 8008e42:	2f00      	cmp	r7, #0
 8008e44:	d143      	bne.n	8008ece <_malloc_r+0xd6>
 8008e46:	2c00      	cmp	r4, #0
 8008e48:	d04b      	beq.n	8008ee2 <_malloc_r+0xea>
 8008e4a:	6823      	ldr	r3, [r4, #0]
 8008e4c:	4639      	mov	r1, r7
 8008e4e:	4630      	mov	r0, r6
 8008e50:	eb04 0903 	add.w	r9, r4, r3
 8008e54:	f001 fed4 	bl	800ac00 <_sbrk_r>
 8008e58:	4581      	cmp	r9, r0
 8008e5a:	d142      	bne.n	8008ee2 <_malloc_r+0xea>
 8008e5c:	6821      	ldr	r1, [r4, #0]
 8008e5e:	1a6d      	subs	r5, r5, r1
 8008e60:	4629      	mov	r1, r5
 8008e62:	4630      	mov	r0, r6
 8008e64:	f7ff ffa6 	bl	8008db4 <sbrk_aligned>
 8008e68:	3001      	adds	r0, #1
 8008e6a:	d03a      	beq.n	8008ee2 <_malloc_r+0xea>
 8008e6c:	6823      	ldr	r3, [r4, #0]
 8008e6e:	442b      	add	r3, r5
 8008e70:	6023      	str	r3, [r4, #0]
 8008e72:	f8d8 3000 	ldr.w	r3, [r8]
 8008e76:	685a      	ldr	r2, [r3, #4]
 8008e78:	bb62      	cbnz	r2, 8008ed4 <_malloc_r+0xdc>
 8008e7a:	f8c8 7000 	str.w	r7, [r8]
 8008e7e:	e00f      	b.n	8008ea0 <_malloc_r+0xa8>
 8008e80:	6822      	ldr	r2, [r4, #0]
 8008e82:	1b52      	subs	r2, r2, r5
 8008e84:	d420      	bmi.n	8008ec8 <_malloc_r+0xd0>
 8008e86:	2a0b      	cmp	r2, #11
 8008e88:	d917      	bls.n	8008eba <_malloc_r+0xc2>
 8008e8a:	1961      	adds	r1, r4, r5
 8008e8c:	42a3      	cmp	r3, r4
 8008e8e:	6025      	str	r5, [r4, #0]
 8008e90:	bf18      	it	ne
 8008e92:	6059      	strne	r1, [r3, #4]
 8008e94:	6863      	ldr	r3, [r4, #4]
 8008e96:	bf08      	it	eq
 8008e98:	f8c8 1000 	streq.w	r1, [r8]
 8008e9c:	5162      	str	r2, [r4, r5]
 8008e9e:	604b      	str	r3, [r1, #4]
 8008ea0:	4630      	mov	r0, r6
 8008ea2:	f000 f82f 	bl	8008f04 <__malloc_unlock>
 8008ea6:	f104 000b 	add.w	r0, r4, #11
 8008eaa:	1d23      	adds	r3, r4, #4
 8008eac:	f020 0007 	bic.w	r0, r0, #7
 8008eb0:	1ac2      	subs	r2, r0, r3
 8008eb2:	bf1c      	itt	ne
 8008eb4:	1a1b      	subne	r3, r3, r0
 8008eb6:	50a3      	strne	r3, [r4, r2]
 8008eb8:	e7af      	b.n	8008e1a <_malloc_r+0x22>
 8008eba:	6862      	ldr	r2, [r4, #4]
 8008ebc:	42a3      	cmp	r3, r4
 8008ebe:	bf0c      	ite	eq
 8008ec0:	f8c8 2000 	streq.w	r2, [r8]
 8008ec4:	605a      	strne	r2, [r3, #4]
 8008ec6:	e7eb      	b.n	8008ea0 <_malloc_r+0xa8>
 8008ec8:	4623      	mov	r3, r4
 8008eca:	6864      	ldr	r4, [r4, #4]
 8008ecc:	e7ae      	b.n	8008e2c <_malloc_r+0x34>
 8008ece:	463c      	mov	r4, r7
 8008ed0:	687f      	ldr	r7, [r7, #4]
 8008ed2:	e7b6      	b.n	8008e42 <_malloc_r+0x4a>
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	685b      	ldr	r3, [r3, #4]
 8008ed8:	42a3      	cmp	r3, r4
 8008eda:	d1fb      	bne.n	8008ed4 <_malloc_r+0xdc>
 8008edc:	2300      	movs	r3, #0
 8008ede:	6053      	str	r3, [r2, #4]
 8008ee0:	e7de      	b.n	8008ea0 <_malloc_r+0xa8>
 8008ee2:	230c      	movs	r3, #12
 8008ee4:	6033      	str	r3, [r6, #0]
 8008ee6:	4630      	mov	r0, r6
 8008ee8:	f000 f80c 	bl	8008f04 <__malloc_unlock>
 8008eec:	e794      	b.n	8008e18 <_malloc_r+0x20>
 8008eee:	6005      	str	r5, [r0, #0]
 8008ef0:	e7d6      	b.n	8008ea0 <_malloc_r+0xa8>
 8008ef2:	bf00      	nop
 8008ef4:	20000594 	.word	0x20000594

08008ef8 <__malloc_lock>:
 8008ef8:	4801      	ldr	r0, [pc, #4]	@ (8008f00 <__malloc_lock+0x8>)
 8008efa:	f7ff b8a8 	b.w	800804e <__retarget_lock_acquire_recursive>
 8008efe:	bf00      	nop
 8008f00:	2000058c 	.word	0x2000058c

08008f04 <__malloc_unlock>:
 8008f04:	4801      	ldr	r0, [pc, #4]	@ (8008f0c <__malloc_unlock+0x8>)
 8008f06:	f7ff b8a3 	b.w	8008050 <__retarget_lock_release_recursive>
 8008f0a:	bf00      	nop
 8008f0c:	2000058c 	.word	0x2000058c

08008f10 <_Balloc>:
 8008f10:	b570      	push	{r4, r5, r6, lr}
 8008f12:	69c6      	ldr	r6, [r0, #28]
 8008f14:	4604      	mov	r4, r0
 8008f16:	460d      	mov	r5, r1
 8008f18:	b976      	cbnz	r6, 8008f38 <_Balloc+0x28>
 8008f1a:	2010      	movs	r0, #16
 8008f1c:	f7ff ff42 	bl	8008da4 <malloc>
 8008f20:	4602      	mov	r2, r0
 8008f22:	61e0      	str	r0, [r4, #28]
 8008f24:	b920      	cbnz	r0, 8008f30 <_Balloc+0x20>
 8008f26:	4b18      	ldr	r3, [pc, #96]	@ (8008f88 <_Balloc+0x78>)
 8008f28:	4818      	ldr	r0, [pc, #96]	@ (8008f8c <_Balloc+0x7c>)
 8008f2a:	216b      	movs	r1, #107	@ 0x6b
 8008f2c:	f001 fe90 	bl	800ac50 <__assert_func>
 8008f30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008f34:	6006      	str	r6, [r0, #0]
 8008f36:	60c6      	str	r6, [r0, #12]
 8008f38:	69e6      	ldr	r6, [r4, #28]
 8008f3a:	68f3      	ldr	r3, [r6, #12]
 8008f3c:	b183      	cbz	r3, 8008f60 <_Balloc+0x50>
 8008f3e:	69e3      	ldr	r3, [r4, #28]
 8008f40:	68db      	ldr	r3, [r3, #12]
 8008f42:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008f46:	b9b8      	cbnz	r0, 8008f78 <_Balloc+0x68>
 8008f48:	2101      	movs	r1, #1
 8008f4a:	fa01 f605 	lsl.w	r6, r1, r5
 8008f4e:	1d72      	adds	r2, r6, #5
 8008f50:	0092      	lsls	r2, r2, #2
 8008f52:	4620      	mov	r0, r4
 8008f54:	f001 fe9a 	bl	800ac8c <_calloc_r>
 8008f58:	b160      	cbz	r0, 8008f74 <_Balloc+0x64>
 8008f5a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008f5e:	e00e      	b.n	8008f7e <_Balloc+0x6e>
 8008f60:	2221      	movs	r2, #33	@ 0x21
 8008f62:	2104      	movs	r1, #4
 8008f64:	4620      	mov	r0, r4
 8008f66:	f001 fe91 	bl	800ac8c <_calloc_r>
 8008f6a:	69e3      	ldr	r3, [r4, #28]
 8008f6c:	60f0      	str	r0, [r6, #12]
 8008f6e:	68db      	ldr	r3, [r3, #12]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d1e4      	bne.n	8008f3e <_Balloc+0x2e>
 8008f74:	2000      	movs	r0, #0
 8008f76:	bd70      	pop	{r4, r5, r6, pc}
 8008f78:	6802      	ldr	r2, [r0, #0]
 8008f7a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008f7e:	2300      	movs	r3, #0
 8008f80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008f84:	e7f7      	b.n	8008f76 <_Balloc+0x66>
 8008f86:	bf00      	nop
 8008f88:	0800d426 	.word	0x0800d426
 8008f8c:	0800d4a6 	.word	0x0800d4a6

08008f90 <_Bfree>:
 8008f90:	b570      	push	{r4, r5, r6, lr}
 8008f92:	69c6      	ldr	r6, [r0, #28]
 8008f94:	4605      	mov	r5, r0
 8008f96:	460c      	mov	r4, r1
 8008f98:	b976      	cbnz	r6, 8008fb8 <_Bfree+0x28>
 8008f9a:	2010      	movs	r0, #16
 8008f9c:	f7ff ff02 	bl	8008da4 <malloc>
 8008fa0:	4602      	mov	r2, r0
 8008fa2:	61e8      	str	r0, [r5, #28]
 8008fa4:	b920      	cbnz	r0, 8008fb0 <_Bfree+0x20>
 8008fa6:	4b09      	ldr	r3, [pc, #36]	@ (8008fcc <_Bfree+0x3c>)
 8008fa8:	4809      	ldr	r0, [pc, #36]	@ (8008fd0 <_Bfree+0x40>)
 8008faa:	218f      	movs	r1, #143	@ 0x8f
 8008fac:	f001 fe50 	bl	800ac50 <__assert_func>
 8008fb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008fb4:	6006      	str	r6, [r0, #0]
 8008fb6:	60c6      	str	r6, [r0, #12]
 8008fb8:	b13c      	cbz	r4, 8008fca <_Bfree+0x3a>
 8008fba:	69eb      	ldr	r3, [r5, #28]
 8008fbc:	6862      	ldr	r2, [r4, #4]
 8008fbe:	68db      	ldr	r3, [r3, #12]
 8008fc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008fc4:	6021      	str	r1, [r4, #0]
 8008fc6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008fca:	bd70      	pop	{r4, r5, r6, pc}
 8008fcc:	0800d426 	.word	0x0800d426
 8008fd0:	0800d4a6 	.word	0x0800d4a6

08008fd4 <__multadd>:
 8008fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008fd8:	690d      	ldr	r5, [r1, #16]
 8008fda:	4607      	mov	r7, r0
 8008fdc:	460c      	mov	r4, r1
 8008fde:	461e      	mov	r6, r3
 8008fe0:	f101 0c14 	add.w	ip, r1, #20
 8008fe4:	2000      	movs	r0, #0
 8008fe6:	f8dc 3000 	ldr.w	r3, [ip]
 8008fea:	b299      	uxth	r1, r3
 8008fec:	fb02 6101 	mla	r1, r2, r1, r6
 8008ff0:	0c1e      	lsrs	r6, r3, #16
 8008ff2:	0c0b      	lsrs	r3, r1, #16
 8008ff4:	fb02 3306 	mla	r3, r2, r6, r3
 8008ff8:	b289      	uxth	r1, r1
 8008ffa:	3001      	adds	r0, #1
 8008ffc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8009000:	4285      	cmp	r5, r0
 8009002:	f84c 1b04 	str.w	r1, [ip], #4
 8009006:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800900a:	dcec      	bgt.n	8008fe6 <__multadd+0x12>
 800900c:	b30e      	cbz	r6, 8009052 <__multadd+0x7e>
 800900e:	68a3      	ldr	r3, [r4, #8]
 8009010:	42ab      	cmp	r3, r5
 8009012:	dc19      	bgt.n	8009048 <__multadd+0x74>
 8009014:	6861      	ldr	r1, [r4, #4]
 8009016:	4638      	mov	r0, r7
 8009018:	3101      	adds	r1, #1
 800901a:	f7ff ff79 	bl	8008f10 <_Balloc>
 800901e:	4680      	mov	r8, r0
 8009020:	b928      	cbnz	r0, 800902e <__multadd+0x5a>
 8009022:	4602      	mov	r2, r0
 8009024:	4b0c      	ldr	r3, [pc, #48]	@ (8009058 <__multadd+0x84>)
 8009026:	480d      	ldr	r0, [pc, #52]	@ (800905c <__multadd+0x88>)
 8009028:	21ba      	movs	r1, #186	@ 0xba
 800902a:	f001 fe11 	bl	800ac50 <__assert_func>
 800902e:	6922      	ldr	r2, [r4, #16]
 8009030:	3202      	adds	r2, #2
 8009032:	f104 010c 	add.w	r1, r4, #12
 8009036:	0092      	lsls	r2, r2, #2
 8009038:	300c      	adds	r0, #12
 800903a:	f001 fdf1 	bl	800ac20 <memcpy>
 800903e:	4621      	mov	r1, r4
 8009040:	4638      	mov	r0, r7
 8009042:	f7ff ffa5 	bl	8008f90 <_Bfree>
 8009046:	4644      	mov	r4, r8
 8009048:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800904c:	3501      	adds	r5, #1
 800904e:	615e      	str	r6, [r3, #20]
 8009050:	6125      	str	r5, [r4, #16]
 8009052:	4620      	mov	r0, r4
 8009054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009058:	0800d495 	.word	0x0800d495
 800905c:	0800d4a6 	.word	0x0800d4a6

08009060 <__s2b>:
 8009060:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009064:	460c      	mov	r4, r1
 8009066:	4615      	mov	r5, r2
 8009068:	461f      	mov	r7, r3
 800906a:	2209      	movs	r2, #9
 800906c:	3308      	adds	r3, #8
 800906e:	4606      	mov	r6, r0
 8009070:	fb93 f3f2 	sdiv	r3, r3, r2
 8009074:	2100      	movs	r1, #0
 8009076:	2201      	movs	r2, #1
 8009078:	429a      	cmp	r2, r3
 800907a:	db09      	blt.n	8009090 <__s2b+0x30>
 800907c:	4630      	mov	r0, r6
 800907e:	f7ff ff47 	bl	8008f10 <_Balloc>
 8009082:	b940      	cbnz	r0, 8009096 <__s2b+0x36>
 8009084:	4602      	mov	r2, r0
 8009086:	4b19      	ldr	r3, [pc, #100]	@ (80090ec <__s2b+0x8c>)
 8009088:	4819      	ldr	r0, [pc, #100]	@ (80090f0 <__s2b+0x90>)
 800908a:	21d3      	movs	r1, #211	@ 0xd3
 800908c:	f001 fde0 	bl	800ac50 <__assert_func>
 8009090:	0052      	lsls	r2, r2, #1
 8009092:	3101      	adds	r1, #1
 8009094:	e7f0      	b.n	8009078 <__s2b+0x18>
 8009096:	9b08      	ldr	r3, [sp, #32]
 8009098:	6143      	str	r3, [r0, #20]
 800909a:	2d09      	cmp	r5, #9
 800909c:	f04f 0301 	mov.w	r3, #1
 80090a0:	6103      	str	r3, [r0, #16]
 80090a2:	dd16      	ble.n	80090d2 <__s2b+0x72>
 80090a4:	f104 0909 	add.w	r9, r4, #9
 80090a8:	46c8      	mov	r8, r9
 80090aa:	442c      	add	r4, r5
 80090ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 80090b0:	4601      	mov	r1, r0
 80090b2:	3b30      	subs	r3, #48	@ 0x30
 80090b4:	220a      	movs	r2, #10
 80090b6:	4630      	mov	r0, r6
 80090b8:	f7ff ff8c 	bl	8008fd4 <__multadd>
 80090bc:	45a0      	cmp	r8, r4
 80090be:	d1f5      	bne.n	80090ac <__s2b+0x4c>
 80090c0:	f1a5 0408 	sub.w	r4, r5, #8
 80090c4:	444c      	add	r4, r9
 80090c6:	1b2d      	subs	r5, r5, r4
 80090c8:	1963      	adds	r3, r4, r5
 80090ca:	42bb      	cmp	r3, r7
 80090cc:	db04      	blt.n	80090d8 <__s2b+0x78>
 80090ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80090d2:	340a      	adds	r4, #10
 80090d4:	2509      	movs	r5, #9
 80090d6:	e7f6      	b.n	80090c6 <__s2b+0x66>
 80090d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 80090dc:	4601      	mov	r1, r0
 80090de:	3b30      	subs	r3, #48	@ 0x30
 80090e0:	220a      	movs	r2, #10
 80090e2:	4630      	mov	r0, r6
 80090e4:	f7ff ff76 	bl	8008fd4 <__multadd>
 80090e8:	e7ee      	b.n	80090c8 <__s2b+0x68>
 80090ea:	bf00      	nop
 80090ec:	0800d495 	.word	0x0800d495
 80090f0:	0800d4a6 	.word	0x0800d4a6

080090f4 <__hi0bits>:
 80090f4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80090f8:	4603      	mov	r3, r0
 80090fa:	bf36      	itet	cc
 80090fc:	0403      	lslcc	r3, r0, #16
 80090fe:	2000      	movcs	r0, #0
 8009100:	2010      	movcc	r0, #16
 8009102:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8009106:	bf3c      	itt	cc
 8009108:	021b      	lslcc	r3, r3, #8
 800910a:	3008      	addcc	r0, #8
 800910c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8009110:	bf3c      	itt	cc
 8009112:	011b      	lslcc	r3, r3, #4
 8009114:	3004      	addcc	r0, #4
 8009116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800911a:	bf3c      	itt	cc
 800911c:	009b      	lslcc	r3, r3, #2
 800911e:	3002      	addcc	r0, #2
 8009120:	2b00      	cmp	r3, #0
 8009122:	db05      	blt.n	8009130 <__hi0bits+0x3c>
 8009124:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8009128:	f100 0001 	add.w	r0, r0, #1
 800912c:	bf08      	it	eq
 800912e:	2020      	moveq	r0, #32
 8009130:	4770      	bx	lr

08009132 <__lo0bits>:
 8009132:	6803      	ldr	r3, [r0, #0]
 8009134:	4602      	mov	r2, r0
 8009136:	f013 0007 	ands.w	r0, r3, #7
 800913a:	d00b      	beq.n	8009154 <__lo0bits+0x22>
 800913c:	07d9      	lsls	r1, r3, #31
 800913e:	d421      	bmi.n	8009184 <__lo0bits+0x52>
 8009140:	0798      	lsls	r0, r3, #30
 8009142:	bf49      	itett	mi
 8009144:	085b      	lsrmi	r3, r3, #1
 8009146:	089b      	lsrpl	r3, r3, #2
 8009148:	2001      	movmi	r0, #1
 800914a:	6013      	strmi	r3, [r2, #0]
 800914c:	bf5c      	itt	pl
 800914e:	6013      	strpl	r3, [r2, #0]
 8009150:	2002      	movpl	r0, #2
 8009152:	4770      	bx	lr
 8009154:	b299      	uxth	r1, r3
 8009156:	b909      	cbnz	r1, 800915c <__lo0bits+0x2a>
 8009158:	0c1b      	lsrs	r3, r3, #16
 800915a:	2010      	movs	r0, #16
 800915c:	b2d9      	uxtb	r1, r3
 800915e:	b909      	cbnz	r1, 8009164 <__lo0bits+0x32>
 8009160:	3008      	adds	r0, #8
 8009162:	0a1b      	lsrs	r3, r3, #8
 8009164:	0719      	lsls	r1, r3, #28
 8009166:	bf04      	itt	eq
 8009168:	091b      	lsreq	r3, r3, #4
 800916a:	3004      	addeq	r0, #4
 800916c:	0799      	lsls	r1, r3, #30
 800916e:	bf04      	itt	eq
 8009170:	089b      	lsreq	r3, r3, #2
 8009172:	3002      	addeq	r0, #2
 8009174:	07d9      	lsls	r1, r3, #31
 8009176:	d403      	bmi.n	8009180 <__lo0bits+0x4e>
 8009178:	085b      	lsrs	r3, r3, #1
 800917a:	f100 0001 	add.w	r0, r0, #1
 800917e:	d003      	beq.n	8009188 <__lo0bits+0x56>
 8009180:	6013      	str	r3, [r2, #0]
 8009182:	4770      	bx	lr
 8009184:	2000      	movs	r0, #0
 8009186:	4770      	bx	lr
 8009188:	2020      	movs	r0, #32
 800918a:	4770      	bx	lr

0800918c <__i2b>:
 800918c:	b510      	push	{r4, lr}
 800918e:	460c      	mov	r4, r1
 8009190:	2101      	movs	r1, #1
 8009192:	f7ff febd 	bl	8008f10 <_Balloc>
 8009196:	4602      	mov	r2, r0
 8009198:	b928      	cbnz	r0, 80091a6 <__i2b+0x1a>
 800919a:	4b05      	ldr	r3, [pc, #20]	@ (80091b0 <__i2b+0x24>)
 800919c:	4805      	ldr	r0, [pc, #20]	@ (80091b4 <__i2b+0x28>)
 800919e:	f240 1145 	movw	r1, #325	@ 0x145
 80091a2:	f001 fd55 	bl	800ac50 <__assert_func>
 80091a6:	2301      	movs	r3, #1
 80091a8:	6144      	str	r4, [r0, #20]
 80091aa:	6103      	str	r3, [r0, #16]
 80091ac:	bd10      	pop	{r4, pc}
 80091ae:	bf00      	nop
 80091b0:	0800d495 	.word	0x0800d495
 80091b4:	0800d4a6 	.word	0x0800d4a6

080091b8 <__multiply>:
 80091b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80091bc:	4617      	mov	r7, r2
 80091be:	690a      	ldr	r2, [r1, #16]
 80091c0:	693b      	ldr	r3, [r7, #16]
 80091c2:	429a      	cmp	r2, r3
 80091c4:	bfa8      	it	ge
 80091c6:	463b      	movge	r3, r7
 80091c8:	4689      	mov	r9, r1
 80091ca:	bfa4      	itt	ge
 80091cc:	460f      	movge	r7, r1
 80091ce:	4699      	movge	r9, r3
 80091d0:	693d      	ldr	r5, [r7, #16]
 80091d2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 80091d6:	68bb      	ldr	r3, [r7, #8]
 80091d8:	6879      	ldr	r1, [r7, #4]
 80091da:	eb05 060a 	add.w	r6, r5, sl
 80091de:	42b3      	cmp	r3, r6
 80091e0:	b085      	sub	sp, #20
 80091e2:	bfb8      	it	lt
 80091e4:	3101      	addlt	r1, #1
 80091e6:	f7ff fe93 	bl	8008f10 <_Balloc>
 80091ea:	b930      	cbnz	r0, 80091fa <__multiply+0x42>
 80091ec:	4602      	mov	r2, r0
 80091ee:	4b41      	ldr	r3, [pc, #260]	@ (80092f4 <__multiply+0x13c>)
 80091f0:	4841      	ldr	r0, [pc, #260]	@ (80092f8 <__multiply+0x140>)
 80091f2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80091f6:	f001 fd2b 	bl	800ac50 <__assert_func>
 80091fa:	f100 0414 	add.w	r4, r0, #20
 80091fe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8009202:	4623      	mov	r3, r4
 8009204:	2200      	movs	r2, #0
 8009206:	4573      	cmp	r3, lr
 8009208:	d320      	bcc.n	800924c <__multiply+0x94>
 800920a:	f107 0814 	add.w	r8, r7, #20
 800920e:	f109 0114 	add.w	r1, r9, #20
 8009212:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8009216:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800921a:	9302      	str	r3, [sp, #8]
 800921c:	1beb      	subs	r3, r5, r7
 800921e:	3b15      	subs	r3, #21
 8009220:	f023 0303 	bic.w	r3, r3, #3
 8009224:	3304      	adds	r3, #4
 8009226:	3715      	adds	r7, #21
 8009228:	42bd      	cmp	r5, r7
 800922a:	bf38      	it	cc
 800922c:	2304      	movcc	r3, #4
 800922e:	9301      	str	r3, [sp, #4]
 8009230:	9b02      	ldr	r3, [sp, #8]
 8009232:	9103      	str	r1, [sp, #12]
 8009234:	428b      	cmp	r3, r1
 8009236:	d80c      	bhi.n	8009252 <__multiply+0x9a>
 8009238:	2e00      	cmp	r6, #0
 800923a:	dd03      	ble.n	8009244 <__multiply+0x8c>
 800923c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8009240:	2b00      	cmp	r3, #0
 8009242:	d055      	beq.n	80092f0 <__multiply+0x138>
 8009244:	6106      	str	r6, [r0, #16]
 8009246:	b005      	add	sp, #20
 8009248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800924c:	f843 2b04 	str.w	r2, [r3], #4
 8009250:	e7d9      	b.n	8009206 <__multiply+0x4e>
 8009252:	f8b1 a000 	ldrh.w	sl, [r1]
 8009256:	f1ba 0f00 	cmp.w	sl, #0
 800925a:	d01f      	beq.n	800929c <__multiply+0xe4>
 800925c:	46c4      	mov	ip, r8
 800925e:	46a1      	mov	r9, r4
 8009260:	2700      	movs	r7, #0
 8009262:	f85c 2b04 	ldr.w	r2, [ip], #4
 8009266:	f8d9 3000 	ldr.w	r3, [r9]
 800926a:	fa1f fb82 	uxth.w	fp, r2
 800926e:	b29b      	uxth	r3, r3
 8009270:	fb0a 330b 	mla	r3, sl, fp, r3
 8009274:	443b      	add	r3, r7
 8009276:	f8d9 7000 	ldr.w	r7, [r9]
 800927a:	0c12      	lsrs	r2, r2, #16
 800927c:	0c3f      	lsrs	r7, r7, #16
 800927e:	fb0a 7202 	mla	r2, sl, r2, r7
 8009282:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8009286:	b29b      	uxth	r3, r3
 8009288:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800928c:	4565      	cmp	r5, ip
 800928e:	f849 3b04 	str.w	r3, [r9], #4
 8009292:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8009296:	d8e4      	bhi.n	8009262 <__multiply+0xaa>
 8009298:	9b01      	ldr	r3, [sp, #4]
 800929a:	50e7      	str	r7, [r4, r3]
 800929c:	9b03      	ldr	r3, [sp, #12]
 800929e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 80092a2:	3104      	adds	r1, #4
 80092a4:	f1b9 0f00 	cmp.w	r9, #0
 80092a8:	d020      	beq.n	80092ec <__multiply+0x134>
 80092aa:	6823      	ldr	r3, [r4, #0]
 80092ac:	4647      	mov	r7, r8
 80092ae:	46a4      	mov	ip, r4
 80092b0:	f04f 0a00 	mov.w	sl, #0
 80092b4:	f8b7 b000 	ldrh.w	fp, [r7]
 80092b8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 80092bc:	fb09 220b 	mla	r2, r9, fp, r2
 80092c0:	4452      	add	r2, sl
 80092c2:	b29b      	uxth	r3, r3
 80092c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80092c8:	f84c 3b04 	str.w	r3, [ip], #4
 80092cc:	f857 3b04 	ldr.w	r3, [r7], #4
 80092d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092d4:	f8bc 3000 	ldrh.w	r3, [ip]
 80092d8:	fb09 330a 	mla	r3, r9, sl, r3
 80092dc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80092e0:	42bd      	cmp	r5, r7
 80092e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80092e6:	d8e5      	bhi.n	80092b4 <__multiply+0xfc>
 80092e8:	9a01      	ldr	r2, [sp, #4]
 80092ea:	50a3      	str	r3, [r4, r2]
 80092ec:	3404      	adds	r4, #4
 80092ee:	e79f      	b.n	8009230 <__multiply+0x78>
 80092f0:	3e01      	subs	r6, #1
 80092f2:	e7a1      	b.n	8009238 <__multiply+0x80>
 80092f4:	0800d495 	.word	0x0800d495
 80092f8:	0800d4a6 	.word	0x0800d4a6

080092fc <__pow5mult>:
 80092fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009300:	4615      	mov	r5, r2
 8009302:	f012 0203 	ands.w	r2, r2, #3
 8009306:	4607      	mov	r7, r0
 8009308:	460e      	mov	r6, r1
 800930a:	d007      	beq.n	800931c <__pow5mult+0x20>
 800930c:	4c25      	ldr	r4, [pc, #148]	@ (80093a4 <__pow5mult+0xa8>)
 800930e:	3a01      	subs	r2, #1
 8009310:	2300      	movs	r3, #0
 8009312:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8009316:	f7ff fe5d 	bl	8008fd4 <__multadd>
 800931a:	4606      	mov	r6, r0
 800931c:	10ad      	asrs	r5, r5, #2
 800931e:	d03d      	beq.n	800939c <__pow5mult+0xa0>
 8009320:	69fc      	ldr	r4, [r7, #28]
 8009322:	b97c      	cbnz	r4, 8009344 <__pow5mult+0x48>
 8009324:	2010      	movs	r0, #16
 8009326:	f7ff fd3d 	bl	8008da4 <malloc>
 800932a:	4602      	mov	r2, r0
 800932c:	61f8      	str	r0, [r7, #28]
 800932e:	b928      	cbnz	r0, 800933c <__pow5mult+0x40>
 8009330:	4b1d      	ldr	r3, [pc, #116]	@ (80093a8 <__pow5mult+0xac>)
 8009332:	481e      	ldr	r0, [pc, #120]	@ (80093ac <__pow5mult+0xb0>)
 8009334:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8009338:	f001 fc8a 	bl	800ac50 <__assert_func>
 800933c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8009340:	6004      	str	r4, [r0, #0]
 8009342:	60c4      	str	r4, [r0, #12]
 8009344:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8009348:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800934c:	b94c      	cbnz	r4, 8009362 <__pow5mult+0x66>
 800934e:	f240 2171 	movw	r1, #625	@ 0x271
 8009352:	4638      	mov	r0, r7
 8009354:	f7ff ff1a 	bl	800918c <__i2b>
 8009358:	2300      	movs	r3, #0
 800935a:	f8c8 0008 	str.w	r0, [r8, #8]
 800935e:	4604      	mov	r4, r0
 8009360:	6003      	str	r3, [r0, #0]
 8009362:	f04f 0900 	mov.w	r9, #0
 8009366:	07eb      	lsls	r3, r5, #31
 8009368:	d50a      	bpl.n	8009380 <__pow5mult+0x84>
 800936a:	4631      	mov	r1, r6
 800936c:	4622      	mov	r2, r4
 800936e:	4638      	mov	r0, r7
 8009370:	f7ff ff22 	bl	80091b8 <__multiply>
 8009374:	4631      	mov	r1, r6
 8009376:	4680      	mov	r8, r0
 8009378:	4638      	mov	r0, r7
 800937a:	f7ff fe09 	bl	8008f90 <_Bfree>
 800937e:	4646      	mov	r6, r8
 8009380:	106d      	asrs	r5, r5, #1
 8009382:	d00b      	beq.n	800939c <__pow5mult+0xa0>
 8009384:	6820      	ldr	r0, [r4, #0]
 8009386:	b938      	cbnz	r0, 8009398 <__pow5mult+0x9c>
 8009388:	4622      	mov	r2, r4
 800938a:	4621      	mov	r1, r4
 800938c:	4638      	mov	r0, r7
 800938e:	f7ff ff13 	bl	80091b8 <__multiply>
 8009392:	6020      	str	r0, [r4, #0]
 8009394:	f8c0 9000 	str.w	r9, [r0]
 8009398:	4604      	mov	r4, r0
 800939a:	e7e4      	b.n	8009366 <__pow5mult+0x6a>
 800939c:	4630      	mov	r0, r6
 800939e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80093a2:	bf00      	nop
 80093a4:	0800d5b8 	.word	0x0800d5b8
 80093a8:	0800d426 	.word	0x0800d426
 80093ac:	0800d4a6 	.word	0x0800d4a6

080093b0 <__lshift>:
 80093b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80093b4:	460c      	mov	r4, r1
 80093b6:	6849      	ldr	r1, [r1, #4]
 80093b8:	6923      	ldr	r3, [r4, #16]
 80093ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 80093be:	68a3      	ldr	r3, [r4, #8]
 80093c0:	4607      	mov	r7, r0
 80093c2:	4691      	mov	r9, r2
 80093c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 80093c8:	f108 0601 	add.w	r6, r8, #1
 80093cc:	42b3      	cmp	r3, r6
 80093ce:	db0b      	blt.n	80093e8 <__lshift+0x38>
 80093d0:	4638      	mov	r0, r7
 80093d2:	f7ff fd9d 	bl	8008f10 <_Balloc>
 80093d6:	4605      	mov	r5, r0
 80093d8:	b948      	cbnz	r0, 80093ee <__lshift+0x3e>
 80093da:	4602      	mov	r2, r0
 80093dc:	4b28      	ldr	r3, [pc, #160]	@ (8009480 <__lshift+0xd0>)
 80093de:	4829      	ldr	r0, [pc, #164]	@ (8009484 <__lshift+0xd4>)
 80093e0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80093e4:	f001 fc34 	bl	800ac50 <__assert_func>
 80093e8:	3101      	adds	r1, #1
 80093ea:	005b      	lsls	r3, r3, #1
 80093ec:	e7ee      	b.n	80093cc <__lshift+0x1c>
 80093ee:	2300      	movs	r3, #0
 80093f0:	f100 0114 	add.w	r1, r0, #20
 80093f4:	f100 0210 	add.w	r2, r0, #16
 80093f8:	4618      	mov	r0, r3
 80093fa:	4553      	cmp	r3, sl
 80093fc:	db33      	blt.n	8009466 <__lshift+0xb6>
 80093fe:	6920      	ldr	r0, [r4, #16]
 8009400:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8009404:	f104 0314 	add.w	r3, r4, #20
 8009408:	f019 091f 	ands.w	r9, r9, #31
 800940c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8009410:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8009414:	d02b      	beq.n	800946e <__lshift+0xbe>
 8009416:	f1c9 0e20 	rsb	lr, r9, #32
 800941a:	468a      	mov	sl, r1
 800941c:	2200      	movs	r2, #0
 800941e:	6818      	ldr	r0, [r3, #0]
 8009420:	fa00 f009 	lsl.w	r0, r0, r9
 8009424:	4310      	orrs	r0, r2
 8009426:	f84a 0b04 	str.w	r0, [sl], #4
 800942a:	f853 2b04 	ldr.w	r2, [r3], #4
 800942e:	459c      	cmp	ip, r3
 8009430:	fa22 f20e 	lsr.w	r2, r2, lr
 8009434:	d8f3      	bhi.n	800941e <__lshift+0x6e>
 8009436:	ebac 0304 	sub.w	r3, ip, r4
 800943a:	3b15      	subs	r3, #21
 800943c:	f023 0303 	bic.w	r3, r3, #3
 8009440:	3304      	adds	r3, #4
 8009442:	f104 0015 	add.w	r0, r4, #21
 8009446:	4560      	cmp	r0, ip
 8009448:	bf88      	it	hi
 800944a:	2304      	movhi	r3, #4
 800944c:	50ca      	str	r2, [r1, r3]
 800944e:	b10a      	cbz	r2, 8009454 <__lshift+0xa4>
 8009450:	f108 0602 	add.w	r6, r8, #2
 8009454:	3e01      	subs	r6, #1
 8009456:	4638      	mov	r0, r7
 8009458:	612e      	str	r6, [r5, #16]
 800945a:	4621      	mov	r1, r4
 800945c:	f7ff fd98 	bl	8008f90 <_Bfree>
 8009460:	4628      	mov	r0, r5
 8009462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8009466:	f842 0f04 	str.w	r0, [r2, #4]!
 800946a:	3301      	adds	r3, #1
 800946c:	e7c5      	b.n	80093fa <__lshift+0x4a>
 800946e:	3904      	subs	r1, #4
 8009470:	f853 2b04 	ldr.w	r2, [r3], #4
 8009474:	f841 2f04 	str.w	r2, [r1, #4]!
 8009478:	459c      	cmp	ip, r3
 800947a:	d8f9      	bhi.n	8009470 <__lshift+0xc0>
 800947c:	e7ea      	b.n	8009454 <__lshift+0xa4>
 800947e:	bf00      	nop
 8009480:	0800d495 	.word	0x0800d495
 8009484:	0800d4a6 	.word	0x0800d4a6

08009488 <__mcmp>:
 8009488:	690a      	ldr	r2, [r1, #16]
 800948a:	4603      	mov	r3, r0
 800948c:	6900      	ldr	r0, [r0, #16]
 800948e:	1a80      	subs	r0, r0, r2
 8009490:	b530      	push	{r4, r5, lr}
 8009492:	d10e      	bne.n	80094b2 <__mcmp+0x2a>
 8009494:	3314      	adds	r3, #20
 8009496:	3114      	adds	r1, #20
 8009498:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800949c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80094a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80094a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80094a8:	4295      	cmp	r5, r2
 80094aa:	d003      	beq.n	80094b4 <__mcmp+0x2c>
 80094ac:	d205      	bcs.n	80094ba <__mcmp+0x32>
 80094ae:	f04f 30ff 	mov.w	r0, #4294967295
 80094b2:	bd30      	pop	{r4, r5, pc}
 80094b4:	42a3      	cmp	r3, r4
 80094b6:	d3f3      	bcc.n	80094a0 <__mcmp+0x18>
 80094b8:	e7fb      	b.n	80094b2 <__mcmp+0x2a>
 80094ba:	2001      	movs	r0, #1
 80094bc:	e7f9      	b.n	80094b2 <__mcmp+0x2a>
	...

080094c0 <__mdiff>:
 80094c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80094c4:	4689      	mov	r9, r1
 80094c6:	4606      	mov	r6, r0
 80094c8:	4611      	mov	r1, r2
 80094ca:	4648      	mov	r0, r9
 80094cc:	4614      	mov	r4, r2
 80094ce:	f7ff ffdb 	bl	8009488 <__mcmp>
 80094d2:	1e05      	subs	r5, r0, #0
 80094d4:	d112      	bne.n	80094fc <__mdiff+0x3c>
 80094d6:	4629      	mov	r1, r5
 80094d8:	4630      	mov	r0, r6
 80094da:	f7ff fd19 	bl	8008f10 <_Balloc>
 80094de:	4602      	mov	r2, r0
 80094e0:	b928      	cbnz	r0, 80094ee <__mdiff+0x2e>
 80094e2:	4b3f      	ldr	r3, [pc, #252]	@ (80095e0 <__mdiff+0x120>)
 80094e4:	f240 2137 	movw	r1, #567	@ 0x237
 80094e8:	483e      	ldr	r0, [pc, #248]	@ (80095e4 <__mdiff+0x124>)
 80094ea:	f001 fbb1 	bl	800ac50 <__assert_func>
 80094ee:	2301      	movs	r3, #1
 80094f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80094f4:	4610      	mov	r0, r2
 80094f6:	b003      	add	sp, #12
 80094f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80094fc:	bfbc      	itt	lt
 80094fe:	464b      	movlt	r3, r9
 8009500:	46a1      	movlt	r9, r4
 8009502:	4630      	mov	r0, r6
 8009504:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8009508:	bfba      	itte	lt
 800950a:	461c      	movlt	r4, r3
 800950c:	2501      	movlt	r5, #1
 800950e:	2500      	movge	r5, #0
 8009510:	f7ff fcfe 	bl	8008f10 <_Balloc>
 8009514:	4602      	mov	r2, r0
 8009516:	b918      	cbnz	r0, 8009520 <__mdiff+0x60>
 8009518:	4b31      	ldr	r3, [pc, #196]	@ (80095e0 <__mdiff+0x120>)
 800951a:	f240 2145 	movw	r1, #581	@ 0x245
 800951e:	e7e3      	b.n	80094e8 <__mdiff+0x28>
 8009520:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8009524:	6926      	ldr	r6, [r4, #16]
 8009526:	60c5      	str	r5, [r0, #12]
 8009528:	f109 0310 	add.w	r3, r9, #16
 800952c:	f109 0514 	add.w	r5, r9, #20
 8009530:	f104 0e14 	add.w	lr, r4, #20
 8009534:	f100 0b14 	add.w	fp, r0, #20
 8009538:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800953c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8009540:	9301      	str	r3, [sp, #4]
 8009542:	46d9      	mov	r9, fp
 8009544:	f04f 0c00 	mov.w	ip, #0
 8009548:	9b01      	ldr	r3, [sp, #4]
 800954a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800954e:	f853 af04 	ldr.w	sl, [r3, #4]!
 8009552:	9301      	str	r3, [sp, #4]
 8009554:	fa1f f38a 	uxth.w	r3, sl
 8009558:	4619      	mov	r1, r3
 800955a:	b283      	uxth	r3, r0
 800955c:	1acb      	subs	r3, r1, r3
 800955e:	0c00      	lsrs	r0, r0, #16
 8009560:	4463      	add	r3, ip
 8009562:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8009566:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800956a:	b29b      	uxth	r3, r3
 800956c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8009570:	4576      	cmp	r6, lr
 8009572:	f849 3b04 	str.w	r3, [r9], #4
 8009576:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800957a:	d8e5      	bhi.n	8009548 <__mdiff+0x88>
 800957c:	1b33      	subs	r3, r6, r4
 800957e:	3b15      	subs	r3, #21
 8009580:	f023 0303 	bic.w	r3, r3, #3
 8009584:	3415      	adds	r4, #21
 8009586:	3304      	adds	r3, #4
 8009588:	42a6      	cmp	r6, r4
 800958a:	bf38      	it	cc
 800958c:	2304      	movcc	r3, #4
 800958e:	441d      	add	r5, r3
 8009590:	445b      	add	r3, fp
 8009592:	461e      	mov	r6, r3
 8009594:	462c      	mov	r4, r5
 8009596:	4544      	cmp	r4, r8
 8009598:	d30e      	bcc.n	80095b8 <__mdiff+0xf8>
 800959a:	f108 0103 	add.w	r1, r8, #3
 800959e:	1b49      	subs	r1, r1, r5
 80095a0:	f021 0103 	bic.w	r1, r1, #3
 80095a4:	3d03      	subs	r5, #3
 80095a6:	45a8      	cmp	r8, r5
 80095a8:	bf38      	it	cc
 80095aa:	2100      	movcc	r1, #0
 80095ac:	440b      	add	r3, r1
 80095ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80095b2:	b191      	cbz	r1, 80095da <__mdiff+0x11a>
 80095b4:	6117      	str	r7, [r2, #16]
 80095b6:	e79d      	b.n	80094f4 <__mdiff+0x34>
 80095b8:	f854 1b04 	ldr.w	r1, [r4], #4
 80095bc:	46e6      	mov	lr, ip
 80095be:	0c08      	lsrs	r0, r1, #16
 80095c0:	fa1c fc81 	uxtah	ip, ip, r1
 80095c4:	4471      	add	r1, lr
 80095c6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 80095ca:	b289      	uxth	r1, r1
 80095cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 80095d0:	f846 1b04 	str.w	r1, [r6], #4
 80095d4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80095d8:	e7dd      	b.n	8009596 <__mdiff+0xd6>
 80095da:	3f01      	subs	r7, #1
 80095dc:	e7e7      	b.n	80095ae <__mdiff+0xee>
 80095de:	bf00      	nop
 80095e0:	0800d495 	.word	0x0800d495
 80095e4:	0800d4a6 	.word	0x0800d4a6

080095e8 <__ulp>:
 80095e8:	b082      	sub	sp, #8
 80095ea:	ed8d 0b00 	vstr	d0, [sp]
 80095ee:	9a01      	ldr	r2, [sp, #4]
 80095f0:	4b0f      	ldr	r3, [pc, #60]	@ (8009630 <__ulp+0x48>)
 80095f2:	4013      	ands	r3, r2
 80095f4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	dc08      	bgt.n	800960e <__ulp+0x26>
 80095fc:	425b      	negs	r3, r3
 80095fe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8009602:	ea4f 5223 	mov.w	r2, r3, asr #20
 8009606:	da04      	bge.n	8009612 <__ulp+0x2a>
 8009608:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800960c:	4113      	asrs	r3, r2
 800960e:	2200      	movs	r2, #0
 8009610:	e008      	b.n	8009624 <__ulp+0x3c>
 8009612:	f1a2 0314 	sub.w	r3, r2, #20
 8009616:	2b1e      	cmp	r3, #30
 8009618:	bfda      	itte	le
 800961a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800961e:	40da      	lsrle	r2, r3
 8009620:	2201      	movgt	r2, #1
 8009622:	2300      	movs	r3, #0
 8009624:	4619      	mov	r1, r3
 8009626:	4610      	mov	r0, r2
 8009628:	ec41 0b10 	vmov	d0, r0, r1
 800962c:	b002      	add	sp, #8
 800962e:	4770      	bx	lr
 8009630:	7ff00000 	.word	0x7ff00000

08009634 <__b2d>:
 8009634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009638:	6906      	ldr	r6, [r0, #16]
 800963a:	f100 0814 	add.w	r8, r0, #20
 800963e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 8009642:	1f37      	subs	r7, r6, #4
 8009644:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8009648:	4610      	mov	r0, r2
 800964a:	f7ff fd53 	bl	80090f4 <__hi0bits>
 800964e:	f1c0 0320 	rsb	r3, r0, #32
 8009652:	280a      	cmp	r0, #10
 8009654:	600b      	str	r3, [r1, #0]
 8009656:	491b      	ldr	r1, [pc, #108]	@ (80096c4 <__b2d+0x90>)
 8009658:	dc15      	bgt.n	8009686 <__b2d+0x52>
 800965a:	f1c0 0c0b 	rsb	ip, r0, #11
 800965e:	fa22 f30c 	lsr.w	r3, r2, ip
 8009662:	45b8      	cmp	r8, r7
 8009664:	ea43 0501 	orr.w	r5, r3, r1
 8009668:	bf34      	ite	cc
 800966a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800966e:	2300      	movcs	r3, #0
 8009670:	3015      	adds	r0, #21
 8009672:	fa02 f000 	lsl.w	r0, r2, r0
 8009676:	fa23 f30c 	lsr.w	r3, r3, ip
 800967a:	4303      	orrs	r3, r0
 800967c:	461c      	mov	r4, r3
 800967e:	ec45 4b10 	vmov	d0, r4, r5
 8009682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009686:	45b8      	cmp	r8, r7
 8009688:	bf3a      	itte	cc
 800968a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800968e:	f1a6 0708 	subcc.w	r7, r6, #8
 8009692:	2300      	movcs	r3, #0
 8009694:	380b      	subs	r0, #11
 8009696:	d012      	beq.n	80096be <__b2d+0x8a>
 8009698:	f1c0 0120 	rsb	r1, r0, #32
 800969c:	fa23 f401 	lsr.w	r4, r3, r1
 80096a0:	4082      	lsls	r2, r0
 80096a2:	4322      	orrs	r2, r4
 80096a4:	4547      	cmp	r7, r8
 80096a6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 80096aa:	bf8c      	ite	hi
 80096ac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 80096b0:	2200      	movls	r2, #0
 80096b2:	4083      	lsls	r3, r0
 80096b4:	40ca      	lsrs	r2, r1
 80096b6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 80096ba:	4313      	orrs	r3, r2
 80096bc:	e7de      	b.n	800967c <__b2d+0x48>
 80096be:	ea42 0501 	orr.w	r5, r2, r1
 80096c2:	e7db      	b.n	800967c <__b2d+0x48>
 80096c4:	3ff00000 	.word	0x3ff00000

080096c8 <__d2b>:
 80096c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80096cc:	460f      	mov	r7, r1
 80096ce:	2101      	movs	r1, #1
 80096d0:	ec59 8b10 	vmov	r8, r9, d0
 80096d4:	4616      	mov	r6, r2
 80096d6:	f7ff fc1b 	bl	8008f10 <_Balloc>
 80096da:	4604      	mov	r4, r0
 80096dc:	b930      	cbnz	r0, 80096ec <__d2b+0x24>
 80096de:	4602      	mov	r2, r0
 80096e0:	4b23      	ldr	r3, [pc, #140]	@ (8009770 <__d2b+0xa8>)
 80096e2:	4824      	ldr	r0, [pc, #144]	@ (8009774 <__d2b+0xac>)
 80096e4:	f240 310f 	movw	r1, #783	@ 0x30f
 80096e8:	f001 fab2 	bl	800ac50 <__assert_func>
 80096ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80096f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80096f4:	b10d      	cbz	r5, 80096fa <__d2b+0x32>
 80096f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80096fa:	9301      	str	r3, [sp, #4]
 80096fc:	f1b8 0300 	subs.w	r3, r8, #0
 8009700:	d023      	beq.n	800974a <__d2b+0x82>
 8009702:	4668      	mov	r0, sp
 8009704:	9300      	str	r3, [sp, #0]
 8009706:	f7ff fd14 	bl	8009132 <__lo0bits>
 800970a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800970e:	b1d0      	cbz	r0, 8009746 <__d2b+0x7e>
 8009710:	f1c0 0320 	rsb	r3, r0, #32
 8009714:	fa02 f303 	lsl.w	r3, r2, r3
 8009718:	430b      	orrs	r3, r1
 800971a:	40c2      	lsrs	r2, r0
 800971c:	6163      	str	r3, [r4, #20]
 800971e:	9201      	str	r2, [sp, #4]
 8009720:	9b01      	ldr	r3, [sp, #4]
 8009722:	61a3      	str	r3, [r4, #24]
 8009724:	2b00      	cmp	r3, #0
 8009726:	bf0c      	ite	eq
 8009728:	2201      	moveq	r2, #1
 800972a:	2202      	movne	r2, #2
 800972c:	6122      	str	r2, [r4, #16]
 800972e:	b1a5      	cbz	r5, 800975a <__d2b+0x92>
 8009730:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8009734:	4405      	add	r5, r0
 8009736:	603d      	str	r5, [r7, #0]
 8009738:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800973c:	6030      	str	r0, [r6, #0]
 800973e:	4620      	mov	r0, r4
 8009740:	b003      	add	sp, #12
 8009742:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009746:	6161      	str	r1, [r4, #20]
 8009748:	e7ea      	b.n	8009720 <__d2b+0x58>
 800974a:	a801      	add	r0, sp, #4
 800974c:	f7ff fcf1 	bl	8009132 <__lo0bits>
 8009750:	9b01      	ldr	r3, [sp, #4]
 8009752:	6163      	str	r3, [r4, #20]
 8009754:	3020      	adds	r0, #32
 8009756:	2201      	movs	r2, #1
 8009758:	e7e8      	b.n	800972c <__d2b+0x64>
 800975a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800975e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8009762:	6038      	str	r0, [r7, #0]
 8009764:	6918      	ldr	r0, [r3, #16]
 8009766:	f7ff fcc5 	bl	80090f4 <__hi0bits>
 800976a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800976e:	e7e5      	b.n	800973c <__d2b+0x74>
 8009770:	0800d495 	.word	0x0800d495
 8009774:	0800d4a6 	.word	0x0800d4a6

08009778 <__ratio>:
 8009778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800977c:	b085      	sub	sp, #20
 800977e:	e9cd 1000 	strd	r1, r0, [sp]
 8009782:	a902      	add	r1, sp, #8
 8009784:	f7ff ff56 	bl	8009634 <__b2d>
 8009788:	9800      	ldr	r0, [sp, #0]
 800978a:	a903      	add	r1, sp, #12
 800978c:	ec55 4b10 	vmov	r4, r5, d0
 8009790:	f7ff ff50 	bl	8009634 <__b2d>
 8009794:	9b01      	ldr	r3, [sp, #4]
 8009796:	6919      	ldr	r1, [r3, #16]
 8009798:	9b00      	ldr	r3, [sp, #0]
 800979a:	691b      	ldr	r3, [r3, #16]
 800979c:	1ac9      	subs	r1, r1, r3
 800979e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 80097a2:	1a9b      	subs	r3, r3, r2
 80097a4:	ec5b ab10 	vmov	sl, fp, d0
 80097a8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 80097ac:	2b00      	cmp	r3, #0
 80097ae:	bfce      	itee	gt
 80097b0:	462a      	movgt	r2, r5
 80097b2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80097b6:	465a      	movle	r2, fp
 80097b8:	462f      	mov	r7, r5
 80097ba:	46d9      	mov	r9, fp
 80097bc:	bfcc      	ite	gt
 80097be:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80097c2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 80097c6:	464b      	mov	r3, r9
 80097c8:	4652      	mov	r2, sl
 80097ca:	4620      	mov	r0, r4
 80097cc:	4639      	mov	r1, r7
 80097ce:	f7f7 f865 	bl	800089c <__aeabi_ddiv>
 80097d2:	ec41 0b10 	vmov	d0, r0, r1
 80097d6:	b005      	add	sp, #20
 80097d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080097dc <__copybits>:
 80097dc:	3901      	subs	r1, #1
 80097de:	b570      	push	{r4, r5, r6, lr}
 80097e0:	1149      	asrs	r1, r1, #5
 80097e2:	6914      	ldr	r4, [r2, #16]
 80097e4:	3101      	adds	r1, #1
 80097e6:	f102 0314 	add.w	r3, r2, #20
 80097ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80097ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80097f2:	1f05      	subs	r5, r0, #4
 80097f4:	42a3      	cmp	r3, r4
 80097f6:	d30c      	bcc.n	8009812 <__copybits+0x36>
 80097f8:	1aa3      	subs	r3, r4, r2
 80097fa:	3b11      	subs	r3, #17
 80097fc:	f023 0303 	bic.w	r3, r3, #3
 8009800:	3211      	adds	r2, #17
 8009802:	42a2      	cmp	r2, r4
 8009804:	bf88      	it	hi
 8009806:	2300      	movhi	r3, #0
 8009808:	4418      	add	r0, r3
 800980a:	2300      	movs	r3, #0
 800980c:	4288      	cmp	r0, r1
 800980e:	d305      	bcc.n	800981c <__copybits+0x40>
 8009810:	bd70      	pop	{r4, r5, r6, pc}
 8009812:	f853 6b04 	ldr.w	r6, [r3], #4
 8009816:	f845 6f04 	str.w	r6, [r5, #4]!
 800981a:	e7eb      	b.n	80097f4 <__copybits+0x18>
 800981c:	f840 3b04 	str.w	r3, [r0], #4
 8009820:	e7f4      	b.n	800980c <__copybits+0x30>

08009822 <__any_on>:
 8009822:	f100 0214 	add.w	r2, r0, #20
 8009826:	6900      	ldr	r0, [r0, #16]
 8009828:	114b      	asrs	r3, r1, #5
 800982a:	4298      	cmp	r0, r3
 800982c:	b510      	push	{r4, lr}
 800982e:	db11      	blt.n	8009854 <__any_on+0x32>
 8009830:	dd0a      	ble.n	8009848 <__any_on+0x26>
 8009832:	f011 011f 	ands.w	r1, r1, #31
 8009836:	d007      	beq.n	8009848 <__any_on+0x26>
 8009838:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800983c:	fa24 f001 	lsr.w	r0, r4, r1
 8009840:	fa00 f101 	lsl.w	r1, r0, r1
 8009844:	428c      	cmp	r4, r1
 8009846:	d10b      	bne.n	8009860 <__any_on+0x3e>
 8009848:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800984c:	4293      	cmp	r3, r2
 800984e:	d803      	bhi.n	8009858 <__any_on+0x36>
 8009850:	2000      	movs	r0, #0
 8009852:	bd10      	pop	{r4, pc}
 8009854:	4603      	mov	r3, r0
 8009856:	e7f7      	b.n	8009848 <__any_on+0x26>
 8009858:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800985c:	2900      	cmp	r1, #0
 800985e:	d0f5      	beq.n	800984c <__any_on+0x2a>
 8009860:	2001      	movs	r0, #1
 8009862:	e7f6      	b.n	8009852 <__any_on+0x30>

08009864 <sulp>:
 8009864:	b570      	push	{r4, r5, r6, lr}
 8009866:	4604      	mov	r4, r0
 8009868:	460d      	mov	r5, r1
 800986a:	ec45 4b10 	vmov	d0, r4, r5
 800986e:	4616      	mov	r6, r2
 8009870:	f7ff feba 	bl	80095e8 <__ulp>
 8009874:	ec51 0b10 	vmov	r0, r1, d0
 8009878:	b17e      	cbz	r6, 800989a <sulp+0x36>
 800987a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800987e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8009882:	2b00      	cmp	r3, #0
 8009884:	dd09      	ble.n	800989a <sulp+0x36>
 8009886:	051b      	lsls	r3, r3, #20
 8009888:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800988c:	2400      	movs	r4, #0
 800988e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8009892:	4622      	mov	r2, r4
 8009894:	462b      	mov	r3, r5
 8009896:	f7f6 fed7 	bl	8000648 <__aeabi_dmul>
 800989a:	ec41 0b10 	vmov	d0, r0, r1
 800989e:	bd70      	pop	{r4, r5, r6, pc}

080098a0 <_strtod_l>:
 80098a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80098a4:	b09f      	sub	sp, #124	@ 0x7c
 80098a6:	460c      	mov	r4, r1
 80098a8:	9217      	str	r2, [sp, #92]	@ 0x5c
 80098aa:	2200      	movs	r2, #0
 80098ac:	921a      	str	r2, [sp, #104]	@ 0x68
 80098ae:	9005      	str	r0, [sp, #20]
 80098b0:	f04f 0a00 	mov.w	sl, #0
 80098b4:	f04f 0b00 	mov.w	fp, #0
 80098b8:	460a      	mov	r2, r1
 80098ba:	9219      	str	r2, [sp, #100]	@ 0x64
 80098bc:	7811      	ldrb	r1, [r2, #0]
 80098be:	292b      	cmp	r1, #43	@ 0x2b
 80098c0:	d04a      	beq.n	8009958 <_strtod_l+0xb8>
 80098c2:	d838      	bhi.n	8009936 <_strtod_l+0x96>
 80098c4:	290d      	cmp	r1, #13
 80098c6:	d832      	bhi.n	800992e <_strtod_l+0x8e>
 80098c8:	2908      	cmp	r1, #8
 80098ca:	d832      	bhi.n	8009932 <_strtod_l+0x92>
 80098cc:	2900      	cmp	r1, #0
 80098ce:	d03b      	beq.n	8009948 <_strtod_l+0xa8>
 80098d0:	2200      	movs	r2, #0
 80098d2:	920e      	str	r2, [sp, #56]	@ 0x38
 80098d4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 80098d6:	782a      	ldrb	r2, [r5, #0]
 80098d8:	2a30      	cmp	r2, #48	@ 0x30
 80098da:	f040 80b2 	bne.w	8009a42 <_strtod_l+0x1a2>
 80098de:	786a      	ldrb	r2, [r5, #1]
 80098e0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 80098e4:	2a58      	cmp	r2, #88	@ 0x58
 80098e6:	d16e      	bne.n	80099c6 <_strtod_l+0x126>
 80098e8:	9302      	str	r3, [sp, #8]
 80098ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80098ec:	9301      	str	r3, [sp, #4]
 80098ee:	ab1a      	add	r3, sp, #104	@ 0x68
 80098f0:	9300      	str	r3, [sp, #0]
 80098f2:	4a8f      	ldr	r2, [pc, #572]	@ (8009b30 <_strtod_l+0x290>)
 80098f4:	9805      	ldr	r0, [sp, #20]
 80098f6:	ab1b      	add	r3, sp, #108	@ 0x6c
 80098f8:	a919      	add	r1, sp, #100	@ 0x64
 80098fa:	f001 fa43 	bl	800ad84 <__gethex>
 80098fe:	f010 060f 	ands.w	r6, r0, #15
 8009902:	4604      	mov	r4, r0
 8009904:	d005      	beq.n	8009912 <_strtod_l+0x72>
 8009906:	2e06      	cmp	r6, #6
 8009908:	d128      	bne.n	800995c <_strtod_l+0xbc>
 800990a:	3501      	adds	r5, #1
 800990c:	2300      	movs	r3, #0
 800990e:	9519      	str	r5, [sp, #100]	@ 0x64
 8009910:	930e      	str	r3, [sp, #56]	@ 0x38
 8009912:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8009914:	2b00      	cmp	r3, #0
 8009916:	f040 858e 	bne.w	800a436 <_strtod_l+0xb96>
 800991a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800991c:	b1cb      	cbz	r3, 8009952 <_strtod_l+0xb2>
 800991e:	4652      	mov	r2, sl
 8009920:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8009924:	ec43 2b10 	vmov	d0, r2, r3
 8009928:	b01f      	add	sp, #124	@ 0x7c
 800992a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800992e:	2920      	cmp	r1, #32
 8009930:	d1ce      	bne.n	80098d0 <_strtod_l+0x30>
 8009932:	3201      	adds	r2, #1
 8009934:	e7c1      	b.n	80098ba <_strtod_l+0x1a>
 8009936:	292d      	cmp	r1, #45	@ 0x2d
 8009938:	d1ca      	bne.n	80098d0 <_strtod_l+0x30>
 800993a:	2101      	movs	r1, #1
 800993c:	910e      	str	r1, [sp, #56]	@ 0x38
 800993e:	1c51      	adds	r1, r2, #1
 8009940:	9119      	str	r1, [sp, #100]	@ 0x64
 8009942:	7852      	ldrb	r2, [r2, #1]
 8009944:	2a00      	cmp	r2, #0
 8009946:	d1c5      	bne.n	80098d4 <_strtod_l+0x34>
 8009948:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800994a:	9419      	str	r4, [sp, #100]	@ 0x64
 800994c:	2b00      	cmp	r3, #0
 800994e:	f040 8570 	bne.w	800a432 <_strtod_l+0xb92>
 8009952:	4652      	mov	r2, sl
 8009954:	465b      	mov	r3, fp
 8009956:	e7e5      	b.n	8009924 <_strtod_l+0x84>
 8009958:	2100      	movs	r1, #0
 800995a:	e7ef      	b.n	800993c <_strtod_l+0x9c>
 800995c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800995e:	b13a      	cbz	r2, 8009970 <_strtod_l+0xd0>
 8009960:	2135      	movs	r1, #53	@ 0x35
 8009962:	a81c      	add	r0, sp, #112	@ 0x70
 8009964:	f7ff ff3a 	bl	80097dc <__copybits>
 8009968:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800996a:	9805      	ldr	r0, [sp, #20]
 800996c:	f7ff fb10 	bl	8008f90 <_Bfree>
 8009970:	3e01      	subs	r6, #1
 8009972:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8009974:	2e04      	cmp	r6, #4
 8009976:	d806      	bhi.n	8009986 <_strtod_l+0xe6>
 8009978:	e8df f006 	tbb	[pc, r6]
 800997c:	201d0314 	.word	0x201d0314
 8009980:	14          	.byte	0x14
 8009981:	00          	.byte	0x00
 8009982:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8009986:	05e1      	lsls	r1, r4, #23
 8009988:	bf48      	it	mi
 800998a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800998e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8009992:	0d1b      	lsrs	r3, r3, #20
 8009994:	051b      	lsls	r3, r3, #20
 8009996:	2b00      	cmp	r3, #0
 8009998:	d1bb      	bne.n	8009912 <_strtod_l+0x72>
 800999a:	f7fe fb2d 	bl	8007ff8 <__errno>
 800999e:	2322      	movs	r3, #34	@ 0x22
 80099a0:	6003      	str	r3, [r0, #0]
 80099a2:	e7b6      	b.n	8009912 <_strtod_l+0x72>
 80099a4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 80099a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 80099ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 80099b0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80099b4:	e7e7      	b.n	8009986 <_strtod_l+0xe6>
 80099b6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8009b38 <_strtod_l+0x298>
 80099ba:	e7e4      	b.n	8009986 <_strtod_l+0xe6>
 80099bc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 80099c0:	f04f 3aff 	mov.w	sl, #4294967295
 80099c4:	e7df      	b.n	8009986 <_strtod_l+0xe6>
 80099c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099c8:	1c5a      	adds	r2, r3, #1
 80099ca:	9219      	str	r2, [sp, #100]	@ 0x64
 80099cc:	785b      	ldrb	r3, [r3, #1]
 80099ce:	2b30      	cmp	r3, #48	@ 0x30
 80099d0:	d0f9      	beq.n	80099c6 <_strtod_l+0x126>
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d09d      	beq.n	8009912 <_strtod_l+0x72>
 80099d6:	2301      	movs	r3, #1
 80099d8:	2700      	movs	r7, #0
 80099da:	9308      	str	r3, [sp, #32]
 80099dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80099de:	930c      	str	r3, [sp, #48]	@ 0x30
 80099e0:	970b      	str	r7, [sp, #44]	@ 0x2c
 80099e2:	46b9      	mov	r9, r7
 80099e4:	220a      	movs	r2, #10
 80099e6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 80099e8:	7805      	ldrb	r5, [r0, #0]
 80099ea:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 80099ee:	b2d9      	uxtb	r1, r3
 80099f0:	2909      	cmp	r1, #9
 80099f2:	d928      	bls.n	8009a46 <_strtod_l+0x1a6>
 80099f4:	494f      	ldr	r1, [pc, #316]	@ (8009b34 <_strtod_l+0x294>)
 80099f6:	2201      	movs	r2, #1
 80099f8:	f001 f8ce 	bl	800ab98 <strncmp>
 80099fc:	2800      	cmp	r0, #0
 80099fe:	d032      	beq.n	8009a66 <_strtod_l+0x1c6>
 8009a00:	2000      	movs	r0, #0
 8009a02:	462a      	mov	r2, r5
 8009a04:	900a      	str	r0, [sp, #40]	@ 0x28
 8009a06:	464d      	mov	r5, r9
 8009a08:	4603      	mov	r3, r0
 8009a0a:	2a65      	cmp	r2, #101	@ 0x65
 8009a0c:	d001      	beq.n	8009a12 <_strtod_l+0x172>
 8009a0e:	2a45      	cmp	r2, #69	@ 0x45
 8009a10:	d114      	bne.n	8009a3c <_strtod_l+0x19c>
 8009a12:	b91d      	cbnz	r5, 8009a1c <_strtod_l+0x17c>
 8009a14:	9a08      	ldr	r2, [sp, #32]
 8009a16:	4302      	orrs	r2, r0
 8009a18:	d096      	beq.n	8009948 <_strtod_l+0xa8>
 8009a1a:	2500      	movs	r5, #0
 8009a1c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8009a1e:	1c62      	adds	r2, r4, #1
 8009a20:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a22:	7862      	ldrb	r2, [r4, #1]
 8009a24:	2a2b      	cmp	r2, #43	@ 0x2b
 8009a26:	d07a      	beq.n	8009b1e <_strtod_l+0x27e>
 8009a28:	2a2d      	cmp	r2, #45	@ 0x2d
 8009a2a:	d07e      	beq.n	8009b2a <_strtod_l+0x28a>
 8009a2c:	f04f 0c00 	mov.w	ip, #0
 8009a30:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8009a34:	2909      	cmp	r1, #9
 8009a36:	f240 8085 	bls.w	8009b44 <_strtod_l+0x2a4>
 8009a3a:	9419      	str	r4, [sp, #100]	@ 0x64
 8009a3c:	f04f 0800 	mov.w	r8, #0
 8009a40:	e0a5      	b.n	8009b8e <_strtod_l+0x2ee>
 8009a42:	2300      	movs	r3, #0
 8009a44:	e7c8      	b.n	80099d8 <_strtod_l+0x138>
 8009a46:	f1b9 0f08 	cmp.w	r9, #8
 8009a4a:	bfd8      	it	le
 8009a4c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8009a4e:	f100 0001 	add.w	r0, r0, #1
 8009a52:	bfda      	itte	le
 8009a54:	fb02 3301 	mlale	r3, r2, r1, r3
 8009a58:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8009a5a:	fb02 3707 	mlagt	r7, r2, r7, r3
 8009a5e:	f109 0901 	add.w	r9, r9, #1
 8009a62:	9019      	str	r0, [sp, #100]	@ 0x64
 8009a64:	e7bf      	b.n	80099e6 <_strtod_l+0x146>
 8009a66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a68:	1c5a      	adds	r2, r3, #1
 8009a6a:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a6c:	785a      	ldrb	r2, [r3, #1]
 8009a6e:	f1b9 0f00 	cmp.w	r9, #0
 8009a72:	d03b      	beq.n	8009aec <_strtod_l+0x24c>
 8009a74:	900a      	str	r0, [sp, #40]	@ 0x28
 8009a76:	464d      	mov	r5, r9
 8009a78:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8009a7c:	2b09      	cmp	r3, #9
 8009a7e:	d912      	bls.n	8009aa6 <_strtod_l+0x206>
 8009a80:	2301      	movs	r3, #1
 8009a82:	e7c2      	b.n	8009a0a <_strtod_l+0x16a>
 8009a84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a86:	1c5a      	adds	r2, r3, #1
 8009a88:	9219      	str	r2, [sp, #100]	@ 0x64
 8009a8a:	785a      	ldrb	r2, [r3, #1]
 8009a8c:	3001      	adds	r0, #1
 8009a8e:	2a30      	cmp	r2, #48	@ 0x30
 8009a90:	d0f8      	beq.n	8009a84 <_strtod_l+0x1e4>
 8009a92:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8009a96:	2b08      	cmp	r3, #8
 8009a98:	f200 84d2 	bhi.w	800a440 <_strtod_l+0xba0>
 8009a9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009a9e:	900a      	str	r0, [sp, #40]	@ 0x28
 8009aa0:	2000      	movs	r0, #0
 8009aa2:	930c      	str	r3, [sp, #48]	@ 0x30
 8009aa4:	4605      	mov	r5, r0
 8009aa6:	3a30      	subs	r2, #48	@ 0x30
 8009aa8:	f100 0301 	add.w	r3, r0, #1
 8009aac:	d018      	beq.n	8009ae0 <_strtod_l+0x240>
 8009aae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8009ab0:	4419      	add	r1, r3
 8009ab2:	910a      	str	r1, [sp, #40]	@ 0x28
 8009ab4:	462e      	mov	r6, r5
 8009ab6:	f04f 0e0a 	mov.w	lr, #10
 8009aba:	1c71      	adds	r1, r6, #1
 8009abc:	eba1 0c05 	sub.w	ip, r1, r5
 8009ac0:	4563      	cmp	r3, ip
 8009ac2:	dc15      	bgt.n	8009af0 <_strtod_l+0x250>
 8009ac4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8009ac8:	182b      	adds	r3, r5, r0
 8009aca:	2b08      	cmp	r3, #8
 8009acc:	f105 0501 	add.w	r5, r5, #1
 8009ad0:	4405      	add	r5, r0
 8009ad2:	dc1a      	bgt.n	8009b0a <_strtod_l+0x26a>
 8009ad4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009ad6:	230a      	movs	r3, #10
 8009ad8:	fb03 2301 	mla	r3, r3, r1, r2
 8009adc:	930b      	str	r3, [sp, #44]	@ 0x2c
 8009ade:	2300      	movs	r3, #0
 8009ae0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009ae2:	1c51      	adds	r1, r2, #1
 8009ae4:	9119      	str	r1, [sp, #100]	@ 0x64
 8009ae6:	7852      	ldrb	r2, [r2, #1]
 8009ae8:	4618      	mov	r0, r3
 8009aea:	e7c5      	b.n	8009a78 <_strtod_l+0x1d8>
 8009aec:	4648      	mov	r0, r9
 8009aee:	e7ce      	b.n	8009a8e <_strtod_l+0x1ee>
 8009af0:	2e08      	cmp	r6, #8
 8009af2:	dc05      	bgt.n	8009b00 <_strtod_l+0x260>
 8009af4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8009af6:	fb0e f606 	mul.w	r6, lr, r6
 8009afa:	960b      	str	r6, [sp, #44]	@ 0x2c
 8009afc:	460e      	mov	r6, r1
 8009afe:	e7dc      	b.n	8009aba <_strtod_l+0x21a>
 8009b00:	2910      	cmp	r1, #16
 8009b02:	bfd8      	it	le
 8009b04:	fb0e f707 	mulle.w	r7, lr, r7
 8009b08:	e7f8      	b.n	8009afc <_strtod_l+0x25c>
 8009b0a:	2b0f      	cmp	r3, #15
 8009b0c:	bfdc      	itt	le
 8009b0e:	230a      	movle	r3, #10
 8009b10:	fb03 2707 	mlale	r7, r3, r7, r2
 8009b14:	e7e3      	b.n	8009ade <_strtod_l+0x23e>
 8009b16:	2300      	movs	r3, #0
 8009b18:	930a      	str	r3, [sp, #40]	@ 0x28
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	e77a      	b.n	8009a14 <_strtod_l+0x174>
 8009b1e:	f04f 0c00 	mov.w	ip, #0
 8009b22:	1ca2      	adds	r2, r4, #2
 8009b24:	9219      	str	r2, [sp, #100]	@ 0x64
 8009b26:	78a2      	ldrb	r2, [r4, #2]
 8009b28:	e782      	b.n	8009a30 <_strtod_l+0x190>
 8009b2a:	f04f 0c01 	mov.w	ip, #1
 8009b2e:	e7f8      	b.n	8009b22 <_strtod_l+0x282>
 8009b30:	0800d6cc 	.word	0x0800d6cc
 8009b34:	0800d4ff 	.word	0x0800d4ff
 8009b38:	7ff00000 	.word	0x7ff00000
 8009b3c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b3e:	1c51      	adds	r1, r2, #1
 8009b40:	9119      	str	r1, [sp, #100]	@ 0x64
 8009b42:	7852      	ldrb	r2, [r2, #1]
 8009b44:	2a30      	cmp	r2, #48	@ 0x30
 8009b46:	d0f9      	beq.n	8009b3c <_strtod_l+0x29c>
 8009b48:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8009b4c:	2908      	cmp	r1, #8
 8009b4e:	f63f af75 	bhi.w	8009a3c <_strtod_l+0x19c>
 8009b52:	3a30      	subs	r2, #48	@ 0x30
 8009b54:	9209      	str	r2, [sp, #36]	@ 0x24
 8009b56:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b58:	920f      	str	r2, [sp, #60]	@ 0x3c
 8009b5a:	f04f 080a 	mov.w	r8, #10
 8009b5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8009b60:	1c56      	adds	r6, r2, #1
 8009b62:	9619      	str	r6, [sp, #100]	@ 0x64
 8009b64:	7852      	ldrb	r2, [r2, #1]
 8009b66:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8009b6a:	f1be 0f09 	cmp.w	lr, #9
 8009b6e:	d939      	bls.n	8009be4 <_strtod_l+0x344>
 8009b70:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8009b72:	1a76      	subs	r6, r6, r1
 8009b74:	2e08      	cmp	r6, #8
 8009b76:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8009b7a:	dc03      	bgt.n	8009b84 <_strtod_l+0x2e4>
 8009b7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009b7e:	4588      	cmp	r8, r1
 8009b80:	bfa8      	it	ge
 8009b82:	4688      	movge	r8, r1
 8009b84:	f1bc 0f00 	cmp.w	ip, #0
 8009b88:	d001      	beq.n	8009b8e <_strtod_l+0x2ee>
 8009b8a:	f1c8 0800 	rsb	r8, r8, #0
 8009b8e:	2d00      	cmp	r5, #0
 8009b90:	d14e      	bne.n	8009c30 <_strtod_l+0x390>
 8009b92:	9908      	ldr	r1, [sp, #32]
 8009b94:	4308      	orrs	r0, r1
 8009b96:	f47f aebc 	bne.w	8009912 <_strtod_l+0x72>
 8009b9a:	2b00      	cmp	r3, #0
 8009b9c:	f47f aed4 	bne.w	8009948 <_strtod_l+0xa8>
 8009ba0:	2a69      	cmp	r2, #105	@ 0x69
 8009ba2:	d028      	beq.n	8009bf6 <_strtod_l+0x356>
 8009ba4:	dc25      	bgt.n	8009bf2 <_strtod_l+0x352>
 8009ba6:	2a49      	cmp	r2, #73	@ 0x49
 8009ba8:	d025      	beq.n	8009bf6 <_strtod_l+0x356>
 8009baa:	2a4e      	cmp	r2, #78	@ 0x4e
 8009bac:	f47f aecc 	bne.w	8009948 <_strtod_l+0xa8>
 8009bb0:	499a      	ldr	r1, [pc, #616]	@ (8009e1c <_strtod_l+0x57c>)
 8009bb2:	a819      	add	r0, sp, #100	@ 0x64
 8009bb4:	f001 fb08 	bl	800b1c8 <__match>
 8009bb8:	2800      	cmp	r0, #0
 8009bba:	f43f aec5 	beq.w	8009948 <_strtod_l+0xa8>
 8009bbe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009bc0:	781b      	ldrb	r3, [r3, #0]
 8009bc2:	2b28      	cmp	r3, #40	@ 0x28
 8009bc4:	d12e      	bne.n	8009c24 <_strtod_l+0x384>
 8009bc6:	4996      	ldr	r1, [pc, #600]	@ (8009e20 <_strtod_l+0x580>)
 8009bc8:	aa1c      	add	r2, sp, #112	@ 0x70
 8009bca:	a819      	add	r0, sp, #100	@ 0x64
 8009bcc:	f001 fb10 	bl	800b1f0 <__hexnan>
 8009bd0:	2805      	cmp	r0, #5
 8009bd2:	d127      	bne.n	8009c24 <_strtod_l+0x384>
 8009bd4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8009bd6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8009bda:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8009bde:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8009be2:	e696      	b.n	8009912 <_strtod_l+0x72>
 8009be4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8009be6:	fb08 2101 	mla	r1, r8, r1, r2
 8009bea:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8009bee:	9209      	str	r2, [sp, #36]	@ 0x24
 8009bf0:	e7b5      	b.n	8009b5e <_strtod_l+0x2be>
 8009bf2:	2a6e      	cmp	r2, #110	@ 0x6e
 8009bf4:	e7da      	b.n	8009bac <_strtod_l+0x30c>
 8009bf6:	498b      	ldr	r1, [pc, #556]	@ (8009e24 <_strtod_l+0x584>)
 8009bf8:	a819      	add	r0, sp, #100	@ 0x64
 8009bfa:	f001 fae5 	bl	800b1c8 <__match>
 8009bfe:	2800      	cmp	r0, #0
 8009c00:	f43f aea2 	beq.w	8009948 <_strtod_l+0xa8>
 8009c04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c06:	4988      	ldr	r1, [pc, #544]	@ (8009e28 <_strtod_l+0x588>)
 8009c08:	3b01      	subs	r3, #1
 8009c0a:	a819      	add	r0, sp, #100	@ 0x64
 8009c0c:	9319      	str	r3, [sp, #100]	@ 0x64
 8009c0e:	f001 fadb 	bl	800b1c8 <__match>
 8009c12:	b910      	cbnz	r0, 8009c1a <_strtod_l+0x37a>
 8009c14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8009c16:	3301      	adds	r3, #1
 8009c18:	9319      	str	r3, [sp, #100]	@ 0x64
 8009c1a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 8009e38 <_strtod_l+0x598>
 8009c1e:	f04f 0a00 	mov.w	sl, #0
 8009c22:	e676      	b.n	8009912 <_strtod_l+0x72>
 8009c24:	4881      	ldr	r0, [pc, #516]	@ (8009e2c <_strtod_l+0x58c>)
 8009c26:	f001 f80b 	bl	800ac40 <nan>
 8009c2a:	ec5b ab10 	vmov	sl, fp, d0
 8009c2e:	e670      	b.n	8009912 <_strtod_l+0x72>
 8009c30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009c32:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8009c34:	eba8 0303 	sub.w	r3, r8, r3
 8009c38:	f1b9 0f00 	cmp.w	r9, #0
 8009c3c:	bf08      	it	eq
 8009c3e:	46a9      	moveq	r9, r5
 8009c40:	2d10      	cmp	r5, #16
 8009c42:	9309      	str	r3, [sp, #36]	@ 0x24
 8009c44:	462c      	mov	r4, r5
 8009c46:	bfa8      	it	ge
 8009c48:	2410      	movge	r4, #16
 8009c4a:	f7f6 fc83 	bl	8000554 <__aeabi_ui2d>
 8009c4e:	2d09      	cmp	r5, #9
 8009c50:	4682      	mov	sl, r0
 8009c52:	468b      	mov	fp, r1
 8009c54:	dc13      	bgt.n	8009c7e <_strtod_l+0x3de>
 8009c56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c58:	2b00      	cmp	r3, #0
 8009c5a:	f43f ae5a 	beq.w	8009912 <_strtod_l+0x72>
 8009c5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009c60:	dd78      	ble.n	8009d54 <_strtod_l+0x4b4>
 8009c62:	2b16      	cmp	r3, #22
 8009c64:	dc5f      	bgt.n	8009d26 <_strtod_l+0x486>
 8009c66:	4972      	ldr	r1, [pc, #456]	@ (8009e30 <_strtod_l+0x590>)
 8009c68:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009c6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009c70:	4652      	mov	r2, sl
 8009c72:	465b      	mov	r3, fp
 8009c74:	f7f6 fce8 	bl	8000648 <__aeabi_dmul>
 8009c78:	4682      	mov	sl, r0
 8009c7a:	468b      	mov	fp, r1
 8009c7c:	e649      	b.n	8009912 <_strtod_l+0x72>
 8009c7e:	4b6c      	ldr	r3, [pc, #432]	@ (8009e30 <_strtod_l+0x590>)
 8009c80:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8009c84:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8009c88:	f7f6 fcde 	bl	8000648 <__aeabi_dmul>
 8009c8c:	4682      	mov	sl, r0
 8009c8e:	4638      	mov	r0, r7
 8009c90:	468b      	mov	fp, r1
 8009c92:	f7f6 fc5f 	bl	8000554 <__aeabi_ui2d>
 8009c96:	4602      	mov	r2, r0
 8009c98:	460b      	mov	r3, r1
 8009c9a:	4650      	mov	r0, sl
 8009c9c:	4659      	mov	r1, fp
 8009c9e:	f7f6 fb1d 	bl	80002dc <__adddf3>
 8009ca2:	2d0f      	cmp	r5, #15
 8009ca4:	4682      	mov	sl, r0
 8009ca6:	468b      	mov	fp, r1
 8009ca8:	ddd5      	ble.n	8009c56 <_strtod_l+0x3b6>
 8009caa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009cac:	1b2c      	subs	r4, r5, r4
 8009cae:	441c      	add	r4, r3
 8009cb0:	2c00      	cmp	r4, #0
 8009cb2:	f340 8093 	ble.w	8009ddc <_strtod_l+0x53c>
 8009cb6:	f014 030f 	ands.w	r3, r4, #15
 8009cba:	d00a      	beq.n	8009cd2 <_strtod_l+0x432>
 8009cbc:	495c      	ldr	r1, [pc, #368]	@ (8009e30 <_strtod_l+0x590>)
 8009cbe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009cc2:	4652      	mov	r2, sl
 8009cc4:	465b      	mov	r3, fp
 8009cc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009cca:	f7f6 fcbd 	bl	8000648 <__aeabi_dmul>
 8009cce:	4682      	mov	sl, r0
 8009cd0:	468b      	mov	fp, r1
 8009cd2:	f034 040f 	bics.w	r4, r4, #15
 8009cd6:	d073      	beq.n	8009dc0 <_strtod_l+0x520>
 8009cd8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8009cdc:	dd49      	ble.n	8009d72 <_strtod_l+0x4d2>
 8009cde:	2400      	movs	r4, #0
 8009ce0:	46a0      	mov	r8, r4
 8009ce2:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009ce4:	46a1      	mov	r9, r4
 8009ce6:	9a05      	ldr	r2, [sp, #20]
 8009ce8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 8009e38 <_strtod_l+0x598>
 8009cec:	2322      	movs	r3, #34	@ 0x22
 8009cee:	6013      	str	r3, [r2, #0]
 8009cf0:	f04f 0a00 	mov.w	sl, #0
 8009cf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	f43f ae0b 	beq.w	8009912 <_strtod_l+0x72>
 8009cfc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009cfe:	9805      	ldr	r0, [sp, #20]
 8009d00:	f7ff f946 	bl	8008f90 <_Bfree>
 8009d04:	9805      	ldr	r0, [sp, #20]
 8009d06:	4649      	mov	r1, r9
 8009d08:	f7ff f942 	bl	8008f90 <_Bfree>
 8009d0c:	9805      	ldr	r0, [sp, #20]
 8009d0e:	4641      	mov	r1, r8
 8009d10:	f7ff f93e 	bl	8008f90 <_Bfree>
 8009d14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8009d16:	9805      	ldr	r0, [sp, #20]
 8009d18:	f7ff f93a 	bl	8008f90 <_Bfree>
 8009d1c:	9805      	ldr	r0, [sp, #20]
 8009d1e:	4621      	mov	r1, r4
 8009d20:	f7ff f936 	bl	8008f90 <_Bfree>
 8009d24:	e5f5      	b.n	8009912 <_strtod_l+0x72>
 8009d26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009d28:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8009d2c:	4293      	cmp	r3, r2
 8009d2e:	dbbc      	blt.n	8009caa <_strtod_l+0x40a>
 8009d30:	4c3f      	ldr	r4, [pc, #252]	@ (8009e30 <_strtod_l+0x590>)
 8009d32:	f1c5 050f 	rsb	r5, r5, #15
 8009d36:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8009d3a:	4652      	mov	r2, sl
 8009d3c:	465b      	mov	r3, fp
 8009d3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d42:	f7f6 fc81 	bl	8000648 <__aeabi_dmul>
 8009d46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009d48:	1b5d      	subs	r5, r3, r5
 8009d4a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8009d4e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8009d52:	e78f      	b.n	8009c74 <_strtod_l+0x3d4>
 8009d54:	3316      	adds	r3, #22
 8009d56:	dba8      	blt.n	8009caa <_strtod_l+0x40a>
 8009d58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009d5a:	eba3 0808 	sub.w	r8, r3, r8
 8009d5e:	4b34      	ldr	r3, [pc, #208]	@ (8009e30 <_strtod_l+0x590>)
 8009d60:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8009d64:	e9d8 2300 	ldrd	r2, r3, [r8]
 8009d68:	4650      	mov	r0, sl
 8009d6a:	4659      	mov	r1, fp
 8009d6c:	f7f6 fd96 	bl	800089c <__aeabi_ddiv>
 8009d70:	e782      	b.n	8009c78 <_strtod_l+0x3d8>
 8009d72:	2300      	movs	r3, #0
 8009d74:	4f2f      	ldr	r7, [pc, #188]	@ (8009e34 <_strtod_l+0x594>)
 8009d76:	1124      	asrs	r4, r4, #4
 8009d78:	4650      	mov	r0, sl
 8009d7a:	4659      	mov	r1, fp
 8009d7c:	461e      	mov	r6, r3
 8009d7e:	2c01      	cmp	r4, #1
 8009d80:	dc21      	bgt.n	8009dc6 <_strtod_l+0x526>
 8009d82:	b10b      	cbz	r3, 8009d88 <_strtod_l+0x4e8>
 8009d84:	4682      	mov	sl, r0
 8009d86:	468b      	mov	fp, r1
 8009d88:	492a      	ldr	r1, [pc, #168]	@ (8009e34 <_strtod_l+0x594>)
 8009d8a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8009d8e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8009d92:	4652      	mov	r2, sl
 8009d94:	465b      	mov	r3, fp
 8009d96:	e9d1 0100 	ldrd	r0, r1, [r1]
 8009d9a:	f7f6 fc55 	bl	8000648 <__aeabi_dmul>
 8009d9e:	4b26      	ldr	r3, [pc, #152]	@ (8009e38 <_strtod_l+0x598>)
 8009da0:	460a      	mov	r2, r1
 8009da2:	400b      	ands	r3, r1
 8009da4:	4925      	ldr	r1, [pc, #148]	@ (8009e3c <_strtod_l+0x59c>)
 8009da6:	428b      	cmp	r3, r1
 8009da8:	4682      	mov	sl, r0
 8009daa:	d898      	bhi.n	8009cde <_strtod_l+0x43e>
 8009dac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8009db0:	428b      	cmp	r3, r1
 8009db2:	bf86      	itte	hi
 8009db4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 8009e40 <_strtod_l+0x5a0>
 8009db8:	f04f 3aff 	movhi.w	sl, #4294967295
 8009dbc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8009dc0:	2300      	movs	r3, #0
 8009dc2:	9308      	str	r3, [sp, #32]
 8009dc4:	e076      	b.n	8009eb4 <_strtod_l+0x614>
 8009dc6:	07e2      	lsls	r2, r4, #31
 8009dc8:	d504      	bpl.n	8009dd4 <_strtod_l+0x534>
 8009dca:	e9d7 2300 	ldrd	r2, r3, [r7]
 8009dce:	f7f6 fc3b 	bl	8000648 <__aeabi_dmul>
 8009dd2:	2301      	movs	r3, #1
 8009dd4:	3601      	adds	r6, #1
 8009dd6:	1064      	asrs	r4, r4, #1
 8009dd8:	3708      	adds	r7, #8
 8009dda:	e7d0      	b.n	8009d7e <_strtod_l+0x4de>
 8009ddc:	d0f0      	beq.n	8009dc0 <_strtod_l+0x520>
 8009dde:	4264      	negs	r4, r4
 8009de0:	f014 020f 	ands.w	r2, r4, #15
 8009de4:	d00a      	beq.n	8009dfc <_strtod_l+0x55c>
 8009de6:	4b12      	ldr	r3, [pc, #72]	@ (8009e30 <_strtod_l+0x590>)
 8009de8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009dec:	4650      	mov	r0, sl
 8009dee:	4659      	mov	r1, fp
 8009df0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009df4:	f7f6 fd52 	bl	800089c <__aeabi_ddiv>
 8009df8:	4682      	mov	sl, r0
 8009dfa:	468b      	mov	fp, r1
 8009dfc:	1124      	asrs	r4, r4, #4
 8009dfe:	d0df      	beq.n	8009dc0 <_strtod_l+0x520>
 8009e00:	2c1f      	cmp	r4, #31
 8009e02:	dd1f      	ble.n	8009e44 <_strtod_l+0x5a4>
 8009e04:	2400      	movs	r4, #0
 8009e06:	46a0      	mov	r8, r4
 8009e08:	940b      	str	r4, [sp, #44]	@ 0x2c
 8009e0a:	46a1      	mov	r9, r4
 8009e0c:	9a05      	ldr	r2, [sp, #20]
 8009e0e:	2322      	movs	r3, #34	@ 0x22
 8009e10:	f04f 0a00 	mov.w	sl, #0
 8009e14:	f04f 0b00 	mov.w	fp, #0
 8009e18:	6013      	str	r3, [r2, #0]
 8009e1a:	e76b      	b.n	8009cf4 <_strtod_l+0x454>
 8009e1c:	0800d3ed 	.word	0x0800d3ed
 8009e20:	0800d6b8 	.word	0x0800d6b8
 8009e24:	0800d3e5 	.word	0x0800d3e5
 8009e28:	0800d41c 	.word	0x0800d41c
 8009e2c:	0800d555 	.word	0x0800d555
 8009e30:	0800d5f0 	.word	0x0800d5f0
 8009e34:	0800d5c8 	.word	0x0800d5c8
 8009e38:	7ff00000 	.word	0x7ff00000
 8009e3c:	7ca00000 	.word	0x7ca00000
 8009e40:	7fefffff 	.word	0x7fefffff
 8009e44:	f014 0310 	ands.w	r3, r4, #16
 8009e48:	bf18      	it	ne
 8009e4a:	236a      	movne	r3, #106	@ 0x6a
 8009e4c:	4ea9      	ldr	r6, [pc, #676]	@ (800a0f4 <_strtod_l+0x854>)
 8009e4e:	9308      	str	r3, [sp, #32]
 8009e50:	4650      	mov	r0, sl
 8009e52:	4659      	mov	r1, fp
 8009e54:	2300      	movs	r3, #0
 8009e56:	07e7      	lsls	r7, r4, #31
 8009e58:	d504      	bpl.n	8009e64 <_strtod_l+0x5c4>
 8009e5a:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009e5e:	f7f6 fbf3 	bl	8000648 <__aeabi_dmul>
 8009e62:	2301      	movs	r3, #1
 8009e64:	1064      	asrs	r4, r4, #1
 8009e66:	f106 0608 	add.w	r6, r6, #8
 8009e6a:	d1f4      	bne.n	8009e56 <_strtod_l+0x5b6>
 8009e6c:	b10b      	cbz	r3, 8009e72 <_strtod_l+0x5d2>
 8009e6e:	4682      	mov	sl, r0
 8009e70:	468b      	mov	fp, r1
 8009e72:	9b08      	ldr	r3, [sp, #32]
 8009e74:	b1b3      	cbz	r3, 8009ea4 <_strtod_l+0x604>
 8009e76:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8009e7a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	4659      	mov	r1, fp
 8009e82:	dd0f      	ble.n	8009ea4 <_strtod_l+0x604>
 8009e84:	2b1f      	cmp	r3, #31
 8009e86:	dd56      	ble.n	8009f36 <_strtod_l+0x696>
 8009e88:	2b34      	cmp	r3, #52	@ 0x34
 8009e8a:	bfde      	ittt	le
 8009e8c:	f04f 33ff 	movle.w	r3, #4294967295
 8009e90:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 8009e94:	4093      	lslle	r3, r2
 8009e96:	f04f 0a00 	mov.w	sl, #0
 8009e9a:	bfcc      	ite	gt
 8009e9c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8009ea0:	ea03 0b01 	andle.w	fp, r3, r1
 8009ea4:	2200      	movs	r2, #0
 8009ea6:	2300      	movs	r3, #0
 8009ea8:	4650      	mov	r0, sl
 8009eaa:	4659      	mov	r1, fp
 8009eac:	f7f6 fe34 	bl	8000b18 <__aeabi_dcmpeq>
 8009eb0:	2800      	cmp	r0, #0
 8009eb2:	d1a7      	bne.n	8009e04 <_strtod_l+0x564>
 8009eb4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009eb6:	9300      	str	r3, [sp, #0]
 8009eb8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8009eba:	9805      	ldr	r0, [sp, #20]
 8009ebc:	462b      	mov	r3, r5
 8009ebe:	464a      	mov	r2, r9
 8009ec0:	f7ff f8ce 	bl	8009060 <__s2b>
 8009ec4:	900b      	str	r0, [sp, #44]	@ 0x2c
 8009ec6:	2800      	cmp	r0, #0
 8009ec8:	f43f af09 	beq.w	8009cde <_strtod_l+0x43e>
 8009ecc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009ece:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009ed0:	2a00      	cmp	r2, #0
 8009ed2:	eba3 0308 	sub.w	r3, r3, r8
 8009ed6:	bfa8      	it	ge
 8009ed8:	2300      	movge	r3, #0
 8009eda:	9312      	str	r3, [sp, #72]	@ 0x48
 8009edc:	2400      	movs	r4, #0
 8009ede:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 8009ee2:	9316      	str	r3, [sp, #88]	@ 0x58
 8009ee4:	46a0      	mov	r8, r4
 8009ee6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009ee8:	9805      	ldr	r0, [sp, #20]
 8009eea:	6859      	ldr	r1, [r3, #4]
 8009eec:	f7ff f810 	bl	8008f10 <_Balloc>
 8009ef0:	4681      	mov	r9, r0
 8009ef2:	2800      	cmp	r0, #0
 8009ef4:	f43f aef7 	beq.w	8009ce6 <_strtod_l+0x446>
 8009ef8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8009efa:	691a      	ldr	r2, [r3, #16]
 8009efc:	3202      	adds	r2, #2
 8009efe:	f103 010c 	add.w	r1, r3, #12
 8009f02:	0092      	lsls	r2, r2, #2
 8009f04:	300c      	adds	r0, #12
 8009f06:	f000 fe8b 	bl	800ac20 <memcpy>
 8009f0a:	ec4b ab10 	vmov	d0, sl, fp
 8009f0e:	9805      	ldr	r0, [sp, #20]
 8009f10:	aa1c      	add	r2, sp, #112	@ 0x70
 8009f12:	a91b      	add	r1, sp, #108	@ 0x6c
 8009f14:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8009f18:	f7ff fbd6 	bl	80096c8 <__d2b>
 8009f1c:	901a      	str	r0, [sp, #104]	@ 0x68
 8009f1e:	2800      	cmp	r0, #0
 8009f20:	f43f aee1 	beq.w	8009ce6 <_strtod_l+0x446>
 8009f24:	9805      	ldr	r0, [sp, #20]
 8009f26:	2101      	movs	r1, #1
 8009f28:	f7ff f930 	bl	800918c <__i2b>
 8009f2c:	4680      	mov	r8, r0
 8009f2e:	b948      	cbnz	r0, 8009f44 <_strtod_l+0x6a4>
 8009f30:	f04f 0800 	mov.w	r8, #0
 8009f34:	e6d7      	b.n	8009ce6 <_strtod_l+0x446>
 8009f36:	f04f 32ff 	mov.w	r2, #4294967295
 8009f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8009f3e:	ea03 0a0a 	and.w	sl, r3, sl
 8009f42:	e7af      	b.n	8009ea4 <_strtod_l+0x604>
 8009f44:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 8009f46:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 8009f48:	2d00      	cmp	r5, #0
 8009f4a:	bfab      	itete	ge
 8009f4c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 8009f4e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 8009f50:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 8009f52:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 8009f54:	bfac      	ite	ge
 8009f56:	18ef      	addge	r7, r5, r3
 8009f58:	1b5e      	sublt	r6, r3, r5
 8009f5a:	9b08      	ldr	r3, [sp, #32]
 8009f5c:	1aed      	subs	r5, r5, r3
 8009f5e:	4415      	add	r5, r2
 8009f60:	4b65      	ldr	r3, [pc, #404]	@ (800a0f8 <_strtod_l+0x858>)
 8009f62:	3d01      	subs	r5, #1
 8009f64:	429d      	cmp	r5, r3
 8009f66:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 8009f6a:	da50      	bge.n	800a00e <_strtod_l+0x76e>
 8009f6c:	1b5b      	subs	r3, r3, r5
 8009f6e:	2b1f      	cmp	r3, #31
 8009f70:	eba2 0203 	sub.w	r2, r2, r3
 8009f74:	f04f 0101 	mov.w	r1, #1
 8009f78:	dc3d      	bgt.n	8009ff6 <_strtod_l+0x756>
 8009f7a:	fa01 f303 	lsl.w	r3, r1, r3
 8009f7e:	9313      	str	r3, [sp, #76]	@ 0x4c
 8009f80:	2300      	movs	r3, #0
 8009f82:	9310      	str	r3, [sp, #64]	@ 0x40
 8009f84:	18bd      	adds	r5, r7, r2
 8009f86:	9b08      	ldr	r3, [sp, #32]
 8009f88:	42af      	cmp	r7, r5
 8009f8a:	4416      	add	r6, r2
 8009f8c:	441e      	add	r6, r3
 8009f8e:	463b      	mov	r3, r7
 8009f90:	bfa8      	it	ge
 8009f92:	462b      	movge	r3, r5
 8009f94:	42b3      	cmp	r3, r6
 8009f96:	bfa8      	it	ge
 8009f98:	4633      	movge	r3, r6
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	bfc2      	ittt	gt
 8009f9e:	1aed      	subgt	r5, r5, r3
 8009fa0:	1af6      	subgt	r6, r6, r3
 8009fa2:	1aff      	subgt	r7, r7, r3
 8009fa4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 8009fa6:	2b00      	cmp	r3, #0
 8009fa8:	dd16      	ble.n	8009fd8 <_strtod_l+0x738>
 8009faa:	4641      	mov	r1, r8
 8009fac:	9805      	ldr	r0, [sp, #20]
 8009fae:	461a      	mov	r2, r3
 8009fb0:	f7ff f9a4 	bl	80092fc <__pow5mult>
 8009fb4:	4680      	mov	r8, r0
 8009fb6:	2800      	cmp	r0, #0
 8009fb8:	d0ba      	beq.n	8009f30 <_strtod_l+0x690>
 8009fba:	4601      	mov	r1, r0
 8009fbc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8009fbe:	9805      	ldr	r0, [sp, #20]
 8009fc0:	f7ff f8fa 	bl	80091b8 <__multiply>
 8009fc4:	900a      	str	r0, [sp, #40]	@ 0x28
 8009fc6:	2800      	cmp	r0, #0
 8009fc8:	f43f ae8d 	beq.w	8009ce6 <_strtod_l+0x446>
 8009fcc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8009fce:	9805      	ldr	r0, [sp, #20]
 8009fd0:	f7fe ffde 	bl	8008f90 <_Bfree>
 8009fd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8009fd6:	931a      	str	r3, [sp, #104]	@ 0x68
 8009fd8:	2d00      	cmp	r5, #0
 8009fda:	dc1d      	bgt.n	800a018 <_strtod_l+0x778>
 8009fdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8009fde:	2b00      	cmp	r3, #0
 8009fe0:	dd23      	ble.n	800a02a <_strtod_l+0x78a>
 8009fe2:	4649      	mov	r1, r9
 8009fe4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 8009fe6:	9805      	ldr	r0, [sp, #20]
 8009fe8:	f7ff f988 	bl	80092fc <__pow5mult>
 8009fec:	4681      	mov	r9, r0
 8009fee:	b9e0      	cbnz	r0, 800a02a <_strtod_l+0x78a>
 8009ff0:	f04f 0900 	mov.w	r9, #0
 8009ff4:	e677      	b.n	8009ce6 <_strtod_l+0x446>
 8009ff6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8009ffa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8009ffe:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800a002:	35e2      	adds	r5, #226	@ 0xe2
 800a004:	fa01 f305 	lsl.w	r3, r1, r5
 800a008:	9310      	str	r3, [sp, #64]	@ 0x40
 800a00a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800a00c:	e7ba      	b.n	8009f84 <_strtod_l+0x6e4>
 800a00e:	2300      	movs	r3, #0
 800a010:	9310      	str	r3, [sp, #64]	@ 0x40
 800a012:	2301      	movs	r3, #1
 800a014:	9313      	str	r3, [sp, #76]	@ 0x4c
 800a016:	e7b5      	b.n	8009f84 <_strtod_l+0x6e4>
 800a018:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a01a:	9805      	ldr	r0, [sp, #20]
 800a01c:	462a      	mov	r2, r5
 800a01e:	f7ff f9c7 	bl	80093b0 <__lshift>
 800a022:	901a      	str	r0, [sp, #104]	@ 0x68
 800a024:	2800      	cmp	r0, #0
 800a026:	d1d9      	bne.n	8009fdc <_strtod_l+0x73c>
 800a028:	e65d      	b.n	8009ce6 <_strtod_l+0x446>
 800a02a:	2e00      	cmp	r6, #0
 800a02c:	dd07      	ble.n	800a03e <_strtod_l+0x79e>
 800a02e:	4649      	mov	r1, r9
 800a030:	9805      	ldr	r0, [sp, #20]
 800a032:	4632      	mov	r2, r6
 800a034:	f7ff f9bc 	bl	80093b0 <__lshift>
 800a038:	4681      	mov	r9, r0
 800a03a:	2800      	cmp	r0, #0
 800a03c:	d0d8      	beq.n	8009ff0 <_strtod_l+0x750>
 800a03e:	2f00      	cmp	r7, #0
 800a040:	dd08      	ble.n	800a054 <_strtod_l+0x7b4>
 800a042:	4641      	mov	r1, r8
 800a044:	9805      	ldr	r0, [sp, #20]
 800a046:	463a      	mov	r2, r7
 800a048:	f7ff f9b2 	bl	80093b0 <__lshift>
 800a04c:	4680      	mov	r8, r0
 800a04e:	2800      	cmp	r0, #0
 800a050:	f43f ae49 	beq.w	8009ce6 <_strtod_l+0x446>
 800a054:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a056:	9805      	ldr	r0, [sp, #20]
 800a058:	464a      	mov	r2, r9
 800a05a:	f7ff fa31 	bl	80094c0 <__mdiff>
 800a05e:	4604      	mov	r4, r0
 800a060:	2800      	cmp	r0, #0
 800a062:	f43f ae40 	beq.w	8009ce6 <_strtod_l+0x446>
 800a066:	68c3      	ldr	r3, [r0, #12]
 800a068:	930f      	str	r3, [sp, #60]	@ 0x3c
 800a06a:	2300      	movs	r3, #0
 800a06c:	60c3      	str	r3, [r0, #12]
 800a06e:	4641      	mov	r1, r8
 800a070:	f7ff fa0a 	bl	8009488 <__mcmp>
 800a074:	2800      	cmp	r0, #0
 800a076:	da45      	bge.n	800a104 <_strtod_l+0x864>
 800a078:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a07a:	ea53 030a 	orrs.w	r3, r3, sl
 800a07e:	d16b      	bne.n	800a158 <_strtod_l+0x8b8>
 800a080:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a084:	2b00      	cmp	r3, #0
 800a086:	d167      	bne.n	800a158 <_strtod_l+0x8b8>
 800a088:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a08c:	0d1b      	lsrs	r3, r3, #20
 800a08e:	051b      	lsls	r3, r3, #20
 800a090:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a094:	d960      	bls.n	800a158 <_strtod_l+0x8b8>
 800a096:	6963      	ldr	r3, [r4, #20]
 800a098:	b913      	cbnz	r3, 800a0a0 <_strtod_l+0x800>
 800a09a:	6923      	ldr	r3, [r4, #16]
 800a09c:	2b01      	cmp	r3, #1
 800a09e:	dd5b      	ble.n	800a158 <_strtod_l+0x8b8>
 800a0a0:	4621      	mov	r1, r4
 800a0a2:	2201      	movs	r2, #1
 800a0a4:	9805      	ldr	r0, [sp, #20]
 800a0a6:	f7ff f983 	bl	80093b0 <__lshift>
 800a0aa:	4641      	mov	r1, r8
 800a0ac:	4604      	mov	r4, r0
 800a0ae:	f7ff f9eb 	bl	8009488 <__mcmp>
 800a0b2:	2800      	cmp	r0, #0
 800a0b4:	dd50      	ble.n	800a158 <_strtod_l+0x8b8>
 800a0b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a0ba:	9a08      	ldr	r2, [sp, #32]
 800a0bc:	0d1b      	lsrs	r3, r3, #20
 800a0be:	051b      	lsls	r3, r3, #20
 800a0c0:	2a00      	cmp	r2, #0
 800a0c2:	d06a      	beq.n	800a19a <_strtod_l+0x8fa>
 800a0c4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800a0c8:	d867      	bhi.n	800a19a <_strtod_l+0x8fa>
 800a0ca:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800a0ce:	f67f ae9d 	bls.w	8009e0c <_strtod_l+0x56c>
 800a0d2:	4b0a      	ldr	r3, [pc, #40]	@ (800a0fc <_strtod_l+0x85c>)
 800a0d4:	4650      	mov	r0, sl
 800a0d6:	4659      	mov	r1, fp
 800a0d8:	2200      	movs	r2, #0
 800a0da:	f7f6 fab5 	bl	8000648 <__aeabi_dmul>
 800a0de:	4b08      	ldr	r3, [pc, #32]	@ (800a100 <_strtod_l+0x860>)
 800a0e0:	400b      	ands	r3, r1
 800a0e2:	4682      	mov	sl, r0
 800a0e4:	468b      	mov	fp, r1
 800a0e6:	2b00      	cmp	r3, #0
 800a0e8:	f47f ae08 	bne.w	8009cfc <_strtod_l+0x45c>
 800a0ec:	9a05      	ldr	r2, [sp, #20]
 800a0ee:	2322      	movs	r3, #34	@ 0x22
 800a0f0:	6013      	str	r3, [r2, #0]
 800a0f2:	e603      	b.n	8009cfc <_strtod_l+0x45c>
 800a0f4:	0800d6e0 	.word	0x0800d6e0
 800a0f8:	fffffc02 	.word	0xfffffc02
 800a0fc:	39500000 	.word	0x39500000
 800a100:	7ff00000 	.word	0x7ff00000
 800a104:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a108:	d165      	bne.n	800a1d6 <_strtod_l+0x936>
 800a10a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800a10c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800a110:	b35a      	cbz	r2, 800a16a <_strtod_l+0x8ca>
 800a112:	4a9f      	ldr	r2, [pc, #636]	@ (800a390 <_strtod_l+0xaf0>)
 800a114:	4293      	cmp	r3, r2
 800a116:	d12b      	bne.n	800a170 <_strtod_l+0x8d0>
 800a118:	9b08      	ldr	r3, [sp, #32]
 800a11a:	4651      	mov	r1, sl
 800a11c:	b303      	cbz	r3, 800a160 <_strtod_l+0x8c0>
 800a11e:	4b9d      	ldr	r3, [pc, #628]	@ (800a394 <_strtod_l+0xaf4>)
 800a120:	465a      	mov	r2, fp
 800a122:	4013      	ands	r3, r2
 800a124:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800a128:	f04f 32ff 	mov.w	r2, #4294967295
 800a12c:	d81b      	bhi.n	800a166 <_strtod_l+0x8c6>
 800a12e:	0d1b      	lsrs	r3, r3, #20
 800a130:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800a134:	fa02 f303 	lsl.w	r3, r2, r3
 800a138:	4299      	cmp	r1, r3
 800a13a:	d119      	bne.n	800a170 <_strtod_l+0x8d0>
 800a13c:	4b96      	ldr	r3, [pc, #600]	@ (800a398 <_strtod_l+0xaf8>)
 800a13e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a140:	429a      	cmp	r2, r3
 800a142:	d102      	bne.n	800a14a <_strtod_l+0x8aa>
 800a144:	3101      	adds	r1, #1
 800a146:	f43f adce 	beq.w	8009ce6 <_strtod_l+0x446>
 800a14a:	4b92      	ldr	r3, [pc, #584]	@ (800a394 <_strtod_l+0xaf4>)
 800a14c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a14e:	401a      	ands	r2, r3
 800a150:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800a154:	f04f 0a00 	mov.w	sl, #0
 800a158:	9b08      	ldr	r3, [sp, #32]
 800a15a:	2b00      	cmp	r3, #0
 800a15c:	d1b9      	bne.n	800a0d2 <_strtod_l+0x832>
 800a15e:	e5cd      	b.n	8009cfc <_strtod_l+0x45c>
 800a160:	f04f 33ff 	mov.w	r3, #4294967295
 800a164:	e7e8      	b.n	800a138 <_strtod_l+0x898>
 800a166:	4613      	mov	r3, r2
 800a168:	e7e6      	b.n	800a138 <_strtod_l+0x898>
 800a16a:	ea53 030a 	orrs.w	r3, r3, sl
 800a16e:	d0a2      	beq.n	800a0b6 <_strtod_l+0x816>
 800a170:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800a172:	b1db      	cbz	r3, 800a1ac <_strtod_l+0x90c>
 800a174:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800a176:	4213      	tst	r3, r2
 800a178:	d0ee      	beq.n	800a158 <_strtod_l+0x8b8>
 800a17a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a17c:	9a08      	ldr	r2, [sp, #32]
 800a17e:	4650      	mov	r0, sl
 800a180:	4659      	mov	r1, fp
 800a182:	b1bb      	cbz	r3, 800a1b4 <_strtod_l+0x914>
 800a184:	f7ff fb6e 	bl	8009864 <sulp>
 800a188:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a18c:	ec53 2b10 	vmov	r2, r3, d0
 800a190:	f7f6 f8a4 	bl	80002dc <__adddf3>
 800a194:	4682      	mov	sl, r0
 800a196:	468b      	mov	fp, r1
 800a198:	e7de      	b.n	800a158 <_strtod_l+0x8b8>
 800a19a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800a19e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800a1a2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800a1a6:	f04f 3aff 	mov.w	sl, #4294967295
 800a1aa:	e7d5      	b.n	800a158 <_strtod_l+0x8b8>
 800a1ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800a1ae:	ea13 0f0a 	tst.w	r3, sl
 800a1b2:	e7e1      	b.n	800a178 <_strtod_l+0x8d8>
 800a1b4:	f7ff fb56 	bl	8009864 <sulp>
 800a1b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a1bc:	ec53 2b10 	vmov	r2, r3, d0
 800a1c0:	f7f6 f88a 	bl	80002d8 <__aeabi_dsub>
 800a1c4:	2200      	movs	r2, #0
 800a1c6:	2300      	movs	r3, #0
 800a1c8:	4682      	mov	sl, r0
 800a1ca:	468b      	mov	fp, r1
 800a1cc:	f7f6 fca4 	bl	8000b18 <__aeabi_dcmpeq>
 800a1d0:	2800      	cmp	r0, #0
 800a1d2:	d0c1      	beq.n	800a158 <_strtod_l+0x8b8>
 800a1d4:	e61a      	b.n	8009e0c <_strtod_l+0x56c>
 800a1d6:	4641      	mov	r1, r8
 800a1d8:	4620      	mov	r0, r4
 800a1da:	f7ff facd 	bl	8009778 <__ratio>
 800a1de:	ec57 6b10 	vmov	r6, r7, d0
 800a1e2:	2200      	movs	r2, #0
 800a1e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800a1e8:	4630      	mov	r0, r6
 800a1ea:	4639      	mov	r1, r7
 800a1ec:	f7f6 fca8 	bl	8000b40 <__aeabi_dcmple>
 800a1f0:	2800      	cmp	r0, #0
 800a1f2:	d06f      	beq.n	800a2d4 <_strtod_l+0xa34>
 800a1f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d17a      	bne.n	800a2f0 <_strtod_l+0xa50>
 800a1fa:	f1ba 0f00 	cmp.w	sl, #0
 800a1fe:	d158      	bne.n	800a2b2 <_strtod_l+0xa12>
 800a200:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a202:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800a206:	2b00      	cmp	r3, #0
 800a208:	d15a      	bne.n	800a2c0 <_strtod_l+0xa20>
 800a20a:	4b64      	ldr	r3, [pc, #400]	@ (800a39c <_strtod_l+0xafc>)
 800a20c:	2200      	movs	r2, #0
 800a20e:	4630      	mov	r0, r6
 800a210:	4639      	mov	r1, r7
 800a212:	f7f6 fc8b 	bl	8000b2c <__aeabi_dcmplt>
 800a216:	2800      	cmp	r0, #0
 800a218:	d159      	bne.n	800a2ce <_strtod_l+0xa2e>
 800a21a:	4630      	mov	r0, r6
 800a21c:	4639      	mov	r1, r7
 800a21e:	4b60      	ldr	r3, [pc, #384]	@ (800a3a0 <_strtod_l+0xb00>)
 800a220:	2200      	movs	r2, #0
 800a222:	f7f6 fa11 	bl	8000648 <__aeabi_dmul>
 800a226:	4606      	mov	r6, r0
 800a228:	460f      	mov	r7, r1
 800a22a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800a22e:	9606      	str	r6, [sp, #24]
 800a230:	9307      	str	r3, [sp, #28]
 800a232:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a236:	4d57      	ldr	r5, [pc, #348]	@ (800a394 <_strtod_l+0xaf4>)
 800a238:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a23c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a23e:	401d      	ands	r5, r3
 800a240:	4b58      	ldr	r3, [pc, #352]	@ (800a3a4 <_strtod_l+0xb04>)
 800a242:	429d      	cmp	r5, r3
 800a244:	f040 80b2 	bne.w	800a3ac <_strtod_l+0xb0c>
 800a248:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a24a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800a24e:	ec4b ab10 	vmov	d0, sl, fp
 800a252:	f7ff f9c9 	bl	80095e8 <__ulp>
 800a256:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800a25a:	ec51 0b10 	vmov	r0, r1, d0
 800a25e:	f7f6 f9f3 	bl	8000648 <__aeabi_dmul>
 800a262:	4652      	mov	r2, sl
 800a264:	465b      	mov	r3, fp
 800a266:	f7f6 f839 	bl	80002dc <__adddf3>
 800a26a:	460b      	mov	r3, r1
 800a26c:	4949      	ldr	r1, [pc, #292]	@ (800a394 <_strtod_l+0xaf4>)
 800a26e:	4a4e      	ldr	r2, [pc, #312]	@ (800a3a8 <_strtod_l+0xb08>)
 800a270:	4019      	ands	r1, r3
 800a272:	4291      	cmp	r1, r2
 800a274:	4682      	mov	sl, r0
 800a276:	d942      	bls.n	800a2fe <_strtod_l+0xa5e>
 800a278:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800a27a:	4b47      	ldr	r3, [pc, #284]	@ (800a398 <_strtod_l+0xaf8>)
 800a27c:	429a      	cmp	r2, r3
 800a27e:	d103      	bne.n	800a288 <_strtod_l+0x9e8>
 800a280:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800a282:	3301      	adds	r3, #1
 800a284:	f43f ad2f 	beq.w	8009ce6 <_strtod_l+0x446>
 800a288:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800a398 <_strtod_l+0xaf8>
 800a28c:	f04f 3aff 	mov.w	sl, #4294967295
 800a290:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800a292:	9805      	ldr	r0, [sp, #20]
 800a294:	f7fe fe7c 	bl	8008f90 <_Bfree>
 800a298:	9805      	ldr	r0, [sp, #20]
 800a29a:	4649      	mov	r1, r9
 800a29c:	f7fe fe78 	bl	8008f90 <_Bfree>
 800a2a0:	9805      	ldr	r0, [sp, #20]
 800a2a2:	4641      	mov	r1, r8
 800a2a4:	f7fe fe74 	bl	8008f90 <_Bfree>
 800a2a8:	9805      	ldr	r0, [sp, #20]
 800a2aa:	4621      	mov	r1, r4
 800a2ac:	f7fe fe70 	bl	8008f90 <_Bfree>
 800a2b0:	e619      	b.n	8009ee6 <_strtod_l+0x646>
 800a2b2:	f1ba 0f01 	cmp.w	sl, #1
 800a2b6:	d103      	bne.n	800a2c0 <_strtod_l+0xa20>
 800a2b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	f43f ada6 	beq.w	8009e0c <_strtod_l+0x56c>
 800a2c0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800a370 <_strtod_l+0xad0>
 800a2c4:	4f35      	ldr	r7, [pc, #212]	@ (800a39c <_strtod_l+0xafc>)
 800a2c6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a2ca:	2600      	movs	r6, #0
 800a2cc:	e7b1      	b.n	800a232 <_strtod_l+0x992>
 800a2ce:	4f34      	ldr	r7, [pc, #208]	@ (800a3a0 <_strtod_l+0xb00>)
 800a2d0:	2600      	movs	r6, #0
 800a2d2:	e7aa      	b.n	800a22a <_strtod_l+0x98a>
 800a2d4:	4b32      	ldr	r3, [pc, #200]	@ (800a3a0 <_strtod_l+0xb00>)
 800a2d6:	4630      	mov	r0, r6
 800a2d8:	4639      	mov	r1, r7
 800a2da:	2200      	movs	r2, #0
 800a2dc:	f7f6 f9b4 	bl	8000648 <__aeabi_dmul>
 800a2e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a2e2:	4606      	mov	r6, r0
 800a2e4:	460f      	mov	r7, r1
 800a2e6:	2b00      	cmp	r3, #0
 800a2e8:	d09f      	beq.n	800a22a <_strtod_l+0x98a>
 800a2ea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800a2ee:	e7a0      	b.n	800a232 <_strtod_l+0x992>
 800a2f0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800a378 <_strtod_l+0xad8>
 800a2f4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800a2f8:	ec57 6b17 	vmov	r6, r7, d7
 800a2fc:	e799      	b.n	800a232 <_strtod_l+0x992>
 800a2fe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800a302:	9b08      	ldr	r3, [sp, #32]
 800a304:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d1c1      	bne.n	800a290 <_strtod_l+0x9f0>
 800a30c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800a310:	0d1b      	lsrs	r3, r3, #20
 800a312:	051b      	lsls	r3, r3, #20
 800a314:	429d      	cmp	r5, r3
 800a316:	d1bb      	bne.n	800a290 <_strtod_l+0x9f0>
 800a318:	4630      	mov	r0, r6
 800a31a:	4639      	mov	r1, r7
 800a31c:	f7f6 fcf4 	bl	8000d08 <__aeabi_d2lz>
 800a320:	f7f6 f964 	bl	80005ec <__aeabi_l2d>
 800a324:	4602      	mov	r2, r0
 800a326:	460b      	mov	r3, r1
 800a328:	4630      	mov	r0, r6
 800a32a:	4639      	mov	r1, r7
 800a32c:	f7f5 ffd4 	bl	80002d8 <__aeabi_dsub>
 800a330:	460b      	mov	r3, r1
 800a332:	4602      	mov	r2, r0
 800a334:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800a338:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800a33c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a33e:	ea46 060a 	orr.w	r6, r6, sl
 800a342:	431e      	orrs	r6, r3
 800a344:	d06f      	beq.n	800a426 <_strtod_l+0xb86>
 800a346:	a30e      	add	r3, pc, #56	@ (adr r3, 800a380 <_strtod_l+0xae0>)
 800a348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a34c:	f7f6 fbee 	bl	8000b2c <__aeabi_dcmplt>
 800a350:	2800      	cmp	r0, #0
 800a352:	f47f acd3 	bne.w	8009cfc <_strtod_l+0x45c>
 800a356:	a30c      	add	r3, pc, #48	@ (adr r3, 800a388 <_strtod_l+0xae8>)
 800a358:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a35c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800a360:	f7f6 fc02 	bl	8000b68 <__aeabi_dcmpgt>
 800a364:	2800      	cmp	r0, #0
 800a366:	d093      	beq.n	800a290 <_strtod_l+0x9f0>
 800a368:	e4c8      	b.n	8009cfc <_strtod_l+0x45c>
 800a36a:	bf00      	nop
 800a36c:	f3af 8000 	nop.w
 800a370:	00000000 	.word	0x00000000
 800a374:	bff00000 	.word	0xbff00000
 800a378:	00000000 	.word	0x00000000
 800a37c:	3ff00000 	.word	0x3ff00000
 800a380:	94a03595 	.word	0x94a03595
 800a384:	3fdfffff 	.word	0x3fdfffff
 800a388:	35afe535 	.word	0x35afe535
 800a38c:	3fe00000 	.word	0x3fe00000
 800a390:	000fffff 	.word	0x000fffff
 800a394:	7ff00000 	.word	0x7ff00000
 800a398:	7fefffff 	.word	0x7fefffff
 800a39c:	3ff00000 	.word	0x3ff00000
 800a3a0:	3fe00000 	.word	0x3fe00000
 800a3a4:	7fe00000 	.word	0x7fe00000
 800a3a8:	7c9fffff 	.word	0x7c9fffff
 800a3ac:	9b08      	ldr	r3, [sp, #32]
 800a3ae:	b323      	cbz	r3, 800a3fa <_strtod_l+0xb5a>
 800a3b0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800a3b4:	d821      	bhi.n	800a3fa <_strtod_l+0xb5a>
 800a3b6:	a328      	add	r3, pc, #160	@ (adr r3, 800a458 <_strtod_l+0xbb8>)
 800a3b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a3bc:	4630      	mov	r0, r6
 800a3be:	4639      	mov	r1, r7
 800a3c0:	f7f6 fbbe 	bl	8000b40 <__aeabi_dcmple>
 800a3c4:	b1a0      	cbz	r0, 800a3f0 <_strtod_l+0xb50>
 800a3c6:	4639      	mov	r1, r7
 800a3c8:	4630      	mov	r0, r6
 800a3ca:	f7f6 fc15 	bl	8000bf8 <__aeabi_d2uiz>
 800a3ce:	2801      	cmp	r0, #1
 800a3d0:	bf38      	it	cc
 800a3d2:	2001      	movcc	r0, #1
 800a3d4:	f7f6 f8be 	bl	8000554 <__aeabi_ui2d>
 800a3d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800a3da:	4606      	mov	r6, r0
 800a3dc:	460f      	mov	r7, r1
 800a3de:	b9fb      	cbnz	r3, 800a420 <_strtod_l+0xb80>
 800a3e0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800a3e4:	9014      	str	r0, [sp, #80]	@ 0x50
 800a3e6:	9315      	str	r3, [sp, #84]	@ 0x54
 800a3e8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800a3ec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800a3f0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800a3f2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800a3f6:	1b5b      	subs	r3, r3, r5
 800a3f8:	9311      	str	r3, [sp, #68]	@ 0x44
 800a3fa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800a3fe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800a402:	f7ff f8f1 	bl	80095e8 <__ulp>
 800a406:	4650      	mov	r0, sl
 800a408:	ec53 2b10 	vmov	r2, r3, d0
 800a40c:	4659      	mov	r1, fp
 800a40e:	f7f6 f91b 	bl	8000648 <__aeabi_dmul>
 800a412:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800a416:	f7f5 ff61 	bl	80002dc <__adddf3>
 800a41a:	4682      	mov	sl, r0
 800a41c:	468b      	mov	fp, r1
 800a41e:	e770      	b.n	800a302 <_strtod_l+0xa62>
 800a420:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800a424:	e7e0      	b.n	800a3e8 <_strtod_l+0xb48>
 800a426:	a30e      	add	r3, pc, #56	@ (adr r3, 800a460 <_strtod_l+0xbc0>)
 800a428:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a42c:	f7f6 fb7e 	bl	8000b2c <__aeabi_dcmplt>
 800a430:	e798      	b.n	800a364 <_strtod_l+0xac4>
 800a432:	2300      	movs	r3, #0
 800a434:	930e      	str	r3, [sp, #56]	@ 0x38
 800a436:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800a438:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800a43a:	6013      	str	r3, [r2, #0]
 800a43c:	f7ff ba6d 	b.w	800991a <_strtod_l+0x7a>
 800a440:	2a65      	cmp	r2, #101	@ 0x65
 800a442:	f43f ab68 	beq.w	8009b16 <_strtod_l+0x276>
 800a446:	2a45      	cmp	r2, #69	@ 0x45
 800a448:	f43f ab65 	beq.w	8009b16 <_strtod_l+0x276>
 800a44c:	2301      	movs	r3, #1
 800a44e:	f7ff bba0 	b.w	8009b92 <_strtod_l+0x2f2>
 800a452:	bf00      	nop
 800a454:	f3af 8000 	nop.w
 800a458:	ffc00000 	.word	0xffc00000
 800a45c:	41dfffff 	.word	0x41dfffff
 800a460:	94a03595 	.word	0x94a03595
 800a464:	3fcfffff 	.word	0x3fcfffff

0800a468 <_strtod_r>:
 800a468:	4b01      	ldr	r3, [pc, #4]	@ (800a470 <_strtod_r+0x8>)
 800a46a:	f7ff ba19 	b.w	80098a0 <_strtod_l>
 800a46e:	bf00      	nop
 800a470:	20000094 	.word	0x20000094

0800a474 <_strtol_l.isra.0>:
 800a474:	2b24      	cmp	r3, #36	@ 0x24
 800a476:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a47a:	4686      	mov	lr, r0
 800a47c:	4690      	mov	r8, r2
 800a47e:	d801      	bhi.n	800a484 <_strtol_l.isra.0+0x10>
 800a480:	2b01      	cmp	r3, #1
 800a482:	d106      	bne.n	800a492 <_strtol_l.isra.0+0x1e>
 800a484:	f7fd fdb8 	bl	8007ff8 <__errno>
 800a488:	2316      	movs	r3, #22
 800a48a:	6003      	str	r3, [r0, #0]
 800a48c:	2000      	movs	r0, #0
 800a48e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a492:	4834      	ldr	r0, [pc, #208]	@ (800a564 <_strtol_l.isra.0+0xf0>)
 800a494:	460d      	mov	r5, r1
 800a496:	462a      	mov	r2, r5
 800a498:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a49c:	5d06      	ldrb	r6, [r0, r4]
 800a49e:	f016 0608 	ands.w	r6, r6, #8
 800a4a2:	d1f8      	bne.n	800a496 <_strtol_l.isra.0+0x22>
 800a4a4:	2c2d      	cmp	r4, #45	@ 0x2d
 800a4a6:	d110      	bne.n	800a4ca <_strtol_l.isra.0+0x56>
 800a4a8:	782c      	ldrb	r4, [r5, #0]
 800a4aa:	2601      	movs	r6, #1
 800a4ac:	1c95      	adds	r5, r2, #2
 800a4ae:	f033 0210 	bics.w	r2, r3, #16
 800a4b2:	d115      	bne.n	800a4e0 <_strtol_l.isra.0+0x6c>
 800a4b4:	2c30      	cmp	r4, #48	@ 0x30
 800a4b6:	d10d      	bne.n	800a4d4 <_strtol_l.isra.0+0x60>
 800a4b8:	782a      	ldrb	r2, [r5, #0]
 800a4ba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800a4be:	2a58      	cmp	r2, #88	@ 0x58
 800a4c0:	d108      	bne.n	800a4d4 <_strtol_l.isra.0+0x60>
 800a4c2:	786c      	ldrb	r4, [r5, #1]
 800a4c4:	3502      	adds	r5, #2
 800a4c6:	2310      	movs	r3, #16
 800a4c8:	e00a      	b.n	800a4e0 <_strtol_l.isra.0+0x6c>
 800a4ca:	2c2b      	cmp	r4, #43	@ 0x2b
 800a4cc:	bf04      	itt	eq
 800a4ce:	782c      	ldrbeq	r4, [r5, #0]
 800a4d0:	1c95      	addeq	r5, r2, #2
 800a4d2:	e7ec      	b.n	800a4ae <_strtol_l.isra.0+0x3a>
 800a4d4:	2b00      	cmp	r3, #0
 800a4d6:	d1f6      	bne.n	800a4c6 <_strtol_l.isra.0+0x52>
 800a4d8:	2c30      	cmp	r4, #48	@ 0x30
 800a4da:	bf14      	ite	ne
 800a4dc:	230a      	movne	r3, #10
 800a4de:	2308      	moveq	r3, #8
 800a4e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800a4e4:	f10c 3cff 	add.w	ip, ip, #4294967295
 800a4e8:	2200      	movs	r2, #0
 800a4ea:	fbbc f9f3 	udiv	r9, ip, r3
 800a4ee:	4610      	mov	r0, r2
 800a4f0:	fb03 ca19 	mls	sl, r3, r9, ip
 800a4f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800a4f8:	2f09      	cmp	r7, #9
 800a4fa:	d80f      	bhi.n	800a51c <_strtol_l.isra.0+0xa8>
 800a4fc:	463c      	mov	r4, r7
 800a4fe:	42a3      	cmp	r3, r4
 800a500:	dd1b      	ble.n	800a53a <_strtol_l.isra.0+0xc6>
 800a502:	1c57      	adds	r7, r2, #1
 800a504:	d007      	beq.n	800a516 <_strtol_l.isra.0+0xa2>
 800a506:	4581      	cmp	r9, r0
 800a508:	d314      	bcc.n	800a534 <_strtol_l.isra.0+0xc0>
 800a50a:	d101      	bne.n	800a510 <_strtol_l.isra.0+0x9c>
 800a50c:	45a2      	cmp	sl, r4
 800a50e:	db11      	blt.n	800a534 <_strtol_l.isra.0+0xc0>
 800a510:	fb00 4003 	mla	r0, r0, r3, r4
 800a514:	2201      	movs	r2, #1
 800a516:	f815 4b01 	ldrb.w	r4, [r5], #1
 800a51a:	e7eb      	b.n	800a4f4 <_strtol_l.isra.0+0x80>
 800a51c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800a520:	2f19      	cmp	r7, #25
 800a522:	d801      	bhi.n	800a528 <_strtol_l.isra.0+0xb4>
 800a524:	3c37      	subs	r4, #55	@ 0x37
 800a526:	e7ea      	b.n	800a4fe <_strtol_l.isra.0+0x8a>
 800a528:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800a52c:	2f19      	cmp	r7, #25
 800a52e:	d804      	bhi.n	800a53a <_strtol_l.isra.0+0xc6>
 800a530:	3c57      	subs	r4, #87	@ 0x57
 800a532:	e7e4      	b.n	800a4fe <_strtol_l.isra.0+0x8a>
 800a534:	f04f 32ff 	mov.w	r2, #4294967295
 800a538:	e7ed      	b.n	800a516 <_strtol_l.isra.0+0xa2>
 800a53a:	1c53      	adds	r3, r2, #1
 800a53c:	d108      	bne.n	800a550 <_strtol_l.isra.0+0xdc>
 800a53e:	2322      	movs	r3, #34	@ 0x22
 800a540:	f8ce 3000 	str.w	r3, [lr]
 800a544:	4660      	mov	r0, ip
 800a546:	f1b8 0f00 	cmp.w	r8, #0
 800a54a:	d0a0      	beq.n	800a48e <_strtol_l.isra.0+0x1a>
 800a54c:	1e69      	subs	r1, r5, #1
 800a54e:	e006      	b.n	800a55e <_strtol_l.isra.0+0xea>
 800a550:	b106      	cbz	r6, 800a554 <_strtol_l.isra.0+0xe0>
 800a552:	4240      	negs	r0, r0
 800a554:	f1b8 0f00 	cmp.w	r8, #0
 800a558:	d099      	beq.n	800a48e <_strtol_l.isra.0+0x1a>
 800a55a:	2a00      	cmp	r2, #0
 800a55c:	d1f6      	bne.n	800a54c <_strtol_l.isra.0+0xd8>
 800a55e:	f8c8 1000 	str.w	r1, [r8]
 800a562:	e794      	b.n	800a48e <_strtol_l.isra.0+0x1a>
 800a564:	0800d709 	.word	0x0800d709

0800a568 <_strtol_r>:
 800a568:	f7ff bf84 	b.w	800a474 <_strtol_l.isra.0>

0800a56c <__ssputs_r>:
 800a56c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a570:	688e      	ldr	r6, [r1, #8]
 800a572:	461f      	mov	r7, r3
 800a574:	42be      	cmp	r6, r7
 800a576:	680b      	ldr	r3, [r1, #0]
 800a578:	4682      	mov	sl, r0
 800a57a:	460c      	mov	r4, r1
 800a57c:	4690      	mov	r8, r2
 800a57e:	d82d      	bhi.n	800a5dc <__ssputs_r+0x70>
 800a580:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800a584:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800a588:	d026      	beq.n	800a5d8 <__ssputs_r+0x6c>
 800a58a:	6965      	ldr	r5, [r4, #20]
 800a58c:	6909      	ldr	r1, [r1, #16]
 800a58e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800a592:	eba3 0901 	sub.w	r9, r3, r1
 800a596:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800a59a:	1c7b      	adds	r3, r7, #1
 800a59c:	444b      	add	r3, r9
 800a59e:	106d      	asrs	r5, r5, #1
 800a5a0:	429d      	cmp	r5, r3
 800a5a2:	bf38      	it	cc
 800a5a4:	461d      	movcc	r5, r3
 800a5a6:	0553      	lsls	r3, r2, #21
 800a5a8:	d527      	bpl.n	800a5fa <__ssputs_r+0x8e>
 800a5aa:	4629      	mov	r1, r5
 800a5ac:	f7fe fc24 	bl	8008df8 <_malloc_r>
 800a5b0:	4606      	mov	r6, r0
 800a5b2:	b360      	cbz	r0, 800a60e <__ssputs_r+0xa2>
 800a5b4:	6921      	ldr	r1, [r4, #16]
 800a5b6:	464a      	mov	r2, r9
 800a5b8:	f000 fb32 	bl	800ac20 <memcpy>
 800a5bc:	89a3      	ldrh	r3, [r4, #12]
 800a5be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800a5c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a5c6:	81a3      	strh	r3, [r4, #12]
 800a5c8:	6126      	str	r6, [r4, #16]
 800a5ca:	6165      	str	r5, [r4, #20]
 800a5cc:	444e      	add	r6, r9
 800a5ce:	eba5 0509 	sub.w	r5, r5, r9
 800a5d2:	6026      	str	r6, [r4, #0]
 800a5d4:	60a5      	str	r5, [r4, #8]
 800a5d6:	463e      	mov	r6, r7
 800a5d8:	42be      	cmp	r6, r7
 800a5da:	d900      	bls.n	800a5de <__ssputs_r+0x72>
 800a5dc:	463e      	mov	r6, r7
 800a5de:	6820      	ldr	r0, [r4, #0]
 800a5e0:	4632      	mov	r2, r6
 800a5e2:	4641      	mov	r1, r8
 800a5e4:	f000 fabe 	bl	800ab64 <memmove>
 800a5e8:	68a3      	ldr	r3, [r4, #8]
 800a5ea:	1b9b      	subs	r3, r3, r6
 800a5ec:	60a3      	str	r3, [r4, #8]
 800a5ee:	6823      	ldr	r3, [r4, #0]
 800a5f0:	4433      	add	r3, r6
 800a5f2:	6023      	str	r3, [r4, #0]
 800a5f4:	2000      	movs	r0, #0
 800a5f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a5fa:	462a      	mov	r2, r5
 800a5fc:	f000 fea5 	bl	800b34a <_realloc_r>
 800a600:	4606      	mov	r6, r0
 800a602:	2800      	cmp	r0, #0
 800a604:	d1e0      	bne.n	800a5c8 <__ssputs_r+0x5c>
 800a606:	6921      	ldr	r1, [r4, #16]
 800a608:	4650      	mov	r0, sl
 800a60a:	f7fe fb81 	bl	8008d10 <_free_r>
 800a60e:	230c      	movs	r3, #12
 800a610:	f8ca 3000 	str.w	r3, [sl]
 800a614:	89a3      	ldrh	r3, [r4, #12]
 800a616:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800a61a:	81a3      	strh	r3, [r4, #12]
 800a61c:	f04f 30ff 	mov.w	r0, #4294967295
 800a620:	e7e9      	b.n	800a5f6 <__ssputs_r+0x8a>
	...

0800a624 <_svfiprintf_r>:
 800a624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a628:	4698      	mov	r8, r3
 800a62a:	898b      	ldrh	r3, [r1, #12]
 800a62c:	061b      	lsls	r3, r3, #24
 800a62e:	b09d      	sub	sp, #116	@ 0x74
 800a630:	4607      	mov	r7, r0
 800a632:	460d      	mov	r5, r1
 800a634:	4614      	mov	r4, r2
 800a636:	d510      	bpl.n	800a65a <_svfiprintf_r+0x36>
 800a638:	690b      	ldr	r3, [r1, #16]
 800a63a:	b973      	cbnz	r3, 800a65a <_svfiprintf_r+0x36>
 800a63c:	2140      	movs	r1, #64	@ 0x40
 800a63e:	f7fe fbdb 	bl	8008df8 <_malloc_r>
 800a642:	6028      	str	r0, [r5, #0]
 800a644:	6128      	str	r0, [r5, #16]
 800a646:	b930      	cbnz	r0, 800a656 <_svfiprintf_r+0x32>
 800a648:	230c      	movs	r3, #12
 800a64a:	603b      	str	r3, [r7, #0]
 800a64c:	f04f 30ff 	mov.w	r0, #4294967295
 800a650:	b01d      	add	sp, #116	@ 0x74
 800a652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a656:	2340      	movs	r3, #64	@ 0x40
 800a658:	616b      	str	r3, [r5, #20]
 800a65a:	2300      	movs	r3, #0
 800a65c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a65e:	2320      	movs	r3, #32
 800a660:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a664:	f8cd 800c 	str.w	r8, [sp, #12]
 800a668:	2330      	movs	r3, #48	@ 0x30
 800a66a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800a808 <_svfiprintf_r+0x1e4>
 800a66e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a672:	f04f 0901 	mov.w	r9, #1
 800a676:	4623      	mov	r3, r4
 800a678:	469a      	mov	sl, r3
 800a67a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a67e:	b10a      	cbz	r2, 800a684 <_svfiprintf_r+0x60>
 800a680:	2a25      	cmp	r2, #37	@ 0x25
 800a682:	d1f9      	bne.n	800a678 <_svfiprintf_r+0x54>
 800a684:	ebba 0b04 	subs.w	fp, sl, r4
 800a688:	d00b      	beq.n	800a6a2 <_svfiprintf_r+0x7e>
 800a68a:	465b      	mov	r3, fp
 800a68c:	4622      	mov	r2, r4
 800a68e:	4629      	mov	r1, r5
 800a690:	4638      	mov	r0, r7
 800a692:	f7ff ff6b 	bl	800a56c <__ssputs_r>
 800a696:	3001      	adds	r0, #1
 800a698:	f000 80a7 	beq.w	800a7ea <_svfiprintf_r+0x1c6>
 800a69c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a69e:	445a      	add	r2, fp
 800a6a0:	9209      	str	r2, [sp, #36]	@ 0x24
 800a6a2:	f89a 3000 	ldrb.w	r3, [sl]
 800a6a6:	2b00      	cmp	r3, #0
 800a6a8:	f000 809f 	beq.w	800a7ea <_svfiprintf_r+0x1c6>
 800a6ac:	2300      	movs	r3, #0
 800a6ae:	f04f 32ff 	mov.w	r2, #4294967295
 800a6b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a6b6:	f10a 0a01 	add.w	sl, sl, #1
 800a6ba:	9304      	str	r3, [sp, #16]
 800a6bc:	9307      	str	r3, [sp, #28]
 800a6be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a6c2:	931a      	str	r3, [sp, #104]	@ 0x68
 800a6c4:	4654      	mov	r4, sl
 800a6c6:	2205      	movs	r2, #5
 800a6c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a6cc:	484e      	ldr	r0, [pc, #312]	@ (800a808 <_svfiprintf_r+0x1e4>)
 800a6ce:	f7f5 fda7 	bl	8000220 <memchr>
 800a6d2:	9a04      	ldr	r2, [sp, #16]
 800a6d4:	b9d8      	cbnz	r0, 800a70e <_svfiprintf_r+0xea>
 800a6d6:	06d0      	lsls	r0, r2, #27
 800a6d8:	bf44      	itt	mi
 800a6da:	2320      	movmi	r3, #32
 800a6dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6e0:	0711      	lsls	r1, r2, #28
 800a6e2:	bf44      	itt	mi
 800a6e4:	232b      	movmi	r3, #43	@ 0x2b
 800a6e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a6ea:	f89a 3000 	ldrb.w	r3, [sl]
 800a6ee:	2b2a      	cmp	r3, #42	@ 0x2a
 800a6f0:	d015      	beq.n	800a71e <_svfiprintf_r+0xfa>
 800a6f2:	9a07      	ldr	r2, [sp, #28]
 800a6f4:	4654      	mov	r4, sl
 800a6f6:	2000      	movs	r0, #0
 800a6f8:	f04f 0c0a 	mov.w	ip, #10
 800a6fc:	4621      	mov	r1, r4
 800a6fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a702:	3b30      	subs	r3, #48	@ 0x30
 800a704:	2b09      	cmp	r3, #9
 800a706:	d94b      	bls.n	800a7a0 <_svfiprintf_r+0x17c>
 800a708:	b1b0      	cbz	r0, 800a738 <_svfiprintf_r+0x114>
 800a70a:	9207      	str	r2, [sp, #28]
 800a70c:	e014      	b.n	800a738 <_svfiprintf_r+0x114>
 800a70e:	eba0 0308 	sub.w	r3, r0, r8
 800a712:	fa09 f303 	lsl.w	r3, r9, r3
 800a716:	4313      	orrs	r3, r2
 800a718:	9304      	str	r3, [sp, #16]
 800a71a:	46a2      	mov	sl, r4
 800a71c:	e7d2      	b.n	800a6c4 <_svfiprintf_r+0xa0>
 800a71e:	9b03      	ldr	r3, [sp, #12]
 800a720:	1d19      	adds	r1, r3, #4
 800a722:	681b      	ldr	r3, [r3, #0]
 800a724:	9103      	str	r1, [sp, #12]
 800a726:	2b00      	cmp	r3, #0
 800a728:	bfbb      	ittet	lt
 800a72a:	425b      	neglt	r3, r3
 800a72c:	f042 0202 	orrlt.w	r2, r2, #2
 800a730:	9307      	strge	r3, [sp, #28]
 800a732:	9307      	strlt	r3, [sp, #28]
 800a734:	bfb8      	it	lt
 800a736:	9204      	strlt	r2, [sp, #16]
 800a738:	7823      	ldrb	r3, [r4, #0]
 800a73a:	2b2e      	cmp	r3, #46	@ 0x2e
 800a73c:	d10a      	bne.n	800a754 <_svfiprintf_r+0x130>
 800a73e:	7863      	ldrb	r3, [r4, #1]
 800a740:	2b2a      	cmp	r3, #42	@ 0x2a
 800a742:	d132      	bne.n	800a7aa <_svfiprintf_r+0x186>
 800a744:	9b03      	ldr	r3, [sp, #12]
 800a746:	1d1a      	adds	r2, r3, #4
 800a748:	681b      	ldr	r3, [r3, #0]
 800a74a:	9203      	str	r2, [sp, #12]
 800a74c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a750:	3402      	adds	r4, #2
 800a752:	9305      	str	r3, [sp, #20]
 800a754:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800a818 <_svfiprintf_r+0x1f4>
 800a758:	7821      	ldrb	r1, [r4, #0]
 800a75a:	2203      	movs	r2, #3
 800a75c:	4650      	mov	r0, sl
 800a75e:	f7f5 fd5f 	bl	8000220 <memchr>
 800a762:	b138      	cbz	r0, 800a774 <_svfiprintf_r+0x150>
 800a764:	9b04      	ldr	r3, [sp, #16]
 800a766:	eba0 000a 	sub.w	r0, r0, sl
 800a76a:	2240      	movs	r2, #64	@ 0x40
 800a76c:	4082      	lsls	r2, r0
 800a76e:	4313      	orrs	r3, r2
 800a770:	3401      	adds	r4, #1
 800a772:	9304      	str	r3, [sp, #16]
 800a774:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a778:	4824      	ldr	r0, [pc, #144]	@ (800a80c <_svfiprintf_r+0x1e8>)
 800a77a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a77e:	2206      	movs	r2, #6
 800a780:	f7f5 fd4e 	bl	8000220 <memchr>
 800a784:	2800      	cmp	r0, #0
 800a786:	d036      	beq.n	800a7f6 <_svfiprintf_r+0x1d2>
 800a788:	4b21      	ldr	r3, [pc, #132]	@ (800a810 <_svfiprintf_r+0x1ec>)
 800a78a:	bb1b      	cbnz	r3, 800a7d4 <_svfiprintf_r+0x1b0>
 800a78c:	9b03      	ldr	r3, [sp, #12]
 800a78e:	3307      	adds	r3, #7
 800a790:	f023 0307 	bic.w	r3, r3, #7
 800a794:	3308      	adds	r3, #8
 800a796:	9303      	str	r3, [sp, #12]
 800a798:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800a79a:	4433      	add	r3, r6
 800a79c:	9309      	str	r3, [sp, #36]	@ 0x24
 800a79e:	e76a      	b.n	800a676 <_svfiprintf_r+0x52>
 800a7a0:	fb0c 3202 	mla	r2, ip, r2, r3
 800a7a4:	460c      	mov	r4, r1
 800a7a6:	2001      	movs	r0, #1
 800a7a8:	e7a8      	b.n	800a6fc <_svfiprintf_r+0xd8>
 800a7aa:	2300      	movs	r3, #0
 800a7ac:	3401      	adds	r4, #1
 800a7ae:	9305      	str	r3, [sp, #20]
 800a7b0:	4619      	mov	r1, r3
 800a7b2:	f04f 0c0a 	mov.w	ip, #10
 800a7b6:	4620      	mov	r0, r4
 800a7b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800a7bc:	3a30      	subs	r2, #48	@ 0x30
 800a7be:	2a09      	cmp	r2, #9
 800a7c0:	d903      	bls.n	800a7ca <_svfiprintf_r+0x1a6>
 800a7c2:	2b00      	cmp	r3, #0
 800a7c4:	d0c6      	beq.n	800a754 <_svfiprintf_r+0x130>
 800a7c6:	9105      	str	r1, [sp, #20]
 800a7c8:	e7c4      	b.n	800a754 <_svfiprintf_r+0x130>
 800a7ca:	fb0c 2101 	mla	r1, ip, r1, r2
 800a7ce:	4604      	mov	r4, r0
 800a7d0:	2301      	movs	r3, #1
 800a7d2:	e7f0      	b.n	800a7b6 <_svfiprintf_r+0x192>
 800a7d4:	ab03      	add	r3, sp, #12
 800a7d6:	9300      	str	r3, [sp, #0]
 800a7d8:	462a      	mov	r2, r5
 800a7da:	4b0e      	ldr	r3, [pc, #56]	@ (800a814 <_svfiprintf_r+0x1f0>)
 800a7dc:	a904      	add	r1, sp, #16
 800a7de:	4638      	mov	r0, r7
 800a7e0:	f7fc fb44 	bl	8006e6c <_printf_float>
 800a7e4:	1c42      	adds	r2, r0, #1
 800a7e6:	4606      	mov	r6, r0
 800a7e8:	d1d6      	bne.n	800a798 <_svfiprintf_r+0x174>
 800a7ea:	89ab      	ldrh	r3, [r5, #12]
 800a7ec:	065b      	lsls	r3, r3, #25
 800a7ee:	f53f af2d 	bmi.w	800a64c <_svfiprintf_r+0x28>
 800a7f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800a7f4:	e72c      	b.n	800a650 <_svfiprintf_r+0x2c>
 800a7f6:	ab03      	add	r3, sp, #12
 800a7f8:	9300      	str	r3, [sp, #0]
 800a7fa:	462a      	mov	r2, r5
 800a7fc:	4b05      	ldr	r3, [pc, #20]	@ (800a814 <_svfiprintf_r+0x1f0>)
 800a7fe:	a904      	add	r1, sp, #16
 800a800:	4638      	mov	r0, r7
 800a802:	f7fc fdcb 	bl	800739c <_printf_i>
 800a806:	e7ed      	b.n	800a7e4 <_svfiprintf_r+0x1c0>
 800a808:	0800d501 	.word	0x0800d501
 800a80c:	0800d50b 	.word	0x0800d50b
 800a810:	08006e6d 	.word	0x08006e6d
 800a814:	0800a56d 	.word	0x0800a56d
 800a818:	0800d507 	.word	0x0800d507

0800a81c <__sfputc_r>:
 800a81c:	6893      	ldr	r3, [r2, #8]
 800a81e:	3b01      	subs	r3, #1
 800a820:	2b00      	cmp	r3, #0
 800a822:	b410      	push	{r4}
 800a824:	6093      	str	r3, [r2, #8]
 800a826:	da08      	bge.n	800a83a <__sfputc_r+0x1e>
 800a828:	6994      	ldr	r4, [r2, #24]
 800a82a:	42a3      	cmp	r3, r4
 800a82c:	db01      	blt.n	800a832 <__sfputc_r+0x16>
 800a82e:	290a      	cmp	r1, #10
 800a830:	d103      	bne.n	800a83a <__sfputc_r+0x1e>
 800a832:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a836:	f7fd baf8 	b.w	8007e2a <__swbuf_r>
 800a83a:	6813      	ldr	r3, [r2, #0]
 800a83c:	1c58      	adds	r0, r3, #1
 800a83e:	6010      	str	r0, [r2, #0]
 800a840:	7019      	strb	r1, [r3, #0]
 800a842:	4608      	mov	r0, r1
 800a844:	f85d 4b04 	ldr.w	r4, [sp], #4
 800a848:	4770      	bx	lr

0800a84a <__sfputs_r>:
 800a84a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a84c:	4606      	mov	r6, r0
 800a84e:	460f      	mov	r7, r1
 800a850:	4614      	mov	r4, r2
 800a852:	18d5      	adds	r5, r2, r3
 800a854:	42ac      	cmp	r4, r5
 800a856:	d101      	bne.n	800a85c <__sfputs_r+0x12>
 800a858:	2000      	movs	r0, #0
 800a85a:	e007      	b.n	800a86c <__sfputs_r+0x22>
 800a85c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a860:	463a      	mov	r2, r7
 800a862:	4630      	mov	r0, r6
 800a864:	f7ff ffda 	bl	800a81c <__sfputc_r>
 800a868:	1c43      	adds	r3, r0, #1
 800a86a:	d1f3      	bne.n	800a854 <__sfputs_r+0xa>
 800a86c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800a870 <_vfiprintf_r>:
 800a870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a874:	460d      	mov	r5, r1
 800a876:	b09d      	sub	sp, #116	@ 0x74
 800a878:	4614      	mov	r4, r2
 800a87a:	4698      	mov	r8, r3
 800a87c:	4606      	mov	r6, r0
 800a87e:	b118      	cbz	r0, 800a888 <_vfiprintf_r+0x18>
 800a880:	6a03      	ldr	r3, [r0, #32]
 800a882:	b90b      	cbnz	r3, 800a888 <_vfiprintf_r+0x18>
 800a884:	f7fd f9ee 	bl	8007c64 <__sinit>
 800a888:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a88a:	07d9      	lsls	r1, r3, #31
 800a88c:	d405      	bmi.n	800a89a <_vfiprintf_r+0x2a>
 800a88e:	89ab      	ldrh	r3, [r5, #12]
 800a890:	059a      	lsls	r2, r3, #22
 800a892:	d402      	bmi.n	800a89a <_vfiprintf_r+0x2a>
 800a894:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a896:	f7fd fbda 	bl	800804e <__retarget_lock_acquire_recursive>
 800a89a:	89ab      	ldrh	r3, [r5, #12]
 800a89c:	071b      	lsls	r3, r3, #28
 800a89e:	d501      	bpl.n	800a8a4 <_vfiprintf_r+0x34>
 800a8a0:	692b      	ldr	r3, [r5, #16]
 800a8a2:	b99b      	cbnz	r3, 800a8cc <_vfiprintf_r+0x5c>
 800a8a4:	4629      	mov	r1, r5
 800a8a6:	4630      	mov	r0, r6
 800a8a8:	f7fd fafe 	bl	8007ea8 <__swsetup_r>
 800a8ac:	b170      	cbz	r0, 800a8cc <_vfiprintf_r+0x5c>
 800a8ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800a8b0:	07dc      	lsls	r4, r3, #31
 800a8b2:	d504      	bpl.n	800a8be <_vfiprintf_r+0x4e>
 800a8b4:	f04f 30ff 	mov.w	r0, #4294967295
 800a8b8:	b01d      	add	sp, #116	@ 0x74
 800a8ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8be:	89ab      	ldrh	r3, [r5, #12]
 800a8c0:	0598      	lsls	r0, r3, #22
 800a8c2:	d4f7      	bmi.n	800a8b4 <_vfiprintf_r+0x44>
 800a8c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800a8c6:	f7fd fbc3 	bl	8008050 <__retarget_lock_release_recursive>
 800a8ca:	e7f3      	b.n	800a8b4 <_vfiprintf_r+0x44>
 800a8cc:	2300      	movs	r3, #0
 800a8ce:	9309      	str	r3, [sp, #36]	@ 0x24
 800a8d0:	2320      	movs	r3, #32
 800a8d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800a8d6:	f8cd 800c 	str.w	r8, [sp, #12]
 800a8da:	2330      	movs	r3, #48	@ 0x30
 800a8dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800aa8c <_vfiprintf_r+0x21c>
 800a8e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800a8e4:	f04f 0901 	mov.w	r9, #1
 800a8e8:	4623      	mov	r3, r4
 800a8ea:	469a      	mov	sl, r3
 800a8ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a8f0:	b10a      	cbz	r2, 800a8f6 <_vfiprintf_r+0x86>
 800a8f2:	2a25      	cmp	r2, #37	@ 0x25
 800a8f4:	d1f9      	bne.n	800a8ea <_vfiprintf_r+0x7a>
 800a8f6:	ebba 0b04 	subs.w	fp, sl, r4
 800a8fa:	d00b      	beq.n	800a914 <_vfiprintf_r+0xa4>
 800a8fc:	465b      	mov	r3, fp
 800a8fe:	4622      	mov	r2, r4
 800a900:	4629      	mov	r1, r5
 800a902:	4630      	mov	r0, r6
 800a904:	f7ff ffa1 	bl	800a84a <__sfputs_r>
 800a908:	3001      	adds	r0, #1
 800a90a:	f000 80a7 	beq.w	800aa5c <_vfiprintf_r+0x1ec>
 800a90e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800a910:	445a      	add	r2, fp
 800a912:	9209      	str	r2, [sp, #36]	@ 0x24
 800a914:	f89a 3000 	ldrb.w	r3, [sl]
 800a918:	2b00      	cmp	r3, #0
 800a91a:	f000 809f 	beq.w	800aa5c <_vfiprintf_r+0x1ec>
 800a91e:	2300      	movs	r3, #0
 800a920:	f04f 32ff 	mov.w	r2, #4294967295
 800a924:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800a928:	f10a 0a01 	add.w	sl, sl, #1
 800a92c:	9304      	str	r3, [sp, #16]
 800a92e:	9307      	str	r3, [sp, #28]
 800a930:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800a934:	931a      	str	r3, [sp, #104]	@ 0x68
 800a936:	4654      	mov	r4, sl
 800a938:	2205      	movs	r2, #5
 800a93a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a93e:	4853      	ldr	r0, [pc, #332]	@ (800aa8c <_vfiprintf_r+0x21c>)
 800a940:	f7f5 fc6e 	bl	8000220 <memchr>
 800a944:	9a04      	ldr	r2, [sp, #16]
 800a946:	b9d8      	cbnz	r0, 800a980 <_vfiprintf_r+0x110>
 800a948:	06d1      	lsls	r1, r2, #27
 800a94a:	bf44      	itt	mi
 800a94c:	2320      	movmi	r3, #32
 800a94e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a952:	0713      	lsls	r3, r2, #28
 800a954:	bf44      	itt	mi
 800a956:	232b      	movmi	r3, #43	@ 0x2b
 800a958:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800a95c:	f89a 3000 	ldrb.w	r3, [sl]
 800a960:	2b2a      	cmp	r3, #42	@ 0x2a
 800a962:	d015      	beq.n	800a990 <_vfiprintf_r+0x120>
 800a964:	9a07      	ldr	r2, [sp, #28]
 800a966:	4654      	mov	r4, sl
 800a968:	2000      	movs	r0, #0
 800a96a:	f04f 0c0a 	mov.w	ip, #10
 800a96e:	4621      	mov	r1, r4
 800a970:	f811 3b01 	ldrb.w	r3, [r1], #1
 800a974:	3b30      	subs	r3, #48	@ 0x30
 800a976:	2b09      	cmp	r3, #9
 800a978:	d94b      	bls.n	800aa12 <_vfiprintf_r+0x1a2>
 800a97a:	b1b0      	cbz	r0, 800a9aa <_vfiprintf_r+0x13a>
 800a97c:	9207      	str	r2, [sp, #28]
 800a97e:	e014      	b.n	800a9aa <_vfiprintf_r+0x13a>
 800a980:	eba0 0308 	sub.w	r3, r0, r8
 800a984:	fa09 f303 	lsl.w	r3, r9, r3
 800a988:	4313      	orrs	r3, r2
 800a98a:	9304      	str	r3, [sp, #16]
 800a98c:	46a2      	mov	sl, r4
 800a98e:	e7d2      	b.n	800a936 <_vfiprintf_r+0xc6>
 800a990:	9b03      	ldr	r3, [sp, #12]
 800a992:	1d19      	adds	r1, r3, #4
 800a994:	681b      	ldr	r3, [r3, #0]
 800a996:	9103      	str	r1, [sp, #12]
 800a998:	2b00      	cmp	r3, #0
 800a99a:	bfbb      	ittet	lt
 800a99c:	425b      	neglt	r3, r3
 800a99e:	f042 0202 	orrlt.w	r2, r2, #2
 800a9a2:	9307      	strge	r3, [sp, #28]
 800a9a4:	9307      	strlt	r3, [sp, #28]
 800a9a6:	bfb8      	it	lt
 800a9a8:	9204      	strlt	r2, [sp, #16]
 800a9aa:	7823      	ldrb	r3, [r4, #0]
 800a9ac:	2b2e      	cmp	r3, #46	@ 0x2e
 800a9ae:	d10a      	bne.n	800a9c6 <_vfiprintf_r+0x156>
 800a9b0:	7863      	ldrb	r3, [r4, #1]
 800a9b2:	2b2a      	cmp	r3, #42	@ 0x2a
 800a9b4:	d132      	bne.n	800aa1c <_vfiprintf_r+0x1ac>
 800a9b6:	9b03      	ldr	r3, [sp, #12]
 800a9b8:	1d1a      	adds	r2, r3, #4
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	9203      	str	r2, [sp, #12]
 800a9be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800a9c2:	3402      	adds	r4, #2
 800a9c4:	9305      	str	r3, [sp, #20]
 800a9c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800aa9c <_vfiprintf_r+0x22c>
 800a9ca:	7821      	ldrb	r1, [r4, #0]
 800a9cc:	2203      	movs	r2, #3
 800a9ce:	4650      	mov	r0, sl
 800a9d0:	f7f5 fc26 	bl	8000220 <memchr>
 800a9d4:	b138      	cbz	r0, 800a9e6 <_vfiprintf_r+0x176>
 800a9d6:	9b04      	ldr	r3, [sp, #16]
 800a9d8:	eba0 000a 	sub.w	r0, r0, sl
 800a9dc:	2240      	movs	r2, #64	@ 0x40
 800a9de:	4082      	lsls	r2, r0
 800a9e0:	4313      	orrs	r3, r2
 800a9e2:	3401      	adds	r4, #1
 800a9e4:	9304      	str	r3, [sp, #16]
 800a9e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 800a9ea:	4829      	ldr	r0, [pc, #164]	@ (800aa90 <_vfiprintf_r+0x220>)
 800a9ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800a9f0:	2206      	movs	r2, #6
 800a9f2:	f7f5 fc15 	bl	8000220 <memchr>
 800a9f6:	2800      	cmp	r0, #0
 800a9f8:	d03f      	beq.n	800aa7a <_vfiprintf_r+0x20a>
 800a9fa:	4b26      	ldr	r3, [pc, #152]	@ (800aa94 <_vfiprintf_r+0x224>)
 800a9fc:	bb1b      	cbnz	r3, 800aa46 <_vfiprintf_r+0x1d6>
 800a9fe:	9b03      	ldr	r3, [sp, #12]
 800aa00:	3307      	adds	r3, #7
 800aa02:	f023 0307 	bic.w	r3, r3, #7
 800aa06:	3308      	adds	r3, #8
 800aa08:	9303      	str	r3, [sp, #12]
 800aa0a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aa0c:	443b      	add	r3, r7
 800aa0e:	9309      	str	r3, [sp, #36]	@ 0x24
 800aa10:	e76a      	b.n	800a8e8 <_vfiprintf_r+0x78>
 800aa12:	fb0c 3202 	mla	r2, ip, r2, r3
 800aa16:	460c      	mov	r4, r1
 800aa18:	2001      	movs	r0, #1
 800aa1a:	e7a8      	b.n	800a96e <_vfiprintf_r+0xfe>
 800aa1c:	2300      	movs	r3, #0
 800aa1e:	3401      	adds	r4, #1
 800aa20:	9305      	str	r3, [sp, #20]
 800aa22:	4619      	mov	r1, r3
 800aa24:	f04f 0c0a 	mov.w	ip, #10
 800aa28:	4620      	mov	r0, r4
 800aa2a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aa2e:	3a30      	subs	r2, #48	@ 0x30
 800aa30:	2a09      	cmp	r2, #9
 800aa32:	d903      	bls.n	800aa3c <_vfiprintf_r+0x1cc>
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	d0c6      	beq.n	800a9c6 <_vfiprintf_r+0x156>
 800aa38:	9105      	str	r1, [sp, #20]
 800aa3a:	e7c4      	b.n	800a9c6 <_vfiprintf_r+0x156>
 800aa3c:	fb0c 2101 	mla	r1, ip, r1, r2
 800aa40:	4604      	mov	r4, r0
 800aa42:	2301      	movs	r3, #1
 800aa44:	e7f0      	b.n	800aa28 <_vfiprintf_r+0x1b8>
 800aa46:	ab03      	add	r3, sp, #12
 800aa48:	9300      	str	r3, [sp, #0]
 800aa4a:	462a      	mov	r2, r5
 800aa4c:	4b12      	ldr	r3, [pc, #72]	@ (800aa98 <_vfiprintf_r+0x228>)
 800aa4e:	a904      	add	r1, sp, #16
 800aa50:	4630      	mov	r0, r6
 800aa52:	f7fc fa0b 	bl	8006e6c <_printf_float>
 800aa56:	4607      	mov	r7, r0
 800aa58:	1c78      	adds	r0, r7, #1
 800aa5a:	d1d6      	bne.n	800aa0a <_vfiprintf_r+0x19a>
 800aa5c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800aa5e:	07d9      	lsls	r1, r3, #31
 800aa60:	d405      	bmi.n	800aa6e <_vfiprintf_r+0x1fe>
 800aa62:	89ab      	ldrh	r3, [r5, #12]
 800aa64:	059a      	lsls	r2, r3, #22
 800aa66:	d402      	bmi.n	800aa6e <_vfiprintf_r+0x1fe>
 800aa68:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800aa6a:	f7fd faf1 	bl	8008050 <__retarget_lock_release_recursive>
 800aa6e:	89ab      	ldrh	r3, [r5, #12]
 800aa70:	065b      	lsls	r3, r3, #25
 800aa72:	f53f af1f 	bmi.w	800a8b4 <_vfiprintf_r+0x44>
 800aa76:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800aa78:	e71e      	b.n	800a8b8 <_vfiprintf_r+0x48>
 800aa7a:	ab03      	add	r3, sp, #12
 800aa7c:	9300      	str	r3, [sp, #0]
 800aa7e:	462a      	mov	r2, r5
 800aa80:	4b05      	ldr	r3, [pc, #20]	@ (800aa98 <_vfiprintf_r+0x228>)
 800aa82:	a904      	add	r1, sp, #16
 800aa84:	4630      	mov	r0, r6
 800aa86:	f7fc fc89 	bl	800739c <_printf_i>
 800aa8a:	e7e4      	b.n	800aa56 <_vfiprintf_r+0x1e6>
 800aa8c:	0800d501 	.word	0x0800d501
 800aa90:	0800d50b 	.word	0x0800d50b
 800aa94:	08006e6d 	.word	0x08006e6d
 800aa98:	0800a84b 	.word	0x0800a84b
 800aa9c:	0800d507 	.word	0x0800d507

0800aaa0 <__swhatbuf_r>:
 800aaa0:	b570      	push	{r4, r5, r6, lr}
 800aaa2:	460c      	mov	r4, r1
 800aaa4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800aaa8:	2900      	cmp	r1, #0
 800aaaa:	b096      	sub	sp, #88	@ 0x58
 800aaac:	4615      	mov	r5, r2
 800aaae:	461e      	mov	r6, r3
 800aab0:	da0d      	bge.n	800aace <__swhatbuf_r+0x2e>
 800aab2:	89a3      	ldrh	r3, [r4, #12]
 800aab4:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800aab8:	f04f 0100 	mov.w	r1, #0
 800aabc:	bf14      	ite	ne
 800aabe:	2340      	movne	r3, #64	@ 0x40
 800aac0:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800aac4:	2000      	movs	r0, #0
 800aac6:	6031      	str	r1, [r6, #0]
 800aac8:	602b      	str	r3, [r5, #0]
 800aaca:	b016      	add	sp, #88	@ 0x58
 800aacc:	bd70      	pop	{r4, r5, r6, pc}
 800aace:	466a      	mov	r2, sp
 800aad0:	f000 f874 	bl	800abbc <_fstat_r>
 800aad4:	2800      	cmp	r0, #0
 800aad6:	dbec      	blt.n	800aab2 <__swhatbuf_r+0x12>
 800aad8:	9901      	ldr	r1, [sp, #4]
 800aada:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800aade:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800aae2:	4259      	negs	r1, r3
 800aae4:	4159      	adcs	r1, r3
 800aae6:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800aaea:	e7eb      	b.n	800aac4 <__swhatbuf_r+0x24>

0800aaec <__smakebuf_r>:
 800aaec:	898b      	ldrh	r3, [r1, #12]
 800aaee:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800aaf0:	079d      	lsls	r5, r3, #30
 800aaf2:	4606      	mov	r6, r0
 800aaf4:	460c      	mov	r4, r1
 800aaf6:	d507      	bpl.n	800ab08 <__smakebuf_r+0x1c>
 800aaf8:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800aafc:	6023      	str	r3, [r4, #0]
 800aafe:	6123      	str	r3, [r4, #16]
 800ab00:	2301      	movs	r3, #1
 800ab02:	6163      	str	r3, [r4, #20]
 800ab04:	b003      	add	sp, #12
 800ab06:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ab08:	ab01      	add	r3, sp, #4
 800ab0a:	466a      	mov	r2, sp
 800ab0c:	f7ff ffc8 	bl	800aaa0 <__swhatbuf_r>
 800ab10:	9f00      	ldr	r7, [sp, #0]
 800ab12:	4605      	mov	r5, r0
 800ab14:	4639      	mov	r1, r7
 800ab16:	4630      	mov	r0, r6
 800ab18:	f7fe f96e 	bl	8008df8 <_malloc_r>
 800ab1c:	b948      	cbnz	r0, 800ab32 <__smakebuf_r+0x46>
 800ab1e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800ab22:	059a      	lsls	r2, r3, #22
 800ab24:	d4ee      	bmi.n	800ab04 <__smakebuf_r+0x18>
 800ab26:	f023 0303 	bic.w	r3, r3, #3
 800ab2a:	f043 0302 	orr.w	r3, r3, #2
 800ab2e:	81a3      	strh	r3, [r4, #12]
 800ab30:	e7e2      	b.n	800aaf8 <__smakebuf_r+0xc>
 800ab32:	89a3      	ldrh	r3, [r4, #12]
 800ab34:	6020      	str	r0, [r4, #0]
 800ab36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ab3a:	81a3      	strh	r3, [r4, #12]
 800ab3c:	9b01      	ldr	r3, [sp, #4]
 800ab3e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800ab42:	b15b      	cbz	r3, 800ab5c <__smakebuf_r+0x70>
 800ab44:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800ab48:	4630      	mov	r0, r6
 800ab4a:	f000 f849 	bl	800abe0 <_isatty_r>
 800ab4e:	b128      	cbz	r0, 800ab5c <__smakebuf_r+0x70>
 800ab50:	89a3      	ldrh	r3, [r4, #12]
 800ab52:	f023 0303 	bic.w	r3, r3, #3
 800ab56:	f043 0301 	orr.w	r3, r3, #1
 800ab5a:	81a3      	strh	r3, [r4, #12]
 800ab5c:	89a3      	ldrh	r3, [r4, #12]
 800ab5e:	431d      	orrs	r5, r3
 800ab60:	81a5      	strh	r5, [r4, #12]
 800ab62:	e7cf      	b.n	800ab04 <__smakebuf_r+0x18>

0800ab64 <memmove>:
 800ab64:	4288      	cmp	r0, r1
 800ab66:	b510      	push	{r4, lr}
 800ab68:	eb01 0402 	add.w	r4, r1, r2
 800ab6c:	d902      	bls.n	800ab74 <memmove+0x10>
 800ab6e:	4284      	cmp	r4, r0
 800ab70:	4623      	mov	r3, r4
 800ab72:	d807      	bhi.n	800ab84 <memmove+0x20>
 800ab74:	1e43      	subs	r3, r0, #1
 800ab76:	42a1      	cmp	r1, r4
 800ab78:	d008      	beq.n	800ab8c <memmove+0x28>
 800ab7a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ab7e:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ab82:	e7f8      	b.n	800ab76 <memmove+0x12>
 800ab84:	4402      	add	r2, r0
 800ab86:	4601      	mov	r1, r0
 800ab88:	428a      	cmp	r2, r1
 800ab8a:	d100      	bne.n	800ab8e <memmove+0x2a>
 800ab8c:	bd10      	pop	{r4, pc}
 800ab8e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ab92:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ab96:	e7f7      	b.n	800ab88 <memmove+0x24>

0800ab98 <strncmp>:
 800ab98:	b510      	push	{r4, lr}
 800ab9a:	b16a      	cbz	r2, 800abb8 <strncmp+0x20>
 800ab9c:	3901      	subs	r1, #1
 800ab9e:	1884      	adds	r4, r0, r2
 800aba0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800aba4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800aba8:	429a      	cmp	r2, r3
 800abaa:	d103      	bne.n	800abb4 <strncmp+0x1c>
 800abac:	42a0      	cmp	r0, r4
 800abae:	d001      	beq.n	800abb4 <strncmp+0x1c>
 800abb0:	2a00      	cmp	r2, #0
 800abb2:	d1f5      	bne.n	800aba0 <strncmp+0x8>
 800abb4:	1ad0      	subs	r0, r2, r3
 800abb6:	bd10      	pop	{r4, pc}
 800abb8:	4610      	mov	r0, r2
 800abba:	e7fc      	b.n	800abb6 <strncmp+0x1e>

0800abbc <_fstat_r>:
 800abbc:	b538      	push	{r3, r4, r5, lr}
 800abbe:	4d07      	ldr	r5, [pc, #28]	@ (800abdc <_fstat_r+0x20>)
 800abc0:	2300      	movs	r3, #0
 800abc2:	4604      	mov	r4, r0
 800abc4:	4608      	mov	r0, r1
 800abc6:	4611      	mov	r1, r2
 800abc8:	602b      	str	r3, [r5, #0]
 800abca:	f7f6 fe82 	bl	80018d2 <_fstat>
 800abce:	1c43      	adds	r3, r0, #1
 800abd0:	d102      	bne.n	800abd8 <_fstat_r+0x1c>
 800abd2:	682b      	ldr	r3, [r5, #0]
 800abd4:	b103      	cbz	r3, 800abd8 <_fstat_r+0x1c>
 800abd6:	6023      	str	r3, [r4, #0]
 800abd8:	bd38      	pop	{r3, r4, r5, pc}
 800abda:	bf00      	nop
 800abdc:	20000588 	.word	0x20000588

0800abe0 <_isatty_r>:
 800abe0:	b538      	push	{r3, r4, r5, lr}
 800abe2:	4d06      	ldr	r5, [pc, #24]	@ (800abfc <_isatty_r+0x1c>)
 800abe4:	2300      	movs	r3, #0
 800abe6:	4604      	mov	r4, r0
 800abe8:	4608      	mov	r0, r1
 800abea:	602b      	str	r3, [r5, #0]
 800abec:	f7f6 fe81 	bl	80018f2 <_isatty>
 800abf0:	1c43      	adds	r3, r0, #1
 800abf2:	d102      	bne.n	800abfa <_isatty_r+0x1a>
 800abf4:	682b      	ldr	r3, [r5, #0]
 800abf6:	b103      	cbz	r3, 800abfa <_isatty_r+0x1a>
 800abf8:	6023      	str	r3, [r4, #0]
 800abfa:	bd38      	pop	{r3, r4, r5, pc}
 800abfc:	20000588 	.word	0x20000588

0800ac00 <_sbrk_r>:
 800ac00:	b538      	push	{r3, r4, r5, lr}
 800ac02:	4d06      	ldr	r5, [pc, #24]	@ (800ac1c <_sbrk_r+0x1c>)
 800ac04:	2300      	movs	r3, #0
 800ac06:	4604      	mov	r4, r0
 800ac08:	4608      	mov	r0, r1
 800ac0a:	602b      	str	r3, [r5, #0]
 800ac0c:	f7f6 fe8a 	bl	8001924 <_sbrk>
 800ac10:	1c43      	adds	r3, r0, #1
 800ac12:	d102      	bne.n	800ac1a <_sbrk_r+0x1a>
 800ac14:	682b      	ldr	r3, [r5, #0]
 800ac16:	b103      	cbz	r3, 800ac1a <_sbrk_r+0x1a>
 800ac18:	6023      	str	r3, [r4, #0]
 800ac1a:	bd38      	pop	{r3, r4, r5, pc}
 800ac1c:	20000588 	.word	0x20000588

0800ac20 <memcpy>:
 800ac20:	440a      	add	r2, r1
 800ac22:	4291      	cmp	r1, r2
 800ac24:	f100 33ff 	add.w	r3, r0, #4294967295
 800ac28:	d100      	bne.n	800ac2c <memcpy+0xc>
 800ac2a:	4770      	bx	lr
 800ac2c:	b510      	push	{r4, lr}
 800ac2e:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ac32:	f803 4f01 	strb.w	r4, [r3, #1]!
 800ac36:	4291      	cmp	r1, r2
 800ac38:	d1f9      	bne.n	800ac2e <memcpy+0xe>
 800ac3a:	bd10      	pop	{r4, pc}
 800ac3c:	0000      	movs	r0, r0
	...

0800ac40 <nan>:
 800ac40:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ac48 <nan+0x8>
 800ac44:	4770      	bx	lr
 800ac46:	bf00      	nop
 800ac48:	00000000 	.word	0x00000000
 800ac4c:	7ff80000 	.word	0x7ff80000

0800ac50 <__assert_func>:
 800ac50:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ac52:	4614      	mov	r4, r2
 800ac54:	461a      	mov	r2, r3
 800ac56:	4b09      	ldr	r3, [pc, #36]	@ (800ac7c <__assert_func+0x2c>)
 800ac58:	681b      	ldr	r3, [r3, #0]
 800ac5a:	4605      	mov	r5, r0
 800ac5c:	68d8      	ldr	r0, [r3, #12]
 800ac5e:	b14c      	cbz	r4, 800ac74 <__assert_func+0x24>
 800ac60:	4b07      	ldr	r3, [pc, #28]	@ (800ac80 <__assert_func+0x30>)
 800ac62:	9100      	str	r1, [sp, #0]
 800ac64:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ac68:	4906      	ldr	r1, [pc, #24]	@ (800ac84 <__assert_func+0x34>)
 800ac6a:	462b      	mov	r3, r5
 800ac6c:	f7fd f812 	bl	8007c94 <fiprintf>
 800ac70:	f000 fba6 	bl	800b3c0 <abort>
 800ac74:	4b04      	ldr	r3, [pc, #16]	@ (800ac88 <__assert_func+0x38>)
 800ac76:	461c      	mov	r4, r3
 800ac78:	e7f3      	b.n	800ac62 <__assert_func+0x12>
 800ac7a:	bf00      	nop
 800ac7c:	20000044 	.word	0x20000044
 800ac80:	0800d51a 	.word	0x0800d51a
 800ac84:	0800d527 	.word	0x0800d527
 800ac88:	0800d555 	.word	0x0800d555

0800ac8c <_calloc_r>:
 800ac8c:	b570      	push	{r4, r5, r6, lr}
 800ac8e:	fba1 5402 	umull	r5, r4, r1, r2
 800ac92:	b934      	cbnz	r4, 800aca2 <_calloc_r+0x16>
 800ac94:	4629      	mov	r1, r5
 800ac96:	f7fe f8af 	bl	8008df8 <_malloc_r>
 800ac9a:	4606      	mov	r6, r0
 800ac9c:	b928      	cbnz	r0, 800acaa <_calloc_r+0x1e>
 800ac9e:	4630      	mov	r0, r6
 800aca0:	bd70      	pop	{r4, r5, r6, pc}
 800aca2:	220c      	movs	r2, #12
 800aca4:	6002      	str	r2, [r0, #0]
 800aca6:	2600      	movs	r6, #0
 800aca8:	e7f9      	b.n	800ac9e <_calloc_r+0x12>
 800acaa:	462a      	mov	r2, r5
 800acac:	4621      	mov	r1, r4
 800acae:	f7fd f951 	bl	8007f54 <memset>
 800acb2:	e7f4      	b.n	800ac9e <_calloc_r+0x12>

0800acb4 <rshift>:
 800acb4:	6903      	ldr	r3, [r0, #16]
 800acb6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800acba:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800acbe:	ea4f 1261 	mov.w	r2, r1, asr #5
 800acc2:	f100 0414 	add.w	r4, r0, #20
 800acc6:	dd45      	ble.n	800ad54 <rshift+0xa0>
 800acc8:	f011 011f 	ands.w	r1, r1, #31
 800accc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800acd0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800acd4:	d10c      	bne.n	800acf0 <rshift+0x3c>
 800acd6:	f100 0710 	add.w	r7, r0, #16
 800acda:	4629      	mov	r1, r5
 800acdc:	42b1      	cmp	r1, r6
 800acde:	d334      	bcc.n	800ad4a <rshift+0x96>
 800ace0:	1a9b      	subs	r3, r3, r2
 800ace2:	009b      	lsls	r3, r3, #2
 800ace4:	1eea      	subs	r2, r5, #3
 800ace6:	4296      	cmp	r6, r2
 800ace8:	bf38      	it	cc
 800acea:	2300      	movcc	r3, #0
 800acec:	4423      	add	r3, r4
 800acee:	e015      	b.n	800ad1c <rshift+0x68>
 800acf0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800acf4:	f1c1 0820 	rsb	r8, r1, #32
 800acf8:	40cf      	lsrs	r7, r1
 800acfa:	f105 0e04 	add.w	lr, r5, #4
 800acfe:	46a1      	mov	r9, r4
 800ad00:	4576      	cmp	r6, lr
 800ad02:	46f4      	mov	ip, lr
 800ad04:	d815      	bhi.n	800ad32 <rshift+0x7e>
 800ad06:	1a9a      	subs	r2, r3, r2
 800ad08:	0092      	lsls	r2, r2, #2
 800ad0a:	3a04      	subs	r2, #4
 800ad0c:	3501      	adds	r5, #1
 800ad0e:	42ae      	cmp	r6, r5
 800ad10:	bf38      	it	cc
 800ad12:	2200      	movcc	r2, #0
 800ad14:	18a3      	adds	r3, r4, r2
 800ad16:	50a7      	str	r7, [r4, r2]
 800ad18:	b107      	cbz	r7, 800ad1c <rshift+0x68>
 800ad1a:	3304      	adds	r3, #4
 800ad1c:	1b1a      	subs	r2, r3, r4
 800ad1e:	42a3      	cmp	r3, r4
 800ad20:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ad24:	bf08      	it	eq
 800ad26:	2300      	moveq	r3, #0
 800ad28:	6102      	str	r2, [r0, #16]
 800ad2a:	bf08      	it	eq
 800ad2c:	6143      	streq	r3, [r0, #20]
 800ad2e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ad32:	f8dc c000 	ldr.w	ip, [ip]
 800ad36:	fa0c fc08 	lsl.w	ip, ip, r8
 800ad3a:	ea4c 0707 	orr.w	r7, ip, r7
 800ad3e:	f849 7b04 	str.w	r7, [r9], #4
 800ad42:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ad46:	40cf      	lsrs	r7, r1
 800ad48:	e7da      	b.n	800ad00 <rshift+0x4c>
 800ad4a:	f851 cb04 	ldr.w	ip, [r1], #4
 800ad4e:	f847 cf04 	str.w	ip, [r7, #4]!
 800ad52:	e7c3      	b.n	800acdc <rshift+0x28>
 800ad54:	4623      	mov	r3, r4
 800ad56:	e7e1      	b.n	800ad1c <rshift+0x68>

0800ad58 <__hexdig_fun>:
 800ad58:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ad5c:	2b09      	cmp	r3, #9
 800ad5e:	d802      	bhi.n	800ad66 <__hexdig_fun+0xe>
 800ad60:	3820      	subs	r0, #32
 800ad62:	b2c0      	uxtb	r0, r0
 800ad64:	4770      	bx	lr
 800ad66:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ad6a:	2b05      	cmp	r3, #5
 800ad6c:	d801      	bhi.n	800ad72 <__hexdig_fun+0x1a>
 800ad6e:	3847      	subs	r0, #71	@ 0x47
 800ad70:	e7f7      	b.n	800ad62 <__hexdig_fun+0xa>
 800ad72:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ad76:	2b05      	cmp	r3, #5
 800ad78:	d801      	bhi.n	800ad7e <__hexdig_fun+0x26>
 800ad7a:	3827      	subs	r0, #39	@ 0x27
 800ad7c:	e7f1      	b.n	800ad62 <__hexdig_fun+0xa>
 800ad7e:	2000      	movs	r0, #0
 800ad80:	4770      	bx	lr
	...

0800ad84 <__gethex>:
 800ad84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad88:	b085      	sub	sp, #20
 800ad8a:	468a      	mov	sl, r1
 800ad8c:	9302      	str	r3, [sp, #8]
 800ad8e:	680b      	ldr	r3, [r1, #0]
 800ad90:	9001      	str	r0, [sp, #4]
 800ad92:	4690      	mov	r8, r2
 800ad94:	1c9c      	adds	r4, r3, #2
 800ad96:	46a1      	mov	r9, r4
 800ad98:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ad9c:	2830      	cmp	r0, #48	@ 0x30
 800ad9e:	d0fa      	beq.n	800ad96 <__gethex+0x12>
 800ada0:	eba9 0303 	sub.w	r3, r9, r3
 800ada4:	f1a3 0b02 	sub.w	fp, r3, #2
 800ada8:	f7ff ffd6 	bl	800ad58 <__hexdig_fun>
 800adac:	4605      	mov	r5, r0
 800adae:	2800      	cmp	r0, #0
 800adb0:	d168      	bne.n	800ae84 <__gethex+0x100>
 800adb2:	49a0      	ldr	r1, [pc, #640]	@ (800b034 <__gethex+0x2b0>)
 800adb4:	2201      	movs	r2, #1
 800adb6:	4648      	mov	r0, r9
 800adb8:	f7ff feee 	bl	800ab98 <strncmp>
 800adbc:	4607      	mov	r7, r0
 800adbe:	2800      	cmp	r0, #0
 800adc0:	d167      	bne.n	800ae92 <__gethex+0x10e>
 800adc2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800adc6:	4626      	mov	r6, r4
 800adc8:	f7ff ffc6 	bl	800ad58 <__hexdig_fun>
 800adcc:	2800      	cmp	r0, #0
 800adce:	d062      	beq.n	800ae96 <__gethex+0x112>
 800add0:	4623      	mov	r3, r4
 800add2:	7818      	ldrb	r0, [r3, #0]
 800add4:	2830      	cmp	r0, #48	@ 0x30
 800add6:	4699      	mov	r9, r3
 800add8:	f103 0301 	add.w	r3, r3, #1
 800addc:	d0f9      	beq.n	800add2 <__gethex+0x4e>
 800adde:	f7ff ffbb 	bl	800ad58 <__hexdig_fun>
 800ade2:	fab0 f580 	clz	r5, r0
 800ade6:	096d      	lsrs	r5, r5, #5
 800ade8:	f04f 0b01 	mov.w	fp, #1
 800adec:	464a      	mov	r2, r9
 800adee:	4616      	mov	r6, r2
 800adf0:	3201      	adds	r2, #1
 800adf2:	7830      	ldrb	r0, [r6, #0]
 800adf4:	f7ff ffb0 	bl	800ad58 <__hexdig_fun>
 800adf8:	2800      	cmp	r0, #0
 800adfa:	d1f8      	bne.n	800adee <__gethex+0x6a>
 800adfc:	498d      	ldr	r1, [pc, #564]	@ (800b034 <__gethex+0x2b0>)
 800adfe:	2201      	movs	r2, #1
 800ae00:	4630      	mov	r0, r6
 800ae02:	f7ff fec9 	bl	800ab98 <strncmp>
 800ae06:	2800      	cmp	r0, #0
 800ae08:	d13f      	bne.n	800ae8a <__gethex+0x106>
 800ae0a:	b944      	cbnz	r4, 800ae1e <__gethex+0x9a>
 800ae0c:	1c74      	adds	r4, r6, #1
 800ae0e:	4622      	mov	r2, r4
 800ae10:	4616      	mov	r6, r2
 800ae12:	3201      	adds	r2, #1
 800ae14:	7830      	ldrb	r0, [r6, #0]
 800ae16:	f7ff ff9f 	bl	800ad58 <__hexdig_fun>
 800ae1a:	2800      	cmp	r0, #0
 800ae1c:	d1f8      	bne.n	800ae10 <__gethex+0x8c>
 800ae1e:	1ba4      	subs	r4, r4, r6
 800ae20:	00a7      	lsls	r7, r4, #2
 800ae22:	7833      	ldrb	r3, [r6, #0]
 800ae24:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ae28:	2b50      	cmp	r3, #80	@ 0x50
 800ae2a:	d13e      	bne.n	800aeaa <__gethex+0x126>
 800ae2c:	7873      	ldrb	r3, [r6, #1]
 800ae2e:	2b2b      	cmp	r3, #43	@ 0x2b
 800ae30:	d033      	beq.n	800ae9a <__gethex+0x116>
 800ae32:	2b2d      	cmp	r3, #45	@ 0x2d
 800ae34:	d034      	beq.n	800aea0 <__gethex+0x11c>
 800ae36:	1c71      	adds	r1, r6, #1
 800ae38:	2400      	movs	r4, #0
 800ae3a:	7808      	ldrb	r0, [r1, #0]
 800ae3c:	f7ff ff8c 	bl	800ad58 <__hexdig_fun>
 800ae40:	1e43      	subs	r3, r0, #1
 800ae42:	b2db      	uxtb	r3, r3
 800ae44:	2b18      	cmp	r3, #24
 800ae46:	d830      	bhi.n	800aeaa <__gethex+0x126>
 800ae48:	f1a0 0210 	sub.w	r2, r0, #16
 800ae4c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ae50:	f7ff ff82 	bl	800ad58 <__hexdig_fun>
 800ae54:	f100 3cff 	add.w	ip, r0, #4294967295
 800ae58:	fa5f fc8c 	uxtb.w	ip, ip
 800ae5c:	f1bc 0f18 	cmp.w	ip, #24
 800ae60:	f04f 030a 	mov.w	r3, #10
 800ae64:	d91e      	bls.n	800aea4 <__gethex+0x120>
 800ae66:	b104      	cbz	r4, 800ae6a <__gethex+0xe6>
 800ae68:	4252      	negs	r2, r2
 800ae6a:	4417      	add	r7, r2
 800ae6c:	f8ca 1000 	str.w	r1, [sl]
 800ae70:	b1ed      	cbz	r5, 800aeae <__gethex+0x12a>
 800ae72:	f1bb 0f00 	cmp.w	fp, #0
 800ae76:	bf0c      	ite	eq
 800ae78:	2506      	moveq	r5, #6
 800ae7a:	2500      	movne	r5, #0
 800ae7c:	4628      	mov	r0, r5
 800ae7e:	b005      	add	sp, #20
 800ae80:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae84:	2500      	movs	r5, #0
 800ae86:	462c      	mov	r4, r5
 800ae88:	e7b0      	b.n	800adec <__gethex+0x68>
 800ae8a:	2c00      	cmp	r4, #0
 800ae8c:	d1c7      	bne.n	800ae1e <__gethex+0x9a>
 800ae8e:	4627      	mov	r7, r4
 800ae90:	e7c7      	b.n	800ae22 <__gethex+0x9e>
 800ae92:	464e      	mov	r6, r9
 800ae94:	462f      	mov	r7, r5
 800ae96:	2501      	movs	r5, #1
 800ae98:	e7c3      	b.n	800ae22 <__gethex+0x9e>
 800ae9a:	2400      	movs	r4, #0
 800ae9c:	1cb1      	adds	r1, r6, #2
 800ae9e:	e7cc      	b.n	800ae3a <__gethex+0xb6>
 800aea0:	2401      	movs	r4, #1
 800aea2:	e7fb      	b.n	800ae9c <__gethex+0x118>
 800aea4:	fb03 0002 	mla	r0, r3, r2, r0
 800aea8:	e7ce      	b.n	800ae48 <__gethex+0xc4>
 800aeaa:	4631      	mov	r1, r6
 800aeac:	e7de      	b.n	800ae6c <__gethex+0xe8>
 800aeae:	eba6 0309 	sub.w	r3, r6, r9
 800aeb2:	3b01      	subs	r3, #1
 800aeb4:	4629      	mov	r1, r5
 800aeb6:	2b07      	cmp	r3, #7
 800aeb8:	dc0a      	bgt.n	800aed0 <__gethex+0x14c>
 800aeba:	9801      	ldr	r0, [sp, #4]
 800aebc:	f7fe f828 	bl	8008f10 <_Balloc>
 800aec0:	4604      	mov	r4, r0
 800aec2:	b940      	cbnz	r0, 800aed6 <__gethex+0x152>
 800aec4:	4b5c      	ldr	r3, [pc, #368]	@ (800b038 <__gethex+0x2b4>)
 800aec6:	4602      	mov	r2, r0
 800aec8:	21e4      	movs	r1, #228	@ 0xe4
 800aeca:	485c      	ldr	r0, [pc, #368]	@ (800b03c <__gethex+0x2b8>)
 800aecc:	f7ff fec0 	bl	800ac50 <__assert_func>
 800aed0:	3101      	adds	r1, #1
 800aed2:	105b      	asrs	r3, r3, #1
 800aed4:	e7ef      	b.n	800aeb6 <__gethex+0x132>
 800aed6:	f100 0a14 	add.w	sl, r0, #20
 800aeda:	2300      	movs	r3, #0
 800aedc:	4655      	mov	r5, sl
 800aede:	469b      	mov	fp, r3
 800aee0:	45b1      	cmp	r9, r6
 800aee2:	d337      	bcc.n	800af54 <__gethex+0x1d0>
 800aee4:	f845 bb04 	str.w	fp, [r5], #4
 800aee8:	eba5 050a 	sub.w	r5, r5, sl
 800aeec:	10ad      	asrs	r5, r5, #2
 800aeee:	6125      	str	r5, [r4, #16]
 800aef0:	4658      	mov	r0, fp
 800aef2:	f7fe f8ff 	bl	80090f4 <__hi0bits>
 800aef6:	016d      	lsls	r5, r5, #5
 800aef8:	f8d8 6000 	ldr.w	r6, [r8]
 800aefc:	1a2d      	subs	r5, r5, r0
 800aefe:	42b5      	cmp	r5, r6
 800af00:	dd54      	ble.n	800afac <__gethex+0x228>
 800af02:	1bad      	subs	r5, r5, r6
 800af04:	4629      	mov	r1, r5
 800af06:	4620      	mov	r0, r4
 800af08:	f7fe fc8b 	bl	8009822 <__any_on>
 800af0c:	4681      	mov	r9, r0
 800af0e:	b178      	cbz	r0, 800af30 <__gethex+0x1ac>
 800af10:	1e6b      	subs	r3, r5, #1
 800af12:	1159      	asrs	r1, r3, #5
 800af14:	f003 021f 	and.w	r2, r3, #31
 800af18:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800af1c:	f04f 0901 	mov.w	r9, #1
 800af20:	fa09 f202 	lsl.w	r2, r9, r2
 800af24:	420a      	tst	r2, r1
 800af26:	d003      	beq.n	800af30 <__gethex+0x1ac>
 800af28:	454b      	cmp	r3, r9
 800af2a:	dc36      	bgt.n	800af9a <__gethex+0x216>
 800af2c:	f04f 0902 	mov.w	r9, #2
 800af30:	4629      	mov	r1, r5
 800af32:	4620      	mov	r0, r4
 800af34:	f7ff febe 	bl	800acb4 <rshift>
 800af38:	442f      	add	r7, r5
 800af3a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800af3e:	42bb      	cmp	r3, r7
 800af40:	da42      	bge.n	800afc8 <__gethex+0x244>
 800af42:	9801      	ldr	r0, [sp, #4]
 800af44:	4621      	mov	r1, r4
 800af46:	f7fe f823 	bl	8008f90 <_Bfree>
 800af4a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800af4c:	2300      	movs	r3, #0
 800af4e:	6013      	str	r3, [r2, #0]
 800af50:	25a3      	movs	r5, #163	@ 0xa3
 800af52:	e793      	b.n	800ae7c <__gethex+0xf8>
 800af54:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800af58:	2a2e      	cmp	r2, #46	@ 0x2e
 800af5a:	d012      	beq.n	800af82 <__gethex+0x1fe>
 800af5c:	2b20      	cmp	r3, #32
 800af5e:	d104      	bne.n	800af6a <__gethex+0x1e6>
 800af60:	f845 bb04 	str.w	fp, [r5], #4
 800af64:	f04f 0b00 	mov.w	fp, #0
 800af68:	465b      	mov	r3, fp
 800af6a:	7830      	ldrb	r0, [r6, #0]
 800af6c:	9303      	str	r3, [sp, #12]
 800af6e:	f7ff fef3 	bl	800ad58 <__hexdig_fun>
 800af72:	9b03      	ldr	r3, [sp, #12]
 800af74:	f000 000f 	and.w	r0, r0, #15
 800af78:	4098      	lsls	r0, r3
 800af7a:	ea4b 0b00 	orr.w	fp, fp, r0
 800af7e:	3304      	adds	r3, #4
 800af80:	e7ae      	b.n	800aee0 <__gethex+0x15c>
 800af82:	45b1      	cmp	r9, r6
 800af84:	d8ea      	bhi.n	800af5c <__gethex+0x1d8>
 800af86:	492b      	ldr	r1, [pc, #172]	@ (800b034 <__gethex+0x2b0>)
 800af88:	9303      	str	r3, [sp, #12]
 800af8a:	2201      	movs	r2, #1
 800af8c:	4630      	mov	r0, r6
 800af8e:	f7ff fe03 	bl	800ab98 <strncmp>
 800af92:	9b03      	ldr	r3, [sp, #12]
 800af94:	2800      	cmp	r0, #0
 800af96:	d1e1      	bne.n	800af5c <__gethex+0x1d8>
 800af98:	e7a2      	b.n	800aee0 <__gethex+0x15c>
 800af9a:	1ea9      	subs	r1, r5, #2
 800af9c:	4620      	mov	r0, r4
 800af9e:	f7fe fc40 	bl	8009822 <__any_on>
 800afa2:	2800      	cmp	r0, #0
 800afa4:	d0c2      	beq.n	800af2c <__gethex+0x1a8>
 800afa6:	f04f 0903 	mov.w	r9, #3
 800afaa:	e7c1      	b.n	800af30 <__gethex+0x1ac>
 800afac:	da09      	bge.n	800afc2 <__gethex+0x23e>
 800afae:	1b75      	subs	r5, r6, r5
 800afb0:	4621      	mov	r1, r4
 800afb2:	9801      	ldr	r0, [sp, #4]
 800afb4:	462a      	mov	r2, r5
 800afb6:	f7fe f9fb 	bl	80093b0 <__lshift>
 800afba:	1b7f      	subs	r7, r7, r5
 800afbc:	4604      	mov	r4, r0
 800afbe:	f100 0a14 	add.w	sl, r0, #20
 800afc2:	f04f 0900 	mov.w	r9, #0
 800afc6:	e7b8      	b.n	800af3a <__gethex+0x1b6>
 800afc8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800afcc:	42bd      	cmp	r5, r7
 800afce:	dd6f      	ble.n	800b0b0 <__gethex+0x32c>
 800afd0:	1bed      	subs	r5, r5, r7
 800afd2:	42ae      	cmp	r6, r5
 800afd4:	dc34      	bgt.n	800b040 <__gethex+0x2bc>
 800afd6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800afda:	2b02      	cmp	r3, #2
 800afdc:	d022      	beq.n	800b024 <__gethex+0x2a0>
 800afde:	2b03      	cmp	r3, #3
 800afe0:	d024      	beq.n	800b02c <__gethex+0x2a8>
 800afe2:	2b01      	cmp	r3, #1
 800afe4:	d115      	bne.n	800b012 <__gethex+0x28e>
 800afe6:	42ae      	cmp	r6, r5
 800afe8:	d113      	bne.n	800b012 <__gethex+0x28e>
 800afea:	2e01      	cmp	r6, #1
 800afec:	d10b      	bne.n	800b006 <__gethex+0x282>
 800afee:	9a02      	ldr	r2, [sp, #8]
 800aff0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800aff4:	6013      	str	r3, [r2, #0]
 800aff6:	2301      	movs	r3, #1
 800aff8:	6123      	str	r3, [r4, #16]
 800affa:	f8ca 3000 	str.w	r3, [sl]
 800affe:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b000:	2562      	movs	r5, #98	@ 0x62
 800b002:	601c      	str	r4, [r3, #0]
 800b004:	e73a      	b.n	800ae7c <__gethex+0xf8>
 800b006:	1e71      	subs	r1, r6, #1
 800b008:	4620      	mov	r0, r4
 800b00a:	f7fe fc0a 	bl	8009822 <__any_on>
 800b00e:	2800      	cmp	r0, #0
 800b010:	d1ed      	bne.n	800afee <__gethex+0x26a>
 800b012:	9801      	ldr	r0, [sp, #4]
 800b014:	4621      	mov	r1, r4
 800b016:	f7fd ffbb 	bl	8008f90 <_Bfree>
 800b01a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800b01c:	2300      	movs	r3, #0
 800b01e:	6013      	str	r3, [r2, #0]
 800b020:	2550      	movs	r5, #80	@ 0x50
 800b022:	e72b      	b.n	800ae7c <__gethex+0xf8>
 800b024:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b026:	2b00      	cmp	r3, #0
 800b028:	d1f3      	bne.n	800b012 <__gethex+0x28e>
 800b02a:	e7e0      	b.n	800afee <__gethex+0x26a>
 800b02c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b02e:	2b00      	cmp	r3, #0
 800b030:	d1dd      	bne.n	800afee <__gethex+0x26a>
 800b032:	e7ee      	b.n	800b012 <__gethex+0x28e>
 800b034:	0800d4ff 	.word	0x0800d4ff
 800b038:	0800d495 	.word	0x0800d495
 800b03c:	0800d556 	.word	0x0800d556
 800b040:	1e6f      	subs	r7, r5, #1
 800b042:	f1b9 0f00 	cmp.w	r9, #0
 800b046:	d130      	bne.n	800b0aa <__gethex+0x326>
 800b048:	b127      	cbz	r7, 800b054 <__gethex+0x2d0>
 800b04a:	4639      	mov	r1, r7
 800b04c:	4620      	mov	r0, r4
 800b04e:	f7fe fbe8 	bl	8009822 <__any_on>
 800b052:	4681      	mov	r9, r0
 800b054:	117a      	asrs	r2, r7, #5
 800b056:	2301      	movs	r3, #1
 800b058:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800b05c:	f007 071f 	and.w	r7, r7, #31
 800b060:	40bb      	lsls	r3, r7
 800b062:	4213      	tst	r3, r2
 800b064:	4629      	mov	r1, r5
 800b066:	4620      	mov	r0, r4
 800b068:	bf18      	it	ne
 800b06a:	f049 0902 	orrne.w	r9, r9, #2
 800b06e:	f7ff fe21 	bl	800acb4 <rshift>
 800b072:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800b076:	1b76      	subs	r6, r6, r5
 800b078:	2502      	movs	r5, #2
 800b07a:	f1b9 0f00 	cmp.w	r9, #0
 800b07e:	d047      	beq.n	800b110 <__gethex+0x38c>
 800b080:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800b084:	2b02      	cmp	r3, #2
 800b086:	d015      	beq.n	800b0b4 <__gethex+0x330>
 800b088:	2b03      	cmp	r3, #3
 800b08a:	d017      	beq.n	800b0bc <__gethex+0x338>
 800b08c:	2b01      	cmp	r3, #1
 800b08e:	d109      	bne.n	800b0a4 <__gethex+0x320>
 800b090:	f019 0f02 	tst.w	r9, #2
 800b094:	d006      	beq.n	800b0a4 <__gethex+0x320>
 800b096:	f8da 3000 	ldr.w	r3, [sl]
 800b09a:	ea49 0903 	orr.w	r9, r9, r3
 800b09e:	f019 0f01 	tst.w	r9, #1
 800b0a2:	d10e      	bne.n	800b0c2 <__gethex+0x33e>
 800b0a4:	f045 0510 	orr.w	r5, r5, #16
 800b0a8:	e032      	b.n	800b110 <__gethex+0x38c>
 800b0aa:	f04f 0901 	mov.w	r9, #1
 800b0ae:	e7d1      	b.n	800b054 <__gethex+0x2d0>
 800b0b0:	2501      	movs	r5, #1
 800b0b2:	e7e2      	b.n	800b07a <__gethex+0x2f6>
 800b0b4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0b6:	f1c3 0301 	rsb	r3, r3, #1
 800b0ba:	930f      	str	r3, [sp, #60]	@ 0x3c
 800b0bc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800b0be:	2b00      	cmp	r3, #0
 800b0c0:	d0f0      	beq.n	800b0a4 <__gethex+0x320>
 800b0c2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800b0c6:	f104 0314 	add.w	r3, r4, #20
 800b0ca:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800b0ce:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800b0d2:	f04f 0c00 	mov.w	ip, #0
 800b0d6:	4618      	mov	r0, r3
 800b0d8:	f853 2b04 	ldr.w	r2, [r3], #4
 800b0dc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800b0e0:	d01b      	beq.n	800b11a <__gethex+0x396>
 800b0e2:	3201      	adds	r2, #1
 800b0e4:	6002      	str	r2, [r0, #0]
 800b0e6:	2d02      	cmp	r5, #2
 800b0e8:	f104 0314 	add.w	r3, r4, #20
 800b0ec:	d13c      	bne.n	800b168 <__gethex+0x3e4>
 800b0ee:	f8d8 2000 	ldr.w	r2, [r8]
 800b0f2:	3a01      	subs	r2, #1
 800b0f4:	42b2      	cmp	r2, r6
 800b0f6:	d109      	bne.n	800b10c <__gethex+0x388>
 800b0f8:	1171      	asrs	r1, r6, #5
 800b0fa:	2201      	movs	r2, #1
 800b0fc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800b100:	f006 061f 	and.w	r6, r6, #31
 800b104:	fa02 f606 	lsl.w	r6, r2, r6
 800b108:	421e      	tst	r6, r3
 800b10a:	d13a      	bne.n	800b182 <__gethex+0x3fe>
 800b10c:	f045 0520 	orr.w	r5, r5, #32
 800b110:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800b112:	601c      	str	r4, [r3, #0]
 800b114:	9b02      	ldr	r3, [sp, #8]
 800b116:	601f      	str	r7, [r3, #0]
 800b118:	e6b0      	b.n	800ae7c <__gethex+0xf8>
 800b11a:	4299      	cmp	r1, r3
 800b11c:	f843 cc04 	str.w	ip, [r3, #-4]
 800b120:	d8d9      	bhi.n	800b0d6 <__gethex+0x352>
 800b122:	68a3      	ldr	r3, [r4, #8]
 800b124:	459b      	cmp	fp, r3
 800b126:	db17      	blt.n	800b158 <__gethex+0x3d4>
 800b128:	6861      	ldr	r1, [r4, #4]
 800b12a:	9801      	ldr	r0, [sp, #4]
 800b12c:	3101      	adds	r1, #1
 800b12e:	f7fd feef 	bl	8008f10 <_Balloc>
 800b132:	4681      	mov	r9, r0
 800b134:	b918      	cbnz	r0, 800b13e <__gethex+0x3ba>
 800b136:	4b1a      	ldr	r3, [pc, #104]	@ (800b1a0 <__gethex+0x41c>)
 800b138:	4602      	mov	r2, r0
 800b13a:	2184      	movs	r1, #132	@ 0x84
 800b13c:	e6c5      	b.n	800aeca <__gethex+0x146>
 800b13e:	6922      	ldr	r2, [r4, #16]
 800b140:	3202      	adds	r2, #2
 800b142:	f104 010c 	add.w	r1, r4, #12
 800b146:	0092      	lsls	r2, r2, #2
 800b148:	300c      	adds	r0, #12
 800b14a:	f7ff fd69 	bl	800ac20 <memcpy>
 800b14e:	4621      	mov	r1, r4
 800b150:	9801      	ldr	r0, [sp, #4]
 800b152:	f7fd ff1d 	bl	8008f90 <_Bfree>
 800b156:	464c      	mov	r4, r9
 800b158:	6923      	ldr	r3, [r4, #16]
 800b15a:	1c5a      	adds	r2, r3, #1
 800b15c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800b160:	6122      	str	r2, [r4, #16]
 800b162:	2201      	movs	r2, #1
 800b164:	615a      	str	r2, [r3, #20]
 800b166:	e7be      	b.n	800b0e6 <__gethex+0x362>
 800b168:	6922      	ldr	r2, [r4, #16]
 800b16a:	455a      	cmp	r2, fp
 800b16c:	dd0b      	ble.n	800b186 <__gethex+0x402>
 800b16e:	2101      	movs	r1, #1
 800b170:	4620      	mov	r0, r4
 800b172:	f7ff fd9f 	bl	800acb4 <rshift>
 800b176:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800b17a:	3701      	adds	r7, #1
 800b17c:	42bb      	cmp	r3, r7
 800b17e:	f6ff aee0 	blt.w	800af42 <__gethex+0x1be>
 800b182:	2501      	movs	r5, #1
 800b184:	e7c2      	b.n	800b10c <__gethex+0x388>
 800b186:	f016 061f 	ands.w	r6, r6, #31
 800b18a:	d0fa      	beq.n	800b182 <__gethex+0x3fe>
 800b18c:	4453      	add	r3, sl
 800b18e:	f1c6 0620 	rsb	r6, r6, #32
 800b192:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800b196:	f7fd ffad 	bl	80090f4 <__hi0bits>
 800b19a:	42b0      	cmp	r0, r6
 800b19c:	dbe7      	blt.n	800b16e <__gethex+0x3ea>
 800b19e:	e7f0      	b.n	800b182 <__gethex+0x3fe>
 800b1a0:	0800d495 	.word	0x0800d495

0800b1a4 <L_shift>:
 800b1a4:	f1c2 0208 	rsb	r2, r2, #8
 800b1a8:	0092      	lsls	r2, r2, #2
 800b1aa:	b570      	push	{r4, r5, r6, lr}
 800b1ac:	f1c2 0620 	rsb	r6, r2, #32
 800b1b0:	6843      	ldr	r3, [r0, #4]
 800b1b2:	6804      	ldr	r4, [r0, #0]
 800b1b4:	fa03 f506 	lsl.w	r5, r3, r6
 800b1b8:	432c      	orrs	r4, r5
 800b1ba:	40d3      	lsrs	r3, r2
 800b1bc:	6004      	str	r4, [r0, #0]
 800b1be:	f840 3f04 	str.w	r3, [r0, #4]!
 800b1c2:	4288      	cmp	r0, r1
 800b1c4:	d3f4      	bcc.n	800b1b0 <L_shift+0xc>
 800b1c6:	bd70      	pop	{r4, r5, r6, pc}

0800b1c8 <__match>:
 800b1c8:	b530      	push	{r4, r5, lr}
 800b1ca:	6803      	ldr	r3, [r0, #0]
 800b1cc:	3301      	adds	r3, #1
 800b1ce:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b1d2:	b914      	cbnz	r4, 800b1da <__match+0x12>
 800b1d4:	6003      	str	r3, [r0, #0]
 800b1d6:	2001      	movs	r0, #1
 800b1d8:	bd30      	pop	{r4, r5, pc}
 800b1da:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b1de:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800b1e2:	2d19      	cmp	r5, #25
 800b1e4:	bf98      	it	ls
 800b1e6:	3220      	addls	r2, #32
 800b1e8:	42a2      	cmp	r2, r4
 800b1ea:	d0f0      	beq.n	800b1ce <__match+0x6>
 800b1ec:	2000      	movs	r0, #0
 800b1ee:	e7f3      	b.n	800b1d8 <__match+0x10>

0800b1f0 <__hexnan>:
 800b1f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b1f4:	680b      	ldr	r3, [r1, #0]
 800b1f6:	6801      	ldr	r1, [r0, #0]
 800b1f8:	115e      	asrs	r6, r3, #5
 800b1fa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800b1fe:	f013 031f 	ands.w	r3, r3, #31
 800b202:	b087      	sub	sp, #28
 800b204:	bf18      	it	ne
 800b206:	3604      	addne	r6, #4
 800b208:	2500      	movs	r5, #0
 800b20a:	1f37      	subs	r7, r6, #4
 800b20c:	4682      	mov	sl, r0
 800b20e:	4690      	mov	r8, r2
 800b210:	9301      	str	r3, [sp, #4]
 800b212:	f846 5c04 	str.w	r5, [r6, #-4]
 800b216:	46b9      	mov	r9, r7
 800b218:	463c      	mov	r4, r7
 800b21a:	9502      	str	r5, [sp, #8]
 800b21c:	46ab      	mov	fp, r5
 800b21e:	784a      	ldrb	r2, [r1, #1]
 800b220:	1c4b      	adds	r3, r1, #1
 800b222:	9303      	str	r3, [sp, #12]
 800b224:	b342      	cbz	r2, 800b278 <__hexnan+0x88>
 800b226:	4610      	mov	r0, r2
 800b228:	9105      	str	r1, [sp, #20]
 800b22a:	9204      	str	r2, [sp, #16]
 800b22c:	f7ff fd94 	bl	800ad58 <__hexdig_fun>
 800b230:	2800      	cmp	r0, #0
 800b232:	d151      	bne.n	800b2d8 <__hexnan+0xe8>
 800b234:	9a04      	ldr	r2, [sp, #16]
 800b236:	9905      	ldr	r1, [sp, #20]
 800b238:	2a20      	cmp	r2, #32
 800b23a:	d818      	bhi.n	800b26e <__hexnan+0x7e>
 800b23c:	9b02      	ldr	r3, [sp, #8]
 800b23e:	459b      	cmp	fp, r3
 800b240:	dd13      	ble.n	800b26a <__hexnan+0x7a>
 800b242:	454c      	cmp	r4, r9
 800b244:	d206      	bcs.n	800b254 <__hexnan+0x64>
 800b246:	2d07      	cmp	r5, #7
 800b248:	dc04      	bgt.n	800b254 <__hexnan+0x64>
 800b24a:	462a      	mov	r2, r5
 800b24c:	4649      	mov	r1, r9
 800b24e:	4620      	mov	r0, r4
 800b250:	f7ff ffa8 	bl	800b1a4 <L_shift>
 800b254:	4544      	cmp	r4, r8
 800b256:	d952      	bls.n	800b2fe <__hexnan+0x10e>
 800b258:	2300      	movs	r3, #0
 800b25a:	f1a4 0904 	sub.w	r9, r4, #4
 800b25e:	f844 3c04 	str.w	r3, [r4, #-4]
 800b262:	f8cd b008 	str.w	fp, [sp, #8]
 800b266:	464c      	mov	r4, r9
 800b268:	461d      	mov	r5, r3
 800b26a:	9903      	ldr	r1, [sp, #12]
 800b26c:	e7d7      	b.n	800b21e <__hexnan+0x2e>
 800b26e:	2a29      	cmp	r2, #41	@ 0x29
 800b270:	d157      	bne.n	800b322 <__hexnan+0x132>
 800b272:	3102      	adds	r1, #2
 800b274:	f8ca 1000 	str.w	r1, [sl]
 800b278:	f1bb 0f00 	cmp.w	fp, #0
 800b27c:	d051      	beq.n	800b322 <__hexnan+0x132>
 800b27e:	454c      	cmp	r4, r9
 800b280:	d206      	bcs.n	800b290 <__hexnan+0xa0>
 800b282:	2d07      	cmp	r5, #7
 800b284:	dc04      	bgt.n	800b290 <__hexnan+0xa0>
 800b286:	462a      	mov	r2, r5
 800b288:	4649      	mov	r1, r9
 800b28a:	4620      	mov	r0, r4
 800b28c:	f7ff ff8a 	bl	800b1a4 <L_shift>
 800b290:	4544      	cmp	r4, r8
 800b292:	d936      	bls.n	800b302 <__hexnan+0x112>
 800b294:	f1a8 0204 	sub.w	r2, r8, #4
 800b298:	4623      	mov	r3, r4
 800b29a:	f853 1b04 	ldr.w	r1, [r3], #4
 800b29e:	f842 1f04 	str.w	r1, [r2, #4]!
 800b2a2:	429f      	cmp	r7, r3
 800b2a4:	d2f9      	bcs.n	800b29a <__hexnan+0xaa>
 800b2a6:	1b3b      	subs	r3, r7, r4
 800b2a8:	f023 0303 	bic.w	r3, r3, #3
 800b2ac:	3304      	adds	r3, #4
 800b2ae:	3401      	adds	r4, #1
 800b2b0:	3e03      	subs	r6, #3
 800b2b2:	42b4      	cmp	r4, r6
 800b2b4:	bf88      	it	hi
 800b2b6:	2304      	movhi	r3, #4
 800b2b8:	4443      	add	r3, r8
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	f843 2b04 	str.w	r2, [r3], #4
 800b2c0:	429f      	cmp	r7, r3
 800b2c2:	d2fb      	bcs.n	800b2bc <__hexnan+0xcc>
 800b2c4:	683b      	ldr	r3, [r7, #0]
 800b2c6:	b91b      	cbnz	r3, 800b2d0 <__hexnan+0xe0>
 800b2c8:	4547      	cmp	r7, r8
 800b2ca:	d128      	bne.n	800b31e <__hexnan+0x12e>
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	603b      	str	r3, [r7, #0]
 800b2d0:	2005      	movs	r0, #5
 800b2d2:	b007      	add	sp, #28
 800b2d4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b2d8:	3501      	adds	r5, #1
 800b2da:	2d08      	cmp	r5, #8
 800b2dc:	f10b 0b01 	add.w	fp, fp, #1
 800b2e0:	dd06      	ble.n	800b2f0 <__hexnan+0x100>
 800b2e2:	4544      	cmp	r4, r8
 800b2e4:	d9c1      	bls.n	800b26a <__hexnan+0x7a>
 800b2e6:	2300      	movs	r3, #0
 800b2e8:	f844 3c04 	str.w	r3, [r4, #-4]
 800b2ec:	2501      	movs	r5, #1
 800b2ee:	3c04      	subs	r4, #4
 800b2f0:	6822      	ldr	r2, [r4, #0]
 800b2f2:	f000 000f 	and.w	r0, r0, #15
 800b2f6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800b2fa:	6020      	str	r0, [r4, #0]
 800b2fc:	e7b5      	b.n	800b26a <__hexnan+0x7a>
 800b2fe:	2508      	movs	r5, #8
 800b300:	e7b3      	b.n	800b26a <__hexnan+0x7a>
 800b302:	9b01      	ldr	r3, [sp, #4]
 800b304:	2b00      	cmp	r3, #0
 800b306:	d0dd      	beq.n	800b2c4 <__hexnan+0xd4>
 800b308:	f1c3 0320 	rsb	r3, r3, #32
 800b30c:	f04f 32ff 	mov.w	r2, #4294967295
 800b310:	40da      	lsrs	r2, r3
 800b312:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800b316:	4013      	ands	r3, r2
 800b318:	f846 3c04 	str.w	r3, [r6, #-4]
 800b31c:	e7d2      	b.n	800b2c4 <__hexnan+0xd4>
 800b31e:	3f04      	subs	r7, #4
 800b320:	e7d0      	b.n	800b2c4 <__hexnan+0xd4>
 800b322:	2004      	movs	r0, #4
 800b324:	e7d5      	b.n	800b2d2 <__hexnan+0xe2>

0800b326 <__ascii_mbtowc>:
 800b326:	b082      	sub	sp, #8
 800b328:	b901      	cbnz	r1, 800b32c <__ascii_mbtowc+0x6>
 800b32a:	a901      	add	r1, sp, #4
 800b32c:	b142      	cbz	r2, 800b340 <__ascii_mbtowc+0x1a>
 800b32e:	b14b      	cbz	r3, 800b344 <__ascii_mbtowc+0x1e>
 800b330:	7813      	ldrb	r3, [r2, #0]
 800b332:	600b      	str	r3, [r1, #0]
 800b334:	7812      	ldrb	r2, [r2, #0]
 800b336:	1e10      	subs	r0, r2, #0
 800b338:	bf18      	it	ne
 800b33a:	2001      	movne	r0, #1
 800b33c:	b002      	add	sp, #8
 800b33e:	4770      	bx	lr
 800b340:	4610      	mov	r0, r2
 800b342:	e7fb      	b.n	800b33c <__ascii_mbtowc+0x16>
 800b344:	f06f 0001 	mvn.w	r0, #1
 800b348:	e7f8      	b.n	800b33c <__ascii_mbtowc+0x16>

0800b34a <_realloc_r>:
 800b34a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b34e:	4607      	mov	r7, r0
 800b350:	4614      	mov	r4, r2
 800b352:	460d      	mov	r5, r1
 800b354:	b921      	cbnz	r1, 800b360 <_realloc_r+0x16>
 800b356:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b35a:	4611      	mov	r1, r2
 800b35c:	f7fd bd4c 	b.w	8008df8 <_malloc_r>
 800b360:	b92a      	cbnz	r2, 800b36e <_realloc_r+0x24>
 800b362:	f7fd fcd5 	bl	8008d10 <_free_r>
 800b366:	4625      	mov	r5, r4
 800b368:	4628      	mov	r0, r5
 800b36a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b36e:	f000 f82e 	bl	800b3ce <_malloc_usable_size_r>
 800b372:	4284      	cmp	r4, r0
 800b374:	4606      	mov	r6, r0
 800b376:	d802      	bhi.n	800b37e <_realloc_r+0x34>
 800b378:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b37c:	d8f4      	bhi.n	800b368 <_realloc_r+0x1e>
 800b37e:	4621      	mov	r1, r4
 800b380:	4638      	mov	r0, r7
 800b382:	f7fd fd39 	bl	8008df8 <_malloc_r>
 800b386:	4680      	mov	r8, r0
 800b388:	b908      	cbnz	r0, 800b38e <_realloc_r+0x44>
 800b38a:	4645      	mov	r5, r8
 800b38c:	e7ec      	b.n	800b368 <_realloc_r+0x1e>
 800b38e:	42b4      	cmp	r4, r6
 800b390:	4622      	mov	r2, r4
 800b392:	4629      	mov	r1, r5
 800b394:	bf28      	it	cs
 800b396:	4632      	movcs	r2, r6
 800b398:	f7ff fc42 	bl	800ac20 <memcpy>
 800b39c:	4629      	mov	r1, r5
 800b39e:	4638      	mov	r0, r7
 800b3a0:	f7fd fcb6 	bl	8008d10 <_free_r>
 800b3a4:	e7f1      	b.n	800b38a <_realloc_r+0x40>

0800b3a6 <__ascii_wctomb>:
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	4608      	mov	r0, r1
 800b3aa:	b141      	cbz	r1, 800b3be <__ascii_wctomb+0x18>
 800b3ac:	2aff      	cmp	r2, #255	@ 0xff
 800b3ae:	d904      	bls.n	800b3ba <__ascii_wctomb+0x14>
 800b3b0:	228a      	movs	r2, #138	@ 0x8a
 800b3b2:	601a      	str	r2, [r3, #0]
 800b3b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b3b8:	4770      	bx	lr
 800b3ba:	700a      	strb	r2, [r1, #0]
 800b3bc:	2001      	movs	r0, #1
 800b3be:	4770      	bx	lr

0800b3c0 <abort>:
 800b3c0:	b508      	push	{r3, lr}
 800b3c2:	2006      	movs	r0, #6
 800b3c4:	f000 f834 	bl	800b430 <raise>
 800b3c8:	2001      	movs	r0, #1
 800b3ca:	f7f6 fa32 	bl	8001832 <_exit>

0800b3ce <_malloc_usable_size_r>:
 800b3ce:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b3d2:	1f18      	subs	r0, r3, #4
 800b3d4:	2b00      	cmp	r3, #0
 800b3d6:	bfbc      	itt	lt
 800b3d8:	580b      	ldrlt	r3, [r1, r0]
 800b3da:	18c0      	addlt	r0, r0, r3
 800b3dc:	4770      	bx	lr

0800b3de <_raise_r>:
 800b3de:	291f      	cmp	r1, #31
 800b3e0:	b538      	push	{r3, r4, r5, lr}
 800b3e2:	4605      	mov	r5, r0
 800b3e4:	460c      	mov	r4, r1
 800b3e6:	d904      	bls.n	800b3f2 <_raise_r+0x14>
 800b3e8:	2316      	movs	r3, #22
 800b3ea:	6003      	str	r3, [r0, #0]
 800b3ec:	f04f 30ff 	mov.w	r0, #4294967295
 800b3f0:	bd38      	pop	{r3, r4, r5, pc}
 800b3f2:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800b3f4:	b112      	cbz	r2, 800b3fc <_raise_r+0x1e>
 800b3f6:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800b3fa:	b94b      	cbnz	r3, 800b410 <_raise_r+0x32>
 800b3fc:	4628      	mov	r0, r5
 800b3fe:	f000 f831 	bl	800b464 <_getpid_r>
 800b402:	4622      	mov	r2, r4
 800b404:	4601      	mov	r1, r0
 800b406:	4628      	mov	r0, r5
 800b408:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b40c:	f000 b818 	b.w	800b440 <_kill_r>
 800b410:	2b01      	cmp	r3, #1
 800b412:	d00a      	beq.n	800b42a <_raise_r+0x4c>
 800b414:	1c59      	adds	r1, r3, #1
 800b416:	d103      	bne.n	800b420 <_raise_r+0x42>
 800b418:	2316      	movs	r3, #22
 800b41a:	6003      	str	r3, [r0, #0]
 800b41c:	2001      	movs	r0, #1
 800b41e:	e7e7      	b.n	800b3f0 <_raise_r+0x12>
 800b420:	2100      	movs	r1, #0
 800b422:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800b426:	4620      	mov	r0, r4
 800b428:	4798      	blx	r3
 800b42a:	2000      	movs	r0, #0
 800b42c:	e7e0      	b.n	800b3f0 <_raise_r+0x12>
	...

0800b430 <raise>:
 800b430:	4b02      	ldr	r3, [pc, #8]	@ (800b43c <raise+0xc>)
 800b432:	4601      	mov	r1, r0
 800b434:	6818      	ldr	r0, [r3, #0]
 800b436:	f7ff bfd2 	b.w	800b3de <_raise_r>
 800b43a:	bf00      	nop
 800b43c:	20000044 	.word	0x20000044

0800b440 <_kill_r>:
 800b440:	b538      	push	{r3, r4, r5, lr}
 800b442:	4d07      	ldr	r5, [pc, #28]	@ (800b460 <_kill_r+0x20>)
 800b444:	2300      	movs	r3, #0
 800b446:	4604      	mov	r4, r0
 800b448:	4608      	mov	r0, r1
 800b44a:	4611      	mov	r1, r2
 800b44c:	602b      	str	r3, [r5, #0]
 800b44e:	f7f6 f9e0 	bl	8001812 <_kill>
 800b452:	1c43      	adds	r3, r0, #1
 800b454:	d102      	bne.n	800b45c <_kill_r+0x1c>
 800b456:	682b      	ldr	r3, [r5, #0]
 800b458:	b103      	cbz	r3, 800b45c <_kill_r+0x1c>
 800b45a:	6023      	str	r3, [r4, #0]
 800b45c:	bd38      	pop	{r3, r4, r5, pc}
 800b45e:	bf00      	nop
 800b460:	20000588 	.word	0x20000588

0800b464 <_getpid_r>:
 800b464:	f7f6 b9cd 	b.w	8001802 <_getpid>

0800b468 <atan2>:
 800b468:	f000 bb32 	b.w	800bad0 <__ieee754_atan2>

0800b46c <sqrt>:
 800b46c:	b538      	push	{r3, r4, r5, lr}
 800b46e:	ed2d 8b02 	vpush	{d8}
 800b472:	ec55 4b10 	vmov	r4, r5, d0
 800b476:	f000 f8cf 	bl	800b618 <__ieee754_sqrt>
 800b47a:	4622      	mov	r2, r4
 800b47c:	462b      	mov	r3, r5
 800b47e:	4620      	mov	r0, r4
 800b480:	4629      	mov	r1, r5
 800b482:	eeb0 8a40 	vmov.f32	s16, s0
 800b486:	eef0 8a60 	vmov.f32	s17, s1
 800b48a:	f7f5 fb77 	bl	8000b7c <__aeabi_dcmpun>
 800b48e:	b990      	cbnz	r0, 800b4b6 <sqrt+0x4a>
 800b490:	2200      	movs	r2, #0
 800b492:	2300      	movs	r3, #0
 800b494:	4620      	mov	r0, r4
 800b496:	4629      	mov	r1, r5
 800b498:	f7f5 fb48 	bl	8000b2c <__aeabi_dcmplt>
 800b49c:	b158      	cbz	r0, 800b4b6 <sqrt+0x4a>
 800b49e:	f7fc fdab 	bl	8007ff8 <__errno>
 800b4a2:	2321      	movs	r3, #33	@ 0x21
 800b4a4:	6003      	str	r3, [r0, #0]
 800b4a6:	2200      	movs	r2, #0
 800b4a8:	2300      	movs	r3, #0
 800b4aa:	4610      	mov	r0, r2
 800b4ac:	4619      	mov	r1, r3
 800b4ae:	f7f5 f9f5 	bl	800089c <__aeabi_ddiv>
 800b4b2:	ec41 0b18 	vmov	d8, r0, r1
 800b4b6:	eeb0 0a48 	vmov.f32	s0, s16
 800b4ba:	eef0 0a68 	vmov.f32	s1, s17
 800b4be:	ecbd 8b02 	vpop	{d8}
 800b4c2:	bd38      	pop	{r3, r4, r5, pc}
 800b4c4:	0000      	movs	r0, r0
	...

0800b4c8 <cos>:
 800b4c8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b4ca:	ec53 2b10 	vmov	r2, r3, d0
 800b4ce:	4826      	ldr	r0, [pc, #152]	@ (800b568 <cos+0xa0>)
 800b4d0:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b4d4:	4281      	cmp	r1, r0
 800b4d6:	d806      	bhi.n	800b4e6 <cos+0x1e>
 800b4d8:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b560 <cos+0x98>
 800b4dc:	b005      	add	sp, #20
 800b4de:	f85d eb04 	ldr.w	lr, [sp], #4
 800b4e2:	f000 b971 	b.w	800b7c8 <__kernel_cos>
 800b4e6:	4821      	ldr	r0, [pc, #132]	@ (800b56c <cos+0xa4>)
 800b4e8:	4281      	cmp	r1, r0
 800b4ea:	d908      	bls.n	800b4fe <cos+0x36>
 800b4ec:	4610      	mov	r0, r2
 800b4ee:	4619      	mov	r1, r3
 800b4f0:	f7f4 fef2 	bl	80002d8 <__aeabi_dsub>
 800b4f4:	ec41 0b10 	vmov	d0, r0, r1
 800b4f8:	b005      	add	sp, #20
 800b4fa:	f85d fb04 	ldr.w	pc, [sp], #4
 800b4fe:	4668      	mov	r0, sp
 800b500:	f000 fbae 	bl	800bc60 <__ieee754_rem_pio2>
 800b504:	f000 0003 	and.w	r0, r0, #3
 800b508:	2801      	cmp	r0, #1
 800b50a:	d00b      	beq.n	800b524 <cos+0x5c>
 800b50c:	2802      	cmp	r0, #2
 800b50e:	d015      	beq.n	800b53c <cos+0x74>
 800b510:	b9d8      	cbnz	r0, 800b54a <cos+0x82>
 800b512:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b516:	ed9d 0b00 	vldr	d0, [sp]
 800b51a:	f000 f955 	bl	800b7c8 <__kernel_cos>
 800b51e:	ec51 0b10 	vmov	r0, r1, d0
 800b522:	e7e7      	b.n	800b4f4 <cos+0x2c>
 800b524:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b528:	ed9d 0b00 	vldr	d0, [sp]
 800b52c:	f000 fa14 	bl	800b958 <__kernel_sin>
 800b530:	ec53 2b10 	vmov	r2, r3, d0
 800b534:	4610      	mov	r0, r2
 800b536:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b53a:	e7db      	b.n	800b4f4 <cos+0x2c>
 800b53c:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b540:	ed9d 0b00 	vldr	d0, [sp]
 800b544:	f000 f940 	bl	800b7c8 <__kernel_cos>
 800b548:	e7f2      	b.n	800b530 <cos+0x68>
 800b54a:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b54e:	ed9d 0b00 	vldr	d0, [sp]
 800b552:	2001      	movs	r0, #1
 800b554:	f000 fa00 	bl	800b958 <__kernel_sin>
 800b558:	e7e1      	b.n	800b51e <cos+0x56>
 800b55a:	bf00      	nop
 800b55c:	f3af 8000 	nop.w
	...
 800b568:	3fe921fb 	.word	0x3fe921fb
 800b56c:	7fefffff 	.word	0x7fefffff

0800b570 <sin>:
 800b570:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b572:	ec53 2b10 	vmov	r2, r3, d0
 800b576:	4826      	ldr	r0, [pc, #152]	@ (800b610 <sin+0xa0>)
 800b578:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 800b57c:	4281      	cmp	r1, r0
 800b57e:	d807      	bhi.n	800b590 <sin+0x20>
 800b580:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 800b608 <sin+0x98>
 800b584:	2000      	movs	r0, #0
 800b586:	b005      	add	sp, #20
 800b588:	f85d eb04 	ldr.w	lr, [sp], #4
 800b58c:	f000 b9e4 	b.w	800b958 <__kernel_sin>
 800b590:	4820      	ldr	r0, [pc, #128]	@ (800b614 <sin+0xa4>)
 800b592:	4281      	cmp	r1, r0
 800b594:	d908      	bls.n	800b5a8 <sin+0x38>
 800b596:	4610      	mov	r0, r2
 800b598:	4619      	mov	r1, r3
 800b59a:	f7f4 fe9d 	bl	80002d8 <__aeabi_dsub>
 800b59e:	ec41 0b10 	vmov	d0, r0, r1
 800b5a2:	b005      	add	sp, #20
 800b5a4:	f85d fb04 	ldr.w	pc, [sp], #4
 800b5a8:	4668      	mov	r0, sp
 800b5aa:	f000 fb59 	bl	800bc60 <__ieee754_rem_pio2>
 800b5ae:	f000 0003 	and.w	r0, r0, #3
 800b5b2:	2801      	cmp	r0, #1
 800b5b4:	d00c      	beq.n	800b5d0 <sin+0x60>
 800b5b6:	2802      	cmp	r0, #2
 800b5b8:	d011      	beq.n	800b5de <sin+0x6e>
 800b5ba:	b9e8      	cbnz	r0, 800b5f8 <sin+0x88>
 800b5bc:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b5c0:	ed9d 0b00 	vldr	d0, [sp]
 800b5c4:	2001      	movs	r0, #1
 800b5c6:	f000 f9c7 	bl	800b958 <__kernel_sin>
 800b5ca:	ec51 0b10 	vmov	r0, r1, d0
 800b5ce:	e7e6      	b.n	800b59e <sin+0x2e>
 800b5d0:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b5d4:	ed9d 0b00 	vldr	d0, [sp]
 800b5d8:	f000 f8f6 	bl	800b7c8 <__kernel_cos>
 800b5dc:	e7f5      	b.n	800b5ca <sin+0x5a>
 800b5de:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b5e2:	ed9d 0b00 	vldr	d0, [sp]
 800b5e6:	2001      	movs	r0, #1
 800b5e8:	f000 f9b6 	bl	800b958 <__kernel_sin>
 800b5ec:	ec53 2b10 	vmov	r2, r3, d0
 800b5f0:	4610      	mov	r0, r2
 800b5f2:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 800b5f6:	e7d2      	b.n	800b59e <sin+0x2e>
 800b5f8:	ed9d 1b02 	vldr	d1, [sp, #8]
 800b5fc:	ed9d 0b00 	vldr	d0, [sp]
 800b600:	f000 f8e2 	bl	800b7c8 <__kernel_cos>
 800b604:	e7f2      	b.n	800b5ec <sin+0x7c>
 800b606:	bf00      	nop
	...
 800b610:	3fe921fb 	.word	0x3fe921fb
 800b614:	7fefffff 	.word	0x7fefffff

0800b618 <__ieee754_sqrt>:
 800b618:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b61c:	4a66      	ldr	r2, [pc, #408]	@ (800b7b8 <__ieee754_sqrt+0x1a0>)
 800b61e:	ec55 4b10 	vmov	r4, r5, d0
 800b622:	43aa      	bics	r2, r5
 800b624:	462b      	mov	r3, r5
 800b626:	4621      	mov	r1, r4
 800b628:	d110      	bne.n	800b64c <__ieee754_sqrt+0x34>
 800b62a:	4622      	mov	r2, r4
 800b62c:	4620      	mov	r0, r4
 800b62e:	4629      	mov	r1, r5
 800b630:	f7f5 f80a 	bl	8000648 <__aeabi_dmul>
 800b634:	4602      	mov	r2, r0
 800b636:	460b      	mov	r3, r1
 800b638:	4620      	mov	r0, r4
 800b63a:	4629      	mov	r1, r5
 800b63c:	f7f4 fe4e 	bl	80002dc <__adddf3>
 800b640:	4604      	mov	r4, r0
 800b642:	460d      	mov	r5, r1
 800b644:	ec45 4b10 	vmov	d0, r4, r5
 800b648:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b64c:	2d00      	cmp	r5, #0
 800b64e:	dc0e      	bgt.n	800b66e <__ieee754_sqrt+0x56>
 800b650:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 800b654:	4322      	orrs	r2, r4
 800b656:	d0f5      	beq.n	800b644 <__ieee754_sqrt+0x2c>
 800b658:	b19d      	cbz	r5, 800b682 <__ieee754_sqrt+0x6a>
 800b65a:	4622      	mov	r2, r4
 800b65c:	4620      	mov	r0, r4
 800b65e:	4629      	mov	r1, r5
 800b660:	f7f4 fe3a 	bl	80002d8 <__aeabi_dsub>
 800b664:	4602      	mov	r2, r0
 800b666:	460b      	mov	r3, r1
 800b668:	f7f5 f918 	bl	800089c <__aeabi_ddiv>
 800b66c:	e7e8      	b.n	800b640 <__ieee754_sqrt+0x28>
 800b66e:	152a      	asrs	r2, r5, #20
 800b670:	d115      	bne.n	800b69e <__ieee754_sqrt+0x86>
 800b672:	2000      	movs	r0, #0
 800b674:	e009      	b.n	800b68a <__ieee754_sqrt+0x72>
 800b676:	0acb      	lsrs	r3, r1, #11
 800b678:	3a15      	subs	r2, #21
 800b67a:	0549      	lsls	r1, r1, #21
 800b67c:	2b00      	cmp	r3, #0
 800b67e:	d0fa      	beq.n	800b676 <__ieee754_sqrt+0x5e>
 800b680:	e7f7      	b.n	800b672 <__ieee754_sqrt+0x5a>
 800b682:	462a      	mov	r2, r5
 800b684:	e7fa      	b.n	800b67c <__ieee754_sqrt+0x64>
 800b686:	005b      	lsls	r3, r3, #1
 800b688:	3001      	adds	r0, #1
 800b68a:	02dc      	lsls	r4, r3, #11
 800b68c:	d5fb      	bpl.n	800b686 <__ieee754_sqrt+0x6e>
 800b68e:	1e44      	subs	r4, r0, #1
 800b690:	1b12      	subs	r2, r2, r4
 800b692:	f1c0 0420 	rsb	r4, r0, #32
 800b696:	fa21 f404 	lsr.w	r4, r1, r4
 800b69a:	4323      	orrs	r3, r4
 800b69c:	4081      	lsls	r1, r0
 800b69e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b6a2:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800b6a6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800b6aa:	07d2      	lsls	r2, r2, #31
 800b6ac:	bf5c      	itt	pl
 800b6ae:	005b      	lslpl	r3, r3, #1
 800b6b0:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800b6b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 800b6b8:	bf58      	it	pl
 800b6ba:	0049      	lslpl	r1, r1, #1
 800b6bc:	2600      	movs	r6, #0
 800b6be:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800b6c2:	107f      	asrs	r7, r7, #1
 800b6c4:	0049      	lsls	r1, r1, #1
 800b6c6:	2016      	movs	r0, #22
 800b6c8:	4632      	mov	r2, r6
 800b6ca:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 800b6ce:	1915      	adds	r5, r2, r4
 800b6d0:	429d      	cmp	r5, r3
 800b6d2:	bfde      	ittt	le
 800b6d4:	192a      	addle	r2, r5, r4
 800b6d6:	1b5b      	suble	r3, r3, r5
 800b6d8:	1936      	addle	r6, r6, r4
 800b6da:	0fcd      	lsrs	r5, r1, #31
 800b6dc:	3801      	subs	r0, #1
 800b6de:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800b6e2:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b6e6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 800b6ea:	d1f0      	bne.n	800b6ce <__ieee754_sqrt+0xb6>
 800b6ec:	4605      	mov	r5, r0
 800b6ee:	2420      	movs	r4, #32
 800b6f0:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800b6f4:	4293      	cmp	r3, r2
 800b6f6:	eb0c 0e00 	add.w	lr, ip, r0
 800b6fa:	dc02      	bgt.n	800b702 <__ieee754_sqrt+0xea>
 800b6fc:	d113      	bne.n	800b726 <__ieee754_sqrt+0x10e>
 800b6fe:	458e      	cmp	lr, r1
 800b700:	d811      	bhi.n	800b726 <__ieee754_sqrt+0x10e>
 800b702:	f1be 0f00 	cmp.w	lr, #0
 800b706:	eb0e 000c 	add.w	r0, lr, ip
 800b70a:	da3f      	bge.n	800b78c <__ieee754_sqrt+0x174>
 800b70c:	2800      	cmp	r0, #0
 800b70e:	db3d      	blt.n	800b78c <__ieee754_sqrt+0x174>
 800b710:	f102 0801 	add.w	r8, r2, #1
 800b714:	1a9b      	subs	r3, r3, r2
 800b716:	458e      	cmp	lr, r1
 800b718:	bf88      	it	hi
 800b71a:	f103 33ff 	addhi.w	r3, r3, #4294967295
 800b71e:	eba1 010e 	sub.w	r1, r1, lr
 800b722:	4465      	add	r5, ip
 800b724:	4642      	mov	r2, r8
 800b726:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 800b72a:	3c01      	subs	r4, #1
 800b72c:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 800b730:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800b734:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 800b738:	d1dc      	bne.n	800b6f4 <__ieee754_sqrt+0xdc>
 800b73a:	4319      	orrs	r1, r3
 800b73c:	d01b      	beq.n	800b776 <__ieee754_sqrt+0x15e>
 800b73e:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 800b7bc <__ieee754_sqrt+0x1a4>
 800b742:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 800b7c0 <__ieee754_sqrt+0x1a8>
 800b746:	e9da 0100 	ldrd	r0, r1, [sl]
 800b74a:	e9db 2300 	ldrd	r2, r3, [fp]
 800b74e:	f7f4 fdc3 	bl	80002d8 <__aeabi_dsub>
 800b752:	e9da 8900 	ldrd	r8, r9, [sl]
 800b756:	4602      	mov	r2, r0
 800b758:	460b      	mov	r3, r1
 800b75a:	4640      	mov	r0, r8
 800b75c:	4649      	mov	r1, r9
 800b75e:	f7f5 f9ef 	bl	8000b40 <__aeabi_dcmple>
 800b762:	b140      	cbz	r0, 800b776 <__ieee754_sqrt+0x15e>
 800b764:	f1b5 3fff 	cmp.w	r5, #4294967295
 800b768:	e9da 0100 	ldrd	r0, r1, [sl]
 800b76c:	e9db 2300 	ldrd	r2, r3, [fp]
 800b770:	d10e      	bne.n	800b790 <__ieee754_sqrt+0x178>
 800b772:	3601      	adds	r6, #1
 800b774:	4625      	mov	r5, r4
 800b776:	1073      	asrs	r3, r6, #1
 800b778:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 800b77c:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 800b780:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 800b784:	086b      	lsrs	r3, r5, #1
 800b786:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 800b78a:	e759      	b.n	800b640 <__ieee754_sqrt+0x28>
 800b78c:	4690      	mov	r8, r2
 800b78e:	e7c1      	b.n	800b714 <__ieee754_sqrt+0xfc>
 800b790:	f7f4 fda4 	bl	80002dc <__adddf3>
 800b794:	e9da 8900 	ldrd	r8, r9, [sl]
 800b798:	4602      	mov	r2, r0
 800b79a:	460b      	mov	r3, r1
 800b79c:	4640      	mov	r0, r8
 800b79e:	4649      	mov	r1, r9
 800b7a0:	f7f5 f9c4 	bl	8000b2c <__aeabi_dcmplt>
 800b7a4:	b120      	cbz	r0, 800b7b0 <__ieee754_sqrt+0x198>
 800b7a6:	1cab      	adds	r3, r5, #2
 800b7a8:	bf08      	it	eq
 800b7aa:	3601      	addeq	r6, #1
 800b7ac:	3502      	adds	r5, #2
 800b7ae:	e7e2      	b.n	800b776 <__ieee754_sqrt+0x15e>
 800b7b0:	1c6b      	adds	r3, r5, #1
 800b7b2:	f023 0501 	bic.w	r5, r3, #1
 800b7b6:	e7de      	b.n	800b776 <__ieee754_sqrt+0x15e>
 800b7b8:	7ff00000 	.word	0x7ff00000
 800b7bc:	0800d818 	.word	0x0800d818
 800b7c0:	0800d810 	.word	0x0800d810
 800b7c4:	00000000 	.word	0x00000000

0800b7c8 <__kernel_cos>:
 800b7c8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b7cc:	ec57 6b10 	vmov	r6, r7, d0
 800b7d0:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800b7d4:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 800b7d8:	ed8d 1b00 	vstr	d1, [sp]
 800b7dc:	d206      	bcs.n	800b7ec <__kernel_cos+0x24>
 800b7de:	4630      	mov	r0, r6
 800b7e0:	4639      	mov	r1, r7
 800b7e2:	f7f5 f9e1 	bl	8000ba8 <__aeabi_d2iz>
 800b7e6:	2800      	cmp	r0, #0
 800b7e8:	f000 8088 	beq.w	800b8fc <__kernel_cos+0x134>
 800b7ec:	4632      	mov	r2, r6
 800b7ee:	463b      	mov	r3, r7
 800b7f0:	4630      	mov	r0, r6
 800b7f2:	4639      	mov	r1, r7
 800b7f4:	f7f4 ff28 	bl	8000648 <__aeabi_dmul>
 800b7f8:	4b51      	ldr	r3, [pc, #324]	@ (800b940 <__kernel_cos+0x178>)
 800b7fa:	2200      	movs	r2, #0
 800b7fc:	4604      	mov	r4, r0
 800b7fe:	460d      	mov	r5, r1
 800b800:	f7f4 ff22 	bl	8000648 <__aeabi_dmul>
 800b804:	a340      	add	r3, pc, #256	@ (adr r3, 800b908 <__kernel_cos+0x140>)
 800b806:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b80a:	4682      	mov	sl, r0
 800b80c:	468b      	mov	fp, r1
 800b80e:	4620      	mov	r0, r4
 800b810:	4629      	mov	r1, r5
 800b812:	f7f4 ff19 	bl	8000648 <__aeabi_dmul>
 800b816:	a33e      	add	r3, pc, #248	@ (adr r3, 800b910 <__kernel_cos+0x148>)
 800b818:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b81c:	f7f4 fd5e 	bl	80002dc <__adddf3>
 800b820:	4622      	mov	r2, r4
 800b822:	462b      	mov	r3, r5
 800b824:	f7f4 ff10 	bl	8000648 <__aeabi_dmul>
 800b828:	a33b      	add	r3, pc, #236	@ (adr r3, 800b918 <__kernel_cos+0x150>)
 800b82a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b82e:	f7f4 fd53 	bl	80002d8 <__aeabi_dsub>
 800b832:	4622      	mov	r2, r4
 800b834:	462b      	mov	r3, r5
 800b836:	f7f4 ff07 	bl	8000648 <__aeabi_dmul>
 800b83a:	a339      	add	r3, pc, #228	@ (adr r3, 800b920 <__kernel_cos+0x158>)
 800b83c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b840:	f7f4 fd4c 	bl	80002dc <__adddf3>
 800b844:	4622      	mov	r2, r4
 800b846:	462b      	mov	r3, r5
 800b848:	f7f4 fefe 	bl	8000648 <__aeabi_dmul>
 800b84c:	a336      	add	r3, pc, #216	@ (adr r3, 800b928 <__kernel_cos+0x160>)
 800b84e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b852:	f7f4 fd41 	bl	80002d8 <__aeabi_dsub>
 800b856:	4622      	mov	r2, r4
 800b858:	462b      	mov	r3, r5
 800b85a:	f7f4 fef5 	bl	8000648 <__aeabi_dmul>
 800b85e:	a334      	add	r3, pc, #208	@ (adr r3, 800b930 <__kernel_cos+0x168>)
 800b860:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b864:	f7f4 fd3a 	bl	80002dc <__adddf3>
 800b868:	4622      	mov	r2, r4
 800b86a:	462b      	mov	r3, r5
 800b86c:	f7f4 feec 	bl	8000648 <__aeabi_dmul>
 800b870:	4622      	mov	r2, r4
 800b872:	462b      	mov	r3, r5
 800b874:	f7f4 fee8 	bl	8000648 <__aeabi_dmul>
 800b878:	e9dd 2300 	ldrd	r2, r3, [sp]
 800b87c:	4604      	mov	r4, r0
 800b87e:	460d      	mov	r5, r1
 800b880:	4630      	mov	r0, r6
 800b882:	4639      	mov	r1, r7
 800b884:	f7f4 fee0 	bl	8000648 <__aeabi_dmul>
 800b888:	460b      	mov	r3, r1
 800b88a:	4602      	mov	r2, r0
 800b88c:	4629      	mov	r1, r5
 800b88e:	4620      	mov	r0, r4
 800b890:	f7f4 fd22 	bl	80002d8 <__aeabi_dsub>
 800b894:	4b2b      	ldr	r3, [pc, #172]	@ (800b944 <__kernel_cos+0x17c>)
 800b896:	4598      	cmp	r8, r3
 800b898:	4606      	mov	r6, r0
 800b89a:	460f      	mov	r7, r1
 800b89c:	d810      	bhi.n	800b8c0 <__kernel_cos+0xf8>
 800b89e:	4602      	mov	r2, r0
 800b8a0:	460b      	mov	r3, r1
 800b8a2:	4650      	mov	r0, sl
 800b8a4:	4659      	mov	r1, fp
 800b8a6:	f7f4 fd17 	bl	80002d8 <__aeabi_dsub>
 800b8aa:	460b      	mov	r3, r1
 800b8ac:	4926      	ldr	r1, [pc, #152]	@ (800b948 <__kernel_cos+0x180>)
 800b8ae:	4602      	mov	r2, r0
 800b8b0:	2000      	movs	r0, #0
 800b8b2:	f7f4 fd11 	bl	80002d8 <__aeabi_dsub>
 800b8b6:	ec41 0b10 	vmov	d0, r0, r1
 800b8ba:	b003      	add	sp, #12
 800b8bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b8c0:	4b22      	ldr	r3, [pc, #136]	@ (800b94c <__kernel_cos+0x184>)
 800b8c2:	4921      	ldr	r1, [pc, #132]	@ (800b948 <__kernel_cos+0x180>)
 800b8c4:	4598      	cmp	r8, r3
 800b8c6:	bf8c      	ite	hi
 800b8c8:	4d21      	ldrhi	r5, [pc, #132]	@ (800b950 <__kernel_cos+0x188>)
 800b8ca:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 800b8ce:	2400      	movs	r4, #0
 800b8d0:	4622      	mov	r2, r4
 800b8d2:	462b      	mov	r3, r5
 800b8d4:	2000      	movs	r0, #0
 800b8d6:	f7f4 fcff 	bl	80002d8 <__aeabi_dsub>
 800b8da:	4622      	mov	r2, r4
 800b8dc:	4680      	mov	r8, r0
 800b8de:	4689      	mov	r9, r1
 800b8e0:	462b      	mov	r3, r5
 800b8e2:	4650      	mov	r0, sl
 800b8e4:	4659      	mov	r1, fp
 800b8e6:	f7f4 fcf7 	bl	80002d8 <__aeabi_dsub>
 800b8ea:	4632      	mov	r2, r6
 800b8ec:	463b      	mov	r3, r7
 800b8ee:	f7f4 fcf3 	bl	80002d8 <__aeabi_dsub>
 800b8f2:	4602      	mov	r2, r0
 800b8f4:	460b      	mov	r3, r1
 800b8f6:	4640      	mov	r0, r8
 800b8f8:	4649      	mov	r1, r9
 800b8fa:	e7da      	b.n	800b8b2 <__kernel_cos+0xea>
 800b8fc:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 800b938 <__kernel_cos+0x170>
 800b900:	e7db      	b.n	800b8ba <__kernel_cos+0xf2>
 800b902:	bf00      	nop
 800b904:	f3af 8000 	nop.w
 800b908:	be8838d4 	.word	0xbe8838d4
 800b90c:	bda8fae9 	.word	0xbda8fae9
 800b910:	bdb4b1c4 	.word	0xbdb4b1c4
 800b914:	3e21ee9e 	.word	0x3e21ee9e
 800b918:	809c52ad 	.word	0x809c52ad
 800b91c:	3e927e4f 	.word	0x3e927e4f
 800b920:	19cb1590 	.word	0x19cb1590
 800b924:	3efa01a0 	.word	0x3efa01a0
 800b928:	16c15177 	.word	0x16c15177
 800b92c:	3f56c16c 	.word	0x3f56c16c
 800b930:	5555554c 	.word	0x5555554c
 800b934:	3fa55555 	.word	0x3fa55555
 800b938:	00000000 	.word	0x00000000
 800b93c:	3ff00000 	.word	0x3ff00000
 800b940:	3fe00000 	.word	0x3fe00000
 800b944:	3fd33332 	.word	0x3fd33332
 800b948:	3ff00000 	.word	0x3ff00000
 800b94c:	3fe90000 	.word	0x3fe90000
 800b950:	3fd20000 	.word	0x3fd20000
 800b954:	00000000 	.word	0x00000000

0800b958 <__kernel_sin>:
 800b958:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b95c:	ec55 4b10 	vmov	r4, r5, d0
 800b960:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800b964:	b085      	sub	sp, #20
 800b966:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 800b96a:	ed8d 1b02 	vstr	d1, [sp, #8]
 800b96e:	4680      	mov	r8, r0
 800b970:	d205      	bcs.n	800b97e <__kernel_sin+0x26>
 800b972:	4620      	mov	r0, r4
 800b974:	4629      	mov	r1, r5
 800b976:	f7f5 f917 	bl	8000ba8 <__aeabi_d2iz>
 800b97a:	2800      	cmp	r0, #0
 800b97c:	d052      	beq.n	800ba24 <__kernel_sin+0xcc>
 800b97e:	4622      	mov	r2, r4
 800b980:	462b      	mov	r3, r5
 800b982:	4620      	mov	r0, r4
 800b984:	4629      	mov	r1, r5
 800b986:	f7f4 fe5f 	bl	8000648 <__aeabi_dmul>
 800b98a:	4682      	mov	sl, r0
 800b98c:	468b      	mov	fp, r1
 800b98e:	4602      	mov	r2, r0
 800b990:	460b      	mov	r3, r1
 800b992:	4620      	mov	r0, r4
 800b994:	4629      	mov	r1, r5
 800b996:	f7f4 fe57 	bl	8000648 <__aeabi_dmul>
 800b99a:	a342      	add	r3, pc, #264	@ (adr r3, 800baa4 <__kernel_sin+0x14c>)
 800b99c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9a0:	e9cd 0100 	strd	r0, r1, [sp]
 800b9a4:	4650      	mov	r0, sl
 800b9a6:	4659      	mov	r1, fp
 800b9a8:	f7f4 fe4e 	bl	8000648 <__aeabi_dmul>
 800b9ac:	a33f      	add	r3, pc, #252	@ (adr r3, 800baac <__kernel_sin+0x154>)
 800b9ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9b2:	f7f4 fc91 	bl	80002d8 <__aeabi_dsub>
 800b9b6:	4652      	mov	r2, sl
 800b9b8:	465b      	mov	r3, fp
 800b9ba:	f7f4 fe45 	bl	8000648 <__aeabi_dmul>
 800b9be:	a33d      	add	r3, pc, #244	@ (adr r3, 800bab4 <__kernel_sin+0x15c>)
 800b9c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9c4:	f7f4 fc8a 	bl	80002dc <__adddf3>
 800b9c8:	4652      	mov	r2, sl
 800b9ca:	465b      	mov	r3, fp
 800b9cc:	f7f4 fe3c 	bl	8000648 <__aeabi_dmul>
 800b9d0:	a33a      	add	r3, pc, #232	@ (adr r3, 800babc <__kernel_sin+0x164>)
 800b9d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9d6:	f7f4 fc7f 	bl	80002d8 <__aeabi_dsub>
 800b9da:	4652      	mov	r2, sl
 800b9dc:	465b      	mov	r3, fp
 800b9de:	f7f4 fe33 	bl	8000648 <__aeabi_dmul>
 800b9e2:	a338      	add	r3, pc, #224	@ (adr r3, 800bac4 <__kernel_sin+0x16c>)
 800b9e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e8:	f7f4 fc78 	bl	80002dc <__adddf3>
 800b9ec:	4606      	mov	r6, r0
 800b9ee:	460f      	mov	r7, r1
 800b9f0:	f1b8 0f00 	cmp.w	r8, #0
 800b9f4:	d11b      	bne.n	800ba2e <__kernel_sin+0xd6>
 800b9f6:	4602      	mov	r2, r0
 800b9f8:	460b      	mov	r3, r1
 800b9fa:	4650      	mov	r0, sl
 800b9fc:	4659      	mov	r1, fp
 800b9fe:	f7f4 fe23 	bl	8000648 <__aeabi_dmul>
 800ba02:	a325      	add	r3, pc, #148	@ (adr r3, 800ba98 <__kernel_sin+0x140>)
 800ba04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba08:	f7f4 fc66 	bl	80002d8 <__aeabi_dsub>
 800ba0c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800ba10:	f7f4 fe1a 	bl	8000648 <__aeabi_dmul>
 800ba14:	4602      	mov	r2, r0
 800ba16:	460b      	mov	r3, r1
 800ba18:	4620      	mov	r0, r4
 800ba1a:	4629      	mov	r1, r5
 800ba1c:	f7f4 fc5e 	bl	80002dc <__adddf3>
 800ba20:	4604      	mov	r4, r0
 800ba22:	460d      	mov	r5, r1
 800ba24:	ec45 4b10 	vmov	d0, r4, r5
 800ba28:	b005      	add	sp, #20
 800ba2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba2e:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800ba32:	4b1b      	ldr	r3, [pc, #108]	@ (800baa0 <__kernel_sin+0x148>)
 800ba34:	2200      	movs	r2, #0
 800ba36:	f7f4 fe07 	bl	8000648 <__aeabi_dmul>
 800ba3a:	4632      	mov	r2, r6
 800ba3c:	4680      	mov	r8, r0
 800ba3e:	4689      	mov	r9, r1
 800ba40:	463b      	mov	r3, r7
 800ba42:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba46:	f7f4 fdff 	bl	8000648 <__aeabi_dmul>
 800ba4a:	4602      	mov	r2, r0
 800ba4c:	460b      	mov	r3, r1
 800ba4e:	4640      	mov	r0, r8
 800ba50:	4649      	mov	r1, r9
 800ba52:	f7f4 fc41 	bl	80002d8 <__aeabi_dsub>
 800ba56:	4652      	mov	r2, sl
 800ba58:	465b      	mov	r3, fp
 800ba5a:	f7f4 fdf5 	bl	8000648 <__aeabi_dmul>
 800ba5e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800ba62:	f7f4 fc39 	bl	80002d8 <__aeabi_dsub>
 800ba66:	a30c      	add	r3, pc, #48	@ (adr r3, 800ba98 <__kernel_sin+0x140>)
 800ba68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ba6c:	4606      	mov	r6, r0
 800ba6e:	460f      	mov	r7, r1
 800ba70:	e9dd 0100 	ldrd	r0, r1, [sp]
 800ba74:	f7f4 fde8 	bl	8000648 <__aeabi_dmul>
 800ba78:	4602      	mov	r2, r0
 800ba7a:	460b      	mov	r3, r1
 800ba7c:	4630      	mov	r0, r6
 800ba7e:	4639      	mov	r1, r7
 800ba80:	f7f4 fc2c 	bl	80002dc <__adddf3>
 800ba84:	4602      	mov	r2, r0
 800ba86:	460b      	mov	r3, r1
 800ba88:	4620      	mov	r0, r4
 800ba8a:	4629      	mov	r1, r5
 800ba8c:	f7f4 fc24 	bl	80002d8 <__aeabi_dsub>
 800ba90:	e7c6      	b.n	800ba20 <__kernel_sin+0xc8>
 800ba92:	bf00      	nop
 800ba94:	f3af 8000 	nop.w
 800ba98:	55555549 	.word	0x55555549
 800ba9c:	3fc55555 	.word	0x3fc55555
 800baa0:	3fe00000 	.word	0x3fe00000
 800baa4:	5acfd57c 	.word	0x5acfd57c
 800baa8:	3de5d93a 	.word	0x3de5d93a
 800baac:	8a2b9ceb 	.word	0x8a2b9ceb
 800bab0:	3e5ae5e6 	.word	0x3e5ae5e6
 800bab4:	57b1fe7d 	.word	0x57b1fe7d
 800bab8:	3ec71de3 	.word	0x3ec71de3
 800babc:	19c161d5 	.word	0x19c161d5
 800bac0:	3f2a01a0 	.word	0x3f2a01a0
 800bac4:	1110f8a6 	.word	0x1110f8a6
 800bac8:	3f811111 	.word	0x3f811111
 800bacc:	00000000 	.word	0x00000000

0800bad0 <__ieee754_atan2>:
 800bad0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bad4:	ec57 6b11 	vmov	r6, r7, d1
 800bad8:	4273      	negs	r3, r6
 800bada:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800bc58 <__ieee754_atan2+0x188>
 800bade:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800bae2:	4333      	orrs	r3, r6
 800bae4:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800bae8:	4543      	cmp	r3, r8
 800baea:	ec51 0b10 	vmov	r0, r1, d0
 800baee:	4635      	mov	r5, r6
 800baf0:	d809      	bhi.n	800bb06 <__ieee754_atan2+0x36>
 800baf2:	4244      	negs	r4, r0
 800baf4:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800baf8:	4304      	orrs	r4, r0
 800bafa:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800bafe:	4544      	cmp	r4, r8
 800bb00:	468e      	mov	lr, r1
 800bb02:	4681      	mov	r9, r0
 800bb04:	d907      	bls.n	800bb16 <__ieee754_atan2+0x46>
 800bb06:	4632      	mov	r2, r6
 800bb08:	463b      	mov	r3, r7
 800bb0a:	f7f4 fbe7 	bl	80002dc <__adddf3>
 800bb0e:	ec41 0b10 	vmov	d0, r0, r1
 800bb12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800bb16:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800bb1a:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800bb1e:	4334      	orrs	r4, r6
 800bb20:	d103      	bne.n	800bb2a <__ieee754_atan2+0x5a>
 800bb22:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800bb26:	f000 ba97 	b.w	800c058 <atan>
 800bb2a:	17bc      	asrs	r4, r7, #30
 800bb2c:	f004 0402 	and.w	r4, r4, #2
 800bb30:	ea53 0909 	orrs.w	r9, r3, r9
 800bb34:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800bb38:	d107      	bne.n	800bb4a <__ieee754_atan2+0x7a>
 800bb3a:	2c02      	cmp	r4, #2
 800bb3c:	d05f      	beq.n	800bbfe <__ieee754_atan2+0x12e>
 800bb3e:	2c03      	cmp	r4, #3
 800bb40:	d1e5      	bne.n	800bb0e <__ieee754_atan2+0x3e>
 800bb42:	a143      	add	r1, pc, #268	@ (adr r1, 800bc50 <__ieee754_atan2+0x180>)
 800bb44:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb48:	e7e1      	b.n	800bb0e <__ieee754_atan2+0x3e>
 800bb4a:	4315      	orrs	r5, r2
 800bb4c:	d106      	bne.n	800bb5c <__ieee754_atan2+0x8c>
 800bb4e:	f1be 0f00 	cmp.w	lr, #0
 800bb52:	db5f      	blt.n	800bc14 <__ieee754_atan2+0x144>
 800bb54:	a136      	add	r1, pc, #216	@ (adr r1, 800bc30 <__ieee754_atan2+0x160>)
 800bb56:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bb5a:	e7d8      	b.n	800bb0e <__ieee754_atan2+0x3e>
 800bb5c:	4542      	cmp	r2, r8
 800bb5e:	d10f      	bne.n	800bb80 <__ieee754_atan2+0xb0>
 800bb60:	4293      	cmp	r3, r2
 800bb62:	f104 34ff 	add.w	r4, r4, #4294967295
 800bb66:	d107      	bne.n	800bb78 <__ieee754_atan2+0xa8>
 800bb68:	2c02      	cmp	r4, #2
 800bb6a:	d84c      	bhi.n	800bc06 <__ieee754_atan2+0x136>
 800bb6c:	4b36      	ldr	r3, [pc, #216]	@ (800bc48 <__ieee754_atan2+0x178>)
 800bb6e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bb72:	e9d3 0100 	ldrd	r0, r1, [r3]
 800bb76:	e7ca      	b.n	800bb0e <__ieee754_atan2+0x3e>
 800bb78:	2c02      	cmp	r4, #2
 800bb7a:	d848      	bhi.n	800bc0e <__ieee754_atan2+0x13e>
 800bb7c:	4b33      	ldr	r3, [pc, #204]	@ (800bc4c <__ieee754_atan2+0x17c>)
 800bb7e:	e7f6      	b.n	800bb6e <__ieee754_atan2+0x9e>
 800bb80:	4543      	cmp	r3, r8
 800bb82:	d0e4      	beq.n	800bb4e <__ieee754_atan2+0x7e>
 800bb84:	1a9b      	subs	r3, r3, r2
 800bb86:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800bb8a:	ea4f 5223 	mov.w	r2, r3, asr #20
 800bb8e:	da1e      	bge.n	800bbce <__ieee754_atan2+0xfe>
 800bb90:	2f00      	cmp	r7, #0
 800bb92:	da01      	bge.n	800bb98 <__ieee754_atan2+0xc8>
 800bb94:	323c      	adds	r2, #60	@ 0x3c
 800bb96:	db1e      	blt.n	800bbd6 <__ieee754_atan2+0x106>
 800bb98:	4632      	mov	r2, r6
 800bb9a:	463b      	mov	r3, r7
 800bb9c:	f7f4 fe7e 	bl	800089c <__aeabi_ddiv>
 800bba0:	ec41 0b10 	vmov	d0, r0, r1
 800bba4:	f000 fbf0 	bl	800c388 <fabs>
 800bba8:	f000 fa56 	bl	800c058 <atan>
 800bbac:	ec51 0b10 	vmov	r0, r1, d0
 800bbb0:	2c01      	cmp	r4, #1
 800bbb2:	d013      	beq.n	800bbdc <__ieee754_atan2+0x10c>
 800bbb4:	2c02      	cmp	r4, #2
 800bbb6:	d015      	beq.n	800bbe4 <__ieee754_atan2+0x114>
 800bbb8:	2c00      	cmp	r4, #0
 800bbba:	d0a8      	beq.n	800bb0e <__ieee754_atan2+0x3e>
 800bbbc:	a318      	add	r3, pc, #96	@ (adr r3, 800bc20 <__ieee754_atan2+0x150>)
 800bbbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbc2:	f7f4 fb89 	bl	80002d8 <__aeabi_dsub>
 800bbc6:	a318      	add	r3, pc, #96	@ (adr r3, 800bc28 <__ieee754_atan2+0x158>)
 800bbc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbcc:	e014      	b.n	800bbf8 <__ieee754_atan2+0x128>
 800bbce:	a118      	add	r1, pc, #96	@ (adr r1, 800bc30 <__ieee754_atan2+0x160>)
 800bbd0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbd4:	e7ec      	b.n	800bbb0 <__ieee754_atan2+0xe0>
 800bbd6:	2000      	movs	r0, #0
 800bbd8:	2100      	movs	r1, #0
 800bbda:	e7e9      	b.n	800bbb0 <__ieee754_atan2+0xe0>
 800bbdc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bbe0:	4619      	mov	r1, r3
 800bbe2:	e794      	b.n	800bb0e <__ieee754_atan2+0x3e>
 800bbe4:	a30e      	add	r3, pc, #56	@ (adr r3, 800bc20 <__ieee754_atan2+0x150>)
 800bbe6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbea:	f7f4 fb75 	bl	80002d8 <__aeabi_dsub>
 800bbee:	4602      	mov	r2, r0
 800bbf0:	460b      	mov	r3, r1
 800bbf2:	a10d      	add	r1, pc, #52	@ (adr r1, 800bc28 <__ieee754_atan2+0x158>)
 800bbf4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bbf8:	f7f4 fb6e 	bl	80002d8 <__aeabi_dsub>
 800bbfc:	e787      	b.n	800bb0e <__ieee754_atan2+0x3e>
 800bbfe:	a10a      	add	r1, pc, #40	@ (adr r1, 800bc28 <__ieee754_atan2+0x158>)
 800bc00:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc04:	e783      	b.n	800bb0e <__ieee754_atan2+0x3e>
 800bc06:	a10c      	add	r1, pc, #48	@ (adr r1, 800bc38 <__ieee754_atan2+0x168>)
 800bc08:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc0c:	e77f      	b.n	800bb0e <__ieee754_atan2+0x3e>
 800bc0e:	2000      	movs	r0, #0
 800bc10:	2100      	movs	r1, #0
 800bc12:	e77c      	b.n	800bb0e <__ieee754_atan2+0x3e>
 800bc14:	a10a      	add	r1, pc, #40	@ (adr r1, 800bc40 <__ieee754_atan2+0x170>)
 800bc16:	e9d1 0100 	ldrd	r0, r1, [r1]
 800bc1a:	e778      	b.n	800bb0e <__ieee754_atan2+0x3e>
 800bc1c:	f3af 8000 	nop.w
 800bc20:	33145c07 	.word	0x33145c07
 800bc24:	3ca1a626 	.word	0x3ca1a626
 800bc28:	54442d18 	.word	0x54442d18
 800bc2c:	400921fb 	.word	0x400921fb
 800bc30:	54442d18 	.word	0x54442d18
 800bc34:	3ff921fb 	.word	0x3ff921fb
 800bc38:	54442d18 	.word	0x54442d18
 800bc3c:	3fe921fb 	.word	0x3fe921fb
 800bc40:	54442d18 	.word	0x54442d18
 800bc44:	bff921fb 	.word	0xbff921fb
 800bc48:	0800d838 	.word	0x0800d838
 800bc4c:	0800d820 	.word	0x0800d820
 800bc50:	54442d18 	.word	0x54442d18
 800bc54:	c00921fb 	.word	0xc00921fb
 800bc58:	7ff00000 	.word	0x7ff00000
 800bc5c:	00000000 	.word	0x00000000

0800bc60 <__ieee754_rem_pio2>:
 800bc60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc64:	ec57 6b10 	vmov	r6, r7, d0
 800bc68:	4bc5      	ldr	r3, [pc, #788]	@ (800bf80 <__ieee754_rem_pio2+0x320>)
 800bc6a:	b08d      	sub	sp, #52	@ 0x34
 800bc6c:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 800bc70:	4598      	cmp	r8, r3
 800bc72:	4604      	mov	r4, r0
 800bc74:	9704      	str	r7, [sp, #16]
 800bc76:	d807      	bhi.n	800bc88 <__ieee754_rem_pio2+0x28>
 800bc78:	2200      	movs	r2, #0
 800bc7a:	2300      	movs	r3, #0
 800bc7c:	ed80 0b00 	vstr	d0, [r0]
 800bc80:	e9c0 2302 	strd	r2, r3, [r0, #8]
 800bc84:	2500      	movs	r5, #0
 800bc86:	e028      	b.n	800bcda <__ieee754_rem_pio2+0x7a>
 800bc88:	4bbe      	ldr	r3, [pc, #760]	@ (800bf84 <__ieee754_rem_pio2+0x324>)
 800bc8a:	4598      	cmp	r8, r3
 800bc8c:	d878      	bhi.n	800bd80 <__ieee754_rem_pio2+0x120>
 800bc8e:	9b04      	ldr	r3, [sp, #16]
 800bc90:	4dbd      	ldr	r5, [pc, #756]	@ (800bf88 <__ieee754_rem_pio2+0x328>)
 800bc92:	2b00      	cmp	r3, #0
 800bc94:	4630      	mov	r0, r6
 800bc96:	a3ac      	add	r3, pc, #688	@ (adr r3, 800bf48 <__ieee754_rem_pio2+0x2e8>)
 800bc98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc9c:	4639      	mov	r1, r7
 800bc9e:	dd38      	ble.n	800bd12 <__ieee754_rem_pio2+0xb2>
 800bca0:	f7f4 fb1a 	bl	80002d8 <__aeabi_dsub>
 800bca4:	45a8      	cmp	r8, r5
 800bca6:	4606      	mov	r6, r0
 800bca8:	460f      	mov	r7, r1
 800bcaa:	d01a      	beq.n	800bce2 <__ieee754_rem_pio2+0x82>
 800bcac:	a3a8      	add	r3, pc, #672	@ (adr r3, 800bf50 <__ieee754_rem_pio2+0x2f0>)
 800bcae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcb2:	f7f4 fb11 	bl	80002d8 <__aeabi_dsub>
 800bcb6:	4602      	mov	r2, r0
 800bcb8:	460b      	mov	r3, r1
 800bcba:	4680      	mov	r8, r0
 800bcbc:	4689      	mov	r9, r1
 800bcbe:	4630      	mov	r0, r6
 800bcc0:	4639      	mov	r1, r7
 800bcc2:	f7f4 fb09 	bl	80002d8 <__aeabi_dsub>
 800bcc6:	a3a2      	add	r3, pc, #648	@ (adr r3, 800bf50 <__ieee754_rem_pio2+0x2f0>)
 800bcc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bccc:	f7f4 fb04 	bl	80002d8 <__aeabi_dsub>
 800bcd0:	e9c4 8900 	strd	r8, r9, [r4]
 800bcd4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bcd8:	2501      	movs	r5, #1
 800bcda:	4628      	mov	r0, r5
 800bcdc:	b00d      	add	sp, #52	@ 0x34
 800bcde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bce2:	a39d      	add	r3, pc, #628	@ (adr r3, 800bf58 <__ieee754_rem_pio2+0x2f8>)
 800bce4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bce8:	f7f4 faf6 	bl	80002d8 <__aeabi_dsub>
 800bcec:	a39c      	add	r3, pc, #624	@ (adr r3, 800bf60 <__ieee754_rem_pio2+0x300>)
 800bcee:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bcf2:	4606      	mov	r6, r0
 800bcf4:	460f      	mov	r7, r1
 800bcf6:	f7f4 faef 	bl	80002d8 <__aeabi_dsub>
 800bcfa:	4602      	mov	r2, r0
 800bcfc:	460b      	mov	r3, r1
 800bcfe:	4680      	mov	r8, r0
 800bd00:	4689      	mov	r9, r1
 800bd02:	4630      	mov	r0, r6
 800bd04:	4639      	mov	r1, r7
 800bd06:	f7f4 fae7 	bl	80002d8 <__aeabi_dsub>
 800bd0a:	a395      	add	r3, pc, #596	@ (adr r3, 800bf60 <__ieee754_rem_pio2+0x300>)
 800bd0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd10:	e7dc      	b.n	800bccc <__ieee754_rem_pio2+0x6c>
 800bd12:	f7f4 fae3 	bl	80002dc <__adddf3>
 800bd16:	45a8      	cmp	r8, r5
 800bd18:	4606      	mov	r6, r0
 800bd1a:	460f      	mov	r7, r1
 800bd1c:	d018      	beq.n	800bd50 <__ieee754_rem_pio2+0xf0>
 800bd1e:	a38c      	add	r3, pc, #560	@ (adr r3, 800bf50 <__ieee754_rem_pio2+0x2f0>)
 800bd20:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd24:	f7f4 fada 	bl	80002dc <__adddf3>
 800bd28:	4602      	mov	r2, r0
 800bd2a:	460b      	mov	r3, r1
 800bd2c:	4680      	mov	r8, r0
 800bd2e:	4689      	mov	r9, r1
 800bd30:	4630      	mov	r0, r6
 800bd32:	4639      	mov	r1, r7
 800bd34:	f7f4 fad0 	bl	80002d8 <__aeabi_dsub>
 800bd38:	a385      	add	r3, pc, #532	@ (adr r3, 800bf50 <__ieee754_rem_pio2+0x2f0>)
 800bd3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd3e:	f7f4 facd 	bl	80002dc <__adddf3>
 800bd42:	f04f 35ff 	mov.w	r5, #4294967295
 800bd46:	e9c4 8900 	strd	r8, r9, [r4]
 800bd4a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bd4e:	e7c4      	b.n	800bcda <__ieee754_rem_pio2+0x7a>
 800bd50:	a381      	add	r3, pc, #516	@ (adr r3, 800bf58 <__ieee754_rem_pio2+0x2f8>)
 800bd52:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd56:	f7f4 fac1 	bl	80002dc <__adddf3>
 800bd5a:	a381      	add	r3, pc, #516	@ (adr r3, 800bf60 <__ieee754_rem_pio2+0x300>)
 800bd5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd60:	4606      	mov	r6, r0
 800bd62:	460f      	mov	r7, r1
 800bd64:	f7f4 faba 	bl	80002dc <__adddf3>
 800bd68:	4602      	mov	r2, r0
 800bd6a:	460b      	mov	r3, r1
 800bd6c:	4680      	mov	r8, r0
 800bd6e:	4689      	mov	r9, r1
 800bd70:	4630      	mov	r0, r6
 800bd72:	4639      	mov	r1, r7
 800bd74:	f7f4 fab0 	bl	80002d8 <__aeabi_dsub>
 800bd78:	a379      	add	r3, pc, #484	@ (adr r3, 800bf60 <__ieee754_rem_pio2+0x300>)
 800bd7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd7e:	e7de      	b.n	800bd3e <__ieee754_rem_pio2+0xde>
 800bd80:	4b82      	ldr	r3, [pc, #520]	@ (800bf8c <__ieee754_rem_pio2+0x32c>)
 800bd82:	4598      	cmp	r8, r3
 800bd84:	f200 80d1 	bhi.w	800bf2a <__ieee754_rem_pio2+0x2ca>
 800bd88:	f000 fafe 	bl	800c388 <fabs>
 800bd8c:	ec57 6b10 	vmov	r6, r7, d0
 800bd90:	a375      	add	r3, pc, #468	@ (adr r3, 800bf68 <__ieee754_rem_pio2+0x308>)
 800bd92:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd96:	4630      	mov	r0, r6
 800bd98:	4639      	mov	r1, r7
 800bd9a:	f7f4 fc55 	bl	8000648 <__aeabi_dmul>
 800bd9e:	4b7c      	ldr	r3, [pc, #496]	@ (800bf90 <__ieee754_rem_pio2+0x330>)
 800bda0:	2200      	movs	r2, #0
 800bda2:	f7f4 fa9b 	bl	80002dc <__adddf3>
 800bda6:	f7f4 feff 	bl	8000ba8 <__aeabi_d2iz>
 800bdaa:	4605      	mov	r5, r0
 800bdac:	f7f4 fbe2 	bl	8000574 <__aeabi_i2d>
 800bdb0:	4602      	mov	r2, r0
 800bdb2:	460b      	mov	r3, r1
 800bdb4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800bdb8:	a363      	add	r3, pc, #396	@ (adr r3, 800bf48 <__ieee754_rem_pio2+0x2e8>)
 800bdba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdbe:	f7f4 fc43 	bl	8000648 <__aeabi_dmul>
 800bdc2:	4602      	mov	r2, r0
 800bdc4:	460b      	mov	r3, r1
 800bdc6:	4630      	mov	r0, r6
 800bdc8:	4639      	mov	r1, r7
 800bdca:	f7f4 fa85 	bl	80002d8 <__aeabi_dsub>
 800bdce:	a360      	add	r3, pc, #384	@ (adr r3, 800bf50 <__ieee754_rem_pio2+0x2f0>)
 800bdd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdd4:	4682      	mov	sl, r0
 800bdd6:	468b      	mov	fp, r1
 800bdd8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bddc:	f7f4 fc34 	bl	8000648 <__aeabi_dmul>
 800bde0:	2d1f      	cmp	r5, #31
 800bde2:	4606      	mov	r6, r0
 800bde4:	460f      	mov	r7, r1
 800bde6:	dc0c      	bgt.n	800be02 <__ieee754_rem_pio2+0x1a2>
 800bde8:	4b6a      	ldr	r3, [pc, #424]	@ (800bf94 <__ieee754_rem_pio2+0x334>)
 800bdea:	1e6a      	subs	r2, r5, #1
 800bdec:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdf0:	4543      	cmp	r3, r8
 800bdf2:	d006      	beq.n	800be02 <__ieee754_rem_pio2+0x1a2>
 800bdf4:	4632      	mov	r2, r6
 800bdf6:	463b      	mov	r3, r7
 800bdf8:	4650      	mov	r0, sl
 800bdfa:	4659      	mov	r1, fp
 800bdfc:	f7f4 fa6c 	bl	80002d8 <__aeabi_dsub>
 800be00:	e00e      	b.n	800be20 <__ieee754_rem_pio2+0x1c0>
 800be02:	463b      	mov	r3, r7
 800be04:	4632      	mov	r2, r6
 800be06:	4650      	mov	r0, sl
 800be08:	4659      	mov	r1, fp
 800be0a:	f7f4 fa65 	bl	80002d8 <__aeabi_dsub>
 800be0e:	ea4f 5328 	mov.w	r3, r8, asr #20
 800be12:	9305      	str	r3, [sp, #20]
 800be14:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800be18:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 800be1c:	2b10      	cmp	r3, #16
 800be1e:	dc02      	bgt.n	800be26 <__ieee754_rem_pio2+0x1c6>
 800be20:	e9c4 0100 	strd	r0, r1, [r4]
 800be24:	e039      	b.n	800be9a <__ieee754_rem_pio2+0x23a>
 800be26:	a34c      	add	r3, pc, #304	@ (adr r3, 800bf58 <__ieee754_rem_pio2+0x2f8>)
 800be28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be2c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be30:	f7f4 fc0a 	bl	8000648 <__aeabi_dmul>
 800be34:	4606      	mov	r6, r0
 800be36:	460f      	mov	r7, r1
 800be38:	4602      	mov	r2, r0
 800be3a:	460b      	mov	r3, r1
 800be3c:	4650      	mov	r0, sl
 800be3e:	4659      	mov	r1, fp
 800be40:	f7f4 fa4a 	bl	80002d8 <__aeabi_dsub>
 800be44:	4602      	mov	r2, r0
 800be46:	460b      	mov	r3, r1
 800be48:	4680      	mov	r8, r0
 800be4a:	4689      	mov	r9, r1
 800be4c:	4650      	mov	r0, sl
 800be4e:	4659      	mov	r1, fp
 800be50:	f7f4 fa42 	bl	80002d8 <__aeabi_dsub>
 800be54:	4632      	mov	r2, r6
 800be56:	463b      	mov	r3, r7
 800be58:	f7f4 fa3e 	bl	80002d8 <__aeabi_dsub>
 800be5c:	a340      	add	r3, pc, #256	@ (adr r3, 800bf60 <__ieee754_rem_pio2+0x300>)
 800be5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be62:	4606      	mov	r6, r0
 800be64:	460f      	mov	r7, r1
 800be66:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800be6a:	f7f4 fbed 	bl	8000648 <__aeabi_dmul>
 800be6e:	4632      	mov	r2, r6
 800be70:	463b      	mov	r3, r7
 800be72:	f7f4 fa31 	bl	80002d8 <__aeabi_dsub>
 800be76:	4602      	mov	r2, r0
 800be78:	460b      	mov	r3, r1
 800be7a:	4606      	mov	r6, r0
 800be7c:	460f      	mov	r7, r1
 800be7e:	4640      	mov	r0, r8
 800be80:	4649      	mov	r1, r9
 800be82:	f7f4 fa29 	bl	80002d8 <__aeabi_dsub>
 800be86:	9a05      	ldr	r2, [sp, #20]
 800be88:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800be8c:	1ad3      	subs	r3, r2, r3
 800be8e:	2b31      	cmp	r3, #49	@ 0x31
 800be90:	dc20      	bgt.n	800bed4 <__ieee754_rem_pio2+0x274>
 800be92:	e9c4 0100 	strd	r0, r1, [r4]
 800be96:	46c2      	mov	sl, r8
 800be98:	46cb      	mov	fp, r9
 800be9a:	e9d4 8900 	ldrd	r8, r9, [r4]
 800be9e:	4650      	mov	r0, sl
 800bea0:	4642      	mov	r2, r8
 800bea2:	464b      	mov	r3, r9
 800bea4:	4659      	mov	r1, fp
 800bea6:	f7f4 fa17 	bl	80002d8 <__aeabi_dsub>
 800beaa:	463b      	mov	r3, r7
 800beac:	4632      	mov	r2, r6
 800beae:	f7f4 fa13 	bl	80002d8 <__aeabi_dsub>
 800beb2:	9b04      	ldr	r3, [sp, #16]
 800beb4:	2b00      	cmp	r3, #0
 800beb6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800beba:	f6bf af0e 	bge.w	800bcda <__ieee754_rem_pio2+0x7a>
 800bebe:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 800bec2:	6063      	str	r3, [r4, #4]
 800bec4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800bec8:	f8c4 8000 	str.w	r8, [r4]
 800becc:	60a0      	str	r0, [r4, #8]
 800bece:	60e3      	str	r3, [r4, #12]
 800bed0:	426d      	negs	r5, r5
 800bed2:	e702      	b.n	800bcda <__ieee754_rem_pio2+0x7a>
 800bed4:	a326      	add	r3, pc, #152	@ (adr r3, 800bf70 <__ieee754_rem_pio2+0x310>)
 800bed6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beda:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bede:	f7f4 fbb3 	bl	8000648 <__aeabi_dmul>
 800bee2:	4606      	mov	r6, r0
 800bee4:	460f      	mov	r7, r1
 800bee6:	4602      	mov	r2, r0
 800bee8:	460b      	mov	r3, r1
 800beea:	4640      	mov	r0, r8
 800beec:	4649      	mov	r1, r9
 800beee:	f7f4 f9f3 	bl	80002d8 <__aeabi_dsub>
 800bef2:	4602      	mov	r2, r0
 800bef4:	460b      	mov	r3, r1
 800bef6:	4682      	mov	sl, r0
 800bef8:	468b      	mov	fp, r1
 800befa:	4640      	mov	r0, r8
 800befc:	4649      	mov	r1, r9
 800befe:	f7f4 f9eb 	bl	80002d8 <__aeabi_dsub>
 800bf02:	4632      	mov	r2, r6
 800bf04:	463b      	mov	r3, r7
 800bf06:	f7f4 f9e7 	bl	80002d8 <__aeabi_dsub>
 800bf0a:	a31b      	add	r3, pc, #108	@ (adr r3, 800bf78 <__ieee754_rem_pio2+0x318>)
 800bf0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf10:	4606      	mov	r6, r0
 800bf12:	460f      	mov	r7, r1
 800bf14:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800bf18:	f7f4 fb96 	bl	8000648 <__aeabi_dmul>
 800bf1c:	4632      	mov	r2, r6
 800bf1e:	463b      	mov	r3, r7
 800bf20:	f7f4 f9da 	bl	80002d8 <__aeabi_dsub>
 800bf24:	4606      	mov	r6, r0
 800bf26:	460f      	mov	r7, r1
 800bf28:	e764      	b.n	800bdf4 <__ieee754_rem_pio2+0x194>
 800bf2a:	4b1b      	ldr	r3, [pc, #108]	@ (800bf98 <__ieee754_rem_pio2+0x338>)
 800bf2c:	4598      	cmp	r8, r3
 800bf2e:	d935      	bls.n	800bf9c <__ieee754_rem_pio2+0x33c>
 800bf30:	4632      	mov	r2, r6
 800bf32:	463b      	mov	r3, r7
 800bf34:	4630      	mov	r0, r6
 800bf36:	4639      	mov	r1, r7
 800bf38:	f7f4 f9ce 	bl	80002d8 <__aeabi_dsub>
 800bf3c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800bf40:	e9c4 0100 	strd	r0, r1, [r4]
 800bf44:	e69e      	b.n	800bc84 <__ieee754_rem_pio2+0x24>
 800bf46:	bf00      	nop
 800bf48:	54400000 	.word	0x54400000
 800bf4c:	3ff921fb 	.word	0x3ff921fb
 800bf50:	1a626331 	.word	0x1a626331
 800bf54:	3dd0b461 	.word	0x3dd0b461
 800bf58:	1a600000 	.word	0x1a600000
 800bf5c:	3dd0b461 	.word	0x3dd0b461
 800bf60:	2e037073 	.word	0x2e037073
 800bf64:	3ba3198a 	.word	0x3ba3198a
 800bf68:	6dc9c883 	.word	0x6dc9c883
 800bf6c:	3fe45f30 	.word	0x3fe45f30
 800bf70:	2e000000 	.word	0x2e000000
 800bf74:	3ba3198a 	.word	0x3ba3198a
 800bf78:	252049c1 	.word	0x252049c1
 800bf7c:	397b839a 	.word	0x397b839a
 800bf80:	3fe921fb 	.word	0x3fe921fb
 800bf84:	4002d97b 	.word	0x4002d97b
 800bf88:	3ff921fb 	.word	0x3ff921fb
 800bf8c:	413921fb 	.word	0x413921fb
 800bf90:	3fe00000 	.word	0x3fe00000
 800bf94:	0800d850 	.word	0x0800d850
 800bf98:	7fefffff 	.word	0x7fefffff
 800bf9c:	ea4f 5528 	mov.w	r5, r8, asr #20
 800bfa0:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 800bfa4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 800bfa8:	4630      	mov	r0, r6
 800bfaa:	460f      	mov	r7, r1
 800bfac:	f7f4 fdfc 	bl	8000ba8 <__aeabi_d2iz>
 800bfb0:	f7f4 fae0 	bl	8000574 <__aeabi_i2d>
 800bfb4:	4602      	mov	r2, r0
 800bfb6:	460b      	mov	r3, r1
 800bfb8:	4630      	mov	r0, r6
 800bfba:	4639      	mov	r1, r7
 800bfbc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800bfc0:	f7f4 f98a 	bl	80002d8 <__aeabi_dsub>
 800bfc4:	4b22      	ldr	r3, [pc, #136]	@ (800c050 <__ieee754_rem_pio2+0x3f0>)
 800bfc6:	2200      	movs	r2, #0
 800bfc8:	f7f4 fb3e 	bl	8000648 <__aeabi_dmul>
 800bfcc:	460f      	mov	r7, r1
 800bfce:	4606      	mov	r6, r0
 800bfd0:	f7f4 fdea 	bl	8000ba8 <__aeabi_d2iz>
 800bfd4:	f7f4 face 	bl	8000574 <__aeabi_i2d>
 800bfd8:	4602      	mov	r2, r0
 800bfda:	460b      	mov	r3, r1
 800bfdc:	4630      	mov	r0, r6
 800bfde:	4639      	mov	r1, r7
 800bfe0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 800bfe4:	f7f4 f978 	bl	80002d8 <__aeabi_dsub>
 800bfe8:	4b19      	ldr	r3, [pc, #100]	@ (800c050 <__ieee754_rem_pio2+0x3f0>)
 800bfea:	2200      	movs	r2, #0
 800bfec:	f7f4 fb2c 	bl	8000648 <__aeabi_dmul>
 800bff0:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 800bff4:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 800bff8:	f04f 0803 	mov.w	r8, #3
 800bffc:	2600      	movs	r6, #0
 800bffe:	2700      	movs	r7, #0
 800c000:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 800c004:	4632      	mov	r2, r6
 800c006:	463b      	mov	r3, r7
 800c008:	46c2      	mov	sl, r8
 800c00a:	f108 38ff 	add.w	r8, r8, #4294967295
 800c00e:	f7f4 fd83 	bl	8000b18 <__aeabi_dcmpeq>
 800c012:	2800      	cmp	r0, #0
 800c014:	d1f4      	bne.n	800c000 <__ieee754_rem_pio2+0x3a0>
 800c016:	4b0f      	ldr	r3, [pc, #60]	@ (800c054 <__ieee754_rem_pio2+0x3f4>)
 800c018:	9301      	str	r3, [sp, #4]
 800c01a:	2302      	movs	r3, #2
 800c01c:	9300      	str	r3, [sp, #0]
 800c01e:	462a      	mov	r2, r5
 800c020:	4653      	mov	r3, sl
 800c022:	4621      	mov	r1, r4
 800c024:	a806      	add	r0, sp, #24
 800c026:	f000 f9b7 	bl	800c398 <__kernel_rem_pio2>
 800c02a:	9b04      	ldr	r3, [sp, #16]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	4605      	mov	r5, r0
 800c030:	f6bf ae53 	bge.w	800bcda <__ieee754_rem_pio2+0x7a>
 800c034:	e9d4 2100 	ldrd	r2, r1, [r4]
 800c038:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c03c:	e9c4 2300 	strd	r2, r3, [r4]
 800c040:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 800c044:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c048:	e9c4 2302 	strd	r2, r3, [r4, #8]
 800c04c:	e740      	b.n	800bed0 <__ieee754_rem_pio2+0x270>
 800c04e:	bf00      	nop
 800c050:	41700000 	.word	0x41700000
 800c054:	0800d8d0 	.word	0x0800d8d0

0800c058 <atan>:
 800c058:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c05c:	ec55 4b10 	vmov	r4, r5, d0
 800c060:	4bbf      	ldr	r3, [pc, #764]	@ (800c360 <atan+0x308>)
 800c062:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800c066:	429e      	cmp	r6, r3
 800c068:	46ab      	mov	fp, r5
 800c06a:	d918      	bls.n	800c09e <atan+0x46>
 800c06c:	4bbd      	ldr	r3, [pc, #756]	@ (800c364 <atan+0x30c>)
 800c06e:	429e      	cmp	r6, r3
 800c070:	d801      	bhi.n	800c076 <atan+0x1e>
 800c072:	d109      	bne.n	800c088 <atan+0x30>
 800c074:	b144      	cbz	r4, 800c088 <atan+0x30>
 800c076:	4622      	mov	r2, r4
 800c078:	462b      	mov	r3, r5
 800c07a:	4620      	mov	r0, r4
 800c07c:	4629      	mov	r1, r5
 800c07e:	f7f4 f92d 	bl	80002dc <__adddf3>
 800c082:	4604      	mov	r4, r0
 800c084:	460d      	mov	r5, r1
 800c086:	e006      	b.n	800c096 <atan+0x3e>
 800c088:	f1bb 0f00 	cmp.w	fp, #0
 800c08c:	f340 812b 	ble.w	800c2e6 <atan+0x28e>
 800c090:	a597      	add	r5, pc, #604	@ (adr r5, 800c2f0 <atan+0x298>)
 800c092:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c096:	ec45 4b10 	vmov	d0, r4, r5
 800c09a:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c09e:	4bb2      	ldr	r3, [pc, #712]	@ (800c368 <atan+0x310>)
 800c0a0:	429e      	cmp	r6, r3
 800c0a2:	d813      	bhi.n	800c0cc <atan+0x74>
 800c0a4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800c0a8:	429e      	cmp	r6, r3
 800c0aa:	d80c      	bhi.n	800c0c6 <atan+0x6e>
 800c0ac:	a392      	add	r3, pc, #584	@ (adr r3, 800c2f8 <atan+0x2a0>)
 800c0ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c0b2:	4620      	mov	r0, r4
 800c0b4:	4629      	mov	r1, r5
 800c0b6:	f7f4 f911 	bl	80002dc <__adddf3>
 800c0ba:	4bac      	ldr	r3, [pc, #688]	@ (800c36c <atan+0x314>)
 800c0bc:	2200      	movs	r2, #0
 800c0be:	f7f4 fd53 	bl	8000b68 <__aeabi_dcmpgt>
 800c0c2:	2800      	cmp	r0, #0
 800c0c4:	d1e7      	bne.n	800c096 <atan+0x3e>
 800c0c6:	f04f 3aff 	mov.w	sl, #4294967295
 800c0ca:	e029      	b.n	800c120 <atan+0xc8>
 800c0cc:	f000 f95c 	bl	800c388 <fabs>
 800c0d0:	4ba7      	ldr	r3, [pc, #668]	@ (800c370 <atan+0x318>)
 800c0d2:	429e      	cmp	r6, r3
 800c0d4:	ec55 4b10 	vmov	r4, r5, d0
 800c0d8:	f200 80bc 	bhi.w	800c254 <atan+0x1fc>
 800c0dc:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800c0e0:	429e      	cmp	r6, r3
 800c0e2:	f200 809e 	bhi.w	800c222 <atan+0x1ca>
 800c0e6:	4622      	mov	r2, r4
 800c0e8:	462b      	mov	r3, r5
 800c0ea:	4620      	mov	r0, r4
 800c0ec:	4629      	mov	r1, r5
 800c0ee:	f7f4 f8f5 	bl	80002dc <__adddf3>
 800c0f2:	4b9e      	ldr	r3, [pc, #632]	@ (800c36c <atan+0x314>)
 800c0f4:	2200      	movs	r2, #0
 800c0f6:	f7f4 f8ef 	bl	80002d8 <__aeabi_dsub>
 800c0fa:	2200      	movs	r2, #0
 800c0fc:	4606      	mov	r6, r0
 800c0fe:	460f      	mov	r7, r1
 800c100:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800c104:	4620      	mov	r0, r4
 800c106:	4629      	mov	r1, r5
 800c108:	f7f4 f8e8 	bl	80002dc <__adddf3>
 800c10c:	4602      	mov	r2, r0
 800c10e:	460b      	mov	r3, r1
 800c110:	4630      	mov	r0, r6
 800c112:	4639      	mov	r1, r7
 800c114:	f7f4 fbc2 	bl	800089c <__aeabi_ddiv>
 800c118:	f04f 0a00 	mov.w	sl, #0
 800c11c:	4604      	mov	r4, r0
 800c11e:	460d      	mov	r5, r1
 800c120:	4622      	mov	r2, r4
 800c122:	462b      	mov	r3, r5
 800c124:	4620      	mov	r0, r4
 800c126:	4629      	mov	r1, r5
 800c128:	f7f4 fa8e 	bl	8000648 <__aeabi_dmul>
 800c12c:	4602      	mov	r2, r0
 800c12e:	460b      	mov	r3, r1
 800c130:	4680      	mov	r8, r0
 800c132:	4689      	mov	r9, r1
 800c134:	f7f4 fa88 	bl	8000648 <__aeabi_dmul>
 800c138:	a371      	add	r3, pc, #452	@ (adr r3, 800c300 <atan+0x2a8>)
 800c13a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c13e:	4606      	mov	r6, r0
 800c140:	460f      	mov	r7, r1
 800c142:	f7f4 fa81 	bl	8000648 <__aeabi_dmul>
 800c146:	a370      	add	r3, pc, #448	@ (adr r3, 800c308 <atan+0x2b0>)
 800c148:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c14c:	f7f4 f8c6 	bl	80002dc <__adddf3>
 800c150:	4632      	mov	r2, r6
 800c152:	463b      	mov	r3, r7
 800c154:	f7f4 fa78 	bl	8000648 <__aeabi_dmul>
 800c158:	a36d      	add	r3, pc, #436	@ (adr r3, 800c310 <atan+0x2b8>)
 800c15a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c15e:	f7f4 f8bd 	bl	80002dc <__adddf3>
 800c162:	4632      	mov	r2, r6
 800c164:	463b      	mov	r3, r7
 800c166:	f7f4 fa6f 	bl	8000648 <__aeabi_dmul>
 800c16a:	a36b      	add	r3, pc, #428	@ (adr r3, 800c318 <atan+0x2c0>)
 800c16c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c170:	f7f4 f8b4 	bl	80002dc <__adddf3>
 800c174:	4632      	mov	r2, r6
 800c176:	463b      	mov	r3, r7
 800c178:	f7f4 fa66 	bl	8000648 <__aeabi_dmul>
 800c17c:	a368      	add	r3, pc, #416	@ (adr r3, 800c320 <atan+0x2c8>)
 800c17e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c182:	f7f4 f8ab 	bl	80002dc <__adddf3>
 800c186:	4632      	mov	r2, r6
 800c188:	463b      	mov	r3, r7
 800c18a:	f7f4 fa5d 	bl	8000648 <__aeabi_dmul>
 800c18e:	a366      	add	r3, pc, #408	@ (adr r3, 800c328 <atan+0x2d0>)
 800c190:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c194:	f7f4 f8a2 	bl	80002dc <__adddf3>
 800c198:	4642      	mov	r2, r8
 800c19a:	464b      	mov	r3, r9
 800c19c:	f7f4 fa54 	bl	8000648 <__aeabi_dmul>
 800c1a0:	a363      	add	r3, pc, #396	@ (adr r3, 800c330 <atan+0x2d8>)
 800c1a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1a6:	4680      	mov	r8, r0
 800c1a8:	4689      	mov	r9, r1
 800c1aa:	4630      	mov	r0, r6
 800c1ac:	4639      	mov	r1, r7
 800c1ae:	f7f4 fa4b 	bl	8000648 <__aeabi_dmul>
 800c1b2:	a361      	add	r3, pc, #388	@ (adr r3, 800c338 <atan+0x2e0>)
 800c1b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1b8:	f7f4 f88e 	bl	80002d8 <__aeabi_dsub>
 800c1bc:	4632      	mov	r2, r6
 800c1be:	463b      	mov	r3, r7
 800c1c0:	f7f4 fa42 	bl	8000648 <__aeabi_dmul>
 800c1c4:	a35e      	add	r3, pc, #376	@ (adr r3, 800c340 <atan+0x2e8>)
 800c1c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ca:	f7f4 f885 	bl	80002d8 <__aeabi_dsub>
 800c1ce:	4632      	mov	r2, r6
 800c1d0:	463b      	mov	r3, r7
 800c1d2:	f7f4 fa39 	bl	8000648 <__aeabi_dmul>
 800c1d6:	a35c      	add	r3, pc, #368	@ (adr r3, 800c348 <atan+0x2f0>)
 800c1d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1dc:	f7f4 f87c 	bl	80002d8 <__aeabi_dsub>
 800c1e0:	4632      	mov	r2, r6
 800c1e2:	463b      	mov	r3, r7
 800c1e4:	f7f4 fa30 	bl	8000648 <__aeabi_dmul>
 800c1e8:	a359      	add	r3, pc, #356	@ (adr r3, 800c350 <atan+0x2f8>)
 800c1ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ee:	f7f4 f873 	bl	80002d8 <__aeabi_dsub>
 800c1f2:	4632      	mov	r2, r6
 800c1f4:	463b      	mov	r3, r7
 800c1f6:	f7f4 fa27 	bl	8000648 <__aeabi_dmul>
 800c1fa:	4602      	mov	r2, r0
 800c1fc:	460b      	mov	r3, r1
 800c1fe:	4640      	mov	r0, r8
 800c200:	4649      	mov	r1, r9
 800c202:	f7f4 f86b 	bl	80002dc <__adddf3>
 800c206:	4622      	mov	r2, r4
 800c208:	462b      	mov	r3, r5
 800c20a:	f7f4 fa1d 	bl	8000648 <__aeabi_dmul>
 800c20e:	f1ba 3fff 	cmp.w	sl, #4294967295
 800c212:	4602      	mov	r2, r0
 800c214:	460b      	mov	r3, r1
 800c216:	d148      	bne.n	800c2aa <atan+0x252>
 800c218:	4620      	mov	r0, r4
 800c21a:	4629      	mov	r1, r5
 800c21c:	f7f4 f85c 	bl	80002d8 <__aeabi_dsub>
 800c220:	e72f      	b.n	800c082 <atan+0x2a>
 800c222:	4b52      	ldr	r3, [pc, #328]	@ (800c36c <atan+0x314>)
 800c224:	2200      	movs	r2, #0
 800c226:	4620      	mov	r0, r4
 800c228:	4629      	mov	r1, r5
 800c22a:	f7f4 f855 	bl	80002d8 <__aeabi_dsub>
 800c22e:	4b4f      	ldr	r3, [pc, #316]	@ (800c36c <atan+0x314>)
 800c230:	4606      	mov	r6, r0
 800c232:	460f      	mov	r7, r1
 800c234:	2200      	movs	r2, #0
 800c236:	4620      	mov	r0, r4
 800c238:	4629      	mov	r1, r5
 800c23a:	f7f4 f84f 	bl	80002dc <__adddf3>
 800c23e:	4602      	mov	r2, r0
 800c240:	460b      	mov	r3, r1
 800c242:	4630      	mov	r0, r6
 800c244:	4639      	mov	r1, r7
 800c246:	f7f4 fb29 	bl	800089c <__aeabi_ddiv>
 800c24a:	f04f 0a01 	mov.w	sl, #1
 800c24e:	4604      	mov	r4, r0
 800c250:	460d      	mov	r5, r1
 800c252:	e765      	b.n	800c120 <atan+0xc8>
 800c254:	4b47      	ldr	r3, [pc, #284]	@ (800c374 <atan+0x31c>)
 800c256:	429e      	cmp	r6, r3
 800c258:	d21c      	bcs.n	800c294 <atan+0x23c>
 800c25a:	4b47      	ldr	r3, [pc, #284]	@ (800c378 <atan+0x320>)
 800c25c:	2200      	movs	r2, #0
 800c25e:	4620      	mov	r0, r4
 800c260:	4629      	mov	r1, r5
 800c262:	f7f4 f839 	bl	80002d8 <__aeabi_dsub>
 800c266:	4b44      	ldr	r3, [pc, #272]	@ (800c378 <atan+0x320>)
 800c268:	4606      	mov	r6, r0
 800c26a:	460f      	mov	r7, r1
 800c26c:	2200      	movs	r2, #0
 800c26e:	4620      	mov	r0, r4
 800c270:	4629      	mov	r1, r5
 800c272:	f7f4 f9e9 	bl	8000648 <__aeabi_dmul>
 800c276:	4b3d      	ldr	r3, [pc, #244]	@ (800c36c <atan+0x314>)
 800c278:	2200      	movs	r2, #0
 800c27a:	f7f4 f82f 	bl	80002dc <__adddf3>
 800c27e:	4602      	mov	r2, r0
 800c280:	460b      	mov	r3, r1
 800c282:	4630      	mov	r0, r6
 800c284:	4639      	mov	r1, r7
 800c286:	f7f4 fb09 	bl	800089c <__aeabi_ddiv>
 800c28a:	f04f 0a02 	mov.w	sl, #2
 800c28e:	4604      	mov	r4, r0
 800c290:	460d      	mov	r5, r1
 800c292:	e745      	b.n	800c120 <atan+0xc8>
 800c294:	4622      	mov	r2, r4
 800c296:	462b      	mov	r3, r5
 800c298:	4938      	ldr	r1, [pc, #224]	@ (800c37c <atan+0x324>)
 800c29a:	2000      	movs	r0, #0
 800c29c:	f7f4 fafe 	bl	800089c <__aeabi_ddiv>
 800c2a0:	f04f 0a03 	mov.w	sl, #3
 800c2a4:	4604      	mov	r4, r0
 800c2a6:	460d      	mov	r5, r1
 800c2a8:	e73a      	b.n	800c120 <atan+0xc8>
 800c2aa:	4b35      	ldr	r3, [pc, #212]	@ (800c380 <atan+0x328>)
 800c2ac:	4e35      	ldr	r6, [pc, #212]	@ (800c384 <atan+0x32c>)
 800c2ae:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800c2b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c2b6:	f7f4 f80f 	bl	80002d8 <__aeabi_dsub>
 800c2ba:	4622      	mov	r2, r4
 800c2bc:	462b      	mov	r3, r5
 800c2be:	f7f4 f80b 	bl	80002d8 <__aeabi_dsub>
 800c2c2:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800c2c6:	4602      	mov	r2, r0
 800c2c8:	460b      	mov	r3, r1
 800c2ca:	e9d6 0100 	ldrd	r0, r1, [r6]
 800c2ce:	f7f4 f803 	bl	80002d8 <__aeabi_dsub>
 800c2d2:	f1bb 0f00 	cmp.w	fp, #0
 800c2d6:	4604      	mov	r4, r0
 800c2d8:	460d      	mov	r5, r1
 800c2da:	f6bf aedc 	bge.w	800c096 <atan+0x3e>
 800c2de:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c2e2:	461d      	mov	r5, r3
 800c2e4:	e6d7      	b.n	800c096 <atan+0x3e>
 800c2e6:	a51c      	add	r5, pc, #112	@ (adr r5, 800c358 <atan+0x300>)
 800c2e8:	e9d5 4500 	ldrd	r4, r5, [r5]
 800c2ec:	e6d3      	b.n	800c096 <atan+0x3e>
 800c2ee:	bf00      	nop
 800c2f0:	54442d18 	.word	0x54442d18
 800c2f4:	3ff921fb 	.word	0x3ff921fb
 800c2f8:	8800759c 	.word	0x8800759c
 800c2fc:	7e37e43c 	.word	0x7e37e43c
 800c300:	e322da11 	.word	0xe322da11
 800c304:	3f90ad3a 	.word	0x3f90ad3a
 800c308:	24760deb 	.word	0x24760deb
 800c30c:	3fa97b4b 	.word	0x3fa97b4b
 800c310:	a0d03d51 	.word	0xa0d03d51
 800c314:	3fb10d66 	.word	0x3fb10d66
 800c318:	c54c206e 	.word	0xc54c206e
 800c31c:	3fb745cd 	.word	0x3fb745cd
 800c320:	920083ff 	.word	0x920083ff
 800c324:	3fc24924 	.word	0x3fc24924
 800c328:	5555550d 	.word	0x5555550d
 800c32c:	3fd55555 	.word	0x3fd55555
 800c330:	2c6a6c2f 	.word	0x2c6a6c2f
 800c334:	bfa2b444 	.word	0xbfa2b444
 800c338:	52defd9a 	.word	0x52defd9a
 800c33c:	3fadde2d 	.word	0x3fadde2d
 800c340:	af749a6d 	.word	0xaf749a6d
 800c344:	3fb3b0f2 	.word	0x3fb3b0f2
 800c348:	fe231671 	.word	0xfe231671
 800c34c:	3fbc71c6 	.word	0x3fbc71c6
 800c350:	9998ebc4 	.word	0x9998ebc4
 800c354:	3fc99999 	.word	0x3fc99999
 800c358:	54442d18 	.word	0x54442d18
 800c35c:	bff921fb 	.word	0xbff921fb
 800c360:	440fffff 	.word	0x440fffff
 800c364:	7ff00000 	.word	0x7ff00000
 800c368:	3fdbffff 	.word	0x3fdbffff
 800c36c:	3ff00000 	.word	0x3ff00000
 800c370:	3ff2ffff 	.word	0x3ff2ffff
 800c374:	40038000 	.word	0x40038000
 800c378:	3ff80000 	.word	0x3ff80000
 800c37c:	bff00000 	.word	0xbff00000
 800c380:	0800d9d8 	.word	0x0800d9d8
 800c384:	0800d9f8 	.word	0x0800d9f8

0800c388 <fabs>:
 800c388:	ec51 0b10 	vmov	r0, r1, d0
 800c38c:	4602      	mov	r2, r0
 800c38e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800c392:	ec43 2b10 	vmov	d0, r2, r3
 800c396:	4770      	bx	lr

0800c398 <__kernel_rem_pio2>:
 800c398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c39c:	ed2d 8b02 	vpush	{d8}
 800c3a0:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 800c3a4:	f112 0f14 	cmn.w	r2, #20
 800c3a8:	9306      	str	r3, [sp, #24]
 800c3aa:	9104      	str	r1, [sp, #16]
 800c3ac:	4bc2      	ldr	r3, [pc, #776]	@ (800c6b8 <__kernel_rem_pio2+0x320>)
 800c3ae:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 800c3b0:	9008      	str	r0, [sp, #32]
 800c3b2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c3b6:	9300      	str	r3, [sp, #0]
 800c3b8:	9b06      	ldr	r3, [sp, #24]
 800c3ba:	f103 33ff 	add.w	r3, r3, #4294967295
 800c3be:	bfa8      	it	ge
 800c3c0:	1ed4      	subge	r4, r2, #3
 800c3c2:	9305      	str	r3, [sp, #20]
 800c3c4:	bfb2      	itee	lt
 800c3c6:	2400      	movlt	r4, #0
 800c3c8:	2318      	movge	r3, #24
 800c3ca:	fb94 f4f3 	sdivge	r4, r4, r3
 800c3ce:	f06f 0317 	mvn.w	r3, #23
 800c3d2:	fb04 3303 	mla	r3, r4, r3, r3
 800c3d6:	eb03 0b02 	add.w	fp, r3, r2
 800c3da:	9b00      	ldr	r3, [sp, #0]
 800c3dc:	9a05      	ldr	r2, [sp, #20]
 800c3de:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 800c6a8 <__kernel_rem_pio2+0x310>
 800c3e2:	eb03 0802 	add.w	r8, r3, r2
 800c3e6:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c3e8:	1aa7      	subs	r7, r4, r2
 800c3ea:	ae20      	add	r6, sp, #128	@ 0x80
 800c3ec:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800c3f0:	2500      	movs	r5, #0
 800c3f2:	4545      	cmp	r5, r8
 800c3f4:	dd12      	ble.n	800c41c <__kernel_rem_pio2+0x84>
 800c3f6:	9b06      	ldr	r3, [sp, #24]
 800c3f8:	aa20      	add	r2, sp, #128	@ 0x80
 800c3fa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800c3fe:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 800c402:	2700      	movs	r7, #0
 800c404:	9b00      	ldr	r3, [sp, #0]
 800c406:	429f      	cmp	r7, r3
 800c408:	dc2e      	bgt.n	800c468 <__kernel_rem_pio2+0xd0>
 800c40a:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 800c6a8 <__kernel_rem_pio2+0x310>
 800c40e:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c412:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c416:	46a8      	mov	r8, r5
 800c418:	2600      	movs	r6, #0
 800c41a:	e01b      	b.n	800c454 <__kernel_rem_pio2+0xbc>
 800c41c:	42ef      	cmn	r7, r5
 800c41e:	d407      	bmi.n	800c430 <__kernel_rem_pio2+0x98>
 800c420:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800c424:	f7f4 f8a6 	bl	8000574 <__aeabi_i2d>
 800c428:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c42c:	3501      	adds	r5, #1
 800c42e:	e7e0      	b.n	800c3f2 <__kernel_rem_pio2+0x5a>
 800c430:	ec51 0b18 	vmov	r0, r1, d8
 800c434:	e7f8      	b.n	800c428 <__kernel_rem_pio2+0x90>
 800c436:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 800c43a:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c43e:	f7f4 f903 	bl	8000648 <__aeabi_dmul>
 800c442:	4602      	mov	r2, r0
 800c444:	460b      	mov	r3, r1
 800c446:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c44a:	f7f3 ff47 	bl	80002dc <__adddf3>
 800c44e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c452:	3601      	adds	r6, #1
 800c454:	9b05      	ldr	r3, [sp, #20]
 800c456:	429e      	cmp	r6, r3
 800c458:	dded      	ble.n	800c436 <__kernel_rem_pio2+0x9e>
 800c45a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c45e:	3701      	adds	r7, #1
 800c460:	ecaa 7b02 	vstmia	sl!, {d7}
 800c464:	3508      	adds	r5, #8
 800c466:	e7cd      	b.n	800c404 <__kernel_rem_pio2+0x6c>
 800c468:	9b00      	ldr	r3, [sp, #0]
 800c46a:	f8dd 8000 	ldr.w	r8, [sp]
 800c46e:	aa0c      	add	r2, sp, #48	@ 0x30
 800c470:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c474:	930a      	str	r3, [sp, #40]	@ 0x28
 800c476:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 800c478:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 800c47c:	9309      	str	r3, [sp, #36]	@ 0x24
 800c47e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 800c482:	930b      	str	r3, [sp, #44]	@ 0x2c
 800c484:	ab98      	add	r3, sp, #608	@ 0x260
 800c486:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c48a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 800c48e:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c492:	ac0c      	add	r4, sp, #48	@ 0x30
 800c494:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c496:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 800c49a:	46a1      	mov	r9, r4
 800c49c:	46c2      	mov	sl, r8
 800c49e:	f1ba 0f00 	cmp.w	sl, #0
 800c4a2:	dc77      	bgt.n	800c594 <__kernel_rem_pio2+0x1fc>
 800c4a4:	4658      	mov	r0, fp
 800c4a6:	ed9d 0b02 	vldr	d0, [sp, #8]
 800c4aa:	f000 fac5 	bl	800ca38 <scalbn>
 800c4ae:	ec57 6b10 	vmov	r6, r7, d0
 800c4b2:	2200      	movs	r2, #0
 800c4b4:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 800c4b8:	4630      	mov	r0, r6
 800c4ba:	4639      	mov	r1, r7
 800c4bc:	f7f4 f8c4 	bl	8000648 <__aeabi_dmul>
 800c4c0:	ec41 0b10 	vmov	d0, r0, r1
 800c4c4:	f000 fb34 	bl	800cb30 <floor>
 800c4c8:	4b7c      	ldr	r3, [pc, #496]	@ (800c6bc <__kernel_rem_pio2+0x324>)
 800c4ca:	ec51 0b10 	vmov	r0, r1, d0
 800c4ce:	2200      	movs	r2, #0
 800c4d0:	f7f4 f8ba 	bl	8000648 <__aeabi_dmul>
 800c4d4:	4602      	mov	r2, r0
 800c4d6:	460b      	mov	r3, r1
 800c4d8:	4630      	mov	r0, r6
 800c4da:	4639      	mov	r1, r7
 800c4dc:	f7f3 fefc 	bl	80002d8 <__aeabi_dsub>
 800c4e0:	460f      	mov	r7, r1
 800c4e2:	4606      	mov	r6, r0
 800c4e4:	f7f4 fb60 	bl	8000ba8 <__aeabi_d2iz>
 800c4e8:	9002      	str	r0, [sp, #8]
 800c4ea:	f7f4 f843 	bl	8000574 <__aeabi_i2d>
 800c4ee:	4602      	mov	r2, r0
 800c4f0:	460b      	mov	r3, r1
 800c4f2:	4630      	mov	r0, r6
 800c4f4:	4639      	mov	r1, r7
 800c4f6:	f7f3 feef 	bl	80002d8 <__aeabi_dsub>
 800c4fa:	f1bb 0f00 	cmp.w	fp, #0
 800c4fe:	4606      	mov	r6, r0
 800c500:	460f      	mov	r7, r1
 800c502:	dd6c      	ble.n	800c5de <__kernel_rem_pio2+0x246>
 800c504:	f108 31ff 	add.w	r1, r8, #4294967295
 800c508:	ab0c      	add	r3, sp, #48	@ 0x30
 800c50a:	9d02      	ldr	r5, [sp, #8]
 800c50c:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800c510:	f1cb 0018 	rsb	r0, fp, #24
 800c514:	fa43 f200 	asr.w	r2, r3, r0
 800c518:	4415      	add	r5, r2
 800c51a:	4082      	lsls	r2, r0
 800c51c:	1a9b      	subs	r3, r3, r2
 800c51e:	aa0c      	add	r2, sp, #48	@ 0x30
 800c520:	9502      	str	r5, [sp, #8]
 800c522:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 800c526:	f1cb 0217 	rsb	r2, fp, #23
 800c52a:	fa43 f902 	asr.w	r9, r3, r2
 800c52e:	f1b9 0f00 	cmp.w	r9, #0
 800c532:	dd64      	ble.n	800c5fe <__kernel_rem_pio2+0x266>
 800c534:	9b02      	ldr	r3, [sp, #8]
 800c536:	2200      	movs	r2, #0
 800c538:	3301      	adds	r3, #1
 800c53a:	9302      	str	r3, [sp, #8]
 800c53c:	4615      	mov	r5, r2
 800c53e:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 800c542:	4590      	cmp	r8, r2
 800c544:	f300 80a1 	bgt.w	800c68a <__kernel_rem_pio2+0x2f2>
 800c548:	f1bb 0f00 	cmp.w	fp, #0
 800c54c:	dd07      	ble.n	800c55e <__kernel_rem_pio2+0x1c6>
 800c54e:	f1bb 0f01 	cmp.w	fp, #1
 800c552:	f000 80c1 	beq.w	800c6d8 <__kernel_rem_pio2+0x340>
 800c556:	f1bb 0f02 	cmp.w	fp, #2
 800c55a:	f000 80c8 	beq.w	800c6ee <__kernel_rem_pio2+0x356>
 800c55e:	f1b9 0f02 	cmp.w	r9, #2
 800c562:	d14c      	bne.n	800c5fe <__kernel_rem_pio2+0x266>
 800c564:	4632      	mov	r2, r6
 800c566:	463b      	mov	r3, r7
 800c568:	4955      	ldr	r1, [pc, #340]	@ (800c6c0 <__kernel_rem_pio2+0x328>)
 800c56a:	2000      	movs	r0, #0
 800c56c:	f7f3 feb4 	bl	80002d8 <__aeabi_dsub>
 800c570:	4606      	mov	r6, r0
 800c572:	460f      	mov	r7, r1
 800c574:	2d00      	cmp	r5, #0
 800c576:	d042      	beq.n	800c5fe <__kernel_rem_pio2+0x266>
 800c578:	4658      	mov	r0, fp
 800c57a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 800c6b0 <__kernel_rem_pio2+0x318>
 800c57e:	f000 fa5b 	bl	800ca38 <scalbn>
 800c582:	4630      	mov	r0, r6
 800c584:	4639      	mov	r1, r7
 800c586:	ec53 2b10 	vmov	r2, r3, d0
 800c58a:	f7f3 fea5 	bl	80002d8 <__aeabi_dsub>
 800c58e:	4606      	mov	r6, r0
 800c590:	460f      	mov	r7, r1
 800c592:	e034      	b.n	800c5fe <__kernel_rem_pio2+0x266>
 800c594:	4b4b      	ldr	r3, [pc, #300]	@ (800c6c4 <__kernel_rem_pio2+0x32c>)
 800c596:	2200      	movs	r2, #0
 800c598:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c59c:	f7f4 f854 	bl	8000648 <__aeabi_dmul>
 800c5a0:	f7f4 fb02 	bl	8000ba8 <__aeabi_d2iz>
 800c5a4:	f7f3 ffe6 	bl	8000574 <__aeabi_i2d>
 800c5a8:	4b47      	ldr	r3, [pc, #284]	@ (800c6c8 <__kernel_rem_pio2+0x330>)
 800c5aa:	2200      	movs	r2, #0
 800c5ac:	4606      	mov	r6, r0
 800c5ae:	460f      	mov	r7, r1
 800c5b0:	f7f4 f84a 	bl	8000648 <__aeabi_dmul>
 800c5b4:	4602      	mov	r2, r0
 800c5b6:	460b      	mov	r3, r1
 800c5b8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c5bc:	f7f3 fe8c 	bl	80002d8 <__aeabi_dsub>
 800c5c0:	f7f4 faf2 	bl	8000ba8 <__aeabi_d2iz>
 800c5c4:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c5c8:	f849 0b04 	str.w	r0, [r9], #4
 800c5cc:	4639      	mov	r1, r7
 800c5ce:	4630      	mov	r0, r6
 800c5d0:	f7f3 fe84 	bl	80002dc <__adddf3>
 800c5d4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c5d8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c5dc:	e75f      	b.n	800c49e <__kernel_rem_pio2+0x106>
 800c5de:	d107      	bne.n	800c5f0 <__kernel_rem_pio2+0x258>
 800c5e0:	f108 33ff 	add.w	r3, r8, #4294967295
 800c5e4:	aa0c      	add	r2, sp, #48	@ 0x30
 800c5e6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800c5ea:	ea4f 59e3 	mov.w	r9, r3, asr #23
 800c5ee:	e79e      	b.n	800c52e <__kernel_rem_pio2+0x196>
 800c5f0:	4b36      	ldr	r3, [pc, #216]	@ (800c6cc <__kernel_rem_pio2+0x334>)
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	f7f4 faae 	bl	8000b54 <__aeabi_dcmpge>
 800c5f8:	2800      	cmp	r0, #0
 800c5fa:	d143      	bne.n	800c684 <__kernel_rem_pio2+0x2ec>
 800c5fc:	4681      	mov	r9, r0
 800c5fe:	2200      	movs	r2, #0
 800c600:	2300      	movs	r3, #0
 800c602:	4630      	mov	r0, r6
 800c604:	4639      	mov	r1, r7
 800c606:	f7f4 fa87 	bl	8000b18 <__aeabi_dcmpeq>
 800c60a:	2800      	cmp	r0, #0
 800c60c:	f000 80c1 	beq.w	800c792 <__kernel_rem_pio2+0x3fa>
 800c610:	f108 33ff 	add.w	r3, r8, #4294967295
 800c614:	2200      	movs	r2, #0
 800c616:	9900      	ldr	r1, [sp, #0]
 800c618:	428b      	cmp	r3, r1
 800c61a:	da70      	bge.n	800c6fe <__kernel_rem_pio2+0x366>
 800c61c:	2a00      	cmp	r2, #0
 800c61e:	f000 808b 	beq.w	800c738 <__kernel_rem_pio2+0x3a0>
 800c622:	f108 38ff 	add.w	r8, r8, #4294967295
 800c626:	ab0c      	add	r3, sp, #48	@ 0x30
 800c628:	f1ab 0b18 	sub.w	fp, fp, #24
 800c62c:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 800c630:	2b00      	cmp	r3, #0
 800c632:	d0f6      	beq.n	800c622 <__kernel_rem_pio2+0x28a>
 800c634:	4658      	mov	r0, fp
 800c636:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 800c6b0 <__kernel_rem_pio2+0x318>
 800c63a:	f000 f9fd 	bl	800ca38 <scalbn>
 800c63e:	f108 0301 	add.w	r3, r8, #1
 800c642:	00da      	lsls	r2, r3, #3
 800c644:	9205      	str	r2, [sp, #20]
 800c646:	ec55 4b10 	vmov	r4, r5, d0
 800c64a:	aa70      	add	r2, sp, #448	@ 0x1c0
 800c64c:	f8df b074 	ldr.w	fp, [pc, #116]	@ 800c6c4 <__kernel_rem_pio2+0x32c>
 800c650:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 800c654:	4646      	mov	r6, r8
 800c656:	f04f 0a00 	mov.w	sl, #0
 800c65a:	2e00      	cmp	r6, #0
 800c65c:	f280 80d1 	bge.w	800c802 <__kernel_rem_pio2+0x46a>
 800c660:	4644      	mov	r4, r8
 800c662:	2c00      	cmp	r4, #0
 800c664:	f2c0 80ff 	blt.w	800c866 <__kernel_rem_pio2+0x4ce>
 800c668:	4b19      	ldr	r3, [pc, #100]	@ (800c6d0 <__kernel_rem_pio2+0x338>)
 800c66a:	461f      	mov	r7, r3
 800c66c:	ab70      	add	r3, sp, #448	@ 0x1c0
 800c66e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c672:	9306      	str	r3, [sp, #24]
 800c674:	f04f 0a00 	mov.w	sl, #0
 800c678:	f04f 0b00 	mov.w	fp, #0
 800c67c:	2600      	movs	r6, #0
 800c67e:	eba8 0504 	sub.w	r5, r8, r4
 800c682:	e0e4      	b.n	800c84e <__kernel_rem_pio2+0x4b6>
 800c684:	f04f 0902 	mov.w	r9, #2
 800c688:	e754      	b.n	800c534 <__kernel_rem_pio2+0x19c>
 800c68a:	f854 3b04 	ldr.w	r3, [r4], #4
 800c68e:	bb0d      	cbnz	r5, 800c6d4 <__kernel_rem_pio2+0x33c>
 800c690:	b123      	cbz	r3, 800c69c <__kernel_rem_pio2+0x304>
 800c692:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 800c696:	f844 3c04 	str.w	r3, [r4, #-4]
 800c69a:	2301      	movs	r3, #1
 800c69c:	3201      	adds	r2, #1
 800c69e:	461d      	mov	r5, r3
 800c6a0:	e74f      	b.n	800c542 <__kernel_rem_pio2+0x1aa>
 800c6a2:	bf00      	nop
 800c6a4:	f3af 8000 	nop.w
	...
 800c6b4:	3ff00000 	.word	0x3ff00000
 800c6b8:	0800da58 	.word	0x0800da58
 800c6bc:	40200000 	.word	0x40200000
 800c6c0:	3ff00000 	.word	0x3ff00000
 800c6c4:	3e700000 	.word	0x3e700000
 800c6c8:	41700000 	.word	0x41700000
 800c6cc:	3fe00000 	.word	0x3fe00000
 800c6d0:	0800da18 	.word	0x0800da18
 800c6d4:	1acb      	subs	r3, r1, r3
 800c6d6:	e7de      	b.n	800c696 <__kernel_rem_pio2+0x2fe>
 800c6d8:	f108 32ff 	add.w	r2, r8, #4294967295
 800c6dc:	ab0c      	add	r3, sp, #48	@ 0x30
 800c6de:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6e2:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800c6e6:	a90c      	add	r1, sp, #48	@ 0x30
 800c6e8:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 800c6ec:	e737      	b.n	800c55e <__kernel_rem_pio2+0x1c6>
 800c6ee:	f108 32ff 	add.w	r2, r8, #4294967295
 800c6f2:	ab0c      	add	r3, sp, #48	@ 0x30
 800c6f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c6f8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 800c6fc:	e7f3      	b.n	800c6e6 <__kernel_rem_pio2+0x34e>
 800c6fe:	a90c      	add	r1, sp, #48	@ 0x30
 800c700:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 800c704:	3b01      	subs	r3, #1
 800c706:	430a      	orrs	r2, r1
 800c708:	e785      	b.n	800c616 <__kernel_rem_pio2+0x27e>
 800c70a:	3401      	adds	r4, #1
 800c70c:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 800c710:	2a00      	cmp	r2, #0
 800c712:	d0fa      	beq.n	800c70a <__kernel_rem_pio2+0x372>
 800c714:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800c716:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c71a:	eb0d 0503 	add.w	r5, sp, r3
 800c71e:	9b06      	ldr	r3, [sp, #24]
 800c720:	aa20      	add	r2, sp, #128	@ 0x80
 800c722:	4443      	add	r3, r8
 800c724:	f108 0701 	add.w	r7, r8, #1
 800c728:	3d98      	subs	r5, #152	@ 0x98
 800c72a:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 800c72e:	4444      	add	r4, r8
 800c730:	42bc      	cmp	r4, r7
 800c732:	da04      	bge.n	800c73e <__kernel_rem_pio2+0x3a6>
 800c734:	46a0      	mov	r8, r4
 800c736:	e6a2      	b.n	800c47e <__kernel_rem_pio2+0xe6>
 800c738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800c73a:	2401      	movs	r4, #1
 800c73c:	e7e6      	b.n	800c70c <__kernel_rem_pio2+0x374>
 800c73e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c740:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 800c744:	f7f3 ff16 	bl	8000574 <__aeabi_i2d>
 800c748:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 800ca08 <__kernel_rem_pio2+0x670>
 800c74c:	e8e6 0102 	strd	r0, r1, [r6], #8
 800c750:	ed8d 7b02 	vstr	d7, [sp, #8]
 800c754:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800c758:	46b2      	mov	sl, r6
 800c75a:	f04f 0800 	mov.w	r8, #0
 800c75e:	9b05      	ldr	r3, [sp, #20]
 800c760:	4598      	cmp	r8, r3
 800c762:	dd05      	ble.n	800c770 <__kernel_rem_pio2+0x3d8>
 800c764:	ed9d 7b02 	vldr	d7, [sp, #8]
 800c768:	3701      	adds	r7, #1
 800c76a:	eca5 7b02 	vstmia	r5!, {d7}
 800c76e:	e7df      	b.n	800c730 <__kernel_rem_pio2+0x398>
 800c770:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 800c774:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 800c778:	f7f3 ff66 	bl	8000648 <__aeabi_dmul>
 800c77c:	4602      	mov	r2, r0
 800c77e:	460b      	mov	r3, r1
 800c780:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800c784:	f7f3 fdaa 	bl	80002dc <__adddf3>
 800c788:	f108 0801 	add.w	r8, r8, #1
 800c78c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800c790:	e7e5      	b.n	800c75e <__kernel_rem_pio2+0x3c6>
 800c792:	f1cb 0000 	rsb	r0, fp, #0
 800c796:	ec47 6b10 	vmov	d0, r6, r7
 800c79a:	f000 f94d 	bl	800ca38 <scalbn>
 800c79e:	ec55 4b10 	vmov	r4, r5, d0
 800c7a2:	4b9b      	ldr	r3, [pc, #620]	@ (800ca10 <__kernel_rem_pio2+0x678>)
 800c7a4:	2200      	movs	r2, #0
 800c7a6:	4620      	mov	r0, r4
 800c7a8:	4629      	mov	r1, r5
 800c7aa:	f7f4 f9d3 	bl	8000b54 <__aeabi_dcmpge>
 800c7ae:	b300      	cbz	r0, 800c7f2 <__kernel_rem_pio2+0x45a>
 800c7b0:	4b98      	ldr	r3, [pc, #608]	@ (800ca14 <__kernel_rem_pio2+0x67c>)
 800c7b2:	2200      	movs	r2, #0
 800c7b4:	4620      	mov	r0, r4
 800c7b6:	4629      	mov	r1, r5
 800c7b8:	f7f3 ff46 	bl	8000648 <__aeabi_dmul>
 800c7bc:	f7f4 f9f4 	bl	8000ba8 <__aeabi_d2iz>
 800c7c0:	4606      	mov	r6, r0
 800c7c2:	f7f3 fed7 	bl	8000574 <__aeabi_i2d>
 800c7c6:	4b92      	ldr	r3, [pc, #584]	@ (800ca10 <__kernel_rem_pio2+0x678>)
 800c7c8:	2200      	movs	r2, #0
 800c7ca:	f7f3 ff3d 	bl	8000648 <__aeabi_dmul>
 800c7ce:	460b      	mov	r3, r1
 800c7d0:	4602      	mov	r2, r0
 800c7d2:	4629      	mov	r1, r5
 800c7d4:	4620      	mov	r0, r4
 800c7d6:	f7f3 fd7f 	bl	80002d8 <__aeabi_dsub>
 800c7da:	f7f4 f9e5 	bl	8000ba8 <__aeabi_d2iz>
 800c7de:	ab0c      	add	r3, sp, #48	@ 0x30
 800c7e0:	f10b 0b18 	add.w	fp, fp, #24
 800c7e4:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c7e8:	f108 0801 	add.w	r8, r8, #1
 800c7ec:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 800c7f0:	e720      	b.n	800c634 <__kernel_rem_pio2+0x29c>
 800c7f2:	4620      	mov	r0, r4
 800c7f4:	4629      	mov	r1, r5
 800c7f6:	f7f4 f9d7 	bl	8000ba8 <__aeabi_d2iz>
 800c7fa:	ab0c      	add	r3, sp, #48	@ 0x30
 800c7fc:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 800c800:	e718      	b.n	800c634 <__kernel_rem_pio2+0x29c>
 800c802:	ab0c      	add	r3, sp, #48	@ 0x30
 800c804:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800c808:	f7f3 feb4 	bl	8000574 <__aeabi_i2d>
 800c80c:	4622      	mov	r2, r4
 800c80e:	462b      	mov	r3, r5
 800c810:	f7f3 ff1a 	bl	8000648 <__aeabi_dmul>
 800c814:	4652      	mov	r2, sl
 800c816:	e967 0102 	strd	r0, r1, [r7, #-8]!
 800c81a:	465b      	mov	r3, fp
 800c81c:	4620      	mov	r0, r4
 800c81e:	4629      	mov	r1, r5
 800c820:	f7f3 ff12 	bl	8000648 <__aeabi_dmul>
 800c824:	3e01      	subs	r6, #1
 800c826:	4604      	mov	r4, r0
 800c828:	460d      	mov	r5, r1
 800c82a:	e716      	b.n	800c65a <__kernel_rem_pio2+0x2c2>
 800c82c:	9906      	ldr	r1, [sp, #24]
 800c82e:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 800c832:	9106      	str	r1, [sp, #24]
 800c834:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 800c838:	f7f3 ff06 	bl	8000648 <__aeabi_dmul>
 800c83c:	4602      	mov	r2, r0
 800c83e:	460b      	mov	r3, r1
 800c840:	4650      	mov	r0, sl
 800c842:	4659      	mov	r1, fp
 800c844:	f7f3 fd4a 	bl	80002dc <__adddf3>
 800c848:	3601      	adds	r6, #1
 800c84a:	4682      	mov	sl, r0
 800c84c:	468b      	mov	fp, r1
 800c84e:	9b00      	ldr	r3, [sp, #0]
 800c850:	429e      	cmp	r6, r3
 800c852:	dc01      	bgt.n	800c858 <__kernel_rem_pio2+0x4c0>
 800c854:	42ae      	cmp	r6, r5
 800c856:	dde9      	ble.n	800c82c <__kernel_rem_pio2+0x494>
 800c858:	ab48      	add	r3, sp, #288	@ 0x120
 800c85a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c85e:	e9c5 ab00 	strd	sl, fp, [r5]
 800c862:	3c01      	subs	r4, #1
 800c864:	e6fd      	b.n	800c662 <__kernel_rem_pio2+0x2ca>
 800c866:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c868:	2b02      	cmp	r3, #2
 800c86a:	dc0b      	bgt.n	800c884 <__kernel_rem_pio2+0x4ec>
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	dc35      	bgt.n	800c8dc <__kernel_rem_pio2+0x544>
 800c870:	d059      	beq.n	800c926 <__kernel_rem_pio2+0x58e>
 800c872:	9b02      	ldr	r3, [sp, #8]
 800c874:	f003 0007 	and.w	r0, r3, #7
 800c878:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 800c87c:	ecbd 8b02 	vpop	{d8}
 800c880:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c884:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 800c886:	2b03      	cmp	r3, #3
 800c888:	d1f3      	bne.n	800c872 <__kernel_rem_pio2+0x4da>
 800c88a:	9b05      	ldr	r3, [sp, #20]
 800c88c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800c890:	eb0d 0403 	add.w	r4, sp, r3
 800c894:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 800c898:	4625      	mov	r5, r4
 800c89a:	46c2      	mov	sl, r8
 800c89c:	f1ba 0f00 	cmp.w	sl, #0
 800c8a0:	dc69      	bgt.n	800c976 <__kernel_rem_pio2+0x5de>
 800c8a2:	4645      	mov	r5, r8
 800c8a4:	2d01      	cmp	r5, #1
 800c8a6:	f300 8087 	bgt.w	800c9b8 <__kernel_rem_pio2+0x620>
 800c8aa:	9c05      	ldr	r4, [sp, #20]
 800c8ac:	ab48      	add	r3, sp, #288	@ 0x120
 800c8ae:	441c      	add	r4, r3
 800c8b0:	2000      	movs	r0, #0
 800c8b2:	2100      	movs	r1, #0
 800c8b4:	f1b8 0f01 	cmp.w	r8, #1
 800c8b8:	f300 809c 	bgt.w	800c9f4 <__kernel_rem_pio2+0x65c>
 800c8bc:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 800c8c0:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 800c8c4:	f1b9 0f00 	cmp.w	r9, #0
 800c8c8:	f040 80a6 	bne.w	800ca18 <__kernel_rem_pio2+0x680>
 800c8cc:	9b04      	ldr	r3, [sp, #16]
 800c8ce:	e9c3 5600 	strd	r5, r6, [r3]
 800c8d2:	e9c3 7802 	strd	r7, r8, [r3, #8]
 800c8d6:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800c8da:	e7ca      	b.n	800c872 <__kernel_rem_pio2+0x4da>
 800c8dc:	9d05      	ldr	r5, [sp, #20]
 800c8de:	ab48      	add	r3, sp, #288	@ 0x120
 800c8e0:	441d      	add	r5, r3
 800c8e2:	4644      	mov	r4, r8
 800c8e4:	2000      	movs	r0, #0
 800c8e6:	2100      	movs	r1, #0
 800c8e8:	2c00      	cmp	r4, #0
 800c8ea:	da35      	bge.n	800c958 <__kernel_rem_pio2+0x5c0>
 800c8ec:	f1b9 0f00 	cmp.w	r9, #0
 800c8f0:	d038      	beq.n	800c964 <__kernel_rem_pio2+0x5cc>
 800c8f2:	4602      	mov	r2, r0
 800c8f4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c8f8:	9c04      	ldr	r4, [sp, #16]
 800c8fa:	e9c4 2300 	strd	r2, r3, [r4]
 800c8fe:	4602      	mov	r2, r0
 800c900:	460b      	mov	r3, r1
 800c902:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 800c906:	f7f3 fce7 	bl	80002d8 <__aeabi_dsub>
 800c90a:	ad4a      	add	r5, sp, #296	@ 0x128
 800c90c:	2401      	movs	r4, #1
 800c90e:	45a0      	cmp	r8, r4
 800c910:	da2b      	bge.n	800c96a <__kernel_rem_pio2+0x5d2>
 800c912:	f1b9 0f00 	cmp.w	r9, #0
 800c916:	d002      	beq.n	800c91e <__kernel_rem_pio2+0x586>
 800c918:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c91c:	4619      	mov	r1, r3
 800c91e:	9b04      	ldr	r3, [sp, #16]
 800c920:	e9c3 0102 	strd	r0, r1, [r3, #8]
 800c924:	e7a5      	b.n	800c872 <__kernel_rem_pio2+0x4da>
 800c926:	9c05      	ldr	r4, [sp, #20]
 800c928:	ab48      	add	r3, sp, #288	@ 0x120
 800c92a:	441c      	add	r4, r3
 800c92c:	2000      	movs	r0, #0
 800c92e:	2100      	movs	r1, #0
 800c930:	f1b8 0f00 	cmp.w	r8, #0
 800c934:	da09      	bge.n	800c94a <__kernel_rem_pio2+0x5b2>
 800c936:	f1b9 0f00 	cmp.w	r9, #0
 800c93a:	d002      	beq.n	800c942 <__kernel_rem_pio2+0x5aa>
 800c93c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800c940:	4619      	mov	r1, r3
 800c942:	9b04      	ldr	r3, [sp, #16]
 800c944:	e9c3 0100 	strd	r0, r1, [r3]
 800c948:	e793      	b.n	800c872 <__kernel_rem_pio2+0x4da>
 800c94a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c94e:	f7f3 fcc5 	bl	80002dc <__adddf3>
 800c952:	f108 38ff 	add.w	r8, r8, #4294967295
 800c956:	e7eb      	b.n	800c930 <__kernel_rem_pio2+0x598>
 800c958:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 800c95c:	f7f3 fcbe 	bl	80002dc <__adddf3>
 800c960:	3c01      	subs	r4, #1
 800c962:	e7c1      	b.n	800c8e8 <__kernel_rem_pio2+0x550>
 800c964:	4602      	mov	r2, r0
 800c966:	460b      	mov	r3, r1
 800c968:	e7c6      	b.n	800c8f8 <__kernel_rem_pio2+0x560>
 800c96a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 800c96e:	f7f3 fcb5 	bl	80002dc <__adddf3>
 800c972:	3401      	adds	r4, #1
 800c974:	e7cb      	b.n	800c90e <__kernel_rem_pio2+0x576>
 800c976:	ed35 7b02 	vldmdb	r5!, {d7}
 800c97a:	ed8d 7b00 	vstr	d7, [sp]
 800c97e:	ed95 7b02 	vldr	d7, [r5, #8]
 800c982:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c986:	ec53 2b17 	vmov	r2, r3, d7
 800c98a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800c98e:	f7f3 fca5 	bl	80002dc <__adddf3>
 800c992:	4602      	mov	r2, r0
 800c994:	460b      	mov	r3, r1
 800c996:	4606      	mov	r6, r0
 800c998:	460f      	mov	r7, r1
 800c99a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c99e:	f7f3 fc9b 	bl	80002d8 <__aeabi_dsub>
 800c9a2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800c9a6:	f7f3 fc99 	bl	80002dc <__adddf3>
 800c9aa:	f10a 3aff 	add.w	sl, sl, #4294967295
 800c9ae:	e9c5 0102 	strd	r0, r1, [r5, #8]
 800c9b2:	e9c5 6700 	strd	r6, r7, [r5]
 800c9b6:	e771      	b.n	800c89c <__kernel_rem_pio2+0x504>
 800c9b8:	ed34 7b02 	vldmdb	r4!, {d7}
 800c9bc:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 800c9c0:	ec51 0b17 	vmov	r0, r1, d7
 800c9c4:	4652      	mov	r2, sl
 800c9c6:	465b      	mov	r3, fp
 800c9c8:	ed8d 7b00 	vstr	d7, [sp]
 800c9cc:	f7f3 fc86 	bl	80002dc <__adddf3>
 800c9d0:	4602      	mov	r2, r0
 800c9d2:	460b      	mov	r3, r1
 800c9d4:	4606      	mov	r6, r0
 800c9d6:	460f      	mov	r7, r1
 800c9d8:	e9dd 0100 	ldrd	r0, r1, [sp]
 800c9dc:	f7f3 fc7c 	bl	80002d8 <__aeabi_dsub>
 800c9e0:	4652      	mov	r2, sl
 800c9e2:	465b      	mov	r3, fp
 800c9e4:	f7f3 fc7a 	bl	80002dc <__adddf3>
 800c9e8:	3d01      	subs	r5, #1
 800c9ea:	e9c4 0102 	strd	r0, r1, [r4, #8]
 800c9ee:	e9c4 6700 	strd	r6, r7, [r4]
 800c9f2:	e757      	b.n	800c8a4 <__kernel_rem_pio2+0x50c>
 800c9f4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 800c9f8:	f7f3 fc70 	bl	80002dc <__adddf3>
 800c9fc:	f108 38ff 	add.w	r8, r8, #4294967295
 800ca00:	e758      	b.n	800c8b4 <__kernel_rem_pio2+0x51c>
 800ca02:	bf00      	nop
 800ca04:	f3af 8000 	nop.w
	...
 800ca10:	41700000 	.word	0x41700000
 800ca14:	3e700000 	.word	0x3e700000
 800ca18:	9b04      	ldr	r3, [sp, #16]
 800ca1a:	9a04      	ldr	r2, [sp, #16]
 800ca1c:	601d      	str	r5, [r3, #0]
 800ca1e:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 800ca22:	605c      	str	r4, [r3, #4]
 800ca24:	609f      	str	r7, [r3, #8]
 800ca26:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 800ca2a:	60d3      	str	r3, [r2, #12]
 800ca2c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ca30:	6110      	str	r0, [r2, #16]
 800ca32:	6153      	str	r3, [r2, #20]
 800ca34:	e71d      	b.n	800c872 <__kernel_rem_pio2+0x4da>
 800ca36:	bf00      	nop

0800ca38 <scalbn>:
 800ca38:	b570      	push	{r4, r5, r6, lr}
 800ca3a:	ec55 4b10 	vmov	r4, r5, d0
 800ca3e:	f3c5 510a 	ubfx	r1, r5, #20, #11
 800ca42:	4606      	mov	r6, r0
 800ca44:	462b      	mov	r3, r5
 800ca46:	b991      	cbnz	r1, 800ca6e <scalbn+0x36>
 800ca48:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 800ca4c:	4323      	orrs	r3, r4
 800ca4e:	d03b      	beq.n	800cac8 <scalbn+0x90>
 800ca50:	4b33      	ldr	r3, [pc, #204]	@ (800cb20 <scalbn+0xe8>)
 800ca52:	4620      	mov	r0, r4
 800ca54:	4629      	mov	r1, r5
 800ca56:	2200      	movs	r2, #0
 800ca58:	f7f3 fdf6 	bl	8000648 <__aeabi_dmul>
 800ca5c:	4b31      	ldr	r3, [pc, #196]	@ (800cb24 <scalbn+0xec>)
 800ca5e:	429e      	cmp	r6, r3
 800ca60:	4604      	mov	r4, r0
 800ca62:	460d      	mov	r5, r1
 800ca64:	da0f      	bge.n	800ca86 <scalbn+0x4e>
 800ca66:	a326      	add	r3, pc, #152	@ (adr r3, 800cb00 <scalbn+0xc8>)
 800ca68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ca6c:	e01e      	b.n	800caac <scalbn+0x74>
 800ca6e:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 800ca72:	4291      	cmp	r1, r2
 800ca74:	d10b      	bne.n	800ca8e <scalbn+0x56>
 800ca76:	4622      	mov	r2, r4
 800ca78:	4620      	mov	r0, r4
 800ca7a:	4629      	mov	r1, r5
 800ca7c:	f7f3 fc2e 	bl	80002dc <__adddf3>
 800ca80:	4604      	mov	r4, r0
 800ca82:	460d      	mov	r5, r1
 800ca84:	e020      	b.n	800cac8 <scalbn+0x90>
 800ca86:	460b      	mov	r3, r1
 800ca88:	f3c1 510a 	ubfx	r1, r1, #20, #11
 800ca8c:	3936      	subs	r1, #54	@ 0x36
 800ca8e:	f24c 3250 	movw	r2, #50000	@ 0xc350
 800ca92:	4296      	cmp	r6, r2
 800ca94:	dd0d      	ble.n	800cab2 <scalbn+0x7a>
 800ca96:	2d00      	cmp	r5, #0
 800ca98:	a11b      	add	r1, pc, #108	@ (adr r1, 800cb08 <scalbn+0xd0>)
 800ca9a:	e9d1 0100 	ldrd	r0, r1, [r1]
 800ca9e:	da02      	bge.n	800caa6 <scalbn+0x6e>
 800caa0:	a11b      	add	r1, pc, #108	@ (adr r1, 800cb10 <scalbn+0xd8>)
 800caa2:	e9d1 0100 	ldrd	r0, r1, [r1]
 800caa6:	a318      	add	r3, pc, #96	@ (adr r3, 800cb08 <scalbn+0xd0>)
 800caa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800caac:	f7f3 fdcc 	bl	8000648 <__aeabi_dmul>
 800cab0:	e7e6      	b.n	800ca80 <scalbn+0x48>
 800cab2:	1872      	adds	r2, r6, r1
 800cab4:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 800cab8:	428a      	cmp	r2, r1
 800caba:	dcec      	bgt.n	800ca96 <scalbn+0x5e>
 800cabc:	2a00      	cmp	r2, #0
 800cabe:	dd06      	ble.n	800cace <scalbn+0x96>
 800cac0:	f36f 531e 	bfc	r3, #20, #11
 800cac4:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800cac8:	ec45 4b10 	vmov	d0, r4, r5
 800cacc:	bd70      	pop	{r4, r5, r6, pc}
 800cace:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 800cad2:	da08      	bge.n	800cae6 <scalbn+0xae>
 800cad4:	2d00      	cmp	r5, #0
 800cad6:	a10a      	add	r1, pc, #40	@ (adr r1, 800cb00 <scalbn+0xc8>)
 800cad8:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cadc:	dac3      	bge.n	800ca66 <scalbn+0x2e>
 800cade:	a10e      	add	r1, pc, #56	@ (adr r1, 800cb18 <scalbn+0xe0>)
 800cae0:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cae4:	e7bf      	b.n	800ca66 <scalbn+0x2e>
 800cae6:	3236      	adds	r2, #54	@ 0x36
 800cae8:	f36f 531e 	bfc	r3, #20, #11
 800caec:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 800caf0:	4620      	mov	r0, r4
 800caf2:	4b0d      	ldr	r3, [pc, #52]	@ (800cb28 <scalbn+0xf0>)
 800caf4:	4629      	mov	r1, r5
 800caf6:	2200      	movs	r2, #0
 800caf8:	e7d8      	b.n	800caac <scalbn+0x74>
 800cafa:	bf00      	nop
 800cafc:	f3af 8000 	nop.w
 800cb00:	c2f8f359 	.word	0xc2f8f359
 800cb04:	01a56e1f 	.word	0x01a56e1f
 800cb08:	8800759c 	.word	0x8800759c
 800cb0c:	7e37e43c 	.word	0x7e37e43c
 800cb10:	8800759c 	.word	0x8800759c
 800cb14:	fe37e43c 	.word	0xfe37e43c
 800cb18:	c2f8f359 	.word	0xc2f8f359
 800cb1c:	81a56e1f 	.word	0x81a56e1f
 800cb20:	43500000 	.word	0x43500000
 800cb24:	ffff3cb0 	.word	0xffff3cb0
 800cb28:	3c900000 	.word	0x3c900000
 800cb2c:	00000000 	.word	0x00000000

0800cb30 <floor>:
 800cb30:	ec51 0b10 	vmov	r0, r1, d0
 800cb34:	f3c1 530a 	ubfx	r3, r1, #20, #11
 800cb38:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cb3c:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 800cb40:	2e13      	cmp	r6, #19
 800cb42:	460c      	mov	r4, r1
 800cb44:	4605      	mov	r5, r0
 800cb46:	4680      	mov	r8, r0
 800cb48:	dc34      	bgt.n	800cbb4 <floor+0x84>
 800cb4a:	2e00      	cmp	r6, #0
 800cb4c:	da17      	bge.n	800cb7e <floor+0x4e>
 800cb4e:	a332      	add	r3, pc, #200	@ (adr r3, 800cc18 <floor+0xe8>)
 800cb50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb54:	f7f3 fbc2 	bl	80002dc <__adddf3>
 800cb58:	2200      	movs	r2, #0
 800cb5a:	2300      	movs	r3, #0
 800cb5c:	f7f4 f804 	bl	8000b68 <__aeabi_dcmpgt>
 800cb60:	b150      	cbz	r0, 800cb78 <floor+0x48>
 800cb62:	2c00      	cmp	r4, #0
 800cb64:	da55      	bge.n	800cc12 <floor+0xe2>
 800cb66:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 800cb6a:	432c      	orrs	r4, r5
 800cb6c:	2500      	movs	r5, #0
 800cb6e:	42ac      	cmp	r4, r5
 800cb70:	4c2b      	ldr	r4, [pc, #172]	@ (800cc20 <floor+0xf0>)
 800cb72:	bf08      	it	eq
 800cb74:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 800cb78:	4621      	mov	r1, r4
 800cb7a:	4628      	mov	r0, r5
 800cb7c:	e023      	b.n	800cbc6 <floor+0x96>
 800cb7e:	4f29      	ldr	r7, [pc, #164]	@ (800cc24 <floor+0xf4>)
 800cb80:	4137      	asrs	r7, r6
 800cb82:	ea01 0307 	and.w	r3, r1, r7
 800cb86:	4303      	orrs	r3, r0
 800cb88:	d01d      	beq.n	800cbc6 <floor+0x96>
 800cb8a:	a323      	add	r3, pc, #140	@ (adr r3, 800cc18 <floor+0xe8>)
 800cb8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cb90:	f7f3 fba4 	bl	80002dc <__adddf3>
 800cb94:	2200      	movs	r2, #0
 800cb96:	2300      	movs	r3, #0
 800cb98:	f7f3 ffe6 	bl	8000b68 <__aeabi_dcmpgt>
 800cb9c:	2800      	cmp	r0, #0
 800cb9e:	d0eb      	beq.n	800cb78 <floor+0x48>
 800cba0:	2c00      	cmp	r4, #0
 800cba2:	bfbe      	ittt	lt
 800cba4:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 800cba8:	4133      	asrlt	r3, r6
 800cbaa:	18e4      	addlt	r4, r4, r3
 800cbac:	ea24 0407 	bic.w	r4, r4, r7
 800cbb0:	2500      	movs	r5, #0
 800cbb2:	e7e1      	b.n	800cb78 <floor+0x48>
 800cbb4:	2e33      	cmp	r6, #51	@ 0x33
 800cbb6:	dd0a      	ble.n	800cbce <floor+0x9e>
 800cbb8:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 800cbbc:	d103      	bne.n	800cbc6 <floor+0x96>
 800cbbe:	4602      	mov	r2, r0
 800cbc0:	460b      	mov	r3, r1
 800cbc2:	f7f3 fb8b 	bl	80002dc <__adddf3>
 800cbc6:	ec41 0b10 	vmov	d0, r0, r1
 800cbca:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cbce:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 800cbd2:	f04f 37ff 	mov.w	r7, #4294967295
 800cbd6:	40df      	lsrs	r7, r3
 800cbd8:	4207      	tst	r7, r0
 800cbda:	d0f4      	beq.n	800cbc6 <floor+0x96>
 800cbdc:	a30e      	add	r3, pc, #56	@ (adr r3, 800cc18 <floor+0xe8>)
 800cbde:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cbe2:	f7f3 fb7b 	bl	80002dc <__adddf3>
 800cbe6:	2200      	movs	r2, #0
 800cbe8:	2300      	movs	r3, #0
 800cbea:	f7f3 ffbd 	bl	8000b68 <__aeabi_dcmpgt>
 800cbee:	2800      	cmp	r0, #0
 800cbf0:	d0c2      	beq.n	800cb78 <floor+0x48>
 800cbf2:	2c00      	cmp	r4, #0
 800cbf4:	da0a      	bge.n	800cc0c <floor+0xdc>
 800cbf6:	2e14      	cmp	r6, #20
 800cbf8:	d101      	bne.n	800cbfe <floor+0xce>
 800cbfa:	3401      	adds	r4, #1
 800cbfc:	e006      	b.n	800cc0c <floor+0xdc>
 800cbfe:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 800cc02:	2301      	movs	r3, #1
 800cc04:	40b3      	lsls	r3, r6
 800cc06:	441d      	add	r5, r3
 800cc08:	4545      	cmp	r5, r8
 800cc0a:	d3f6      	bcc.n	800cbfa <floor+0xca>
 800cc0c:	ea25 0507 	bic.w	r5, r5, r7
 800cc10:	e7b2      	b.n	800cb78 <floor+0x48>
 800cc12:	2500      	movs	r5, #0
 800cc14:	462c      	mov	r4, r5
 800cc16:	e7af      	b.n	800cb78 <floor+0x48>
 800cc18:	8800759c 	.word	0x8800759c
 800cc1c:	7e37e43c 	.word	0x7e37e43c
 800cc20:	bff00000 	.word	0xbff00000
 800cc24:	000fffff 	.word	0x000fffff

0800cc28 <_init>:
 800cc28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc2a:	bf00      	nop
 800cc2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc2e:	bc08      	pop	{r3}
 800cc30:	469e      	mov	lr, r3
 800cc32:	4770      	bx	lr

0800cc34 <_fini>:
 800cc34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cc36:	bf00      	nop
 800cc38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800cc3a:	bc08      	pop	{r3}
 800cc3c:	469e      	mov	lr, r3
 800cc3e:	4770      	bx	lr
