# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-cc --exe -Mdir sim_build -DCOCOTB_SIM=1 --top-module adder_doble --vpi --public-flat-rw --prefix Vtop -o Vtop -LDFLAGS -Wl,-rpath,/home/ajor/Documents/GitHub/cocotb_prac/venv/lib/python3.10/site-packages/cocotb/libs -L/home/ajor/Documents/GitHub/cocotb_prac/venv/lib/python3.10/site-packages/cocotb/libs -lcocotbvpi_verilator --trace --trace-structs --timescale 1ns/1ps /home/ajor/Documents/GitHub/cocotb_prac/examples/adder_doble/tests/../hdl/adder_doble.sv /home/ajor/Documents/GitHub/cocotb_prac/examples/adder_doble/tests/../hdl/adder.sv /home/ajor/Documents/GitHub/cocotb_prac/venv/lib/python3.10/site-packages/cocotb/share/lib/verilator/verilator.cpp"
S       268  1314876  1714274648   818424448  1714274648   818424448 "/home/ajor/Documents/GitHub/cocotb_prac/examples/adder_doble/tests/../hdl/adder.sv"
S       479  1314877  1714274648   818424448  1714274648   818424448 "/home/ajor/Documents/GitHub/cocotb_prac/examples/adder_doble/tests/../hdl/adder_doble.sv"
S  15303664   165795  1714276087   241055030  1714276087   241055030 "/usr/local/share/verilator/bin/verilator_bin"
S      4942   166375  1714276087   437037494  1714276087   437037494 "/usr/local/share/verilator/include/verilated_std.sv"
T      5024  1314894  1714276382   884541401  1714276382   884541401 "sim_build/Vtop.cpp"
T      3468  1314893  1714276382   884541401  1714276382   884541401 "sim_build/Vtop.h"
T      2236  1314906  1714276382   884541401  1714276382   884541401 "sim_build/Vtop.mk"
T       669  1314892  1714276382   884541401  1714276382   884541401 "sim_build/Vtop__Dpi.cpp"
T       520  1314891  1714276382   884541401  1714276382   884541401 "sim_build/Vtop__Dpi.h"
T      4449  1314889  1714276382   884541401  1714276382   884541401 "sim_build/Vtop__Syms.cpp"
T      1396  1314890  1714276382   884541401  1714276382   884541401 "sim_build/Vtop__Syms.h"
T       290  1314903  1714276382   884541401  1714276382   884541401 "sim_build/Vtop__TraceDecls__0__Slow.cpp"
T      2710  1314904  1714276382   884541401  1714276382   884541401 "sim_build/Vtop__Trace__0.cpp"
T      7760  1314902  1714276382   884541401  1714276382   884541401 "sim_build/Vtop__Trace__0__Slow.cpp"
T      1809  1314896  1714276382   884541401  1714276382   884541401 "sim_build/Vtop___024root.h"
T      1376  1314900  1714276382   884541401  1714276382   884541401 "sim_build/Vtop___024root__DepSet_h84412442__0.cpp"
T       845  1314898  1714276382   884541401  1714276382   884541401 "sim_build/Vtop___024root__DepSet_h84412442__0__Slow.cpp"
T      8530  1314901  1714276382   884541401  1714276382   884541401 "sim_build/Vtop___024root__DepSet_heccd7ead__0.cpp"
T      7194  1314899  1714276382   884541401  1714276382   884541401 "sim_build/Vtop___024root__DepSet_heccd7ead__0__Slow.cpp"
T       826  1314897  1714276382   884541401  1714276382   884541401 "sim_build/Vtop___024root__Slow.cpp"
T       711  1314895  1714276382   884541401  1714276382   884541401 "sim_build/Vtop__pch.h"
T       914  1314907  1714276382   884541401  1714276382   884541401 "sim_build/Vtop__ver.d"
T         0        0  1714276382   884541401  1714276382   884541401 "sim_build/Vtop__verFiles.dat"
T      1758  1314905  1714276382   884541401  1714276382   884541401 "sim_build/Vtop_classes.mk"
