Example based on https://github.com/icebreaker-fpga/icebreaker-verilog-examples/tree/main/icebreaker/dvi-12bit
