<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: R600InstrInfo.cpp Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('R600InstrInfo_8cpp_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">R600InstrInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="R600InstrInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- R600InstrInfo.cpp - R600 Instruction Information ------------------===//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span><span class="comment"></span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">/// \file</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">/// \brief R600 Implementation of TargetInstrInfo.</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"></span><span class="comment">//</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600InstrInfo_8h.html">R600InstrInfo.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPU_8h.html">AMDGPU.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600Defines_8h.html">R600Defines.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600MachineFunctionInfo_8h.html">R600MachineFunctionInfo.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineInstrBuilder_8h.html">llvm/CodeGen/MachineInstrBuilder.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;</div><div class="line"><a name="l00026"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#a5d99008fb7e5cdc4774786d0743a2c4f">   26</a></span>&#160;<span class="preprocessor">#define GET_INSTRINFO_CTOR_DTOR</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;AMDGPUGenDFAPacketizer.inc&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;</div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;</div><div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a1fe42bb2767f8a1779048285fedd6ff0">   31</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#a1fe42bb2767f8a1779048285fedd6ff0">R600InstrInfo::R600InstrInfo</a>(<a class="code" href="classllvm_1_1AMDGPUTargetMachine.html">AMDGPUTargetMachine</a> &amp;tm)</div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  : <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html">AMDGPUInstrInfo</a>(tm),</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    RI(tm),</div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;    <a class="code" href="namespacellvm_1_1A64DB.html#a6fce8157775f3ec93f326b52b0f1e0f5a4916e736d6b7cc68359b39d5eb50f6db">ST</a>(tm.getSubtarget&lt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&gt;())</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  { }</div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;</div><div class="line"><a name="l00037"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ace87802d98aa558e3ab9e6bd927f9fb4">   37</a></span>&#160;<span class="keyword">const</span> <a class="code" href="structllvm_1_1R600RegisterInfo.html">R600RegisterInfo</a> &amp;<a class="code" href="classllvm_1_1R600InstrInfo.html#ace87802d98aa558e3ab9e6bd927f9fb4">R600InstrInfo::getRegisterInfo</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;  <span class="keywordflow">return</span> RI;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;}</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a53dddf32a33d6570134a6864e4add034">   41</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a53dddf32a33d6570134a6864e4add034">R600InstrInfo::isTrig</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da3d4a41f6cbe937cb61147d56a0bc90a0">R600_InstFlag::TRIG</a>;</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;}</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">   45</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">R600InstrInfo::isVector</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">get</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da9fcf11654df8fda1a017ac888e522f8c">R600_InstFlag::VECTOR</a>;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;}</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ac6a69e796fe08ae6005ea6cfec70c4fe">   50</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#ac6a69e796fe08ae6005ea6cfec70c4fe">R600InstrInfo::copyPhysReg</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                           <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>, <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL,</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;                           <span class="keywordtype">unsigned</span> DestReg, <span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;                           <span class="keywordtype">bool</span> KillSrc)<span class="keyword"> const </span>{</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="keywordtype">unsigned</span> VectorComponents = 0;</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordflow">if</span> (AMDGPU::R600_Reg128RegClass.contains(DestReg) &amp;&amp;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;      AMDGPU::R600_Reg128RegClass.contains(SrcReg)) {</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    VectorComponents = 4;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span>(AMDGPU::R600_Reg64RegClass.contains(DestReg) &amp;&amp;</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;            AMDGPU::R600_Reg64RegClass.contains(SrcReg)) {</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;    VectorComponents = 2;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  }</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="keywordflow">if</span> (VectorComponents &gt; 0) {</div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; VectorComponents; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>++) {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;      <span class="keywordtype">unsigned</span> SubRegIndex = RI.<a class="code" href="structllvm_1_1AMDGPURegisterInfo.html#a20f1237520dfe109f5ca3bae48b81cb5">getSubRegFromChannel</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>);</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;      <a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(MBB, MI, AMDGPU::MOV,</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                              RI.getSubReg(DestReg, SubRegIndex),</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                              RI.getSubReg(SrcReg, SubRegIndex))</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;                              .addReg(DestReg,</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                                      <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">RegState::Define</a> | <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    }</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *NewMI = <a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(MBB, MI, AMDGPU::MOV,</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                                                  DestReg, SrcReg);</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    NewMI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*NewMI, AMDGPU::OpName::src0))</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                                    .<a class="code" href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">setIsKill</a>(KillSrc);</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  }</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;}</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="comment">/// \returns true if \p MBBI can be moved into a new basic.</span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#aed7311bb5bbc5336f3383020e86f334f">   81</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#aed7311bb5bbc5336f3383020e86f334f">R600InstrInfo::isLegalToSplitMBBAt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;                                       <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> MBBI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineInstr::const_mop_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBBI-&gt;operands_begin(),</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;                                        E = MBBI-&gt;operands_end(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isReg() &amp;&amp; !<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getReg()) &amp;&amp;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isUse() &amp;&amp; RI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#a282bdc42bb882ca7beb29fe5c21da074">isPhysRegLiveAcrossClauses</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getReg()))</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  }</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;}</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;</div><div class="line"><a name="l00092"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ae4e7436eaa9120a5ab201de314735a48">   92</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ae4e7436eaa9120a5ab201de314735a48">R600InstrInfo::getIEQOpcode</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="keywordflow">return</span> AMDGPU::SETE_INT;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;}</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;</div><div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a1adf84c71798a4f0aa78ddf235320c88">   96</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1adf84c71798a4f0aa78ddf235320c88">R600InstrInfo::isMov</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="keywordflow">switch</span>(Opcode) {</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="keywordflow">case</span> AMDGPU::MOV:</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="keywordflow">case</span> AMDGPU::MOV_IMM_F32:</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keywordflow">case</span> AMDGPU::MOV_IMM_I32:</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  }</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;}</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment">// Some instructions act as place holders to emulate operations that the GPU</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">// hardware does automatically. This function can be used to check if</span></div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">// an opcode falls into this category.</span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a1fc6641e5ec1428e507a60f29afb6fae">  111</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1fc6641e5ec1428e507a60f29afb6fae">R600InstrInfo::isPlaceHolderOpcode</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1NVPTXISD.html#a594ac167d52343b1fe4cec37bb7dc31ca5809de82deaac64863d62b48e0177f08">AMDGPU::RETURN</a>:</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  }</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;}</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;</div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a520bbb1242cd198cb0e5b3d157870f32">  119</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a520bbb1242cd198cb0e5b3d157870f32">R600InstrInfo::isReductionOp</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;}</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;</div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">  123</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">R600InstrInfo::isCubeOp</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordflow">switch</span>(Opcode) {</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    <span class="keywordflow">case</span> AMDGPU::CUBE_r600_pseudo:</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">case</span> AMDGPU::CUBE_r600_real:</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="keywordflow">case</span> AMDGPU::CUBE_eg_pseudo:</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">case</span> AMDGPU::CUBE_eg_real:</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;  }</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;}</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">  134</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">R600InstrInfo::isALUInstr</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(Opcode).TSFlags;</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;  <span class="keywordflow">return</span> (TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da756c9e9957dd5d8182f18147ae32a1ee">R600_InstFlag::ALU_INST</a>);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;}</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">  140</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">R600InstrInfo::hasInstrModifiers</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(Opcode).TSFlags;</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;  <span class="keywordflow">return</span> ((TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da5c7761a47418fadaea243842b44f7c7d">R600_InstFlag::OP1</a>) |</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;          (TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da282bbf9f0d832c637c954069fd93a16d">R600_InstFlag::OP2</a>) |</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;          (TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893">R600_InstFlag::OP3</a>));</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;}</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;</div><div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">  148</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">R600InstrInfo::isLDSInstr</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(Opcode).TSFlags;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="keywordflow">return</span> ((TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da235b9c63d7ec658a5b8b478667388870">R600_InstFlag::LDS_1A</a>) |</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;          (TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940daa34c84dd5b6e2f1591e971fbe5f08467">R600_InstFlag::LDS_1A1D</a>) |</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;          (TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940dab4b8bb828479e92fedd7719ef824ded9">R600_InstFlag::LDS_1A2D</a>));</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;}</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;</div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a4b39400c798e317e9525d46fc8221012">  156</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a4b39400c798e317e9525d46fc8221012">R600InstrInfo::isLDSNoRetInstr</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">isLDSInstr</a>(Opcode) &amp;&amp; <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::dst) == -1;</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;}</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;</div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">  160</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">R600InstrInfo::isLDSRetInstr</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">isLDSInstr</a>(Opcode) &amp;&amp; <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::dst) != -1;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;}</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a92f6df613d52302f1a53f4ff4881c64b">  164</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a92f6df613d52302f1a53f4ff4881c64b">R600InstrInfo::canBeConsideredALU</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">isALUInstr</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()))</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">isVector</a>(*MI) || <a class="code" href="classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">isCubeOp</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()))</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()) {</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PRED_X:</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="keywordflow">case</span> AMDGPU::INTERP_PAIR_XY:</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;  <span class="keywordflow">case</span> AMDGPU::INTERP_PAIR_ZW:</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  <span class="keywordflow">case</span> AMDGPU::INTERP_VEC_LOAD:</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9">AMDGPU::COPY</a>:</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;  <span class="keywordflow">case</span> AMDGPU::DOT_4:</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  }</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;}</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">  182</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">R600InstrInfo::isTransOnly</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#ab69826b343463233f9caa2aeb2fdbf93">hasCaymanISA</a>())</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  <span class="keywordflow">return</span> (<span class="keyword">get</span>(Opcode).getSchedClass() == AMDGPU::Sched::TransALU);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;}</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;</div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ac73525c8fa86113a1eaec4162167fe48">  188</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">R600InstrInfo::isTransOnly</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">isTransOnly</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;}</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;</div><div class="line"><a name="l00192"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">  192</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">R600InstrInfo::isVectorOnly</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">return</span> (<span class="keyword">get</span>(Opcode).getSchedClass() == AMDGPU::Sched::VecALU);</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;}</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;</div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a06e2e4717324b4ae879cc266a87925a3">  196</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">R600InstrInfo::isVectorOnly</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">isVectorOnly</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;}</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;</div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a77846ac8ec94d5174217aa30016bf1b6">  200</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a77846ac8ec94d5174217aa30016bf1b6">R600InstrInfo::isExport</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keywordflow">return</span> (<span class="keyword">get</span>(Opcode).TSFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da3c896030b8fb10a4fefaffd08e5c5918">R600_InstFlag::IS_EXPORT</a>);</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;}</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">  204</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">R600InstrInfo::usesVertexCache</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;  <span class="keywordflow">return</span> ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a8bf63dbc23353a7e8cf843ee792245ef">hasVertexCache</a>() &amp;&amp; <a class="code" href="R600Defines_8h.html#a39081f15fe8b8f49b5476e7a23fb735c">IS_VTX</a>(<span class="keyword">get</span>(Opcode));</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;}</div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;</div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a0bc3ea57a381540e109688f135d2dfe8">  208</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">R600InstrInfo::usesVertexCache</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600MachineFunctionInfo.html">R600MachineFunctionInfo</a> *MFI = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1R600MachineFunctionInfo.html">R600MachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;  <span class="keywordflow">return</span> MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ae5a87b5142a00c69e029beeb4f35b74d">ShaderType</a> != <a class="code" href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a> &amp;&amp; <a class="code" href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">usesVertexCache</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;}</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;</div><div class="line"><a name="l00213"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">  213</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">R600InstrInfo::usesTextureCache</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="keywordflow">return</span> (!ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a8bf63dbc23353a7e8cf843ee792245ef">hasVertexCache</a>() &amp;&amp; <a class="code" href="R600Defines_8h.html#a39081f15fe8b8f49b5476e7a23fb735c">IS_VTX</a>(<span class="keyword">get</span>(Opcode))) || <a class="code" href="R600Defines_8h.html#afa52d19180ca48825c8a2af55ebb3ee0">IS_TEX</a>(<span class="keyword">get</span>(Opcode));</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a16f2739df0a4f591637df744371aa4e5">  217</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">R600InstrInfo::usesTextureCache</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600MachineFunctionInfo.html">R600MachineFunctionInfo</a> *MFI = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">getInfo</a>&lt;<a class="code" href="classllvm_1_1R600MachineFunctionInfo.html">R600MachineFunctionInfo</a>&gt;();</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">return</span> (MFI-&gt;<a class="code" href="classllvm_1_1AMDGPUMachineFunction.html#ae5a87b5142a00c69e029beeb4f35b74d">ShaderType</a> == <a class="code" href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a> &amp;&amp; <a class="code" href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">usesVertexCache</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>())) ||</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;         <a class="code" href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">usesTextureCache</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;}</div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;</div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a62318be18f9fc4ffb5247c9bae6befb4">  223</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a62318be18f9fc4ffb5247c9bae6befb4">R600InstrInfo::mustBeLastInClause</a>(<span class="keywordtype">unsigned</span> Opcode)<span class="keyword"> const </span>{</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="keywordflow">case</span> AMDGPU::KILLGT:</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordflow">case</span> AMDGPU::GROUP_BARRIER:</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;  }</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;}</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a6b2205f736365a9d76695a91376b7ac4">  233</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6b2205f736365a9d76695a91376b7ac4">R600InstrInfo::usesAddressRegister</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <span class="keywordflow">return</span>  MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae165b2f9fc3cfab734c7a4c4d61044ce">findRegisterUseOperandIdx</a>(AMDGPU::AR_X) != -1;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;}</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#aa4ec3d27914ec6ec1495dcf58d66599e">  237</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#aa4ec3d27914ec6ec1495dcf58d66599e">R600InstrInfo::definesAddressRegister</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="keywordflow">return</span> MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a2f106e8d8dd41bc78c3bc657bd58dc72">findRegisterDefOperandIdx</a>(AMDGPU::AR_X) != -1;</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;}</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#adbb7558feda98e76dc116e0bf4a26222">  241</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#adbb7558feda98e76dc116e0bf4a26222">R600InstrInfo::readsLDSSrcReg</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">isALUInstr</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>())) {</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  }</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineOperand.html">MachineInstr::const_mop_iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a0037ac891190e1408b04a48156c3368c">operands_begin</a>(),</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;                                        E = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a6e6014fca5895fa5f9487ff7c79678b0">operands_end</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> != E; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isReg() || !<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;isUse() ||</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;        <a class="code" href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">TargetRegisterInfo::isVirtualRegister</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getReg()))</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;    <span class="keywordflow">if</span> (AMDGPU::R600_LDS_SRC_REGRegClass.contains(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>-&gt;getReg()))</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;  }</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;}</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a5415539cc75acfd63a95de2707ce2b55">  257</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a5415539cc75acfd63a95de2707ce2b55">R600InstrInfo::getSrcIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> SrcNum)<span class="keyword"> const </span>{</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpTable[] = {</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;    AMDGPU::OpName::src0,</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;    AMDGPU::OpName::src1,</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;    AMDGPU::OpName::src2</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  };</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;  assert (SrcNum &lt; 3);</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, OpTable[SrcNum]);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;}</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;</div><div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#a5db27a4b9f3ba33c06de09b0efc8ff3b">  268</a></span>&#160;<span class="preprocessor">#define SRC_SEL_ROWS 11</span></div><div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">  269</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">R600InstrInfo::getSelIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> SrcIdx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> SrcSelTable[<a class="code" href="R600InstrInfo_8cpp.html#a5db27a4b9f3ba33c06de09b0efc8ff3b">SRC_SEL_ROWS</a>][2] = {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    {AMDGPU::OpName::src0, AMDGPU::OpName::src0_sel},</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;    {AMDGPU::OpName::src1, AMDGPU::OpName::src1_sel},</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;    {AMDGPU::OpName::src2, AMDGPU::OpName::src2_sel},</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;    {AMDGPU::OpName::src0_X, AMDGPU::OpName::src0_sel_X},</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;    {AMDGPU::OpName::src0_Y, AMDGPU::OpName::src0_sel_Y},</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;    {AMDGPU::OpName::src0_Z, AMDGPU::OpName::src0_sel_Z},</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;    {AMDGPU::OpName::src0_W, AMDGPU::OpName::src0_sel_W},</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;    {AMDGPU::OpName::src1_X, AMDGPU::OpName::src1_sel_X},</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;    {AMDGPU::OpName::src1_Y, AMDGPU::OpName::src1_sel_Y},</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;    {AMDGPU::OpName::src1_Z, AMDGPU::OpName::src1_sel_Z},</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;    {AMDGPU::OpName::src1_W, AMDGPU::OpName::src1_sel_W}</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  };</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; <a class="code" href="R600InstrInfo_8cpp.html#a5db27a4b9f3ba33c06de09b0efc8ff3b">SRC_SEL_ROWS</a>; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, SrcSelTable[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>][0]) == (<span class="keywordtype">int</span>)SrcIdx) {</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, SrcSelTable[i][1]);</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;    }</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  }</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="keywordflow">return</span> -1;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;}</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;<span class="preprocessor">#undef SRC_SEL_ROWS</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;<a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;</a>, 3&gt;</div><div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">  294</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">R600InstrInfo::getSrcs</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;</a>, 3&gt; Result;</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == AMDGPU::DOT_4) {</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpTable[8][2] = {</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;      {AMDGPU::OpName::src0_X, AMDGPU::OpName::src0_sel_X},</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;      {AMDGPU::OpName::src0_Y, AMDGPU::OpName::src0_sel_Y},</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      {AMDGPU::OpName::src0_Z, AMDGPU::OpName::src0_sel_Z},</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;      {AMDGPU::OpName::src0_W, AMDGPU::OpName::src0_sel_W},</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;      {AMDGPU::OpName::src1_X, AMDGPU::OpName::src1_sel_X},</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;      {AMDGPU::OpName::src1_Y, AMDGPU::OpName::src1_sel_Y},</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;      {AMDGPU::OpName::src1_Z, AMDGPU::OpName::src1_sel_Z},</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;      {AMDGPU::OpName::src1_W, AMDGPU::OpName::src1_sel_W},</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;    };</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> = 0; <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> &lt; 8; <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>++) {</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(),</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;                                                        OpTable[<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>][0]));</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keywordflow">if</span> (Reg == AMDGPU::ALU_CONST) {</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <span class="keywordtype">unsigned</span> Sel = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(),</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;                                                    OpTable[<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>][1])).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        Result.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(std::pair&lt;MachineOperand *, int64_t&gt;(&amp;MO, Sel));</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      }</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      </div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;    }</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;    <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;  }</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span> OpTable[3][2] = {</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;    {AMDGPU::OpName::src0, AMDGPU::OpName::src0_sel},</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;    {AMDGPU::OpName::src1, AMDGPU::OpName::src1_sel},</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;    {AMDGPU::OpName::src2, AMDGPU::OpName::src2_sel},</div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;  };</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> = 0; <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> &lt; 3; <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>++) {</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;    <span class="keywordtype">int</span> SrcIdx = <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), OpTable[<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>][0]);</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;    <span class="keywordflow">if</span> (SrcIdx &lt; 0)</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(SrcIdx);</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(SrcIdx).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;    <span class="keywordflow">if</span> (Reg == AMDGPU::ALU_CONST) {</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <span class="keywordtype">unsigned</span> Sel = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;          <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), OpTable[<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>][1])).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;      Result.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(std::pair&lt;MachineOperand *, int64_t&gt;(&amp;MO, Sel));</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;    }</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;    <span class="keywordflow">if</span> (Reg == AMDGPU::ALU_LITERAL_X) {</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;      <span class="keywordtype">unsigned</span> Imm = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;          <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), AMDGPU::OpName::literal)).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;      Result.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(std::pair&lt;MachineOperand *, int64_t&gt;(&amp;MO, Imm));</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;    }</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;    Result.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(std::pair&lt;MachineOperand *, int64_t&gt;(&amp;MO, 0));</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;  }</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;  <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;}</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;std::vector&lt;std::pair&lt;int, unsigned&gt; &gt;</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;R600InstrInfo::ExtractSrcs(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;PV,</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;                           <span class="keywordtype">unsigned</span> &amp;ConstCount)<span class="keyword"> const </span>{</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;  ConstCount = 0;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVector.html">SmallVector&lt;std::pair&lt;MachineOperand *, int64_t&gt;</a>, 3&gt; Srcs = <a class="code" href="classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">getSrcs</a>(MI);</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="keyword">const</span> std::pair&lt;int, unsigned&gt; DummyPair(-1, 0);</div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; Result;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a> = Srcs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>(); i &lt; <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a>; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = Srcs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>].first-&gt;getReg();</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    <span class="keywordtype">unsigned</span> Index = RI.getEncodingValue(Reg) &amp; 0xff;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;    <span class="keywordflow">if</span> (Reg == AMDGPU::OQAP) {</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;      Result.push_back(std::pair&lt;int, unsigned&gt;(Index, 0));</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    }</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;    <span class="keywordflow">if</span> (PV.<a class="code" href="classllvm_1_1DenseMapBase.html#a21cf94357e53cd1069aba475266fdb63">find</a>(Reg) != PV.<a class="code" href="classllvm_1_1DenseMapBase.html#a321e37d79af8b4287f8a1dcf9aff9c01">end</a>()) {</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      <span class="comment">// 255 is used to tells its a PS/PV reg</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;      Result.push_back(std::pair&lt;int, unsigned&gt;(255, 0));</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    }</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;    <span class="keywordflow">if</span> (Index &gt; 127) {</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      ConstCount++;</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;      Result.push_back(DummyPair);</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;    }</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;    <span class="keywordtype">unsigned</span> Chan = RI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#a222a9de0bc2669d0c33acc386138b496">getHWRegChan</a>(Reg);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;    Result.push_back(std::pair&lt;int, unsigned&gt;(Index, Chan));</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;  }</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="keywordflow">for</span> (; i &lt; 3; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>)</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;    Result.push_back(DummyPair);</div><div class="line"><a name="l00383"></a><span class="lineno">  383</span>&#160;  <span class="keywordflow">return</span> Result;</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;}</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;<span class="keyword">static</span> std::vector&lt;std::pair&lt;int, unsigned&gt; &gt;</div><div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#aa5e147070b891925356b02f07be17f38">  387</a></span>&#160;<a class="code" href="R600InstrInfo_8cpp.html#aa5e147070b891925356b02f07be17f38">Swizzle</a>(std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; Src,</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;        <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> Swz) {</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keywordflow">if</span> (Src[0] == Src[1])</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    Src[1].first = -1;</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;  <span class="keywordflow">switch</span> (Swz) {</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">R600InstrInfo::ALU_VEC_012_SCL_210</a>:</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">R600InstrInfo::ALU_VEC_021_SCL_122</a>:</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src[1], Src[2]);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">R600InstrInfo::ALU_VEC_102_SCL_221</a>:</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src[0], Src[1]);</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">R600InstrInfo::ALU_VEC_120_SCL_212</a>:</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src[0], Src[1]);</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src[0], Src[2]);</div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">R600InstrInfo::ALU_VEC_201</a>:</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src[0], Src[2]);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src[0], Src[1]);</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">R600InstrInfo::ALU_VEC_210</a>:</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(Src[0], Src[2]);</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;  }</div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;  <span class="keywordflow">return</span> Src;</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;}</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span></div><div class="line"><a name="l00416"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#aa58438639da1cbfa02c522d1a0132de7">  416</a></span>&#160;<a class="code" href="R600InstrInfo_8cpp.html#aa58438639da1cbfa02c522d1a0132de7">getTransSwizzle</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> Swz, <span class="keywordtype">unsigned</span> Op) {</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;  <span class="keywordflow">switch</span> (Swz) {</div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">R600InstrInfo::ALU_VEC_012_SCL_210</a>: {</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordtype">unsigned</span> Cycles[3] = { 2, 1, 0};</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;    <span class="keywordflow">return</span> Cycles[Op];</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;  }</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">R600InstrInfo::ALU_VEC_021_SCL_122</a>: {</div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="keywordtype">unsigned</span> Cycles[3] = { 1, 2, 2};</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="keywordflow">return</span> Cycles[Op];</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  }</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">R600InstrInfo::ALU_VEC_120_SCL_212</a>: {</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;    <span class="keywordtype">unsigned</span> Cycles[3] = { 2, 1, 2};</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;    <span class="keywordflow">return</span> Cycles[Op];</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  }</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">R600InstrInfo::ALU_VEC_102_SCL_221</a>: {</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordtype">unsigned</span> Cycles[3] = { 2, 2, 1};</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;    <span class="keywordflow">return</span> Cycles[Op];</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  }</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Wrong Swizzle for Trans Slot&quot;</span>);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  }</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;}</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">/// returns how many MIs (whose inputs are represented by IGSrcs) can be packed</span></div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">/// in the same Instruction Group while meeting read port limitations given a</span></div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">/// Swz swizzle sequence.</span></div><div class="line"><a name="l00443"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">  443</a></span>&#160;<span class="comment"></span><span class="keywordtype">unsigned</span>  <a class="code" href="classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">R600InstrInfo::isLegalUpTo</a>(</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &gt; &amp;IGSrcs,</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;    <span class="keyword">const</span> std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;Swz,</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &amp;TransSrcs,</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz)<span class="keyword"> const </span>{</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keywordtype">int</span> Vector[4][3];</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <a class="code" href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ae857cbc5cf8c5a980f0bd245ad5ec61a">memset</a>(Vector, -1, <span class="keyword">sizeof</span>(Vector));</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = IGSrcs.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; e; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &amp;Srcs =</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        <a class="code" href="R600InstrInfo_8cpp.html#aa5e147070b891925356b02f07be17f38">Swizzle</a>(IGSrcs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], Swz[i]);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> = 0; <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> &lt; 3; <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>++) {</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;      <span class="keyword">const</span> std::pair&lt;int, unsigned&gt; &amp;Src = Srcs[<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>];</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;      <span class="keywordflow">if</span> (Src.first &lt; 0 || Src.first == 255)</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;      <span class="keywordflow">if</span> (Src.first == <a class="code" href="R600Defines_8h.html#a02bc7e1abaae72119abf9ee69086c5fa">GET_REG_INDEX</a>(RI.getEncodingValue(AMDGPU::OQAP))) {</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        <span class="keywordflow">if</span> (Swz[i] != <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">R600InstrInfo::ALU_VEC_012_SCL_210</a> &amp;&amp;</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;            Swz[i] != <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">R600InstrInfo::ALU_VEC_021_SCL_122</a>) {</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;            <span class="comment">// The value from output queue A (denoted by register OQAP) can</span></div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;            <span class="comment">// only be fetched during the first cycle.</span></div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;            <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;        }</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;        <span class="comment">// OQAP does not count towards the normal read port restrictions</span></div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;      }</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;      <span class="keywordflow">if</span> (Vector[Src.second][<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>] &lt; 0)</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;        Vector[Src.second][<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>] = Src.first;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;      <span class="keywordflow">if</span> (Vector[Src.second][<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>] != Src.first)</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>;</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;    }</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;  }</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;  <span class="comment">// Now check Trans Alu</span></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = TransSrcs.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;    <span class="keyword">const</span> std::pair&lt;int, unsigned&gt; &amp;Src = TransSrcs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="keywordtype">unsigned</span> Cycle = <a class="code" href="R600InstrInfo_8cpp.html#aa58438639da1cbfa02c522d1a0132de7">getTransSwizzle</a>(TransSwz, <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="keywordflow">if</span> (Src.first &lt; 0)</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    <span class="keywordflow">if</span> (Src.first == 255)</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <span class="keywordflow">if</span> (Vector[Src.second][Cycle] &lt; 0)</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;      Vector[Src.second][Cycle] = Src.first;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="keywordflow">if</span> (Vector[Src.second][Cycle] != Src.first)</div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;      <span class="keywordflow">return</span> IGSrcs.size() - 1;</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;  }</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;  <span class="keywordflow">return</span> IGSrcs.size();</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;}</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment">/// Given a swizzle sequence SwzCandidate and an index Idx, returns the next</span></div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment">/// (in lexicographic term) swizzle sequence assuming that all swizzles after</span></div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">/// Idx can be skipped</span></div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00493"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#add9477a0a18c76d6cf088f26c7af54e3">  493</a></span>&#160;<a class="code" href="R600InstrInfo_8cpp.html#add9477a0a18c76d6cf088f26c7af54e3">NextPossibleSolution</a>(</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;    std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;SwzCandidate,</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;    <span class="keywordtype">unsigned</span> Idx) {</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;  assert(Idx &lt; SwzCandidate.size());</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordtype">int</span> ResetIdx = Idx;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;  <span class="keywordflow">while</span> (ResetIdx &gt; -1 &amp;&amp; SwzCandidate[ResetIdx] == <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">R600InstrInfo::ALU_VEC_210</a>)</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    ResetIdx --;</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = ResetIdx + 1, e = SwzCandidate.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; e; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;    SwzCandidate[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] = <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">R600InstrInfo::ALU_VEC_012_SCL_210</a>;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;  }</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;  <span class="keywordflow">if</span> (ResetIdx == -1)</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;  <span class="keywordtype">int</span> NextSwizzle = SwzCandidate[ResetIdx] + 1;</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;  SwzCandidate[ResetIdx] = (<a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>)NextSwizzle;</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;}</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment">/// Enumerate all possible Swizzle sequence to find one that can meet all</span></div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">/// read port requirements.</span></div><div class="line"><a name="l00512"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">  512</a></span>&#160;<span class="comment"></span><span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">R600InstrInfo::FindSwizzleForVectorSlot</a>(</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &gt; &amp;IGSrcs,</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;    std::vector&lt;R600InstrInfo::BankSwizzle&gt; &amp;SwzCandidate,</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;    <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &amp;TransSrcs,</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz)<span class="keyword"> const </span>{</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keywordtype">unsigned</span> ValidUpTo = 0;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;  <span class="keywordflow">do</span> {</div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;    ValidUpTo = <a class="code" href="classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">isLegalUpTo</a>(IGSrcs, SwzCandidate, TransSrcs, TransSwz);</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;    <span class="keywordflow">if</span> (ValidUpTo == IGSrcs.size())</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;  } <span class="keywordflow">while</span> (<a class="code" href="R600InstrInfo_8cpp.html#add9477a0a18c76d6cf088f26c7af54e3">NextPossibleSolution</a>(SwzCandidate, ValidUpTo));</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;}</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment">/// Instructions in Trans slot can&#39;t read gpr at cycle 0 if they also read</span></div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment">/// a const, and can&#39;t read a gpr at cycle 1 if they read 2 const.</span></div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00529"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#ab4f8cbf733d43f4c7fb0d2f2699813e5">  529</a></span>&#160;<a class="code" href="R600InstrInfo_8cpp.html#ab4f8cbf733d43f4c7fb0d2f2699813e5">isConstCompatible</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz,</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;                  <span class="keyword">const</span> std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &amp;TransOps,</div><div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;                  <span class="keywordtype">unsigned</span> ConstCount) {</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;  <span class="comment">// TransALU can&#39;t read 3 constants</span></div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;  <span class="keywordflow">if</span> (ConstCount &gt; 2)</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = TransOps.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;    <span class="keyword">const</span> std::pair&lt;int, unsigned&gt; &amp;Src = TransOps[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    <span class="keywordtype">unsigned</span> Cycle = <a class="code" href="R600InstrInfo_8cpp.html#aa58438639da1cbfa02c522d1a0132de7">getTransSwizzle</a>(TransSwz, <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>);</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <span class="keywordflow">if</span> (Src.first &lt; 0)</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="keywordflow">if</span> (ConstCount &gt; 0 &amp;&amp; Cycle == 0)</div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="keywordflow">if</span> (ConstCount &gt; 1 &amp;&amp; Cycle == 1)</div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  }</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;}</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00549"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ac9087763ca81614578fd3b20271a5f38">  549</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#ac9087763ca81614578fd3b20271a5f38">R600InstrInfo::fitsReadPortLimitations</a>(<span class="keyword">const</span> std::vector&lt;MachineInstr *&gt; &amp;IG,</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1DenseMap.html">DenseMap&lt;unsigned, unsigned&gt;</a> &amp;PV,</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;                                       std::vector&lt;BankSwizzle&gt; &amp;ValidSwizzle,</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;                                       <span class="keywordtype">bool</span> isLastAluTrans)<span class="keyword"></span></div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="keyword">    const </span>{</div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;  <span class="comment">//Todo : support shared src0 - src1 operand</span></div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;  std::vector&lt;std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; &gt; IGSrcs;</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;  ValidSwizzle.clear();</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;  <span class="keywordtype">unsigned</span> ConstCount;</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;  <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">BankSwizzle</a> TransBS = <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a>;</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, e = IG.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; e; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    IGSrcs.push_back(ExtractSrcs(IG[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], PV, ConstCount));</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;    <span class="keywordtype">unsigned</span> Op = <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(IG[i]-&gt;getOpcode(),</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;        AMDGPU::OpName::bank_swizzle);</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    ValidSwizzle.push_back( (<a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a>)</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;        IG[i]-&gt;getOperand(Op).getImm());</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;  }</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  std::vector&lt;std::pair&lt;int, unsigned&gt; &gt; TransOps;</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;  <span class="keywordflow">if</span> (!isLastAluTrans)</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">FindSwizzleForVectorSlot</a>(IGSrcs, ValidSwizzle, TransOps, TransBS);</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;</div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;  TransOps = IGSrcs.back();</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;  IGSrcs.pop_back();</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;  ValidSwizzle.pop_back();</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">R600InstrInfo::BankSwizzle</a> TransSwz[] = {</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">ALU_VEC_012_SCL_210</a>,</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">ALU_VEC_021_SCL_122</a>,</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">ALU_VEC_120_SCL_212</a>,</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">ALU_VEC_102_SCL_221</a></div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;  };</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; 4; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    TransBS = TransSwz[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="R600InstrInfo_8cpp.html#ab4f8cbf733d43f4c7fb0d2f2699813e5">isConstCompatible</a>(TransBS, TransOps, ConstCount))</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <span class="keywordtype">bool</span> Result = <a class="code" href="classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">FindSwizzleForVectorSlot</a>(IGSrcs, ValidSwizzle, TransOps,</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;        TransBS);</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;    <span class="keywordflow">if</span> (Result) {</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;      ValidSwizzle.push_back(TransBS);</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;    }</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;  }</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;}</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;</div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;</div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00598"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a725f268bb265a9d71d7303f9db46e9ce">  598</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">R600InstrInfo::fitsConstReadLimitations</a>(<span class="keyword">const</span> std::vector&lt;unsigned&gt; &amp;Consts)<span class="keyword"></span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="keyword">    const </span>{</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;  assert (Consts.size() &lt;= 12 &amp;&amp; <span class="stringliteral">&quot;Too many operands in instructions group&quot;</span>);</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <span class="keywordtype">unsigned</span> Pair1 = 0, Pair2 = 0;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a> = Consts.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a>; ++<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>) {</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;    <span class="keywordtype">unsigned</span> ReadConstHalf = Consts[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] &amp; 2;</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;    <span class="keywordtype">unsigned</span> ReadConstIndex = Consts[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>] &amp; (~3);</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;    <span class="keywordtype">unsigned</span> ReadHalfConst = ReadConstIndex | ReadConstHalf;</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;    <span class="keywordflow">if</span> (!Pair1) {</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;      Pair1 = ReadHalfConst;</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    }</div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keywordflow">if</span> (Pair1 == ReadHalfConst)</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;    <span class="keywordflow">if</span> (!Pair2) {</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;      Pair2 = ReadHalfConst;</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;    }</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;    <span class="keywordflow">if</span> (Pair2 != ReadHalfConst)</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  }</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;}</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00623"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">  623</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">R600InstrInfo::fitsConstReadLimitations</a>(<span class="keyword">const</span> std::vector&lt;MachineInstr *&gt; &amp;MIs)<span class="keyword"></span></div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="keyword">    const </span>{</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;  std::vector&lt;unsigned&gt; Consts;</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;int64_t, 4&gt;</a> Literals;</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0, <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a> = MIs.size(); <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; <a class="code" href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a>; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = MIs[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>];</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">isALUInstr</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()))</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;std::pair&lt;MachineOperand *, int64_t&gt;</a> &gt; &amp;Srcs =</div><div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;        <a class="code" href="classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">getSrcs</a>(MI);</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> = 0, e = Srcs.<a class="code" href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">size</a>(); <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a> &lt; e; <a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>++) {</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;      std::pair&lt;MachineOperand *, unsigned&gt; Src = Srcs[<a class="code" href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a>];</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;      <span class="keywordflow">if</span> (Src.first-&gt;getReg() == AMDGPU::ALU_LITERAL_X)</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;        Literals.<a class="code" href="classllvm_1_1SmallSet.html#a8d8348060ccdeeba13fb8bc651dfbf82">insert</a>(Src.second);</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;      <span class="keywordflow">if</span> (Literals.<a class="code" href="classllvm_1_1SmallSet.html#a12d5f426acafa2dea032861636976889">size</a>() &gt; 4)</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;      <span class="keywordflow">if</span> (Src.first-&gt;getReg() == AMDGPU::ALU_CONST)</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        Consts.push_back(Src.second);</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;      <span class="keywordflow">if</span> (AMDGPU::R600_KC0RegClass.contains(Src.first-&gt;getReg()) ||</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;          AMDGPU::R600_KC1RegClass.contains(Src.first-&gt;getReg())) {</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        <span class="keywordtype">unsigned</span> Index = RI.getEncodingValue(Src.first-&gt;getReg()) &amp; 0xff;</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;        <span class="keywordtype">unsigned</span> Chan = RI.<a class="code" href="structllvm_1_1R600RegisterInfo.html#a222a9de0bc2669d0c33acc386138b496">getHWRegChan</a>(Src.first-&gt;getReg());</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;        Consts.push_back((Index &lt;&lt; 2) | Chan);</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;      }</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;    }</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  }</div><div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">fitsConstReadLimitations</a>(Consts);</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;}</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;</div><div class="line"><a name="l00654"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a3221cbd8ae4c796e46f4c4d7b318dd38">  654</a></span>&#160;<a class="code" href="classllvm_1_1DFAPacketizer.html">DFAPacketizer</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#a3221cbd8ae4c796e46f4c4d7b318dd38">R600InstrInfo::CreateTargetScheduleState</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> *<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">TM</a>,</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG)<span class="keyword"> const </span>{</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II = TM-&gt;<a class="code" href="classllvm_1_1TargetMachine.html#a69d6715752707a83ec4cbecff60b5359">getInstrItineraryData</a>();</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;  <span class="keywordflow">return</span> TM-&gt;<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&gt;().createDFAPacketizer(II);</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;}</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span></div><div class="line"><a name="l00661"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">  661</a></span>&#160;<a class="code" href="R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;  <span class="keywordflow">switch</span> (Opcode) {</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PRED_X:</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;  }</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;}</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *</div><div class="line"><a name="l00671"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">  671</a></span>&#160;<a class="code" href="R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) {</div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;  <span class="keywordflow">while</span> (I != MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()))</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>;</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  }</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;  <span class="keywordflow">return</span> NULL;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;}</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="keyword">static</span></div><div class="line"><a name="l00684"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#af47aa3a4bd7d95e1a17e3bc8d20d92e3">  684</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="R600InstrInfo_8cpp.html#af47aa3a4bd7d95e1a17e3bc8d20d92e3">isJump</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;  <span class="keywordflow">return</span> Opcode == AMDGPU::JUMP || Opcode == AMDGPU::JUMP_COND;</div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;}</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;</div><div class="line"><a name="l00688"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">  688</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>(<span class="keywordtype">unsigned</span> Opcode) {</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;  <span class="keywordflow">return</span> Opcode == AMDGPU::BRANCH || Opcode == AMDGPU::BRANCH_COND_i32 ||</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;      Opcode == AMDGPU::BRANCH_COND_f32;</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;}</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00694"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ad094f465c946d6d12c67fd70900a0e64">  694</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#ad094f465c946d6d12c67fd70900a0e64">R600InstrInfo::AnalyzeBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB,</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;                             <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB,</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;                             <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;                             <span class="keywordtype">bool</span> AllowModify)<span class="keyword"> const </span>{</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;  <span class="comment">// Most of the following comes from the ARM implementation of AnalyzeBranch</span></div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;  <span class="comment">// If the block has no terminators, it just falls into the block after it.</span></div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>())</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;  --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  <span class="keywordflow">while</span> (I-&gt;isDebugValue()) {</div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>())</div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;    --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  }</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;  <span class="comment">// AMDGPU::BRANCH* instructions are only available after isel and are not</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;  <span class="comment">// handled</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a>(I-&gt;getOpcode()))</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="R600InstrInfo_8cpp.html#af47aa3a4bd7d95e1a17e3bc8d20d92e3">isJump</a>(static_cast&lt;MachineInstr *&gt;(I)-&gt;getOpcode())) {</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  }</div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="comment">// Get the last instruction in the block.</span></div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *LastInst = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <span class="comment">// If there is only one terminator instruction, process it.</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <span class="keywordtype">unsigned</span> LastOpc = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() ||</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;          !<a class="code" href="R600InstrInfo_8cpp.html#af47aa3a4bd7d95e1a17e3bc8d20d92e3">isJump</a>(static_cast&lt;MachineInstr *&gt;(--I)-&gt;getOpcode())) {</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;    <span class="keywordflow">if</span> (LastOpc == AMDGPU::JUMP) {</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;      TBB = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a3350f7760c4eec67ea7d8f3063c3d748">getMBB</a>();</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (LastOpc == AMDGPU::JUMP_COND) {</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *predSet = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;      <span class="keywordflow">while</span> (!<a class="code" href="R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a>(predSet-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>())) {</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;        predSet = --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;      }</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;      TBB = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a3350f7760c4eec67ea7d8f3063c3d748">getMBB</a>();</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(predSet-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1));</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(predSet-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2));</div><div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;      Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#a18124eff2d5106b9bf041f948a1912cc">MachineOperand::CreateReg</a>(AMDGPU::PRED_SEL_ONE, <span class="keyword">false</span>));</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    }</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;  <span class="comment">// Can&#39;t handle indirect branch.</span></div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  }</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;  <span class="comment">// Get the instruction before it if it is a terminator.</span></div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *SecondLastInst = <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;  <span class="keywordtype">unsigned</span> SecondLastOpc = SecondLastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>();</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;  <span class="comment">// If the block ends with a B and a Bcc, handle it.</span></div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;  <span class="keywordflow">if</span> (SecondLastOpc == AMDGPU::JUMP_COND &amp;&amp; LastOpc == AMDGPU::JUMP) {</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *predSet = --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;    <span class="keywordflow">while</span> (!<a class="code" href="R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a>(predSet-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>())) {</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;      predSet = --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    }</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    TBB = SecondLastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a3350f7760c4eec67ea7d8f3063c3d748">getMBB</a>();</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;    FBB = LastInst-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(0).<a class="code" href="classllvm_1_1MachineOperand.html#a3350f7760c4eec67ea7d8f3063c3d748">getMBB</a>();</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(predSet-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(1));</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(predSet-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2));</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;    Cond.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">push_back</a>(<a class="code" href="classllvm_1_1MachineOperand.html#a18124eff2d5106b9bf041f948a1912cc">MachineOperand::CreateReg</a>(AMDGPU::PRED_SEL_ONE, <span class="keyword">false</span>));</div><div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;  }</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;</div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;  <span class="comment">// Otherwise, can&#39;t handle this.</span></div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;}</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="keywordtype">int</span> R600InstrInfo::getBranchInstr(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;op)<span class="keyword"> const </span>{</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI = op.<a class="code" href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">getParent</a>();</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;  <span class="keywordflow">switch</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">getDesc</a>().<a class="code" href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">OpInfo</a>-&gt;<a class="code" href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">RegClass</a>) {</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;  <span class="keywordflow">default</span>: <span class="comment">// FIXME: fallthrough??</span></div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;  <span class="keywordflow">case</span> AMDGPU::GPRI32RegClassID: <span class="keywordflow">return</span> AMDGPU::BRANCH_COND_i32;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;  <span class="keywordflow">case</span> AMDGPU::GPRF32RegClassID: <span class="keywordflow">return</span> AMDGPU::BRANCH_COND_f32;</div><div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;  };</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;}</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="keyword">static</span></div><div class="line"><a name="l00776"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">  776</a></span>&#160;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB) {</div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MachineBasicBlock.html#a0848c971395758cf592821550b725853">MachineBasicBlock::reverse_iterator</a> It = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">rbegin</a>(), E = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">rend</a>();</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;      It != E; ++It) {</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <span class="keywordflow">if</span> (It-&gt;getOpcode() == AMDGPU::CF_ALU ||</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;        It-&gt;getOpcode() == AMDGPU::CF_ALU_PUSH_BEFORE)</div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">llvm::prior</a>(It.base());</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;  }</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;  <span class="keywordflow">return</span> MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;}</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00787"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a82ba91233cc87a7fcdaa6f41c32219a5">  787</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#a82ba91233cc87a7fcdaa6f41c32219a5">R600InstrInfo::InsertBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;                            <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB,</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;                            <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB,</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond,</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;                            <a class="code" href="classllvm_1_1DebugLoc.html">DebugLoc</a> DL)<span class="keyword"> const </span>{</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;  assert(TBB &amp;&amp; <span class="stringliteral">&quot;InsertBranch must not be told to insert a fallthrough&quot;</span>);</div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;  <span class="keywordflow">if</span> (FBB == 0) {</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;    <span class="keywordflow">if</span> (Cond.<a class="code" href="classllvm_1_1SmallVectorBase.html#a8a8df4d85555c7954a95f86080cd3b64">empty</a>()) {</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(AMDGPU::JUMP)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aa1ec82398ade62414be35d8431c0a33b">addMBB</a>(TBB);</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;      <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *PredSet = <a class="code" href="R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a>(MBB, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;      assert(PredSet &amp;&amp; <span class="stringliteral">&quot;No previous predicate !&quot;</span>);</div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;      <a class="code" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a>(PredSet, 0, <a class="code" href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>);</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;      PredSet-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Cond[1].getImm());</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;      <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(AMDGPU::JUMP_COND))</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;             .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aa1ec82398ade62414be35d8431c0a33b">addMBB</a>(TBB)</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;             .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::PREDICATE_BIT, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> CfAlu = <a class="code" href="R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a>(MBB);</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;      <span class="keywordflow">if</span> (CfAlu == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;        <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;      assert (CfAlu-&gt;getOpcode() == AMDGPU::CF_ALU);</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;      CfAlu-&gt;setDesc(<span class="keyword">get</span>(AMDGPU::CF_ALU_PUSH_BEFORE));</div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;      <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;    }</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *PredSet = <a class="code" href="R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a>(MBB, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>());</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    assert(PredSet &amp;&amp; <span class="stringliteral">&quot;No previous predicate !&quot;</span>);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">addFlag</a>(PredSet, 0, <a class="code" href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>);</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    PredSet-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Cond[1].getImm());</div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(AMDGPU::JUMP_COND))</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aa1ec82398ade62414be35d8431c0a33b">addMBB</a>(TBB)</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;            .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::PREDICATE_BIT, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(&amp;MBB, DL, <span class="keyword">get</span>(AMDGPU::JUMP)).<a class="code" href="classllvm_1_1MachineInstrBuilder.html#aa1ec82398ade62414be35d8431c0a33b">addMBB</a>(FBB);</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> CfAlu = <a class="code" href="R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a>(MBB);</div><div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="keywordflow">if</span> (CfAlu == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;      <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    assert (CfAlu-&gt;getOpcode() == AMDGPU::CF_ALU);</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    CfAlu-&gt;setDesc(<span class="keyword">get</span>(AMDGPU::CF_ALU_PUSH_BEFORE));</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;  }</div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;}</div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00833"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#adf8d9ff79f3e2ce2e2b24587c00dfc4a">  833</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#adf8d9ff79f3e2ce2e2b24587c00dfc4a">R600InstrInfo::RemoveBranch</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;</div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="comment">// Note : we leave PRED* instructions there.</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;  <span class="comment">// They may be needed when predicating instructions.</span></div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;</div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;  }</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;  --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;  <span class="keywordflow">switch</span> (I-&gt;getOpcode()) {</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="keywordflow">return</span> 0;</div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="keywordflow">case</span> AMDGPU::JUMP_COND: {</div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *predSet = <a class="code" href="R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a>(MBB, I);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a>(predSet, 0, <a class="code" href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    I-&gt;eraseFromParent();</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> CfAlu = <a class="code" href="R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a>(MBB);</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="keywordflow">if</span> (CfAlu == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    assert (CfAlu-&gt;getOpcode() == AMDGPU::CF_ALU_PUSH_BEFORE);</div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    CfAlu-&gt;setDesc(<span class="keyword">get</span>(AMDGPU::CF_ALU));</div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;  }</div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;  <span class="keywordflow">case</span> AMDGPU::JUMP:</div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;    I-&gt;eraseFromParent();</div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;  }</div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;  I = MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>();</div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;</div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;  <span class="keywordflow">if</span> (I == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>()) {</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;  }</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;  --<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>;</div><div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;  <span class="keywordflow">switch</span> (I-&gt;getOpcode()) {</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;    <span class="comment">// FIXME: only one case??</span></div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    <span class="keywordflow">return</span> 1;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;  <span class="keywordflow">case</span> AMDGPU::JUMP_COND: {</div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *predSet = <a class="code" href="R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a>(MBB, I);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a>(predSet, 0, <a class="code" href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a>);</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    I-&gt;eraseFromParent();</div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> CfAlu = <a class="code" href="R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a>(MBB);</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    <span class="keywordflow">if</span> (CfAlu == MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">end</a>())</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;    assert (CfAlu-&gt;getOpcode() == AMDGPU::CF_ALU_PUSH_BEFORE);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;    CfAlu-&gt;setDesc(<span class="keyword">get</span>(AMDGPU::CF_ALU));</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;  }</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;  <span class="keywordflow">case</span> AMDGPU::JUMP:</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;    I-&gt;eraseFromParent();</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;  }</div><div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;  <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;}</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;</div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00891"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a7cbbfa9f3f58a5117d8faf6f9f2175e5">  891</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#a7cbbfa9f3f58a5117d8faf6f9f2175e5">R600InstrInfo::isPredicated</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;  <span class="keywordtype">int</span> idx = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae016d4c093fae29a0299228102e55cf4">findFirstPredOperandIdx</a>();</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;  <span class="keywordflow">if</span> (idx &lt; 0)</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(idx).<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>();</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;  <span class="keywordflow">switch</span> (Reg) {</div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;  <span class="keywordflow">default</span>: <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PRED_SEL_ONE:</div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PRED_SEL_ZERO:</div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PREDICATE_BIT:</div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  }</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;}</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00907"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a2b002b03ea1213b23598231f183d8e1d">  907</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#a2b002b03ea1213b23598231f183d8e1d">R600InstrInfo::isPredicable</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="comment">// XXX: KILL* instructions can be predicated, but they must be the last</span></div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;  <span class="comment">// instruction in a clause, so this means any instructions after them cannot</span></div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;  <span class="comment">// be predicated.  Until we have proper support for instruction clauses in the</span></div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;  <span class="comment">// backend, we will mark KILL* instructions as unpredicable.</span></div><div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == AMDGPU::KILLGT) {</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == AMDGPU::CF_ALU) {</div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    <span class="comment">// If the clause start in the middle of MBB then the MBB has more</span></div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    <span class="comment">// than a single clause, unable to predicate several clauses.</span></div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">begin</a>() != <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a>(MI))</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;    <span class="comment">// TODO: We don&#39;t support KC merging atm</span></div><div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(3).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() != 0 || MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(4).<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() != 0)</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;  } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">isVector</a>(*MI)) {</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#adb7950e2619b4e76c914054f22cd3ac8">AMDGPUInstrInfo::isPredicable</a>(MI);</div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;  }</div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;}</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;</div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00933"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#af7b7cc08d963d094cc66f42d563b1874">  933</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#af7b7cc08d963d094cc66f42d563b1874">R600InstrInfo::isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;                                   <span class="keywordtype">unsigned</span> NumCyles,</div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;                                   <span class="keywordtype">unsigned</span> ExtraPredCycles,</div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability)<span class="keyword"> const</span>{</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;}</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ad7de21236f37a6f428869fe0c0f8994a">  941</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#af7b7cc08d963d094cc66f42d563b1874">R600InstrInfo::isProfitableToIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;                                   <span class="keywordtype">unsigned</span> NumTCycles,</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;                                   <span class="keywordtype">unsigned</span> ExtraTCycles,</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;                                   <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB,</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;                                   <span class="keywordtype">unsigned</span> NumFCycles,</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;                                   <span class="keywordtype">unsigned</span> ExtraFCycles,</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability)<span class="keyword"> const </span>{</div><div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;}</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00952"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#aa178c1bd1b1e7866c5d86efdcc9a9759">  952</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#aa178c1bd1b1e7866c5d86efdcc9a9759">R600InstrInfo::isProfitableToDupForIfCvt</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;                                         <span class="keywordtype">unsigned</span> NumCyles,</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1BranchProbability.html">BranchProbability</a> &amp;Probability)<span class="keyword"></span></div><div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;<span class="keyword">                                         const </span>{</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;}</div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00960"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ad0f1a975fffe996f08baad4ac73feb38">  960</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#ad0f1a975fffe996f08baad4ac73feb38">R600InstrInfo::isProfitableToUnpredicate</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB,</div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;}</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00967"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a28109dffa32be2b2f9cf318174f6cdb4">  967</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#a28109dffa32be2b2f9cf318174f6cdb4">R600InstrInfo::ReverseBranchCondition</a>(<a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Cond)<span class="keyword"> const </span>{</div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = Cond[1];</div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <span class="keywordflow">switch</span> (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>()) {</div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="AMDGPUInstrInfo_8h.html#af9c35c20004ef33d1007b6ccfef91302">OPCODE_IS_ZERO_INT</a>:</div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(<a class="code" href="AMDGPUInstrInfo_8h.html#abaa38b8030839eb22686bcba8482a681">OPCODE_IS_NOT_ZERO_INT</a>);</div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="AMDGPUInstrInfo_8h.html#abaa38b8030839eb22686bcba8482a681">OPCODE_IS_NOT_ZERO_INT</a>:</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(<a class="code" href="AMDGPUInstrInfo_8h.html#af9c35c20004ef33d1007b6ccfef91302">OPCODE_IS_ZERO_INT</a>);</div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="AMDGPUInstrInfo_8h.html#a79feb6dd9346345d0b14710c5331a551">OPCODE_IS_ZERO</a>:</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(<a class="code" href="AMDGPUInstrInfo_8h.html#a8b57d7c1131a43ded7efc2cdd34d6f19">OPCODE_IS_NOT_ZERO</a>);</div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;  <span class="keywordflow">case</span> <a class="code" href="AMDGPUInstrInfo_8h.html#a8b57d7c1131a43ded7efc2cdd34d6f19">OPCODE_IS_NOT_ZERO</a>:</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    MO.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(<a class="code" href="AMDGPUInstrInfo_8h.html#a79feb6dd9346345d0b14710c5331a551">OPCODE_IS_ZERO</a>);</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;  }</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO2 = Cond[2];</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;  <span class="keywordflow">switch</span> (MO2.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>()) {</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PRED_SEL_ZERO:</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    MO2.<a class="code" href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(AMDGPU::PRED_SEL_ONE);</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;  <span class="keywordflow">case</span> AMDGPU::PRED_SEL_ONE:</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;    MO2.<a class="code" href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(AMDGPU::PRED_SEL_ZERO);</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;    <span class="keywordflow">break</span>;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;  }</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;}</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;</div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01001"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a83f0503b0b6524f6152fb17abc0972ae"> 1001</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#a83f0503b0b6524f6152fb17abc0972ae">R600InstrInfo::DefinesPredicate</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                                std::vector&lt;MachineOperand&gt; &amp;Pred)<span class="keyword"> const </span>{</div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>());</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;}</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01008"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#aa6cbe56d89b87c5e1d2f0f33eba03f1c"> 1008</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#aa6cbe56d89b87c5e1d2f0f33eba03f1c">R600InstrInfo::SubsumesPredicate</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred1,</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred2)<span class="keyword"> const </span>{</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;}</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01015"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ab5e7faaa306fac3ba0087f6dd28ca031"> 1015</a></span>&#160;<a class="code" href="classllvm_1_1R600InstrInfo.html#ab5e7faaa306fac3ba0087f6dd28ca031">R600InstrInfo::PredicateInstruction</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineOperand&gt;</a> &amp;Pred)<span class="keyword"> const </span>{</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;  <span class="keywordtype">int</span> PIdx = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#ae016d4c093fae29a0299228102e55cf4">findFirstPredOperandIdx</a>();</div><div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == AMDGPU::CF_ALU) {</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(8).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(0);</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  }</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == AMDGPU::DOT_4) {</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::pred_sel_X))</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;        .<a class="code" href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(Pred[2].<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::pred_sel_Y))</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;        .<a class="code" href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(Pred[2].<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::pred_sel_Z))</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;        .<a class="code" href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(Pred[2].<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::pred_sel_W))</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;        .<a class="code" href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(Pred[2].<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(*MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>(), <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>);</div><div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::PREDICATE_BIT, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  }</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <span class="keywordflow">if</span> (PIdx != -1) {</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;PMO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(PIdx);</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    PMO.<a class="code" href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(Pred[2].<a class="code" href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a>());</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB(*MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">getParent</a>()-&gt;<a class="code" href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">getParent</a>(), <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>);</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::PREDICATE_BIT, <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a>);</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  }</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;</div><div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;}</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;</div><div class="line"><a name="l01049"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a5e31e0153b282f4c388cdc6880cb9720"> 1049</a></span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a5e31e0153b282f4c388cdc6880cb9720">R600InstrInfo::getPredicationCost</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *)<span class="keyword"> const </span>{</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;}</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;</div><div class="line"><a name="l01053"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a8319c256f5ec9ff1854d38b1c9319db4"> 1053</a></span>&#160;<span class="keywordtype">unsigned</span> <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a8319c256f5ec9ff1854d38b1c9319db4">R600InstrInfo::getInstrLatency</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData,</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI,</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;                                            <span class="keywordtype">unsigned</span> *PredCost)<span class="keyword"> const </span>{</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <span class="keywordflow">if</span> (PredCost)</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;    *PredCost = 2;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <span class="keywordflow">return</span> 2;</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;}</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;</div><div class="line"><a name="l01061"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5"> 1061</a></span>&#160;<span class="keywordtype">void</span>  <a class="code" href="classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">R600InstrInfo::reserveIndirectRegisters</a>(<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;Reserved,</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUFrameLowering.html">AMDGPUFrameLowering</a> *TFL =</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;                 <span class="keyword">static_cast&lt;</span><span class="keyword">const </span><a class="code" href="classllvm_1_1AMDGPUFrameLowering.html">AMDGPUFrameLowering</a>*<span class="keyword">&gt;</span>(<a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">getFrameLowering</a>());</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <span class="keywordtype">unsigned</span> StackWidth = TFL-&gt;<a class="code" href="classllvm_1_1AMDGPUFrameLowering.html#ab54efae46843f317ae78b5f43fa94db5">getStackWidth</a>(MF);</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <span class="keywordtype">int</span> End = <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">getIndirectIndexEnd</a>(MF);</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <span class="keywordflow">if</span> (End == -1)</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">int</span> Index = <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">getIndirectIndexBegin</a>(MF); Index &lt;= End; ++Index) {</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    <span class="keywordtype">unsigned</span> SuperReg = AMDGPU::R600_Reg128RegClass.getRegister(Index);</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;    Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(SuperReg);</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> Chan = 0; Chan &lt; StackWidth; ++Chan) {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;      <span class="keywordtype">unsigned</span> <a class="code" href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a> = AMDGPU::R600_TReg32RegClass.getRegister((4 * Index) + Chan);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;      Reserved.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Reg);</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    }</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  }</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;}</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;</div><div class="line"><a name="l01082"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a0091b90309b3cf01a3d4051aad5cea4d"> 1082</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a0091b90309b3cf01a3d4051aad5cea4d">R600InstrInfo::calculateIndirectAddress</a>(<span class="keywordtype">unsigned</span> RegIndex,</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;                                                 <span class="keywordtype">unsigned</span> Channel)<span class="keyword"> const </span>{</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <span class="comment">// XXX: Remove when we support a stack width &gt; 2</span></div><div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  assert(Channel == 0);</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <span class="keywordflow">return</span> RegIndex;</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;}</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;</div><div class="line"><a name="l01089"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a4833be56fd15da4e4b29b94a7249f489"> 1089</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#a4833be56fd15da4e4b29b94a7249f489">R600InstrInfo::getIndirectAddrRegClass</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;  <span class="keywordflow">return</span> &amp;AMDGPU::R600_TReg32_XRegClass;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;}</div><div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;</div><div class="line"><a name="l01093"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#aaea8786c6d68fe810a1fb03a1c258bc1"> 1093</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1R600InstrInfo.html#aaea8786c6d68fe810a1fb03a1c258bc1">R600InstrInfo::buildIndirectWrite</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;                                       <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;                                       <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> Address,</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;                                       <span class="keywordtype">unsigned</span> OffsetReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  <span class="keywordtype">unsigned</span> AddrReg = AMDGPU::R600_AddrRegClass.getRegister(Address);</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MOVA = <a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(*MBB, I, AMDGPU::MOVA_INT_eg,</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;                                               AMDGPU::AR_X, OffsetReg);</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;  <a class="code" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(MOVA, <a class="code" href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d">AMDGPU::OpName::write</a>, 0);</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Mov = <a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(*MBB, I, AMDGPU::MOV,</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;                                      AddrReg, ValueReg)</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;                                      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::AR_X,</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;                                           <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <a class="code" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(Mov, AMDGPU::OpName::dst_rel, 1);</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;  <span class="keywordflow">return</span> Mov;</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;}</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;</div><div class="line"><a name="l01110"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#aab82728796f30c6a4042ed935219f5e3"> 1110</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1R600InstrInfo.html#aab82728796f30c6a4042ed935219f5e3">R600InstrInfo::buildIndirectRead</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;                                       <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;                                       <span class="keywordtype">unsigned</span> ValueReg, <span class="keywordtype">unsigned</span> Address,</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;                                       <span class="keywordtype">unsigned</span> OffsetReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <span class="keywordtype">unsigned</span> AddrReg = AMDGPU::R600_AddrRegClass.getRegister(Address);</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MOVA = <a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(*MBB, I, AMDGPU::MOVA_INT_eg,</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;                                                       AMDGPU::AR_X,</div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;                                                       OffsetReg);</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;  <a class="code" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(MOVA, <a class="code" href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d">AMDGPU::OpName::write</a>, 0);</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> Mov = <a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(*MBB, I, AMDGPU::MOV,</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;                                      ValueReg,</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;                                      AddrReg)</div><div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;                                      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::AR_X,</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;                                           <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99">RegState::Implicit</a> | <a class="code" href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">RegState::Kill</a>);</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <a class="code" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(Mov, AMDGPU::OpName::src0_rel, 1);</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;  <span class="keywordflow">return</span> Mov;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;}</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#abb29912c607d99a0dbc42453b3fdeadf"> 1129</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#abb29912c607d99a0dbc42453b3fdeadf">R600InstrInfo::getMaxAlusPerClause</a>()<span class="keyword"> const </span>{</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;  <span class="keywordflow">return</span> 115;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;}</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;</div><div class="line"><a name="l01133"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030"> 1133</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">R600InstrInfo::buildDefaultInstruction</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB,</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;                                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;                                                  <span class="keywordtype">unsigned</span> Opcode,</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;                                                  <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;                                                  <span class="keywordtype">unsigned</span> Src0Reg,</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;                                                  <span class="keywordtype">unsigned</span> Src1Reg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;  <a class="code" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> MIB = <a class="code" href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">BuildMI</a>(MBB, I, MBB.<a class="code" href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">findDebugLoc</a>(I), <span class="keyword">get</span>(Opcode),</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;    DstReg);           <span class="comment">// $dst</span></div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  <span class="keywordflow">if</span> (Src1Reg) {</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)     <span class="comment">// $update_exec_mask</span></div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0);    <span class="comment">// $update_predicate</span></div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  }</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(1)        <span class="comment">// $write</span></div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)        <span class="comment">// $omod</span></div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)        <span class="comment">// $dst_rel</span></div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)        <span class="comment">// $dst_clamp</span></div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Src0Reg)  <span class="comment">// $src0</span></div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)        <span class="comment">// $src0_neg</span></div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)        <span class="comment">// $src0_rel</span></div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)        <span class="comment">// $src0_abs</span></div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;     .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(-1);       <span class="comment">// $src0_sel</span></div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;  <span class="keywordflow">if</span> (Src1Reg) {</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;    MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(Src1Reg) <span class="comment">// $src1</span></div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)       <span class="comment">// $src1_neg</span></div><div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)       <span class="comment">// $src1_rel</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)       <span class="comment">// $src1_abs</span></div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;       .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(-1);      <span class="comment">// $src1_sel</span></div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  }</div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="comment">//XXX: The r600g finalizer expects this to be 1, once we&#39;ve moved the</span></div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <span class="comment">//scheduling to the backend, we can change the default to 0.</span></div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  MIB.<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(1)        <span class="comment">// $last</span></div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">addReg</a>(AMDGPU::PRED_SEL_OFF) <span class="comment">// $pred_sel</span></div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0)         <span class="comment">// $literal</span></div><div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;      .<a class="code" href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">addImm</a>(0);        <span class="comment">// $bank_swizzle</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="keywordflow">return</span> MIB;</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;}</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996"> 1174</a></span>&#160;<span class="preprocessor">#define OPERAND_CASE(Label) \</span></div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<span class="preprocessor">  case Label: { \</span></div><div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;<span class="preprocessor">    static const unsigned Ops[] = \</span></div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;<span class="preprocessor">    { \</span></div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;<span class="preprocessor">      Label##_X, \</span></div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;<span class="preprocessor">      Label##_Y, \</span></div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;<span class="preprocessor">      Label##_Z, \</span></div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;<span class="preprocessor">      Label##_W \</span></div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="preprocessor">    }; \</span></div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="preprocessor">    return Ops[Slot]; \</span></div><div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;<span class="preprocessor">  }</span></div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;</div><div class="line"><a name="l01186"></a><span class="lineno"><a class="line" href="R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70"> 1186</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">unsigned</span> <a class="code" href="R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a>(<span class="keywordtype">unsigned</span>  Op, <span class="keywordtype">unsigned</span> Slot) {</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;  <span class="keywordflow">switch</span> (Op) {</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::update_exec_mask)</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::update_pred)</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(<a class="code" href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d">AMDGPU::OpName::write</a>)</div><div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::omod)</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::dst_rel)</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::clamp)</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::src0)</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::src0_neg)</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::src0_rel)</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::src0_abs)</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::src0_sel)</div><div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::src1)</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::src1_neg)</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::src1_rel)</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::src1_abs)</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::src1_sel)</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <a class="code" href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a>(AMDGPU::OpName::pred_sel)</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="keywordflow">default</span>:</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;    <a class="code" href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Wrong Operand&quot;</span>);</div><div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  }</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;}</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;<span class="preprocessor">#undef OPERAND_CASE</span></div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;</div><div class="line"><a name="l01212"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a7d9097347d4de52acbe81850951651e5"> 1212</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#a7d9097347d4de52acbe81850951651e5">R600InstrInfo::buildSlotOfVectorInstruction</a>(</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> Slot, <span class="keywordtype">unsigned</span> DstReg)<span class="keyword"></span></div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="keyword">    const </span>{</div><div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  assert (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>() == AMDGPU::DOT_4 &amp;&amp; <span class="stringliteral">&quot;Not Implemented&quot;</span>);</div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  <span class="keywordtype">unsigned</span> Opcode;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a> &amp;ST = <a class="code" href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">TM</a>.<a class="code" href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">getSubtarget</a>&lt;<a class="code" href="classllvm_1_1AMDGPUSubtarget.html">AMDGPUSubtarget</a>&gt;();</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;  <span class="keywordflow">if</span> (ST.<a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a009bee3b97578681528ac558d20ade63">getGeneration</a>() &lt;= <a class="code" href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a596455aad4b8b4c3aa649e5b227c2ee8">AMDGPUSubtarget::R700</a>)</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    Opcode = AMDGPU::DOT4_r600;</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;  <span class="keywordflow">else</span></div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;    Opcode = AMDGPU::DOT4_eg;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <a class="code" href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">MI</a>;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src0 = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(</div><div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;      <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), <a class="code" href="R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a>(AMDGPU::OpName::src0, Slot)));</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Src1 = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;      <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), <a class="code" href="R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a>(AMDGPU::OpName::src1, Slot)));</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MIB = <a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;      MBB, I, Opcode, DstReg, Src0.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>(), Src1.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;  <span class="keyword">static</span> <span class="keyword">const</span> <span class="keywordtype">unsigned</span>  Operands[14] = {</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;    AMDGPU::OpName::update_exec_mask,</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;    AMDGPU::OpName::update_pred,</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;    <a class="code" href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d">AMDGPU::OpName::write</a>,</div><div class="line"><a name="l01233"></a><span class="lineno"> 1233</span>&#160;    AMDGPU::OpName::omod,</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;    AMDGPU::OpName::dst_rel,</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    AMDGPU::OpName::clamp,</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    AMDGPU::OpName::src0_neg,</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;    AMDGPU::OpName::src0_rel,</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;    AMDGPU::OpName::src0_abs,</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;    AMDGPU::OpName::src0_sel,</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;    AMDGPU::OpName::src1_neg,</div><div class="line"><a name="l01241"></a><span class="lineno"> 1241</span>&#160;    AMDGPU::OpName::src1_rel,</div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;    AMDGPU::OpName::src1_abs,</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;    AMDGPU::OpName::src1_sel,</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;  };</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(),</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;      <a class="code" href="R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a>(AMDGPU::OpName::pred_sel, Slot)));</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;  MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(<a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(Opcode, AMDGPU::OpName::pred_sel))</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;      .<a class="code" href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">setReg</a>(MO.<a class="code" href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">getReg</a>());</div><div class="line"><a name="l01250"></a><span class="lineno"> 1250</span>&#160;</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> = 0; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a> &lt; 14; <a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>++) {</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;        <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), <a class="code" href="R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a>(Operands[<a class="code" href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a>], Slot)));</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    assert (MO.<a class="code" href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>());</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;    <a class="code" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(MIB, Operands[i], MO.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>());</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;  }</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;  MIB-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(20).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(0);</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;  <span class="keywordflow">return</span> MIB;</div><div class="line"><a name="l01259"></a><span class="lineno"> 1259</span>&#160;}</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;</div><div class="line"><a name="l01261"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184"> 1261</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">R600InstrInfo::buildMovImm</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="code" href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>,</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;                                         <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;                                         <span class="keywordtype">unsigned</span> DstReg,</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;                                         uint64_t Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MovImm = <a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(BB, I, AMDGPU::MOV, DstReg,</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;                                                  AMDGPU::ALU_LITERAL_X);</div><div class="line"><a name="l01267"></a><span class="lineno"> 1267</span>&#160;  <a class="code" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">setImmOperand</a>(MovImm, AMDGPU::OpName::literal, Imm);</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;  <span class="keywordflow">return</span> MovImm;</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;}</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;</div><div class="line"><a name="l01271"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a7fcdf3063fe5258c5286d395f8762e7d"> 1271</a></span>&#160;<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="classllvm_1_1R600InstrInfo.html#a7fcdf3063fe5258c5286d395f8762e7d">R600InstrInfo::buildMovInstr</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB,</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;                                       <a class="code" href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">MachineBasicBlock::iterator</a> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;                                       <span class="keywordtype">unsigned</span> DstReg, <span class="keywordtype">unsigned</span> SrcReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">buildDefaultInstruction</a>(*MBB, I, AMDGPU::MOV, DstReg, SrcReg);</div><div class="line"><a name="l01275"></a><span class="lineno"> 1275</span>&#160;}</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;</div><div class="line"><a name="l01277"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12"> 1277</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">R600InstrInfo::getOperandIdx</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI, <span class="keywordtype">unsigned</span> Op)<span class="keyword"> const </span>{</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>(), Op);</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;}</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#af878de35e24d39ed75443c4e2be8aabd"> 1281</a></span>&#160;<span class="keywordtype">int</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">R600InstrInfo::getOperandIdx</a>(<span class="keywordtype">unsigned</span> Opcode, <span class="keywordtype">unsigned</span> Op)<span class="keyword"> const </span>{</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">AMDGPU::getNamedOperandIdx</a>(Opcode, Op);</div><div class="line"><a name="l01283"></a><span class="lineno"> 1283</span>&#160;}</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;</div><div class="line"><a name="l01285"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a"> 1285</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">R600InstrInfo::setImmOperand</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> Op,</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;                                  int64_t Imm)<span class="keyword"> const </span>{</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;  <span class="keywordtype">int</span> Idx = <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, Op);</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;  assert(Idx != -1 &amp;&amp; <span class="stringliteral">&quot;Operand not supported for this instruction.&quot;</span>);</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;  assert(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Idx).<a class="code" href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>());</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;  MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(Idx).<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(Imm);</div><div class="line"><a name="l01291"></a><span class="lineno"> 1291</span>&#160;}</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;<span class="comment">// Instruction flag getters/setters</span></div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ab5ce59b75b4fc3e8d75d6ec2cfce1140"> 1297</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab5ce59b75b4fc3e8d75d6ec2cfce1140">R600InstrInfo::hasFlagOperand</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI)<span class="keyword"> const </span>{</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="R600Defines_8h.html#af0879284b65ffa68ff468f299b465a39">GET_FLAG_OPERAND_IDX</a>(<span class="keyword">get</span>(MI.<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags) != 0;</div><div class="line"><a name="l01299"></a><span class="lineno"> 1299</span>&#160;}</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;</div><div class="line"><a name="l01301"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e"> 1301</a></span>&#160;<a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="code" href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">R600InstrInfo::getFlagOp</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> SrcIdx,</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;                                         <span class="keywordtype">unsigned</span> Flag)<span class="keyword"> const </span>{</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags;</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;  <span class="keywordtype">int</span> FlagIndex = 0;</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;  <span class="keywordflow">if</span> (Flag != 0) {</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;    <span class="comment">// If we pass something other than the default value of Flag to this</span></div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;    <span class="comment">// function, it means we are want to set a flag on an instruction</span></div><div class="line"><a name="l01308"></a><span class="lineno"> 1308</span>&#160;    <span class="comment">// that uses native encoding.</span></div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;    assert(<a class="code" href="R600Defines_8h.html#a1ad904deac6dbd960c5c7a473503deb7">HAS_NATIVE_OPERANDS</a>(TargetFlags));</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <span class="keywordtype">bool</span> IsOP3 = (TargetFlags &amp; <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893">R600_InstFlag::OP3</a>) == <a class="code" href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893">R600_InstFlag::OP3</a>;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <span class="keywordflow">switch</span> (Flag) {</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="R600Defines_8h.html#a190837f9d51526f9c7df31ee77c7acf3">MO_FLAG_CLAMP</a>:</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;      FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::clamp);</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a>:</div><div class="line"><a name="l01316"></a><span class="lineno"> 1316</span>&#160;      FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, <a class="code" href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d">AMDGPU::OpName::write</a>);</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="R600Defines_8h.html#a9cdbc1e11dd9a91f7f8798472db60fc8">MO_FLAG_NOT_LAST</a>:</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="R600Defines_8h.html#ae9fe4327414b6fe4c70d220f7b3a698c">MO_FLAG_LAST</a>:</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;      FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::last);</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="R600Defines_8h.html#a73ea1e4ec493abfd161da3e3338d54a1">MO_FLAG_NEG</a>:</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;      <span class="keywordflow">switch</span> (SrcIdx) {</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;      <span class="keywordflow">case</span> 0: FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::src0_neg); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;      <span class="keywordflow">case</span> 1: FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::src1_neg); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;      <span class="keywordflow">case</span> 2: FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::src2_neg); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01327"></a><span class="lineno"> 1327</span>&#160;      }</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    <span class="keywordflow">case</span> <a class="code" href="R600Defines_8h.html#adc4fb86109ffdf8ce21d7b2d36c9352e">MO_FLAG_ABS</a>:</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;      assert(!IsOP3 &amp;&amp; <span class="stringliteral">&quot;Cannot set absolute value modifier for OP3 &quot;</span></div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;                       <span class="stringliteral">&quot;instructions.&quot;</span>);</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;      (void)IsOP3;</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;      <span class="keywordflow">switch</span> (SrcIdx) {</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;      <span class="keywordflow">case</span> 0: FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::src0_abs); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;      <span class="keywordflow">case</span> 1: FlagIndex = <a class="code" href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">getOperandIdx</a>(*MI, AMDGPU::OpName::src1_abs); <span class="keywordflow">break</span>;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;      }</div><div class="line"><a name="l01338"></a><span class="lineno"> 1338</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;    <span class="keywordflow">default</span>:</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;      FlagIndex = -1;</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;      <span class="keywordflow">break</span>;</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    }</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;    assert(FlagIndex != -1 &amp;&amp; <span class="stringliteral">&quot;Flag not supported for this instruction&quot;</span>);</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;      FlagIndex = <a class="code" href="R600Defines_8h.html#af0879284b65ffa68ff468f299b465a39">GET_FLAG_OPERAND_IDX</a>(TargetFlags);</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;      assert(FlagIndex != 0 &amp;&amp;</div><div class="line"><a name="l01348"></a><span class="lineno"> 1348</span>&#160;         <span class="stringliteral">&quot;Instruction flags not supported for this instruction&quot;</span>);</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;  }</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;  <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">getOperand</a>(FlagIndex);</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;  assert(FlagOp.<a class="code" href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">isImm</a>());</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;  <span class="keywordflow">return</span> FlagOp;</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;}</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc"> 1356</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">R600InstrInfo::addFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> Operand,</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;                            <span class="keywordtype">unsigned</span> Flag)<span class="keyword"> const </span>{</div><div class="line"><a name="l01358"></a><span class="lineno"> 1358</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags;</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;  <span class="keywordflow">if</span> (Flag == 0) {</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;    <span class="keywordflow">return</span>;</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;  }</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="R600Defines_8h.html#a1ad904deac6dbd960c5c7a473503deb7">HAS_NATIVE_OPERANDS</a>(TargetFlags)) {</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = <a class="code" href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a>(MI, Operand, Flag);</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;    <span class="keywordflow">if</span> (Flag == <a class="code" href="R600Defines_8h.html#a9cdbc1e11dd9a91f7f8798472db60fc8">MO_FLAG_NOT_LAST</a>) {</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;      <a class="code" href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a>(MI, Operand, <a class="code" href="R600Defines_8h.html#ae9fe4327414b6fe4c70d220f7b3a698c">MO_FLAG_LAST</a>);</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Flag == <a class="code" href="R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a>) {</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;      <a class="code" href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">clearFlag</a>(MI, Operand, Flag);</div><div class="line"><a name="l01368"></a><span class="lineno"> 1368</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;      FlagOp.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(1);</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;    }</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;      <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = <a class="code" href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a>(MI, Operand);</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;      FlagOp.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(FlagOp.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>() | (Flag &lt;&lt; (<a class="code" href="R600Defines_8h.html#a1403ae81116662ff98bb8441bf5b5772">NUM_MO_FLAGS</a> * Operand)));</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;  }</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;}</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;</div><div class="line"><a name="l01377"></a><span class="lineno"><a class="line" href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192"> 1377</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">R600InstrInfo::clearFlag</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *MI, <span class="keywordtype">unsigned</span> Operand,</div><div class="line"><a name="l01378"></a><span class="lineno"> 1378</span>&#160;                              <span class="keywordtype">unsigned</span> Flag)<span class="keyword"> const </span>{</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;  <span class="keywordtype">unsigned</span> TargetFlags = <span class="keyword">get</span>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">getOpcode</a>()).TSFlags;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="R600Defines_8h.html#a1ad904deac6dbd960c5c7a473503deb7">HAS_NATIVE_OPERANDS</a>(TargetFlags)) {</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = <a class="code" href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a>(MI, Operand, Flag);</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;    FlagOp.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(0);</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;    <a class="code" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;FlagOp = <a class="code" href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">getFlagOp</a>(MI);</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;    <span class="keywordtype">unsigned</span> InstFlags = FlagOp.<a class="code" href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">getImm</a>();</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;    InstFlags &amp;= ~(Flag &lt;&lt; (<a class="code" href="R600Defines_8h.html#a1403ae81116662ff98bb8441bf5b5772">NUM_MO_FLAGS</a> * Operand));</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;    FlagOp.<a class="code" href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">setImm</a>(InstFlags);</div><div class="line"><a name="l01388"></a><span class="lineno"> 1388</span>&#160;  }</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;}</div><div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a53c0ee4138bfbf9e0410a65e0eaa36e2a596455aad4b8b4c3aa649e5b227c2ee8"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a53c0ee4138bfbf9e0410a65e0eaa36e2a596455aad4b8b4c3aa649e5b227c2ee8">llvm::AMDGPUSubtarget::R700</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00033">AMDGPUSubtarget.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a7d9097347d4de52acbe81850951651e5"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a7d9097347d4de52acbe81850951651e5">llvm::R600InstrInfo::buildSlotOfVectorInstruction</a></div><div class="ttdeci">MachineInstr * buildSlotOfVectorInstruction(MachineBasicBlock &amp;MBB, MachineInstr *MI, unsigned Slot, unsigned DstReg) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01212">R600InstrInfo.cpp:1212</a></div></div>
<div class="ttc" id="classllvm_1_1ScheduleDAG_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html">llvm::ScheduleDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00538">ScheduleDAG.h:538</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_adbb7558feda98e76dc116e0bf4a26222"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#adbb7558feda98e76dc116e0bf4a26222">llvm::R600InstrInfo::readsLDSSrcReg</a></div><div class="ttdeci">bool readsLDSSrcReg(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00241">R600InstrInfo.cpp:241</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateCommon_html_a22a311dfe4c28a897de8a9365a4f0a84"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateCommon.html#a22a311dfe4c28a897de8a9365a4f0a84">llvm::SmallVectorTemplateCommon&lt; T &gt;::size</a></div><div class="ttdeci">size_type size() const</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00127">SmallVector.h:127</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_ae1a10b90f22c0478960fb5798ff73916"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#ae1a10b90f22c0478960fb5798ff73916">llvm::SmallVectorTemplateBase&lt; T, isPodLike&lt; T &gt;::value &gt;::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00236">SmallVector.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae5609377ee9fdd461062a7f91de4c192"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ae5609377ee9fdd461062a7f91de4c192">llvm::R600InstrInfo::clearFlag</a></div><div class="ttdeci">void clearFlag(MachineInstr *MI, unsigned Operand, unsigned Flag) const </div><div class="ttdoc">Clear the specified flag on the instruction. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01377">R600InstrInfo.cpp:1377</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_af2e482ff2a9253ec6bc2285491496bd6"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#af2e482ff2a9253ec6bc2285491496bd6">llvm::MachineBasicBlock::getParent</a></div><div class="ttdeci">const MachineFunction * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00137">MachineBasicBlock.h:137</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00236">BitVector.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a6e6014fca5895fa5f9487ff7c79678b0"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a6e6014fca5895fa5f9487ff7c79678b0">llvm::MachineInstr::operands_end</a></div><div class="ttdeci">mop_iterator operands_end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00285">MachineInstr.h:285</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a31dcaab13280a54270c4ebb93d65383a"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a31dcaab13280a54270c4ebb93d65383a">llvm::R600InstrInfo::setImmOperand</a></div><div class="ttdeci">void setImmOperand(MachineInstr *MI, unsigned Op, int64_t Imm) const </div><div class="ttdoc">Helper function for setting instruction flag values. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01285">R600InstrInfo.cpp:1285</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_acad8fe90886f92eabced0c2f9bd0e6f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#acad8fe90886f92eabced0c2f9bd0e6f5">llvm::MachineOperand::getParent</a></div><div class="ttdeci">MachineInstr * getParent()</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00204">MachineOperand.h:204</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a567a6676662ac8d89a37818491f96f3d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a567a6676662ac8d89a37818491f96f3d">llvm::R600InstrInfo::isLDSInstr</a></div><div class="ttdeci">bool isLDSInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00148">R600InstrInfo.cpp:148</a></div></div>
<div class="ttc" id="AMDGPUSubtarget_8h_html"><div class="ttname"><a href="AMDGPUSubtarget_8h.html">AMDGPUSubtarget.h</a></div><div class="ttdoc">AMDGPU specific subclass of TargetSubtarget. </div></div>
<div class="ttc" id="classllvm_1_1AMDGPUTargetMachine_html"><div class="ttname"><a href="classllvm_1_1AMDGPUTargetMachine.html">llvm::AMDGPUTargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUTargetMachine_8h_source.html#l00028">AMDGPUTargetMachine.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a5415539cc75acfd63a95de2707ce2b55"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a5415539cc75acfd63a95de2707ce2b55">llvm::R600InstrInfo::getSrcIdx</a></div><div class="ttdeci">int getSrcIdx(unsigned Opcode, unsigned SrcNum) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00257">R600InstrInfo.cpp:257</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">List of target independent CodeGen pass IDs. </div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00022">APFloat.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aed7311bb5bbc5336f3383020e86f334f"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aed7311bb5bbc5336f3383020e86f334f">llvm::R600InstrInfo::isLegalToSplitMBBAt</a></div><div class="ttdeci">bool isLegalToSplitMBBAt(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MBBI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00081">R600InstrInfo.cpp:81</a></div></div>
<div class="ttc" id="R600InstrInfo_8h_html"><div class="ttname"><a href="R600InstrInfo_8h.html">R600InstrInfo.h</a></div><div class="ttdoc">Interface definition for R600InstrInfo. </div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a3350f7760c4eec67ea7d8f3063c3d748"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a3350f7760c4eec67ea7d8f3063c3d748">llvm::MachineOperand::getMBB</a></div><div class="ttdeci">MachineBasicBlock * getMBB() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00417">MachineOperand.h:417</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00075">MachineFunction.h:75</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a222a9de0bc2669d0c33acc386138b496"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#a222a9de0bc2669d0c33acc386138b496">llvm::R600RegisterInfo::getHWRegChan</a></div><div class="ttdeci">unsigned getHWRegChan(unsigned reg) const </div><div class="ttdoc">get the HW encoding for a register&amp;#39;s channel. </div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00068">R600RegisterInfo.cpp:68</a></div></div>
<div class="ttc" id="namespaceShaderType_html_ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18"><div class="ttname"><a href="namespaceShaderType.html#ab6101b806f779c705286866cca3c1a7eaa99ce9158aa1c59044178e3977fbed18">ShaderType::COMPUTE</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPU_8h_source.html#l00063">AMDGPU.h:63</a></div></div>
<div class="ttc" id="R600Defines_8h_html_ae9fe4327414b6fe4c70d220f7b3a698c"><div class="ttname"><a href="R600Defines_8h.html#ae9fe4327414b6fe4c70d220f7b3a698c">MO_FLAG_LAST</a></div><div class="ttdeci">#define MO_FLAG_LAST</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00023">R600Defines.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a899a4c04ab90aedc9371144fda3ae335">llvm::R600InstrInfo::ALU_VEC_120_SCL_212</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00045">R600InstrInfo.h:45</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a1403ae81116662ff98bb8441bf5b5772"><div class="ttname"><a href="R600Defines_8h.html#a1403ae81116662ff98bb8441bf5b5772">NUM_MO_FLAGS</a></div><div class="ttdeci">#define NUM_MO_FLAGS</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00024">R600Defines.h:24</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a92f6df613d52302f1a53f4ff4881c64b"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a92f6df613d52302f1a53f4ff4881c64b">llvm::R600InstrInfo::canBeConsideredALU</a></div><div class="ttdeci">bool canBeConsideredALU(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00164">R600InstrInfo.cpp:164</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa9ddde91ef09476d28a088fe57f8e2921">llvm::RegState::Kill</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00033">MachineInstrBuilder.h:33</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a009bee3b97578681528ac558d20ade63"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a009bee3b97578681528ac558d20ade63">llvm::AMDGPUSubtarget::getGeneration</a></div><div class="ttdeci">enum Generation getGeneration() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00058">AMDGPUSubtarget.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMap_html"><div class="ttname"><a href="classllvm_1_1DenseMap.html">llvm::DenseMap&lt; unsigned, unsigned &gt;</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a74f5793375f2d6bd33bd6ebfc4ca2eb5"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a74f5793375f2d6bd33bd6ebfc4ca2eb5">llvm::R600InstrInfo::isVector</a></div><div class="ttdeci">bool isVector(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00045">R600InstrInfo.cpp:45</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ae62c5ea35b71f9020caa94340bc78f37"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ae62c5ea35b71f9020caa94340bc78f37">llvm::TargetRegisterInfo::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00287">TargetRegisterInfo.h:287</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0091b90309b3cf01a3d4051aad5cea4d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0091b90309b3cf01a3d4051aad5cea4d">llvm::R600InstrInfo::calculateIndirectAddress</a></div><div class="ttdeci">virtual unsigned calculateIndirectAddress(unsigned RegIndex, unsigned Channel) const </div><div class="ttdoc">Calculate the &quot;Indirect Address&quot; for the given RegIndex and Channel. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01082">R600InstrInfo.cpp:1082</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_a3a76669632041022e6976766a22bd2b0"><div class="ttname"><a href="Target_2README_8txt.html#a3a76669632041022e6976766a22bd2b0">j</a></div><div class="ttdeci">return j(j&lt;&lt; 16)</div></div>
<div class="ttc" id="AMDGPU_8h_html"><div class="ttname"><a href="AMDGPU_8h.html">AMDGPU.h</a></div></div>
<div class="ttc" id="classllvm_1_1R600MachineFunctionInfo_html"><div class="ttname"><a href="classllvm_1_1R600MachineFunctionInfo.html">llvm::R600MachineFunctionInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600MachineFunctionInfo_8h_source.html#l00023">R600MachineFunctionInfo.h:23</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aaea8786c6d68fe810a1fb03a1c258bc1"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aaea8786c6d68fe810a1fb03a1c258bc1">llvm::R600InstrInfo::buildIndirectWrite</a></div><div class="ttdeci">virtual MachineInstrBuilder buildIndirectWrite(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const </div><div class="ttdoc">Build instruction(s) for an indirect register write. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01093">R600InstrInfo.cpp:1093</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa0fec8ba6f4a4dc758b725205985eee99">llvm::RegState::Implicit</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00032">MachineInstrBuilder.h:32</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_a79feb6dd9346345d0b14710c5331a551"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html#a79feb6dd9346345d0b14710c5331a551">OPCODE_IS_ZERO</a></div><div class="ttdeci">#define OPCODE_IS_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00031">AMDGPUInstrInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ac9087763ca81614578fd3b20271a5f38"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ac9087763ca81614578fd3b20271a5f38">llvm::R600InstrInfo::fitsReadPortLimitations</a></div><div class="ttdeci">bool fitsReadPortLimitations(const std::vector&lt; MachineInstr * &gt; &amp;MIs, const DenseMap&lt; unsigned, unsigned &gt; &amp;PV, std::vector&lt; BankSwizzle &gt; &amp;BS, bool isLastAluTrans) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00549">R600InstrInfo.cpp:549</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a803a7424877fd049679b9aa2f07597b5"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a803a7424877fd049679b9aa2f07597b5">llvm::MachineInstr::getDesc</a></div><div class="ttdeci">const MCInstrDesc &amp; getDesc() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00257">MachineInstr.h:257</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_af4276d8c21b0e693ccacb27ba6122e70"><div class="ttname"><a href="R600InstrInfo_8cpp.html#af4276d8c21b0e693ccacb27ba6122e70">getSlotedOps</a></div><div class="ttdeci">static unsigned getSlotedOps(unsigned Op, unsigned Slot)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01186">R600InstrInfo.cpp:1186</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_ab4f8cbf733d43f4c7fb0d2f2699813e5"><div class="ttname"><a href="R600InstrInfo_8cpp.html#ab4f8cbf733d43f4c7fb0d2f2699813e5">isConstCompatible</a></div><div class="ttdeci">static bool isConstCompatible(R600InstrInfo::BankSwizzle TransSwz, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransOps, unsigned ConstCount)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00529">R600InstrInfo.cpp:529</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_abaa38b8030839eb22686bcba8482a681"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html#abaa38b8030839eb22686bcba8482a681">OPCODE_IS_NOT_ZERO_INT</a></div><div class="ttdeci">#define OPCODE_IS_NOT_ZERO_INT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00030">AMDGPUInstrInfo.h:30</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da282bbf9f0d832c637c954069fd93a16d"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da282bbf9f0d832c637c954069fd93a16d">R600_InstFlag::OP2</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00042">R600Defines.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1DebugLoc_html"><div class="ttname"><a href="classllvm_1_1DebugLoc.html">llvm::DebugLoc</a></div><div class="ttdef"><b>Definition:</b> <a href="DebugLoc_8h_source.html#l00028">DebugLoc.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1fc6641e5ec1428e507a60f29afb6fae"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1fc6641e5ec1428e507a60f29afb6fae">llvm::R600InstrInfo::isPlaceHolderOpcode</a></div><div class="ttdeci">bool isPlaceHolderOpcode(unsigned opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00111">R600InstrInfo.cpp:111</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ac6a69e796fe08ae6005ea6cfec70c4fe"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ac6a69e796fe08ae6005ea6cfec70c4fe">llvm::R600InstrInfo::copyPhysReg</a></div><div class="ttdeci">virtual void copyPhysReg(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator MI, DebugLoc DL, unsigned DestReg, unsigned SrcReg, bool KillSrc) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00050">R600InstrInfo.cpp:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1TargetOpcode_html_a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9"><div class="ttname"><a href="namespacellvm_1_1TargetOpcode.html#a348d4259b5fa6a8ecfe94e7ae512e1a8afbad4e5ed543b4325115bdb3aff2f8d9">llvm::TargetOpcode::COPY</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOpcodes_8h_source.html#l00086">TargetOpcodes.h:86</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_acbc921830578e2741be6549db716c0ce"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#acbc921830578e2741be6549db716c0ce">llvm::MachineBasicBlock::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00238">MachineBasicBlock.h:238</a></div></div>
<div class="ttc" id="R600RegisterInfo_8h_html"><div class="ttname"><a href="R600RegisterInfo_8h.html">R600RegisterInfo.h</a></div><div class="ttdoc">Interface definition for R600RegisterInfo. </div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a57f33975d02029c2b80eaabde0ca0651"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a57f33975d02029c2b80eaabde0ca0651">llvm::R600InstrInfo::isVectorOnly</a></div><div class="ttdeci">bool isVectorOnly(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00192">R600InstrInfo.cpp:192</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab5ce59b75b4fc3e8d75d6ec2cfce1140"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab5ce59b75b4fc3e8d75d6ec2cfce1140">llvm::R600InstrInfo::hasFlagOperand</a></div><div class="ttdeci">bool hasFlagOperand(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01297">R600InstrInfo.cpp:1297</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ad094f465c946d6d12c67fd70900a0e64"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ad094f465c946d6d12c67fd70900a0e64">llvm::R600InstrInfo::AnalyzeBranch</a></div><div class="ttdeci">bool AnalyzeBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *&amp;TBB, MachineBasicBlock *&amp;FBB, SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, bool AllowModify) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00694">R600InstrInfo.cpp:694</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_adf8d9ff79f3e2ce2e2b24587c00dfc4a"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#adf8d9ff79f3e2ce2e2b24587c00dfc4a">llvm::R600InstrInfo::RemoveBranch</a></div><div class="ttdeci">unsigned RemoveBranch(MachineBasicBlock &amp;MBB) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00833">R600InstrInfo.cpp:833</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8h_html_a546839a5c4bcf9f9450967155f48de41"><div class="ttname"><a href="X86DisassemblerDecoder_8h.html#a546839a5c4bcf9f9450967155f48de41">Reg</a></div><div class="ttdeci">Reg</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8h_source.html#l00428">X86DisassemblerDecoder.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a75f287b5a8a0375ca8a96ebfee2dd90c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a75f287b5a8a0375ca8a96ebfee2dd90c">llvm::R600InstrInfo::isCubeOp</a></div><div class="ttdeci">bool isCubeOp(unsigned opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00123">R600InstrInfo.cpp:123</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ad0f1a975fffe996f08baad4ac73feb38"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ad0f1a975fffe996f08baad4ac73feb38">llvm::R600InstrInfo::isProfitableToUnpredicate</a></div><div class="ttdeci">bool isProfitableToUnpredicate(MachineBasicBlock &amp;TMBB, MachineBasicBlock &amp;FMBB) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00960">R600InstrInfo.cpp:960</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a869d77ae27dd6a3e2883d5988c66dd70"><div class="ttname"><a href="R600InstrInfo_8cpp.html#a869d77ae27dd6a3e2883d5988c66dd70">FindLastAluClause</a></div><div class="ttdeci">static MachineBasicBlock::iterator FindLastAluClause(MachineBasicBlock &amp;MBB)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00776">R600InstrInfo.cpp:776</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_aa58438639da1cbfa02c522d1a0132de7"><div class="ttname"><a href="R600InstrInfo_8cpp.html#aa58438639da1cbfa02c522d1a0132de7">getTransSwizzle</a></div><div class="ttdeci">static unsigned getTransSwizzle(R600InstrInfo::BankSwizzle Swz, unsigned Op)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00416">R600InstrInfo.cpp:416</a></div></div>
<div class="ttc" id="R600Defines_8h_html_adc4fb86109ffdf8ce21d7b2d36c9352e"><div class="ttname"><a href="R600Defines_8h.html#adc4fb86109ffdf8ce21d7b2d36c9352e">MO_FLAG_ABS</a></div><div class="ttdeci">#define MO_FLAG_ABS</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00019">R600Defines.h:19</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a18124eff2d5106b9bf041f948a1912cc"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a18124eff2d5106b9bf041f948a1912cc">llvm::MachineOperand::CreateReg</a></div><div class="ttdeci">static MachineOperand CreateReg(unsigned Reg, bool isDef, bool isImp=false, bool isKill=false, bool isDead=false, bool isUndef=false, bool isEarlyClobber=false, unsigned SubReg=0, bool isDebug=false, bool isInternalRead=false)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00560">MachineOperand.h:560</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da756c9e9957dd5d8182f18147ae32a1ee"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da756c9e9957dd5d8182f18147ae32a1ee">R600_InstFlag::ALU_INST</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00045">R600Defines.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2ac18ceda9f2857fea2e5cc4e8bf4ff5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2ac18ceda9f2857fea2e5cc4e8bf4ff5">llvm::MachineOperand::isImm</a></div><div class="ttdeci">bool isImm() const </div><div class="ttdoc">isImm - Tests if this is a MO_Immediate operand. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00226">MachineOperand.h:226</a></div></div>
<div class="ttc" id="ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdef"><b>Definition:</b> <a href="ErrorHandling_8h_source.html#l00103">ErrorHandling.h:103</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00036">TargetRegisterInfo.h:36</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab5e7faaa306fac3ba0087f6dd28ca031"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab5e7faaa306fac3ba0087f6dd28ca031">llvm::R600InstrInfo::PredicateInstruction</a></div><div class="ttdeci">bool PredicateInstruction(MachineInstr *MI, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01015">R600InstrInfo.cpp:1015</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940daa34c84dd5b6e2f1591e971fbe5f08467"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940daa34c84dd5b6e2f1591e971fbe5f08467">R600_InstFlag::LDS_1A1D</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00047">R600Defines.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae4b65c4d557e278d52ff6e39616a6184"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ae4b65c4d557e278d52ff6e39616a6184">llvm::R600InstrInfo::buildMovImm</a></div><div class="ttdeci">MachineInstr * buildMovImm(MachineBasicBlock &amp;BB, MachineBasicBlock::iterator I, unsigned DstReg, uint64_t Imm) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01261">R600InstrInfo.cpp:1261</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a69d6715752707a83ec4cbecff60b5359"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a69d6715752707a83ec4cbecff60b5359">llvm::TargetMachine::getInstrItineraryData</a></div><div class="ttdeci">virtual const InstrItineraryData * getInstrItineraryData() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00155">Target/TargetMachine.h:155</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a9f1fae6a5dbb6e378ca85df1fded8515"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a9f1fae6a5dbb6e378ca85df1fded8515">llvm::MachineInstrBuilder::addImm</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addImm(int64_t Val) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00083">MachineInstrBuilder.h:83</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a28109dffa32be2b2f9cf318174f6cdb4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a28109dffa32be2b2f9cf318174f6cdb4">llvm::R600InstrInfo::ReverseBranchCondition</a></div><div class="ttdeci">bool ReverseBranchCondition(SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00967">R600InstrInfo.cpp:967</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a1ad904deac6dbd960c5c7a473503deb7"><div class="ttname"><a href="R600Defines_8h.html#a1ad904deac6dbd960c5c7a473503deb7">HAS_NATIVE_OPERANDS</a></div><div class="ttdeci">#define HAS_NATIVE_OPERANDS(Flags)</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00053">R600Defines.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae980cc9f29a054fbb25fa7f115c007c7"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ae980cc9f29a054fbb25fa7f115c007c7">llvm::R600InstrInfo::hasInstrModifiers</a></div><div class="ttdeci">bool hasInstrModifiers(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00140">R600InstrInfo.cpp:140</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a7fcdf3063fe5258c5286d395f8762e7d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a7fcdf3063fe5258c5286d395f8762e7d">llvm::R600InstrInfo::buildMovInstr</a></div><div class="ttdeci">MachineInstr * buildMovInstr(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned DstReg, unsigned SrcReg) const </div><div class="ttdoc">Build a MOV instruction. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01271">R600InstrInfo.cpp:1271</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_af47aa3a4bd7d95e1a17e3bc8d20d92e3"><div class="ttname"><a href="R600InstrInfo_8cpp.html#af47aa3a4bd7d95e1a17e3bc8d20d92e3">isJump</a></div><div class="ttdeci">static bool isJump(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00684">R600InstrInfo.cpp:684</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a46661663b36c2b24c3ade17a417714a4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a46661663b36c2b24c3ade17a417714a4">llvm::R600InstrInfo::usesVertexCache</a></div><div class="ttdeci">bool usesVertexCache(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00204">R600InstrInfo.cpp:204</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a86885db28ad1792f1b4cd022b368d669">llvm::R600InstrInfo::ALU_VEC_210</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00048">R600InstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorBase_html_a8a8df4d85555c7954a95f86080cd3b64"><div class="ttname"><a href="classllvm_1_1SmallVectorBase.html#a8a8df4d85555c7954a95f86080cd3b64">llvm::SmallVectorBase::empty</a></div><div class="ttdeci">bool LLVM_ATTRIBUTE_UNUSED_RESULT empty() const </div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00056">SmallVector.h:56</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_a8b57d7c1131a43ded7efc2cdd34d6f19"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html#a8b57d7c1131a43ded7efc2cdd34d6f19">OPCODE_IS_NOT_ZERO</a></div><div class="ttdeci">#define OPCODE_IS_NOT_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00032">AMDGPUInstrInfo.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a242314c0ae0147d1a7ef54c9bc312616"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a242314c0ae0147d1a7ef54c9bc312616">llvm::MachineInstr::getOpcode</a></div><div class="ttdeci">int getOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00261">MachineInstr.h:261</a></div></div>
<div class="ttc" id="MachineInstrBuilder_8h_html"><div class="ttname"><a href="MachineInstrBuilder_8h.html">MachineInstrBuilder.h</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a73ea1e4ec493abfd161da3e3338d54a1"><div class="ttname"><a href="R600Defines_8h.html#a73ea1e4ec493abfd161da3e3338d54a1">MO_FLAG_NEG</a></div><div class="ttdeci">#define MO_FLAG_NEG</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00018">R600Defines.h:18</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a73349916f7e54a6b988a3646c7a02e90ae857cbc5cf8c5a980f0bd245ad5ec61a"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a73349916f7e54a6b988a3646c7a02e90ae857cbc5cf8c5a980f0bd245ad5ec61a">llvm::Intrinsic::memset</a></div><div class="ttdef"><b>Definition:</b> <a href="Intrinsics_8h_source.html#l01262">Intrinsics.h:1262</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00027">BitVector.h:27</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da9fcf11654df8fda1a017ac888e522f8c"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da9fcf11654df8fda1a017ac888e522f8c">R600_InstFlag::VECTOR</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00038">R600Defines.h:38</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ae4e7436eaa9120a5ab201de314735a48"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ae4e7436eaa9120a5ab201de314735a48">llvm::R600InstrInfo::getIEQOpcode</a></div><div class="ttdeci">virtual unsigned getIEQOpcode() const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00092">R600InstrInfo.cpp:92</a></div></div>
<div class="ttc" id="classllvm_1_1InstrItineraryData_html"><div class="ttname"><a href="classllvm_1_1InstrItineraryData.html">llvm::InstrItineraryData</a></div><div class="ttdef"><b>Definition:</b> <a href="MCInstrItineraries_8h_source.html#l00111">MCInstrItineraries.h:111</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a8d8348060ccdeeba13fb8bc651dfbf82"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a8d8348060ccdeeba13fb8bc651dfbf82">llvm::SmallSet::insert</a></div><div class="ttdeci">bool insert(const T &amp;V)</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00059">SmallSet.h:59</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1fe42bb2767f8a1779048285fedd6ff0"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1fe42bb2767f8a1779048285fedd6ff0">llvm::R600InstrInfo::R600InstrInfo</a></div><div class="ttdeci">R600InstrInfo(AMDGPUTargetMachine &amp;tm)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00031">R600InstrInfo.cpp:31</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a4671f8263c7cec241186ad392534117e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a4671f8263c7cec241186ad392534117e">llvm::R600InstrInfo::getFlagOp</a></div><div class="ttdeci">MachineOperand &amp; getFlagOp(MachineInstr *MI, unsigned SrcIdx=0, unsigned Flag=0) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01301">R600InstrInfo.cpp:1301</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a343c9f04399965fa729dc486f772abba"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a343c9f04399965fa729dc486f772abba">llvm::R600InstrInfo::usesTextureCache</a></div><div class="ttdeci">bool usesTextureCache(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00213">R600InstrInfo.cpp:213</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a7059d68a29d5ecfb37623ab45cdb4e8d"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a7059d68a29d5ecfb37623ab45cdb4e8d">llvm::MachineOperand::getImm</a></div><div class="ttdeci">int64_t getImm() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00402">MachineOperand.h:402</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_adb7950e2619b4e76c914054f22cd3ac8"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#adb7950e2619b4e76c914054f22cd3ac8">llvm::AMDGPUInstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00260">AMDGPUInstrInfo.cpp:260</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a2a25c462b91ac5da41f4ab7edc32b650"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a2a25c462b91ac5da41f4ab7edc32b650">llvm::MachineBasicBlock::rend</a></div><div class="ttdeci">reverse_iterator rend()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00242">MachineBasicBlock.h:242</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ad8c9657cfb03ef2ebf6364ba9d68c127"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ad8c9657cfb03ef2ebf6364ba9d68c127">llvm::MachineBasicBlock::rbegin</a></div><div class="ttdeci">reverse_iterator rbegin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00240">MachineBasicBlock.h:240</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a5db27a4b9f3ba33c06de09b0efc8ff3b"><div class="ttname"><a href="R600InstrInfo_8cpp.html#a5db27a4b9f3ba33c06de09b0efc8ff3b">SRC_SEL_ROWS</a></div><div class="ttdeci">#define SRC_SEL_ROWS</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00268">R600InstrInfo.cpp:268</a></div></div>
<div class="ttc" id="R600MachineFunctionInfo_8h_html"><div class="ttname"><a href="R600MachineFunctionInfo_8h.html">R600MachineFunctionInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_a8bf63dbc23353a7e8cf843ee792245ef"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#a8bf63dbc23353a7e8cf843ee792245ef">llvm::AMDGPUSubtarget::hasVertexCache</a></div><div class="ttdeci">bool hasVertexCache() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00050">AMDGPUSubtarget.cpp:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_aabad9b72f6d20d3462efc34020d39f73"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#aabad9b72f6d20d3462efc34020d39f73">llvm::MachineInstr::getParent</a></div><div class="ttdeci">const MachineBasicBlock * getParent() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00119">MachineInstr.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1BranchProbability_html"><div class="ttname"><a href="classllvm_1_1BranchProbability.html">llvm::BranchProbability</a></div><div class="ttdef"><b>Definition:</b> <a href="BranchProbability_8h_source.html#l00025">BranchProbability.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUMachineFunction_html_ae5a87b5142a00c69e029beeb4f35b74d"><div class="ttname"><a href="classllvm_1_1AMDGPUMachineFunction.html#ae5a87b5142a00c69e029beeb4f35b74d">llvm::AMDGPUMachineFunction::ShaderType</a></div><div class="ttdeci">unsigned ShaderType</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUMachineFunction_8h_source.html#l00025">AMDGPUMachineFunction.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a77846ac8ec94d5174217aa30016bf1b6"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a77846ac8ec94d5174217aa30016bf1b6">llvm::R600InstrInfo::isExport</a></div><div class="ttdeci">bool isExport(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00200">R600InstrInfo.cpp:200</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ac51be7ff80fe8d6ae5e8c0acb194908a"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ac51be7ff80fe8d6ae5e8c0acb194908a">llvm::MachineBasicBlock::iterator</a></div><div class="ttdeci">bundle_iterator&lt; MachineInstr, instr_iterator &gt; iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00212">MachineBasicBlock.h:212</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64DB_html_a6fce8157775f3ec93f326b52b0f1e0f5a4916e736d6b7cc68359b39d5eb50f6db"><div class="ttname"><a href="namespacellvm_1_1A64DB.html#a6fce8157775f3ec93f326b52b0f1e0f5a4916e736d6b7cc68359b39d5eb50f6db">llvm::A64DB::ST</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00178">AArch64BaseInfo.h:178</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a5e31e0153b282f4c388cdc6880cb9720"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a5e31e0153b282f4c388cdc6880cb9720">llvm::R600InstrInfo::getPredicationCost</a></div><div class="ttdeci">unsigned int getPredicationCost(const MachineInstr *) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01049">R600InstrInfo.cpp:1049</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a2b002b03ea1213b23598231f183d8e1d"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a2b002b03ea1213b23598231f183d8e1d">llvm::R600InstrInfo::isPredicable</a></div><div class="ttdeci">bool isPredicable(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00907">R600InstrInfo.cpp:907</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af6055deb7ab8c9eb563d8b3ea3220c4e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#af6055deb7ab8c9eb563d8b3ea3220c4e">llvm::R600InstrInfo::getSrcs</a></div><div class="ttdeci">SmallVector&lt; std::pair&lt; MachineOperand *, int64_t &gt;, 3 &gt; getSrcs(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00294">R600InstrInfo.cpp:294</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0baaa57666a845a35e579bfa1c94aad9"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0baaa57666a845a35e579bfa1c94aad9">llvm::R600InstrInfo::FindSwizzleForVectorSlot</a></div><div class="ttdeci">bool FindSwizzleForVectorSlot(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00512">R600InstrInfo.cpp:512</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00031">SmallSet.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a302e45878c6dc1714334c7ce96d56846"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a302e45878c6dc1714334c7ce96d56846">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00267">MachineInstr.h:267</a></div></div>
<div class="ttc" id="structllvm_1_1AMDGPURegisterInfo_html_a20f1237520dfe109f5ca3bae48b81cb5"><div class="ttname"><a href="structllvm_1_1AMDGPURegisterInfo.html#a20f1237520dfe109f5ca3bae48b81cb5">llvm::AMDGPURegisterInfo::getSubRegFromChannel</a></div><div class="ttdeci">unsigned getSubRegFromChannel(unsigned Channel) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPURegisterInfo_8cpp_source.html#l00049">AMDGPURegisterInfo.cpp:49</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a7cbbfa9f3f58a5117d8faf6f9f2175e5"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a7cbbfa9f3f58a5117d8faf6f9f2175e5">llvm::R600InstrInfo::isPredicated</a></div><div class="ttdeci">bool isPredicated(const MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00891">R600InstrInfo.cpp:891</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a8be174821a853a8166c14fa44a8fba64"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a8be174821a853a8166c14fa44a8fba64">llvm::AMDGPUInstrInfo::TM</a></div><div class="ttdeci">TargetMachine &amp; TM</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00048">AMDGPUInstrInfo.h:48</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ace87802d98aa558e3ab9e6bd927f9fb4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ace87802d98aa558e3ab9e6bd927f9fb4">llvm::R600InstrInfo::getRegisterInfo</a></div><div class="ttdeci">const R600RegisterInfo &amp; getRegisterInfo() const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00037">R600InstrInfo.cpp:37</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a4833be56fd15da4e4b29b94a7249f489"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a4833be56fd15da4e4b29b94a7249f489">llvm::R600InstrInfo::getIndirectAddrRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getIndirectAddrRegClass() const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01089">R600InstrInfo.cpp:1089</a></div></div>
<div class="ttc" id="namespacellvm_1_1NVPTXISD_html_a594ac167d52343b1fe4cec37bb7dc31ca5809de82deaac64863d62b48e0177f08"><div class="ttname"><a href="namespacellvm_1_1NVPTXISD.html#a594ac167d52343b1fe4cec37bb7dc31ca5809de82deaac64863d62b48e0177f08">llvm::NVPTXISD::RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="NVPTXISelLowering_8h_source.html#l00049">NVPTXISelLowering.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73">llvm::R600InstrInfo::BankSwizzle</a></div><div class="ttdeci">BankSwizzle</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00042">R600InstrInfo.h:42</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ac2dc0fa143c9f2127f0501734577a0a0"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ac2dc0fa143c9f2127f0501734577a0a0">llvm::MachineFunction::getInfo</a></div><div class="ttdeci">Ty * getInfo()</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00236">MachineFunction.h:236</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a2feaa1c69335c6b9028076cd68c7a5f5"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a2feaa1c69335c6b9028076cd68c7a5f5">llvm::MachineOperand::setImm</a></div><div class="ttdeci">void setImm(int64_t immVal)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00488">MachineOperand.h:488</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73aa6bf14686367ef224ca73de39bf15703">llvm::R600InstrInfo::ALU_VEC_201</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00047">R600InstrInfo.h:47</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a321e37d79af8b4287f8a1dcf9aff9c01"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a321e37d79af8b4287f8a1dcf9aff9c01">llvm::DenseMapBase::end</a></div><div class="ttdeci">iterator end()</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00057">DenseMap.h:57</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1804b7629c6b7dfd42443e6e429dbc12"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1804b7629c6b7dfd42443e6e429dbc12">llvm::R600InstrInfo::getOperandIdx</a></div><div class="ttdeci">int getOperandIdx(const MachineInstr &amp;MI, unsigned Op) const </div><div class="ttdoc">Get the index of Op in the MachineInstr. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01277">R600InstrInfo.cpp:1277</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da65fb6d999803c0872b80b25f3c77a893">R600_InstFlag::OP3</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00037">R600Defines.h:37</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a659b83776b37f3b409b9f45648bf4509"><div class="ttname"><a href="R600InstrInfo_8cpp.html#a659b83776b37f3b409b9f45648bf4509">findFirstPredicateSetterFrom</a></div><div class="ttdeci">static MachineInstr * findFirstPredicateSetterFrom(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00671">R600InstrInfo.cpp:671</a></div></div>
<div class="ttc" id="AMDGPUTargetMachine_8h_html"><div class="ttname"><a href="AMDGPUTargetMachine_8h.html">AMDGPUTargetMachine.h</a></div><div class="ttdoc">The AMDGPU TargetMachine interface definition for hw codgen targets. </div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da3d4a41f6cbe937cb61147d56a0bc90a0"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da3d4a41f6cbe937cb61147d56a0bc90a0">R600_InstFlag::TRIG</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00036">R600Defines.h:36</a></div></div>
<div class="ttc" id="namespacellvm_html_a980570dc1410d4ef53806f82028ca381"><div class="ttname"><a href="namespacellvm.html#a980570dc1410d4ef53806f82028ca381">llvm::BuildMI</a></div><div class="ttdeci">MachineInstrBuilder BuildMI(MachineFunction &amp;MF, DebugLoc DL, const MCInstrDesc &amp;MCID)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00223">MachineInstrBuilder.h:223</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a02aa9d4cbd6ffcc70dfe1143ec0995ef"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a02aa9d4cbd6ffcc70dfe1143ec0995ef">llvm::TargetMachine::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00120">Target/TargetMachine.h:120</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a190837f9d51526f9c7df31ee77c7acf3"><div class="ttname"><a href="R600Defines_8h.html#a190837f9d51526f9c7df31ee77c7acf3">MO_FLAG_CLAMP</a></div><div class="ttdeci">#define MO_FLAG_CLAMP</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00017">R600Defines.h:17</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_ab335e668fd33542ea14a2c7b527e64d3"><div class="ttname"><a href="Target_2README_8txt.html#ab335e668fd33542ea14a2c7b527e64d3">n</a></div><div class="ttdeci">The same transformation can work with an even modulo with the addition of a and shrink the compare RHS by the same amount Unless the target supports that transformation probably isn t worthwhile The transformation can also easily be made to work with non zero equality for n</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00723">Target/README.txt:723</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a8a82683fccdef8a5ef772ef03277aee7"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a8a82683fccdef8a5ef772ef03277aee7">llvm::MachineOperand::setIsKill</a></div><div class="ttdeci">void setIsKill(bool Val=true)</div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00367">MachineOperand.h:367</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a45028d169700cac71cf6c613a94236ee"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a45028d169700cac71cf6c613a94236ee">llvm::MachineBasicBlock::findDebugLoc</a></div><div class="ttdeci">DebugLoc findDebugLoc(instr_iterator MBBI)</div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_add9477a0a18c76d6cf088f26c7af54e3"><div class="ttname"><a href="R600InstrInfo_8cpp.html#add9477a0a18c76d6cf088f26c7af54e3">NextPossibleSolution</a></div><div class="ttdeci">static bool NextPossibleSolution(std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;SwzCandidate, unsigned Idx)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00493">R600InstrInfo.cpp:493</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a6f0dc124051d7de7745100cc80e1db35">llvm::R600InstrInfo::ALU_VEC_102_SCL_221</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00046">R600InstrInfo.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html_ab69826b343463233f9caa2aeb2fdbf93"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html#ab69826b343463233f9caa2aeb2fdbf93">llvm::AMDGPUSubtarget::hasCaymanISA</a></div><div class="ttdeci">bool hasCaymanISA() const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8cpp_source.html#l00066">AMDGPUSubtarget.cpp:66</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html_a5af2fed99951774b6a14d30ec6e73792"><div class="ttname"><a href="classllvm_1_1TargetMachine.html#a5af2fed99951774b6a14d30ec6e73792">llvm::TargetMachine::getSubtarget</a></div><div class="ttdeci">const STC &amp; getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00132">Target/TargetMachine.h:132</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da5c7761a47418fadaea243842b44f7c7d"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da5c7761a47418fadaea243842b44f7c7d">R600_InstFlag::OP1</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00041">R600Defines.h:41</a></div></div>
<div class="ttc" id="Target_2README_8txt_html_acb559820d9ca11295b4500f179ef6392"><div class="ttname"><a href="Target_2README_8txt.html#acb559820d9ca11295b4500f179ef6392">i</a></div><div class="ttdeci">i</div><div class="ttdef"><b>Definition:</b> <a href="Target_2README_8txt_source.html#l00029">Target/README.txt:29</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6b2205f736365a9d76695a91376b7ac4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6b2205f736365a9d76695a91376b7ac4">llvm::R600InstrInfo::usesAddressRegister</a></div><div class="ttdeci">bool usesAddressRegister(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00233">R600InstrInfo.cpp:233</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html"><div class="ttname"><a href="classllvm_1_1MachineOperand.html">llvm::MachineOperand</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00043">MachineOperand.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVector_html"><div class="ttname"><a href="classllvm_1_1SmallVector.html">llvm::SmallVector</a></div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00880">SmallVector.h:880</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html_a282bdc42bb882ca7beb29fe5c21da074"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html#a282bdc42bb882ca7beb29fe5c21da074">llvm::R600RegisterInfo::isPhysRegLiveAcrossClauses</a></div><div class="ttdeci">virtual bool isPhysRegLiveAcrossClauses(unsigned Reg) const </div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8cpp_source.html#l00089">R600RegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a91cd4602f489830d37bb4f28eabb7996"><div class="ttname"><a href="R600InstrInfo_8cpp.html#a91cd4602f489830d37bb4f28eabb7996">OPERAND_CASE</a></div><div class="ttdeci">#define OPERAND_CASE(Label)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01174">R600InstrInfo.cpp:1174</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da235b9c63d7ec658a5b8b478667388870"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da235b9c63d7ec658a5b8b478667388870">R600_InstFlag::LDS_1A</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00046">R600Defines.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUFrameLowering_html_ab54efae46843f317ae78b5f43fa94db5"><div class="ttname"><a href="classllvm_1_1AMDGPUFrameLowering.html#ab54efae46843f317ae78b5f43fa94db5">llvm::AMDGPUFrameLowering::getStackWidth</a></div><div class="ttdeci">virtual unsigned getStackWidth(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUFrameLowering_8cpp_source.html#l00027">AMDGPUFrameLowering.cpp:27</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a8319c256f5ec9ff1854d38b1c9319db4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a8319c256f5ec9ff1854d38b1c9319db4">llvm::R600InstrInfo::getInstrLatency</a></div><div class="ttdeci">unsigned int getInstrLatency(const InstrItineraryData *ItinData, const MachineInstr *MI, unsigned *PredCost=0) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01053">R600InstrInfo.cpp:1053</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae165b2f9fc3cfab734c7a4c4d61044ce"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae165b2f9fc3cfab734c7a4c4d61044ce">llvm::MachineInstr::findRegisterUseOperandIdx</a></div><div class="ttdeci">int findRegisterUseOperandIdx(unsigned Reg, bool isKill=false, const TargetRegisterInfo *TRI=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01000">MachineInstr.cpp:1000</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a119ae5f9f75c4e7e3c3dfb1d27b8ef4c">llvm::R600InstrInfo::ALU_VEC_021_SCL_122</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00044">R600InstrInfo.h:44</a></div></div>
<div class="ttc" id="R600Defines_8h_html_afa52d19180ca48825c8a2af55ebb3ee0"><div class="ttname"><a href="R600Defines_8h.html#afa52d19180ca48825c8a2af55ebb3ee0">IS_TEX</a></div><div class="ttdeci">#define IS_TEX(desc)</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00063">R600Defines.h:63</a></div></div>
<div class="ttc" id="R600Defines_8h_html"><div class="ttname"><a href="R600Defines_8h.html">R600Defines.h</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00591">BitVector.h:591</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a53dddf32a33d6570134a6864e4add034"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a53dddf32a33d6570134a6864e4add034">llvm::R600InstrInfo::isTrig</a></div><div class="ttdeci">bool isTrig(const MachineInstr &amp;MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00041">R600InstrInfo.cpp:41</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a62318be18f9fc4ffb5247c9bae6befb4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a62318be18f9fc4ffb5247c9bae6befb4">llvm::R600InstrInfo::mustBeLastInClause</a></div><div class="ttdeci">bool mustBeLastInClause(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00223">R600InstrInfo.cpp:223</a></div></div>
<div class="ttc" id="classllvm_1_1DFAPacketizer_html"><div class="ttname"><a href="classllvm_1_1DFAPacketizer.html">llvm::DFAPacketizer</a></div><div class="ttdef"><b>Definition:</b> <a href="DFAPacketizer_8h_source.html#l00043">DFAPacketizer.h:43</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_abdfa90a858cec4adf79af2ca2985b520"><div class="ttname"><a href="R600InstrInfo_8cpp.html#abdfa90a858cec4adf79af2ca2985b520">isPredicateSetter</a></div><div class="ttdeci">static bool isPredicateSetter(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00661">R600InstrInfo.cpp:661</a></div></div>
<div class="ttc" id="CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_2README_8txt_source.html#l00036">CodeGen/README.txt:36</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_ae016d4c093fae29a0299228102e55cf4"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#ae016d4c093fae29a0299228102e55cf4">llvm::MachineInstr::findFirstPredOperandIdx</a></div><div class="ttdeci">int findFirstPredOperandIdx() const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01082">MachineInstr.cpp:1082</a></div></div>
<div class="ttc" id="structllvm_1_1R600RegisterInfo_html"><div class="ttname"><a href="structllvm_1_1R600RegisterInfo.html">llvm::R600RegisterInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="R600RegisterInfo_8h_source.html#l00025">R600RegisterInfo.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a0a1cf472c1334619a363dfcb9f377649"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a0a1cf472c1334619a363dfcb9f377649">llvm::R600InstrInfo::getSelIdx</a></div><div class="ttdeci">int getSelIdx(unsigned Opcode, unsigned SrcIdx) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00269">R600InstrInfo.cpp:269</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html">llvm::AMDGPUInstrInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00041">AMDGPUInstrInfo.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_a31cbc052d92742c2b149cd5c40baf11d"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#a31cbc052d92742c2b149cd5c40baf11d">llvm::AMDGPUInstrInfo::getIndirectIndexEnd</a></div><div class="ttdeci">virtual int getIndirectIndexEnd(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00314">AMDGPUInstrInfo.cpp:314</a></div></div>
<div class="ttc" id="namespacellvm_1_1LibFunc_html_abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d"><div class="ttname"><a href="namespacellvm_1_1LibFunc.html#abf8f6830387f338fed0bce2e65108c6fae7c250f342cdb9309f3da0ef30e1460d">llvm::LibFunc::write</a></div><div class="ttdoc">ssize_t write(int fildes, const void *buf, size_t nbyte); </div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00648">TargetLibraryInfo.h:648</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a82ba91233cc87a7fcdaa6f41c32219a5"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a82ba91233cc87a7fcdaa6f41c32219a5">llvm::R600InstrInfo::InsertBranch</a></div><div class="ttdeci">unsigned InsertBranch(MachineBasicBlock &amp;MBB, MachineBasicBlock *TBB, MachineBasicBlock *FBB, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Cond, DebugLoc DL) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00787">R600InstrInfo.cpp:787</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00050">MachineInstr.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aa6cbe56d89b87c5e1d2f0f33eba03f1c"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aa6cbe56d89b87c5e1d2f0f33eba03f1c">llvm::R600InstrInfo::SubsumesPredicate</a></div><div class="ttdeci">bool SubsumesPredicate(const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred1, const SmallVectorImpl&lt; MachineOperand &gt; &amp;Pred2) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01008">R600InstrInfo.cpp:1008</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_ab47bdd7d4e6c3fe1c04ad4c006f13ecc"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#ab47bdd7d4e6c3fe1c04ad4c006f13ecc">llvm::R600InstrInfo::addFlag</a></div><div class="ttdeci">void addFlag(MachineInstr *MI, unsigned Operand, unsigned Flag) const </div><div class="ttdoc">Add one of the MO_FLAG* flags to the specified Operand. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01356">R600InstrInfo.cpp:1356</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a60dbe072b2564dd885c0273a1ddae5c5"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a60dbe072b2564dd885c0273a1ddae5c5">llvm::R600InstrInfo::reserveIndirectRegisters</a></div><div class="ttdeci">void reserveIndirectRegisters(BitVector &amp;Reserved, const MachineFunction &amp;MF) const </div><div class="ttdoc">Reserve the registers that may be accesed using indirect addressing. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01061">R600InstrInfo.cpp:1061</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a9cdbc1e11dd9a91f7f8798472db60fc8"><div class="ttname"><a href="R600Defines_8h.html#a9cdbc1e11dd9a91f7f8798472db60fc8">MO_FLAG_NOT_LAST</a></div><div class="ttdeci">#define MO_FLAG_NOT_LAST</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00022">R600Defines.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a6c959d12d983263ee65720ec2004b030"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a6c959d12d983263ee65720ec2004b030">llvm::R600InstrInfo::buildDefaultInstruction</a></div><div class="ttdeci">MachineInstrBuilder buildDefaultInstruction(MachineBasicBlock &amp;MBB, MachineBasicBlock::iterator I, unsigned Opcode, unsigned DstReg, unsigned Src0Reg, unsigned Src1Reg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01133">R600InstrInfo.cpp:1133</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a83f0503b0b6524f6152fb17abc0972ae"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a83f0503b0b6524f6152fb17abc0972ae">llvm::R600InstrInfo::DefinesPredicate</a></div><div class="ttdeci">bool DefinesPredicate(MachineInstr *MI, std::vector&lt; MachineOperand &gt; &amp;Pred) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01001">R600InstrInfo.cpp:1001</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a12d5f426acafa2dea032861636976889"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a12d5f426acafa2dea032861636976889">llvm::SmallSet::size</a></div><div class="ttdeci">unsigned size() const </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00043">SmallSet.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aa178c1bd1b1e7866c5d86efdcc9a9759"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aa178c1bd1b1e7866c5d86efdcc9a9759">llvm::R600InstrInfo::isProfitableToDupForIfCvt</a></div><div class="ttdeci">bool isProfitableToDupForIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCyles, const BranchProbability &amp;Probability) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00952">R600InstrInfo.cpp:952</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aab82728796f30c6a4042ed935219f5e3"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aab82728796f30c6a4042ed935219f5e3">llvm::R600InstrInfo::buildIndirectRead</a></div><div class="ttdeci">virtual MachineInstrBuilder buildIndirectRead(MachineBasicBlock *MBB, MachineBasicBlock::iterator I, unsigned ValueReg, unsigned Address, unsigned OffsetReg) const </div><div class="ttdoc">Build instruction(s) for an indirect register read. </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01110">R600InstrInfo.cpp:1110</a></div></div>
<div class="ttc" id="classllvm_1_1MCOperandInfo_html_ad3abf78805559fecd7642d0c57032c56"><div class="ttname"><a href="classllvm_1_1MCOperandInfo.html#ad3abf78805559fecd7642d0c57032c56">llvm::MCOperandInfo::RegClass</a></div><div class="ttdeci">int16_t RegClass</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00064">MCInstrDesc.h:64</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUSubtarget_html"><div class="ttname"><a href="classllvm_1_1AMDGPUSubtarget.html">llvm::AMDGPUSubtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUSubtarget_8h_source.html#l00029">AMDGPUSubtarget.h:29</a></div></div>
<div class="ttc" id="R600Defines_8h_html_af0879284b65ffa68ff468f299b465a39"><div class="ttname"><a href="R600Defines_8h.html#af0879284b65ffa68ff468f299b465a39">GET_FLAG_OPERAND_IDX</a></div><div class="ttdeci">#define GET_FLAG_OPERAND_IDX(Flags)</div><div class="ttdoc">Helper for getting the operand index for the instruction flags operand. </div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00028">R600Defines.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUFrameLowering_html"><div class="ttname"><a href="classllvm_1_1AMDGPUFrameLowering.html">llvm::AMDGPUFrameLowering</a></div><div class="ttdoc">Information about the stack frame layout on the AMDGPU targets. </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUFrameLowering_8h_source.html#l00028">AMDGPUFrameLowering.h:28</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_a624a062754a09d3787614d8627096705"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#a624a062754a09d3787614d8627096705">llvm::MachineOperand::setReg</a></div><div class="ttdeci">void setReg(unsigned Reg)</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l00049">MachineInstr.cpp:49</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1a5b9275f43c09965817c3a9645852c4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1a5b9275f43c09965817c3a9645852c4">llvm::R600InstrInfo::isLegalUpTo</a></div><div class="ttdeci">unsigned isLegalUpTo(const std::vector&lt; std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &gt; &amp;IGSrcs, const std::vector&lt; R600InstrInfo::BankSwizzle &gt; &amp;Swz, const std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; &amp;TransSrcs, R600InstrInfo::BankSwizzle TransSwz) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00443">R600InstrInfo.cpp:443</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="AArch64Disassembler_8cpp_html_a30bccd0ebacd9892c243f7bd520e4aa0"><div class="ttname"><a href="AArch64Disassembler_8cpp.html#a30bccd0ebacd9892c243f7bd520e4aa0">getReg</a></div><div class="ttdeci">static unsigned getReg(const void *D, unsigned RC, unsigned RegNo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64Disassembler_8cpp_source.html#l00299">AArch64Disassembler.cpp:299</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a2f106e8d8dd41bc78c3bc657bd58dc72"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a2f106e8d8dd41bc78c3bc657bd58dc72">llvm::MachineInstr::findRegisterDefOperandIdx</a></div><div class="ttdeci">int findRegisterDefOperandIdx(unsigned Reg, bool isDead=false, bool Overlap=false, const TargetRegisterInfo *TRI=NULL) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8cpp_source.html#l01053">MachineInstr.cpp:1053</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a684a33b88b11aeed1300272bb4cf9f73a0832a5c3ff57aae92a383a07ee10062e">llvm::R600InstrInfo::ALU_VEC_012_SCL_210</a></div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8h_source.html#l00043">R600InstrInfo.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_ab2d91e7bec944efcbc39d8e30644f111"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#ab2d91e7bec944efcbc39d8e30644f111">llvm::MachineBasicBlock::begin</a></div><div class="ttdeci">iterator begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00236">MachineBasicBlock.h:236</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_aa5e147070b891925356b02f07be17f38"><div class="ttname"><a href="R600InstrInfo_8cpp.html#aa5e147070b891925356b02f07be17f38">Swizzle</a></div><div class="ttdeci">static std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; Swizzle(std::vector&lt; std::pair&lt; int, unsigned &gt; &gt; Src, R600InstrInfo::BankSwizzle Swz)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00387">R600InstrInfo.cpp:387</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html">llvm::MachineInstrBuilder</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00045">MachineInstrBuilder.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_abb29912c607d99a0dbc42453b3fdeadf"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#abb29912c607d99a0dbc42453b3fdeadf">llvm::R600InstrInfo::getMaxAlusPerClause</a></div><div class="ttdeci">unsigned getMaxAlusPerClause() const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l01129">R600InstrInfo.cpp:1129</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a520bbb1242cd198cb0e5b3d157870f32"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a520bbb1242cd198cb0e5b3d157870f32">llvm::R600InstrInfo::isReductionOp</a></div><div class="ttdeci">bool isReductionOp(unsigned opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00119">R600InstrInfo.cpp:119</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940dab4b8bb828479e92fedd7719ef824ded9"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940dab4b8bb828479e92fedd7719ef824ded9">R600_InstFlag::LDS_1A2D</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00049">R600Defines.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ab75f703d251cc0ce0206fe00a999db86"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ab75f703d251cc0ce0206fe00a999db86">llvm::MachineOperand::getReg</a></div><div class="ttdeci">unsigned getReg() const </div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00259">MachineOperand.h:259</a></div></div>
<div class="ttc" id="R600InstrInfo_8cpp_html_a54d7439b3555f2971b6fe775ae65fc13"><div class="ttname"><a href="R600InstrInfo_8cpp.html#a54d7439b3555f2971b6fe775ae65fc13">isBranch</a></div><div class="ttdeci">static bool isBranch(unsigned Opcode)</div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00688">R600InstrInfo.cpp:688</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html_a0848c971395758cf592821550b725853"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html#a0848c971395758cf592821550b725853">llvm::MachineBasicBlock::reverse_iterator</a></div><div class="ttdeci">std::reverse_iterator&lt; iterator &gt; reverse_iterator</div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00216">MachineBasicBlock.h:216</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a0037ac891190e1408b04a48156c3368c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a0037ac891190e1408b04a48156c3368c">llvm::MachineInstr::operands_begin</a></div><div class="ttdeci">mop_iterator operands_begin()</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00284">MachineInstr.h:284</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aa4ec3d27914ec6ec1495dcf58d66599e"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aa4ec3d27914ec6ec1495dcf58d66599e">llvm::R600InstrInfo::definesAddressRegister</a></div><div class="ttdeci">bool definesAddressRegister(MachineInstr *MI) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00237">R600InstrInfo.cpp:237</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_aa1ec82398ade62414be35d8431c0a33b"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#aa1ec82398ade62414be35d8431c0a33b">llvm::MachineInstrBuilder::addMBB</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addMBB(MachineBasicBlock *MBB, unsigned char TargetFlags=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00098">MachineInstrBuilder.h:98</a></div></div>
<div class="ttc" id="classllvm_1_1AMDGPUInstrInfo_html_aeb3a2c4e0d9761fadeb987d4e723a0ea"><div class="ttname"><a href="classllvm_1_1AMDGPUInstrInfo.html#aeb3a2c4e0d9761fadeb987d4e723a0ea">llvm::AMDGPUInstrInfo::getIndirectIndexBegin</a></div><div class="ttdeci">virtual int getIndirectIndexBegin(const MachineFunction &amp;MF) const </div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00279">AMDGPUInstrInfo.cpp:279</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a02bc7e1abaae72119abf9ee69086c5fa"><div class="ttname"><a href="R600Defines_8h.html#a02bc7e1abaae72119abf9ee69086c5fa">GET_REG_INDEX</a></div><div class="ttdeci">#define GET_REG_INDEX(reg)</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00060">R600Defines.h:60</a></div></div>
<div class="ttc" id="classllvm_1_1MCInstrDesc_html_aa4766bd7c8b854a0c28d85283ab303ad"><div class="ttname"><a href="classllvm_1_1MCInstrDesc.html#aa4766bd7c8b854a0c28d85283ab303ad">llvm::MCInstrDesc::OpInfo</a></div><div class="ttdeci">const MCOperandInfo * OpInfo</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00148">MCInstrDesc.h:148</a></div></div>
<div class="ttc" id="R600Defines_8h_html_a39081f15fe8b8f49b5476e7a23fb735c"><div class="ttname"><a href="R600Defines_8h.html#a39081f15fe8b8f49b5476e7a23fb735c">IS_VTX</a></div><div class="ttdeci">#define IS_VTX(desc)</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00062">R600Defines.h:62</a></div></div>
<div class="ttc" id="namespacellvm_1_1A64CC_html_af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442"><div class="ttname"><a href="namespacellvm_1_1A64CC.html#af5804bc0518be9568f73db566e4d6f46a2db5e7546f960277ff98f96cd5624442">llvm::A64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00035">AArch64BaseInfo.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af7b7cc08d963d094cc66f42d563b1874"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#af7b7cc08d963d094cc66f42d563b1874">llvm::R600InstrInfo::isProfitableToIfCvt</a></div><div class="ttdeci">bool isProfitableToIfCvt(MachineBasicBlock &amp;MBB, unsigned NumCyles, unsigned ExtraPredCycles, const BranchProbability &amp;Probability) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00933">R600InstrInfo.cpp:933</a></div></div>
<div class="ttc" id="namespacellvm_html_a7923e3e207de8bc1d0d6a5091316ddde"><div class="ttname"><a href="namespacellvm.html#a7923e3e207de8bc1d0d6a5091316ddde">llvm::prior</a></div><div class="ttdeci">ItTy prior(ItTy it, Dist n)</div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l00167">STLExtras.h:167</a></div></div>
<div class="ttc" id="classllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00061">Target/TargetMachine.h:61</a></div></div>
<div class="ttc" id="namespacellvm_1_1AMDGPU_html_a96fc2c48f4966f446aa082e866338c23"><div class="ttname"><a href="namespacellvm_1_1AMDGPU.html#a96fc2c48f4966f446aa082e866338c23">llvm::AMDGPU::getNamedOperandIdx</a></div><div class="ttdeci">int16_t getNamedOperandIdx(uint16_t Opcode, uint16_t NamedIndex)</div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a1adf84c71798a4f0aa78ddf235320c88"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a1adf84c71798a4f0aa78ddf235320c88">llvm::R600InstrInfo::isMov</a></div><div class="ttdeci">virtual bool isMov(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00096">R600InstrInfo.cpp:96</a></div></div>
<div class="ttc" id="R600Defines_8h_html_ae930f7daa3ebaac65c1bdcb69492ea7c"><div class="ttname"><a href="R600Defines_8h.html#ae930f7daa3ebaac65c1bdcb69492ea7c">MO_FLAG_MASK</a></div><div class="ttdeci">#define MO_FLAG_MASK</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00020">R600Defines.h:20</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a4b39400c798e317e9525d46fc8221012"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a4b39400c798e317e9525d46fc8221012">llvm::R600InstrInfo::isLDSNoRetInstr</a></div><div class="ttdeci">bool isLDSNoRetInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00156">R600InstrInfo.cpp:156</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_adac9d699d7dcdfb4f5f92432cb7ac4b4"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#adac9d699d7dcdfb4f5f92432cb7ac4b4">llvm::R600InstrInfo::fitsConstReadLimitations</a></div><div class="ttdeci">bool fitsConstReadLimitations(const std::vector&lt; MachineInstr * &gt; &amp;) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00623">R600InstrInfo.cpp:623</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_aff4929f96b07058beefbcb3097a7da7f"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#aff4929f96b07058beefbcb3097a7da7f">llvm::R600InstrInfo::isLDSRetInstr</a></div><div class="ttdeci">bool isLDSRetInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00160">R600InstrInfo.cpp:160</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af84cb86f767529ac5d4123e1ca51cffd"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#af84cb86f767529ac5d4123e1ca51cffd">llvm::R600InstrInfo::isALUInstr</a></div><div class="ttdeci">bool isALUInstr(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00134">R600InstrInfo.cpp:134</a></div></div>
<div class="ttc" id="classllvm_1_1DenseMapBase_html_a21cf94357e53cd1069aba475266fdb63"><div class="ttname"><a href="classllvm_1_1DenseMapBase.html#a21cf94357e53cd1069aba475266fdb63">llvm::DenseMapBase::find</a></div><div class="ttdeci">iterator find(const KeyT &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="DenseMap_8h_source.html#l00108">DenseMap.h:108</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstrBuilder_html_a5125cce72b214df09ca8f93dcbbf4c3a"><div class="ttname"><a href="classllvm_1_1MachineInstrBuilder.html#a5125cce72b214df09ca8f93dcbbf4c3a">llvm::MachineInstrBuilder::addReg</a></div><div class="ttdeci">const MachineInstrBuilder &amp; addReg(unsigned RegNo, unsigned flags=0, unsigned SubReg=0) const </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00064">MachineInstrBuilder.h:64</a></div></div>
<div class="ttc" id="namespaceR600__InstFlag_html_a23106439cc906be24dc8953eedd3940da3c896030b8fb10a4fefaffd08e5c5918"><div class="ttname"><a href="namespaceR600__InstFlag.html#a23106439cc906be24dc8953eedd3940da3c896030b8fb10a4fefaffd08e5c5918">R600_InstFlag::IS_EXPORT</a></div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00048">R600Defines.h:48</a></div></div>
<div class="ttc" id="namespacellvm_1_1RegState_html_a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5"><div class="ttname"><a href="namespacellvm_1_1RegState.html#a079b254e749130fbe5d740f314ca92daa72c17e2ff2d5af62a30e56ac152aa8d5">llvm::RegState::Define</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstrBuilder_8h_source.html#l00031">MachineInstrBuilder.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_a3221cbd8ae4c796e46f4c4d7b318dd38"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#a3221cbd8ae4c796e46f4c4d7b318dd38">llvm::R600InstrInfo::CreateTargetScheduleState</a></div><div class="ttdeci">DFAPacketizer * CreateTargetScheduleState(const TargetMachine *TM, const ScheduleDAG *DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00654">R600InstrInfo.cpp:654</a></div></div>
<div class="ttc" id="classllvm_1_1R600InstrInfo_html_af5ecb6a9739febf2aaaaa4eb2d13f9cb"><div class="ttname"><a href="classllvm_1_1R600InstrInfo.html#af5ecb6a9739febf2aaaaa4eb2d13f9cb">llvm::R600InstrInfo::isTransOnly</a></div><div class="ttdeci">bool isTransOnly(unsigned Opcode) const </div><div class="ttdef"><b>Definition:</b> <a href="R600InstrInfo_8cpp_source.html#l00182">R600InstrInfo.cpp:182</a></div></div>
<div class="ttc" id="R600Defines_8h_html_afeec7edbcb979a86b4d931ecce39750c"><div class="ttname"><a href="R600Defines_8h.html#afeec7edbcb979a86b4d931ecce39750c">MO_FLAG_PUSH</a></div><div class="ttdeci">#define MO_FLAG_PUSH</div><div class="ttdef"><b>Definition:</b> <a href="R600Defines_8h_source.html#l00021">R600Defines.h:21</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8h_html_af9c35c20004ef33d1007b6ccfef91302"><div class="ttname"><a href="AMDGPUInstrInfo_8h.html#af9c35c20004ef33d1007b6ccfef91302">OPCODE_IS_ZERO_INT</a></div><div class="ttdeci">#define OPCODE_IS_ZERO_INT</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8h_source.html#l00029">AMDGPUInstrInfo.h:29</a></div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<hr>
<p class="footer">
Generated on Sat Nov 10 2018 23:00:56 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.11</a><br>
Copyright &copy; 2003-2013 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
