PPA Report for odd_div_clk.v (Module: odd_div_clk)
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 6
FF Count: 7
IO Count: 3
Cell Count: 25

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 287.78 MHz
Reg-to-Reg Critical Path Delay: 3.249 ns

POWER METRICS:
-------------
Total Power Consumption: 1.350 W
