# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# ERROR: No extended dataflow license exists
# do milestone_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:55 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv 
# -- Compiling module milestone_1
# ** Warning: C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv(69): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	milestone_1
# End time: 21:44:55 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/coin_insert.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:55 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/coin_insert.sv 
# -- Compiling module coin_insert
# 
# Top level modules:
# 	coin_insert
# End time: 21:44:55 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:55 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv 
# -- Compiling module adder3bit
# 
# Top level modules:
# 	adder3bit
# End time: 21:44:55 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:56 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:44:56 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:44:56 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:44:56 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 21:44:56 on Sep 07,2025
# Loading sv_std.std
# Loading work.tb
# Loading work.milestone_1
# Loading work.coin_insert
# Loading work.adder3bit
# Loading work.adder
# ** Warning: (vsim-3015) C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv(87): [PCDPC] - Port size (4) does not match connection size (3) for port 'b'. The port definition is at: C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/accumulate File: C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/Muy/Downloads/vendingmachine/tb.sv(41)
#    Time: 70 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/Muy/Downloads/vendingmachine/tb.sv line 41
do milestone_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/Muy/Downloads/vendingmachine/simulation/modelsim/rtl_work/_lib.qdb".
# Error 133: Unable to remove directory "C:/Users/Muy/Downloads/vendingmachine/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:45 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv 
# -- Compiling module milestone_1
# ** Warning: C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv(69): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	milestone_1
# End time: 21:46:45 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/coin_insert.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:45 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/coin_insert.sv 
# -- Compiling module coin_insert
# 
# Top level modules:
# 	coin_insert
# End time: 21:46:45 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:45 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv 
# -- Compiling module adder3bit
# 
# Top level modules:
# 	adder3bit
# End time: 21:46:45 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:45 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:46:45 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:46:45 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:46:45 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 21:46:59 on Sep 07,2025, Elapsed time: 0:02:03
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 21:46:59 on Sep 07,2025
# Loading sv_std.std
# Loading work.tb
# Loading work.milestone_1
# Loading work.coin_insert
# Loading work.adder3bit
# Loading work.adder
# ** Warning: (vsim-3015) C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv(87): [PCDPC] - Port size (4) does not match connection size (3) for port 'b'. The port definition is at: C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/accumulate File: C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/Muy/Downloads/vendingmachine/tb.sv(42)
#    Time: 355 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/Muy/Downloads/vendingmachine/tb.sv line 42
do milestone_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/Muy/Downloads/vendingmachine/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/Muy/Downloads/vendingmachine/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/Muy/Downloads/vendingmachine/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:49 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv 
# -- Compiling module milestone_1
# ** Warning: C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv(69): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	milestone_1
# End time: 21:49:49 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/coin_insert.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:49 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/coin_insert.sv 
# -- Compiling module coin_insert
# 
# Top level modules:
# 	coin_insert
# End time: 21:49:49 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:49 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv 
# -- Compiling module adder3bit
# 
# Top level modules:
# 	adder3bit
# End time: 21:49:49 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:49 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:49:49 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:49:49 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:49:49 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 21:50:03 on Sep 07,2025, Elapsed time: 0:03:04
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 21:50:03 on Sep 07,2025
# Loading sv_std.std
# Loading work.tb
# Loading work.milestone_1
# Loading work.coin_insert
# Loading work.adder3bit
# Loading work.adder
# ** Warning: (vsim-3015) C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv(87): [PCDPC] - Port size (4) does not match connection size (3) for port 'b'. The port definition is at: C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/accumulate File: C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/Muy/Downloads/vendingmachine/tb.sv(48)
#    Time: 355 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/Muy/Downloads/vendingmachine/tb.sv line 48
do milestone_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/Muy/Downloads/vendingmachine/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/Muy/Downloads/vendingmachine/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/Muy/Downloads/vendingmachine/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:16 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv 
# -- Compiling module milestone_1
# ** Warning: C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv(74): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	milestone_1
# End time: 21:53:16 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/coin_insert.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:16 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/coin_insert.sv 
# -- Compiling module coin_insert
# 
# Top level modules:
# 	coin_insert
# End time: 21:53:16 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:16 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv 
# -- Compiling module adder3bit
# 
# Top level modules:
# 	adder3bit
# End time: 21:53:16 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:16 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:53:16 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:53:16 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:53:16 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 21:53:20 on Sep 07,2025, Elapsed time: 0:03:17
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 21:53:20 on Sep 07,2025
# Loading sv_std.std
# Loading work.tb
# Loading work.milestone_1
# Loading work.coin_insert
# Loading work.adder3bit
# Loading work.adder
# ** Warning: (vsim-3015) C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv(93): [PCDPC] - Port size (4) does not match connection size (3) for port 'b'. The port definition is at: C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/accumulate File: C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/Muy/Downloads/vendingmachine/tb.sv(50)
#    Time: 355 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/Muy/Downloads/vendingmachine/tb.sv line 50
do milestone_1_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# Error 31: Unable to unlink file "C:/Users/Muy/Downloads/vendingmachine/simulation/modelsim/rtl_work/_lib1_0.qpg".
# Error 31: Unable to unlink file "C:/Users/Muy/Downloads/vendingmachine/simulation/modelsim/rtl_work/_lib1_0.qtl".
# Error 133: Unable to remove directory "C:/Users/Muy/Downloads/vendingmachine/simulation/modelsim/rtl_work".
# vlib rtl_work
# ** Error: (vlib-35) Failed to create directory "rtl_work".
# File exists. (errno = EEXIST)
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:14 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv 
# -- Compiling module milestone_1
# ** Warning: C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv(76): (vlog-2600) [RDGN] - Redundant digits in numeric literal.
# 
# Top level modules:
# 	milestone_1
# End time: 21:55:14 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/coin_insert.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:14 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/coin_insert.sv 
# -- Compiling module coin_insert
# 
# Top level modules:
# 	coin_insert
# End time: 21:55:14 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:14 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv 
# -- Compiling module adder3bit
# 
# Top level modules:
# 	adder3bit
# End time: 21:55:14 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:14 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 21:55:14 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/Muy/Downloads/vendingmachine {C:/Users/Muy/Downloads/vendingmachine/tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:55:15 on Sep 07,2025
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Muy/Downloads/vendingmachine" C:/Users/Muy/Downloads/vendingmachine/tb.sv 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:55:15 on Sep 07,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  tb
# End time: 21:55:17 on Sep 07,2025, Elapsed time: 0:01:57
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" tb 
# Start time: 21:55:18 on Sep 07,2025
# Loading sv_std.std
# Loading work.tb
# Loading work.milestone_1
# Loading work.coin_insert
# Loading work.adder3bit
# Loading work.adder
# ** Warning: (vsim-3015) C:/Users/Muy/Downloads/vendingmachine/milestone_1.sv(95): [PCDPC] - Port size (4) does not match connection size (3) for port 'b'. The port definition is at: C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv(1).
#    Time: 0 ps  Iteration: 0  Instance: /tb/DUT/accumulate File: C:/Users/Muy/Downloads/vendingmachine/adder3bit.sv
# WARNING: No extended dataflow license exists
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $finish    : C:/Users/Muy/Downloads/vendingmachine/tb.sv(50)
#    Time: 355 ps  Iteration: 0  Instance: /tb
# 1
# Break in Module tb at C:/Users/Muy/Downloads/vendingmachine/tb.sv line 50
# End time: 22:06:05 on Sep 07,2025, Elapsed time: 0:10:47
# Errors: 0, Warnings: 2
