// Seed: 304127872
module module_0 ();
  logic id_1;
  ;
  bit id_2;
  always begin : LABEL_0
    $signed(18);
    ;
    if (1) id_1 = id_2;
    else id_2 <= 1'b0;
    begin : LABEL_1
      id_2 = 1;
      @(posedge 1'b0 + -1) id_3;
      id_2 = -1;
      begin : LABEL_2
        id_2 = id_1;
      end
      id_1 <= id_3;
      if (1) id_3[1] = -1;
      begin : LABEL_3
        id_1 <= !1 - $realtime;
      end
    end
  end
  assign id_2 = -1 == 1;
  wire id_4;
  assign id_1 = id_2;
  assign id_2 = id_2;
  logic id_5;
  ;
endmodule
module module_1 (
    output uwire id_0
);
  logic [7:0][-1] id_2;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
