PC.v,verilog,xil_defaultlib,../../../../Pipeline_IF.srcs/sources_1/ip/REG32_0/PC.v,
REG32_0.v,verilog,xil_defaultlib,../../../../Pipeline_IF.srcs/sources_1/ip/REG32_0/sim/REG32_0.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
