# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../lab5_a.srcs/sources_1/ip/clk_wiz_0" \
"../../../../lab5_a.srcs/sources_1/ip/numbers/sim/numbers.v" \
"../../../../lab5_a.srcs/sources_1/ip/bg_blue/sim/bg_blue.v" \
"../../../../lab5_a.srcs/sources_1/ip/bg_green/sim/bg_green.v" \
"../../../../lab5_a.srcs/sources_1/ip/bg_red/sim/bg_red.v" \
"../../../../lab5_a.srcs/sources_1/ip/info_blue_1/sim/info_blue.v" \
"../../../../lab5_a.srcs/sources_1/ip/info_green_1/sim/info_green.v" \
"../../../../lab5_a.srcs/sources_1/ip/info_red/sim/info_red.v" \
"../../../../lab5_a.srcs/sources_1/ip/pipe_blue/sim/pipe_blue.v" \
"../../../../lab5_a.srcs/sources_1/ip/pipe_green/sim/pipe_green.v" \
"../../../../lab5_a.srcs/sources_1/ip/pipe_red/sim/pipe_red.v" \
"../../../../lab5_a.srcs/sources_1/ip/bird_blue/sim/bird_blue.v" \
"../../../../lab5_a.srcs/sources_1/ip/bird_green_2/sim/bird_green.v" \
"../../../../lab5_a.srcs/sources_1/ip/bird_red/sim/bird_red.v" \
"../../../../lab5_a.srcs/sources_1/ip/heights/sim/heights.v" \
"../../../../lab5_a.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../lab5_a.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../lab5_a.srcs/sources_1/new/drawcon.v" \
"../../../../lab5_a.srcs/sources_1/new/movecon.v" \
"../../../../lab5_a.srcs/sources_1/new/vga.v" \
"../../../../lab5_a.srcs/sim_1/new/drawcon tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
