$date
	Sun Oct 23 05:39:28 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#589242
b11101 &
b11101 %
1$
b11101 !
1"
#589243
0"
#589246
b1011000 &
b1011000 %
#589250
b101100 &
b101100 %
#589254
b10110 &
b10110 %
#589258
b1011 &
b1011 %
#589262
b100010 &
b100010 %
#589266
b10001 &
b10001 %
#589270
b110100 &
b110100 %
#589274
b11010 &
b11010 %
#589278
b1101 &
b1101 %
#589282
b101000 &
b101000 %
#589286
b10100 &
b10100 %
#589290
b1010 &
b1010 %
#589294
b101 &
b101 %
#589298
b10000 &
b10000 %
#589302
b1000 &
b1000 %
#589306
b100 &
b100 %
#589310
b10 &
b10 %
#589314
b1 &
b1 %
1#
#589318
b0 &
0#
b0 %
0$
#1605326
b1000 &
b1000 %
1$
b1000 !
1"
#1605327
0"
#1605330
b100 &
b100 %
#1605334
b10 &
b10 %
#1605338
b1 &
b1 %
1#
#1605342
b0 &
0#
b0 %
0$
#2555469
b10100 !
1"
#2555470
b10100 &
b10100 %
1$
#2555471
0"
#2555474
b1010 &
b1010 %
#2555478
b101 &
b101 %
#2555482
b10000 &
b10000 %
#2555486
b1000 &
b1000 %
#2555490
b100 &
b100 %
#2555494
b10 &
b10 %
#2555498
b1 &
b1 %
1#
#2555502
b0 &
0#
b0 %
0$
#4500012
