

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>Entity - spacefibre_light_top_ip &mdash; spacefibrelight</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=b86133f3" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../../_static/style/linty.css?v=252e56ff" />

  
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../genindex.html" />
    <link rel="search" title="Search" href="../../search.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            spacefibrelight<br><br>
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <ul>
<li class="toctree-l1"><a class="reference internal" href="../index.html">Summary Report</a></li>
<li class="toctree-l1"><a class="reference internal" href="../design_hierarchy.html">Design Hierarchy</a></li>
<li class="toctree-l1"><a class="reference internal" href="../clock_domains.html">Clock Domains</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reset_domains.html">Reset Domains</a></li>
<li class="toctree-l1"><a class="reference internal" href="../clock_domain_crossings.html">Clock Domain Crossings (CDC)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../reset_domain_crossings.html">Reset Domain Crossings (RDC)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../finite_state_machines.html">Finite State Machines (FSM)</a></li>
<li class="toctree-l1"><a class="reference internal" href="../combinational_loops.html">Combinational Loops</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">spacefibrelight<br><br></a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
      <li class="breadcrumb-item active">Entity - spacefibre_light_top_ip</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/reports/design/module_37.md.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <p><a class="reference internal" href="../design_hierarchy.html#vhdl-entities"><span class="std std-ref">Back to Design Hierarchy Report</span></a></p>
<br>
<section id="entity-spacefibre-light-top-ip">
<h1>Entity - spacefibre_light_top_ip<a class="headerlink" href="#entity-spacefibre-light-top-ip" title="Link to this heading"></a></h1>
<section id="summary">
<h2>Summary<a class="headerlink" href="#summary" title="Link to this heading"></a></h2>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Location</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p>spacefibre_light_top_ip</p></td>
<td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#36">spacefibre_light_top_ip.vhd#36</linty-anchor></p></td>
<td><p></p></td>
</tr>
</tbody>
</table>
</section>
<section id="instantiations">
<h2>Instantiations<a class="headerlink" href="#instantiations" title="Link to this heading"></a></h2>
<p>Count: 0</p>
</section>
<section id="generics">
<h2>Generics<a class="headerlink" href="#generics" title="Link to this heading"></a></h2>
<p>Count: 0</p>
</section>
<section id="ports">
<h2>Ports<a class="headerlink" href="#ports" title="Link to this heading"></a></h2>
<p>Count: 201</p>
<table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Name</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#38">RST_N</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>global reset</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#39">CLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Main clock</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#40">CLK_TX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Clock generated by manufacturer IP</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#41">RST_TXCLK_N</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Reset clock generated by manufacturer IP</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#43">CLK_GTY</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>GTY dedicated clock</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#45">TX_POS</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Positive LVDS serial data send</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#46">TX_NEG</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Negative LVDS serial data send</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#47">RX_POS</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Positive LVDS serial data received</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#48">RX_NEG</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Negative LVDS serial data received</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#53">AXIS_VC0_RX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#54">AXIS_VC1_RX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#55">AXIS_VC2_RX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#56">AXIS_VC3_RX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#57">AXIS_VC4_RX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#58">AXIS_VC5_RX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#59">AXIS_VC6_RX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#60">AXIS_VC7_RX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#61">AXIS_VC8_RX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#63">AXIS_VC0_TX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#64">AXIS_VC1_TX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#65">AXIS_VC2_TX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#66">AXIS_VC3_TX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#67">AXIS_VC4_TX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#68">AXIS_VC5_TX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#69">AXIS_VC6_TX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#70">AXIS_VC7_TX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#71">AXIS_VC8_TX_DL_ACLK</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#73">AXIS_VC0_RX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#74">AXIS_VC1_RX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#75">AXIS_VC2_RX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#76">AXIS_VC3_RX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#77">AXIS_VC4_RX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#78">AXIS_VC5_RX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#79">AXIS_VC6_RX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#80">AXIS_VC7_RX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#81">AXIS_VC8_RX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#83">AXIS_VC0_TX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#84">AXIS_VC1_TX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#85">AXIS_VC2_TX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#86">AXIS_VC3_TX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#87">AXIS_VC4_TX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#88">AXIS_VC5_TX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#89">AXIS_VC6_TX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#90">AXIS_VC7_TX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#91">AXIS_VC8_TX_DL_RSTN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#93">AXIS_VC0_TX_DL_TDATA</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#94">AXIS_VC1_TX_DL_TDATA</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#95">AXIS_VC2_TX_DL_TDATA</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#96">AXIS_VC3_TX_DL_TDATA</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#97">AXIS_VC4_TX_DL_TDATA</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#98">AXIS_VC5_TX_DL_TDATA</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#99">AXIS_VC6_TX_DL_TDATA</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#100">AXIS_VC7_TX_DL_TDATA</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#101">AXIS_VC8_TX_DL_TDATA</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#103">AXIS_VC0_TX_DL_TLAST</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#104">AXIS_VC1_TX_DL_TLAST</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#105">AXIS_VC2_TX_DL_TLAST</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#106">AXIS_VC3_TX_DL_TLAST</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#107">AXIS_VC4_TX_DL_TLAST</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#108">AXIS_VC5_TX_DL_TLAST</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#109">AXIS_VC6_TX_DL_TLAST</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#110">AXIS_VC7_TX_DL_TLAST</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#111">AXIS_VC8_TX_DL_TLAST</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#113">AXIS_VC0_RX_DL_TREADY</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#114">AXIS_VC1_RX_DL_TREADY</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#115">AXIS_VC2_RX_DL_TREADY</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#116">AXIS_VC3_RX_DL_TREADY</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#117">AXIS_VC4_RX_DL_TREADY</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#118">AXIS_VC5_RX_DL_TREADY</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#119">AXIS_VC6_RX_DL_TREADY</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#120">AXIS_VC7_RX_DL_TREADY</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#121">AXIS_VC8_RX_DL_TREADY</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#123">AXIS_VC0_TX_DL_TUSER</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#124">AXIS_VC1_TX_DL_TUSER</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#125">AXIS_VC2_TX_DL_TUSER</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#126">AXIS_VC3_TX_DL_TUSER</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#127">AXIS_VC4_TX_DL_TUSER</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#128">AXIS_VC5_TX_DL_TUSER</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#129">AXIS_VC6_TX_DL_TUSER</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#130">AXIS_VC7_TX_DL_TUSER</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#131">AXIS_VC8_TX_DL_TUSER</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#133">AXIS_VC0_TX_DL_TVALID</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#134">AXIS_VC1_TX_DL_TVALID</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#135">AXIS_VC2_TX_DL_TVALID</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#136">AXIS_VC3_TX_DL_TVALID</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#137">AXIS_VC4_TX_DL_TVALID</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#138">AXIS_VC5_TX_DL_TVALID</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#139">AXIS_VC6_TX_DL_TVALID</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#140">AXIS_VC7_TX_DL_TVALID</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#141">AXIS_VC8_TX_DL_TVALID</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#143">AXIS_VC0_RX_DL_TDATA</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#144">AXIS_VC1_RX_DL_TDATA</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#145">AXIS_VC2_RX_DL_TDATA</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#146">AXIS_VC3_RX_DL_TDATA</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#147">AXIS_VC4_RX_DL_TDATA</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#148">AXIS_VC5_RX_DL_TDATA</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#149">AXIS_VC6_RX_DL_TDATA</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#150">AXIS_VC7_RX_DL_TDATA</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#151">AXIS_VC8_RX_DL_TDATA</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 31 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#153">AXIS_VC0_RX_DL_TLAST</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#154">AXIS_VC1_RX_DL_TLAST</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#155">AXIS_VC2_RX_DL_TLAST</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#156">AXIS_VC3_RX_DL_TLAST</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#157">AXIS_VC4_RX_DL_TLAST</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#158">AXIS_VC5_RX_DL_TLAST</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#159">AXIS_VC6_RX_DL_TLAST</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#160">AXIS_VC7_RX_DL_TLAST</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#161">AXIS_VC8_RX_DL_TLAST</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#163">AXIS_VC0_TX_DL_TREADY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#164">AXIS_VC1_TX_DL_TREADY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#165">AXIS_VC2_TX_DL_TREADY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#166">AXIS_VC3_TX_DL_TREADY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#167">AXIS_VC4_TX_DL_TREADY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#168">AXIS_VC5_TX_DL_TREADY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#169">AXIS_VC6_TX_DL_TREADY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#170">AXIS_VC7_TX_DL_TREADY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#171">AXIS_VC8_TX_DL_TREADY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#173">AXIS_VC0_RX_DL_TUSER</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#174">AXIS_VC1_RX_DL_TUSER</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#175">AXIS_VC2_RX_DL_TUSER</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#176">AXIS_VC3_RX_DL_TUSER</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#177">AXIS_VC4_RX_DL_TUSER</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#178">AXIS_VC5_RX_DL_TUSER</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#179">AXIS_VC6_RX_DL_TUSER</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#180">AXIS_VC7_RX_DL_TUSER</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#181">AXIS_VC8_RX_DL_TUSER</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#183">AXIS_VC0_RX_DL_TVALID</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#184">AXIS_VC1_RX_DL_TVALID</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#185">AXIS_VC2_RX_DL_TVALID</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#186">AXIS_VC3_RX_DL_TVALID</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#187">AXIS_VC4_RX_DL_TVALID</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#188">AXIS_VC5_RX_DL_TVALID</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#189">AXIS_VC6_RX_DL_TVALID</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#190">AXIS_VC7_RX_DL_TVALID</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#191">AXIS_VC8_RX_DL_TVALID</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p></p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#193">CURRENT_TIME_SLOT_NW</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 7 downto 0 )</p></td>
<td><p>Current time slot</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#196">INTERFACE_RESET</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Reset the link and all configuration register of the Data Link layer</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#197">LINK_RESET</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Reset the link</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#198">NACK_RST_EN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Enable automatic link reset on NACK reception</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#199">NACK_RST_MODE</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Up for instant link reset on NACK reception, down for link reset at the end of the current received frame on NACK reception</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#200">PAUSE_VC</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 8 downto 0 )</p></td>
<td><p>Pause the corresponding virtual channel after the end of current transmission</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#201">CONTINUOUS_VC</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 7 downto 0 )</p></td>
<td><p>Enable the corresponding virtual channel continuous mode</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#203">SEQ_NUMBER_TX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 7 downto 0 )</p></td>
<td><p>SEQ_NUMBER in transmission</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#204">SEQ_NUMBER_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 7 downto 0 )</p></td>
<td><p>SEQ_NUMBER in reception</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#205">CREDIT_VC</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 7 downto 0 )</p></td>
<td><p>Indicates if each corresponding far-end input buffer has credit</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#206">INPUT_BUF_OVF_VC</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 7 downto 0 )</p></td>
<td><p>Indicates input buffer overflow</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#207">FCT_CREDIT_OVERFLOW</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 7 downto 0 )</p></td>
<td><p>Indicates overflow of each corresponding input buffer</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#208">CRC_LONG_ERROR</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>CRC long error</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#209">CRC_SHORT_ERROR</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>CRC short error</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#210">FRAME_ERROR</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Frame error</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#211">SEQUENCE_ERROR</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Sequence error</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#212">FAR_END_LINK_RESET</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Far-end link reset status</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#213">FRAME_FINISHED</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 8 downto 0 )</p></td>
<td><p>Indicates that corresponding channel finished emitting a frame</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#214">FRAME_TX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 8 downto 0 )</p></td>
<td><p>Indicates that corresponding channel is emitting a frame</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#215">DATA_COUNTER_TX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 6 downto 0 )</p></td>
<td><p>Indicate the number of data transmitted in last frame emitted</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#216">DATA_COUNTER_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 6 downto 0 )</p></td>
<td><p>Indicate the number of data received in last frame received</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#217">ACK_COUNTER_TX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 2 downto 0 )</p></td>
<td><p>ACK counter TX</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#218">NACK_COUNTER_TX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 2 downto 0 )</p></td>
<td><p>NACK counter TX</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#219">FCT_COUNTER_TX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p>FCT counter TX</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#220">ACK_COUNTER_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 2 downto 0 )</p></td>
<td><p>ACK counter RX</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#221">NACK_COUNTER_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 2 downto 0 )</p></td>
<td><p>NACK counter RX</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#222">FCT_COUNTER_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 3 downto 0 )</p></td>
<td><p>FCT counter RX</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#223">FULL_COUNTER_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 1 downto 0 )</p></td>
<td><p>FULL counter RX</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#224">RETRY_COUNTER_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 1 downto 0 )</p></td>
<td><p>RETRY counter RX</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#225">CURRENT_TIME_SLOT</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 7 downto 0 )</p></td>
<td><p>Current time slot</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#226">RESET_PARAM</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Reset parameters register command</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#227">LINK_RST_ASSERTED</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Link reset status</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#228">NACK_SEQ_NUM</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 7 downto 0 )</p></td>
<td><p>NACK Seq_num received</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#229">ACK_SEQ_NUM</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 7 downto 0 )</p></td>
<td><p>ACK Seq_num received</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#230">DATA_PULSE_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Data received pulse signal</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#231">ACK_PULSE_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>ACK received pulse signal</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#232">NACK_PULSE_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>NACK received pulse signal</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#233">FCT_PULSE_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>FCT received pulse signal</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#234">FULL_PULSE_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>FULL received pulse signal</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#235">RETRY_PULSE_RX</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>RETRY received pulse signal</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#238">ENABLE_INJ</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Enable injector command</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#239">DATA_TX_INJ</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 31 downto 00 )</p></td>
<td><p>Data parallel to be send from injector</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#240">CAPABILITY_TX_INJ</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 07 downto 00 )</p></td>
<td><p>Capability send on TX link in INIT3 control word from injector</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#241">NEW_DATA_TX_INJ</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Flag to write data in FIFO TX from injetor</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#242">VALID_K_CHARAC_TX_INJ</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 03 downto 00 )</p></td>
<td><p>K charachter valid in the 32-bit DATA_TX_INJ vector</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#243">FIFO_TX_FULL_INJ</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Flag full of the FIFO TX to the injector</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#244">LANE_RESET_INJ</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Lane Reset command from Injector</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#246">ENABLE_SPY</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Enable Spy read command</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#247">FIFO_RX_RD_EN_SPY</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>FiFo RX read enable flag from the spy</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#248">DATA_RX_SPY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 31 downto 00 )</p></td>
<td><p>32-bit Data parallel to be received to the spy</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#249">FIFO_RX_EMPTY_SPY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>FiFo RX empty flag to the spy</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#250">FIFO_RX_DATA_VALID_SPY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>FiFo RX data valid flag to the spy</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#251">VALID_K_CHARAC_RX_SPY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 03 downto 00 )</p></td>
<td><p>4-bit valid K character flags to the spy</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#253">LANE_START</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Asserts or de-asserts LaneStart for the lane</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#254">AUTOSTART</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Asserts or de-asserts AutoStart for the lane</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#255">LANE_RESET</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Asserts or de-asserts LaneReset for the lane</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#256">PARALLEL_LOOPBACK_EN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Enables or disables the parallel loopback for the lane</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#257">STANDBY_REASON</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic_vector ( 07 downto 00 )</p></td>
<td><p>In case of error, pauses communication</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#258">NEAR_END_SERIAL_LB_EN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Enables or disables the near-end serial loopback for the lane</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#259">FAR_END_SERIAL_LB_EN</linty-anchor></p></td>
<td><p>in</p></td>
<td><p>std_logic</p></td>
<td><p>Enables or disables the far-end serial loopback for the lane</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#260">LANE_STATE</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 03 downto 00 )</p></td>
<td><p>Indicates the current state of the Lane Initialization state machine in a lane</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#261">RX_ERROR_CNT</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 07 downto 00 )</p></td>
<td><p>Counter of error detected on the RX link</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#262">RX_ERROR_OVF</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Overflow flag of the RX_ERROR_CNT</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#263">LOSS_SIGNAL</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Set when no signal is received on RX link</p></td>
</tr>
<tr class="row-odd"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#264">FAR_END_CAPA</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic_vector ( 07 downto 00 )</p></td>
<td><p>RX Capabilities field (INT3 flags)</p></td>
</tr>
<tr class="row-even"><td><p><linty-anchor href="//src/ip_spacefibre_light_top/spacefibre_light_top_ip.vhd#265">RX_POLARITY</linty-anchor></p></td>
<td><p>out</p></td>
<td><p>std_logic</p></td>
<td><p>Set when the receiver polarity is inverted</p></td>
</tr>
</tbody>
</table>
<br>
<p><a class="reference internal" href="../design_hierarchy.html#vhdl-entities"><span class="std std-ref">Back to Design Hierarchy Report</span></a></p>
</section>
</section>


           </div>
          </div>
          <footer>

  <hr/>

  <div role="contentinfo">
  <p>spacefibrelight</p>
  <p>Generated July 03, 2025 at 09:51:50 by <a href="https://linty-services.com">Linty Services</a></p>
  <script src="/spacefibrelight/_static/js/linty-viewer.js"></script>

  </div>

   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>