// Seed: 1405192556
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  wire id_5;
  tri1 id_6 = 1;
  assign id_1 = id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  initial
    if (1'b0 / "") begin : LABEL_0
      id_2 = 1;
    end
  module_0 modCall_1 (
      id_2,
      id_2,
      id_2,
      id_2
  );
  wor id_7;
  assign id_7 = 1;
  assign id_7 = id_2;
endmodule
