
<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Built CPU in SystemVerilog</title>
    <link rel="stylesheet" href="DSR_Portfolio_Style_Projects.css">
</head>
<body>
    <header>
        <h1>CPU From Scratch</h1>
        <nav>
            <div class="nav-left">
                <a href="https://dsr-byte.github.io">About</a>
                <a href="#resume">Resume</a>
                <a href="https://dsr-byte.github.io/Website_Pages/Pages_Lab_Reports/Lab_Reports.html">Lab Reports</a>
                <a href="https://dsr-byte.github.io/Website_Pages/Pages_Projects/projects.html">Projects</a>
                <a href="https://dsr-byte.github.io/Website_Pages/Pages_Hobbies/Hobbies.html">Hobbies</a>
                <a href="#contact">Contact</a>
            </div>
            <div class="nav-right">
                <input type="text" placeholder="Search..." class="search-bar">
                <a href="#menu" class="menu-tag">MENU</a>
            </div>
        </nav>
    </header>
    <section id="project">
        <h2>Built a Functioning CPU from Scratch in SystemVerilog</h2>

        <div class="image-grid">
            <div>
                <img src="https://github.com/DSR-byte/DSR-byte.github.io/blob/94b7b2cff3298378a316115216e1403703a0585a/code%20snip.png?raw=true" alt="Built CPU in SystemVerilog">
                <p>I designed and built a custom CPU from scratch using SystemVerilog.<br>The project involved implementing all major components of a functioning processor, including an ALU, register file, immediate generator, branch logic, and control unit.<br>I designed the architecture to support instruction decoding, pipelined execution, and basic branching, and simulated each module to verify correctness.<br>This hands-on experience gave me a strong understanding of digital logic design, data path control, and instruction flow, as well as how to structure modular, synthesizable HDL code.<br>Through this work, I developed a solid grasp of the full ASIC design flow at the RTL level.</p>
            </div>
        </div>
    
    </section>      
</body>
<footer>
    <div class="footer-nav">
        <a href="https://dsr-byte.github.io">BACK</a>
    </div>
    <p>&copy; 2025 David Rock. This website was designed and developed as part of my professional portfolio.</p>
</footer>
</html>
