WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000003 cycles: 2528805 heartbeat IPC: 3.954 cumulative IPC: 3.954 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5077672 heartbeat IPC: 3.923 cumulative IPC: 3.939 (Simulation time: 00 hr 00 min 44 sec)
Warmup finished CPU 0 instructions: 25000003 cycles: 6339091 cumulative IPC: 3.944 (Simulation time: 00 hr 00 min 55 sec)
Warmup complete CPU 0 instructions: 25000003 cycles: 6339091 cumulative IPC: 3.944 (Simulation time: 00 hr 00 min 55 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 8095476 heartbeat IPC: 3.314 cumulative IPC: 2.847 (Simulation time: 00 hr 01 min 10 sec)
Heartbeat CPU 0 instructions: 40000004 cycles: 10883938 heartbeat IPC: 3.586 cumulative IPC: 3.3 (Simulation time: 00 hr 01 min 37 sec)
Heartbeat CPU 0 instructions: 50000003 cycles: 13663892 heartbeat IPC: 3.597 cumulative IPC: 3.413 (Simulation time: 00 hr 02 min 04 sec)
Simulation finished CPU 0 instructions: 25000000 cycles: 7324802 cumulative IPC: 3.413 (Simulation time: 00 hr 02 min 04 sec)
Simulation complete CPU 0 instructions: 25000000 cycles: 7324802 cumulative IPC: 3.413 (Simulation time: 00 hr 02 min 04 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ipc1_public/server_002.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 3.413 instructions: 25000000 cycles: 7324802
CPU 0 Branch Prediction Accuracy: 99.74% MPKI: 0.4396 Average ROB Occupancy at Mispredict: 104.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00172
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.246
BRANCH_DIRECT_CALL: 0.00472
BRANCH_INDIRECT_CALL: 0.00804
BRANCH_RETURN: 0.179

LLC TOTAL        ACCESS:       6132 HIT:       2188 MISS:       3944
LLC LOAD         ACCESS:       2388 HIT:        264 MISS:       2124
LLC RFO          ACCESS:        170 HIT:         29 MISS:        141
LLC PREFETCH     ACCESS:       1617 HIT:        134 MISS:       1483
LLC WRITE        ACCESS:       1760 HIT:       1753 MISS:          7
LLC TRANSLATION  ACCESS:        197 HIT:          8 MISS:        189
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 634.4 cycles
cpu0_DTLB TOTAL        ACCESS:    5606816 HIT:    5409003 MISS:     197813
cpu0_DTLB LOAD         ACCESS:    5606816 HIT:    5409003 MISS:     197813
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 4.709 cycles
cpu0_ITLB TOTAL        ACCESS:    3285201 HIT:    2963945 MISS:     321256
cpu0_ITLB LOAD         ACCESS:    3285201 HIT:    2963945 MISS:     321256
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 1.276 cycles
cpu0_L1D TOTAL        ACCESS:   10020654 HIT:    9984397 MISS:      36257
cpu0_L1D LOAD         ACCESS:    3560497 HIT:    3544535 MISS:      15962
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:    2215702 HIT:    2198925 MISS:      16777
cpu0_L1D WRITE        ACCESS:    4244160 HIT:    4240898 MISS:       3262
cpu0_L1D TRANSLATION  ACCESS:        295 HIT:         39 MISS:        256
cpu0_L1D PREFETCH REQUESTED:    3562167 ISSUED:    2215702 USEFUL:        829 USELESS:      13253
cpu0_L1D AVERAGE MISS LATENCY: 69.99 cycles
cpu0_L1I TOTAL        ACCESS:    3869267 HIT:    3247076 MISS:     622191
cpu0_L1I LOAD         ACCESS:    3869267 HIT:    3247076 MISS:     622191
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 5.663 cycles
cpu0_L2C TOTAL        ACCESS:     429150 HIT:     424777 MISS:       4373
cpu0_L2C LOAD         ACCESS:     408667 HIT:     406279 MISS:       2388
cpu0_L2C RFO          ACCESS:        905 HIT:        735 MISS:        170
cpu0_L2C PREFETCH     ACCESS:      14106 HIT:      12489 MISS:       1617
cpu0_L2C WRITE        ACCESS:       5248 HIT:       5247 MISS:          1
cpu0_L2C TRANSLATION  ACCESS:        224 HIT:         27 MISS:        197
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 593 cycles
cpu0_STLB TOTAL        ACCESS:     215472 HIT:     215234 MISS:        238
cpu0_STLB LOAD         ACCESS:     215472 HIT:     215234 MISS:        238
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 969.8 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:        886
  ROW_BUFFER_MISS:       3051
 AVG DBUS CONGESTED CYCLE: 3.974
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:        103
  FULL:       2784
