
===========================================================================
Clock Skew (Hold)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Clock clk
1.067760 source latency mem_i0/clk1 v
-1.362117 target latency _138_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.544357 hold skew

