// Seed: 3524252199
module module_0 (
    input wor id_0,
    input tri id_1,
    input supply1 id_2
);
  assign id_4 = id_2;
  assign id_4 = id_0;
  assign id_4 = id_0;
  module_2(
      id_4, id_2, id_4, id_2, id_2, id_4, id_2
  );
  tri1 id_5, id_6, id_7, id_8;
  assign id_8 = ~id_6;
endmodule
module module_1 (
    output wire id_0,
    input tri0 id_1,
    input supply0 id_2
);
  not (id_0, id_2);
  module_0(
      id_2, id_1, id_1
  );
endmodule
module module_2 (
    output uwire id_0,
    input wand id_1,
    input tri1 id_2,
    input tri1 id_3,
    input wire id_4,
    output tri1 id_5,
    input supply1 id_6
);
  assign id_5 = id_3 - id_1;
endmodule
