

================================================================
== Vivado HLS Report for 'StreamingDataWidthCo_1'
================================================================
* Date:           Mon Mar  1 07:39:11 2021

* Version:        2020.1.1 (Build 2951007 on Wed Aug 05 23:24:06 MDT 2020)
* Project:        project_StreamingDataWidthConverter_Batch_3
* Solution:       sol1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 5.025 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     6402|     6402| 64.020 us | 64.020 us |  6402|  6402|   none  |
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     6400|     6400|         2|          1|          1|  6400|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     99|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     81|    -|
|Register         |        -|      -|    1067|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|    1067|    180|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|       1|   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_fu_119_p2                       |     +    |      0|  0|  39|          32|           1|
    |t_fu_102_p2                       |     +    |      0|  0|  17|          13|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_io                |    and   |      0|  0|   2|           1|           1|
    |icmp_ln508_fu_96_p2               |   icmp   |      0|  0|  13|          13|          12|
    |icmp_ln517_fu_125_p2              |   icmp   |      0|  0|  18|          32|           7|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  99|          97|          28|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |  15|          3|    1|          3|
    |i_1_fu_52                |   9|          2|   32|         64|
    |in_V_V_TDATA_blk_n       |   9|          2|    1|          2|
    |out_V_V_TDATA_blk_n      |   9|          2|    1|          2|
    |r_V_reg_69               |   9|          2|  504|       1008|
    |t_0_reg_80               |   9|          2|   13|         26|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  81|         17|  553|       1109|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+-----+----+-----+-----------+
    |           Name          |  FF | LUT| Bits| Const Bits|
    +-------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                |    3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |    1|   0|    1|          0|
    |i_1_fu_52                |   32|   0|   32|          0|
    |icmp_ln517_reg_175       |    1|   0|    1|          0|
    |p_Result_s_reg_170       |  512|   0|  512|          0|
    |r_V_reg_69               |  504|   0|  504|          0|
    |t_0_reg_80               |   13|   0|   13|          0|
    +-------------------------+-----+----+-----+-----------+
    |Total                    | 1067|   0| 1067|          0|
    +-------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+----------------+-----+-----+------------+------------------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_start        |  in |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_done         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_idle         | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|ap_ready        | out |    1| ap_ctrl_hs | StreamingDataWidthCo.1 | return value |
|in_V_V_TDATA    |  in |    8|    axis    |         in_V_V         |    pointer   |
|in_V_V_TVALID   |  in |    1|    axis    |         in_V_V         |    pointer   |
|in_V_V_TREADY   | out |    1|    axis    |         in_V_V         |    pointer   |
|out_V_V_TDATA   | out |  512|    axis    |         out_V_V        |    pointer   |
|out_V_V_TVALID  | out |    1|    axis    |         out_V_V        |    pointer   |
|out_V_V_TREADY  |  in |    1|    axis    |         out_V_V        |    pointer   |
+----------------+-----+-----+------------+------------------------+--------------+

