# Reading pref.tcl
# ERROR: No extended dataflow license exists
# do Lab4Taller_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/Lab4 {C:/Users/arman/Documents/1Semestre2022/Lab4/randomCard.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:04 on Apr 29,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/Lab4" C:/Users/arman/Documents/1Semestre2022/Lab4/randomCard.sv 
# -- Compiling module randomCard
# ** Warning: C:/Users/arman/Documents/1Semestre2022/Lab4/randomCard.sv(1): (vlog-13314) Defaulting port 'MatrizJuego' kind to 'var' rather than 'wire' due to default compile option setting of -svinputport=relaxed.
# 
# Top level modules:
# 	randomCard
# End time: 14:37:04 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/Lab4 {C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:04 on Apr 29,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/Lab4" C:/Users/arman/Documents/1Semestre2022/Lab4/juego.sv 
# -- Compiling module juego
# 
# Top level modules:
# 	juego
# End time: 14:37:04 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/Lab4 {C:/Users/arman/Documents/1Semestre2022/Lab4/win.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:04 on Apr 29,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/Lab4" C:/Users/arman/Documents/1Semestre2022/Lab4/win.sv 
# -- Compiling module win
# 
# Top level modules:
# 	win
# End time: 14:37:04 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/Lab4 {C:/Users/arman/Documents/1Semestre2022/Lab4/MatrizDeJuego.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:04 on Apr 29,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/Lab4" C:/Users/arman/Documents/1Semestre2022/Lab4/MatrizDeJuego.sv 
# -- Compiling module MatrizDeJuego
# 
# Top level modules:
# 	MatrizDeJuego
# End time: 14:37:05 on Apr 29,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/arman/Documents/1Semestre2022/Lab4 {C:/Users/arman/Documents/1Semestre2022/Lab4/test_juego.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 14:37:05 on Apr 29,2022
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/arman/Documents/1Semestre2022/Lab4" C:/Users/arman/Documents/1Semestre2022/Lab4/test_juego.sv 
# -- Compiling module test_juego
# 
# Top level modules:
# 	test_juego
# End time: 14:37:05 on Apr 29,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  testJuego
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" testJuego 
# Start time: 14:37:05 on Apr 29,2022
# ** Error: (vsim-3170) Could not find 'testJuego'.
#         Searched libraries:
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/220model
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/sgate
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/altera_lnsim
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_hssi
#             C:/intelFPGA_lite/20.1/modelsim_ase/altera/verilog/cyclonev_pcie_hip
#             C:/Users/arman/Documents/1Semestre2022/Lab4/simulation/modelsim/rtl_work
#             C:/Users/arman/Documents/1Semestre2022/Lab4/simulation/modelsim/rtl_work
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./Lab4Taller_run_msim_rtl_verilog.do PAUSED at line 15
vsim work.test_juego
# vsim work.test_juego 
# Start time: 14:37:05 on Apr 29,2022
# Loading sv_std.std
# Loading work.test_juego
# Loading work.juego
# Loading work.MatrizDeJuego
# Loading work.win
# Loading work.randomCard
add wave -r /*
add wave -position 7  sim:/test_juego/MatrizJuego
add wave -position 8  sim:/test_juego/OpenCards
run -all
# End time: 14:38:45 on Apr 29,2022, Elapsed time: 0:01:40
# Errors: 1, Warnings: 0
