library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity fulladder is
    Port ( A : in  STD_LOGIC;
           B : in  STD_LOGIC;
           C : in  STD_LOGIC;
           SUM : out  STD_LOGIC;
           CARRY : out  STD_LOGIC);
end fulladder;

architecture Behavioral of fulladder is

begin

SUM<=C XOR (A XOR B);
CARRY<=(C AND (A XOR B) )OR (A AND B);

end Behavioral;

