// Seed: 3803676483
module module_0 #(
    parameter id_1 = 32'd3
) ();
  wire _id_1, id_2, id_3, id_4[id_1 : -1 'b0], id_5;
  assign id_3 = id_1;
endmodule
program module_1 #(
    parameter id_1 = 32'd28
) (
    _id_1,
    id_2,
    id_3
);
  output wire id_3;
  input wire id_2;
  input wire _id_1;
  wand [id_1 : ""] id_4;
  wire id_5, id_6, id_7;
  assign id_6 = id_7;
  assign id_4 = -1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  logic id_8;
endprogram
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5[1 : 1'b0],
    id_6,
    id_7
);
  input wire id_7;
  output wire id_6;
  output logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  inout tri0 id_1;
  assign id_6 = id_4;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  wire id_8, id_9;
  assign id_1 = 1;
endmodule
