// Seed: 3308507585
`define pp_2 0
`timescale 1 ps / 1ps `timescale 1 ps / 1 ps
module module_0 (
    output logic id_0,
    input id_1
);
  assign id_0 = 1;
  assign id_0 = id_1;
  type_3(
      1, 1 ^ id_1
  );
  assign id_0 = 1;
endmodule
