Error while opening the file

D:\HLS\LAB1_FIR\FIR_solution3\sim\verilog>set PATH= 

D:\HLS\LAB1_FIR\FIR_solution3\sim\verilog>call C:/Xilinx/Vivado/2018.3/bin/xelab xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini" --lib "ieee_proposed=./ieee_proposed" -s fir  
INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_fir_top glbl -prj fir.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile C:/Xilinx/Vivado/2018.3/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s fir 
Multi-threading is on. Using 6 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/LAB1_FIR/FIR_solution3/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/LAB1_FIR/FIR_solution3/sim/verilog/AESL_automem_coeff.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_coeff
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/LAB1_FIR/FIR_solution3/sim/verilog/fir.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_fir_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/LAB1_FIR/FIR_solution3/sim/verilog/fir.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/LAB1_FIR/FIR_solution3/sim/verilog/fir_dadd_64ns_64nbkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_dadd_64ns_64nbkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/LAB1_FIR/FIR_solution3/sim/verilog/fir_dmul_64ns_64ncud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_dmul_64ns_64ncud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/HLS/LAB1_FIR/FIR_solution3/sim/verilog/fir_sitodp_32ns_6dEe.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fir_sitodp_32ns_6dEe
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/LAB1_FIR/FIR_solution3/sim/verilog/ip/xil_defaultlib/fir_ap_dadd_3_full_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_ap_dadd_3_full_dsp_64'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/LAB1_FIR/FIR_solution3/sim/verilog/ip/xil_defaultlib/fir_ap_dmul_4_max_dsp_64.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_ap_dmul_4_max_dsp_64'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/HLS/LAB1_FIR/FIR_solution3/sim/verilog/ip/xil_defaultlib/fir_ap_sitodp_4_no_dsp_32.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'fir_ap_sitodp_4_no_dsp_32'
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:90373]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/xbip_pipe_v3_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd:375]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/packages/customer/vivado/data/ip/xilinx/floating_point_v7_1/hdl/floating_point_v7_1_vh_rfs.vhd:12604]
WARNING: [VRFC 10-1303] range is empty (null range) [/wrk/2018.3/nightly/2018_12_06_2405991/pac