#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Tue Nov 26 21:40:06 2024
License checkout: fabric_ads
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Start rtl-analyze.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Analyzing module MCycle (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Analyzing module ALU (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Analyzing module ARM (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Analyzing module CondLogic (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Analyzing module ControlUnit (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Analyzing module Decoder (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Analyzing module Extend (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Analyzing module ProgramCounter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Analyzing module RegisterFile (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Analyzing module Shifter (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Analyzing module TOP (library work)
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v successfully.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0001: Analyzing file F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v
I: Verilog-0002: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Analyzing module Wrapper (library work)
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 49)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 87)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
W: Verilog-2010: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 102)] Ignore initial statements except memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -work work -include_path {F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source} F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v successfully.
I: Module "TOP" is set as top module.
Executing : rtl-analyze successfully. Time elapsed: 1.685s wall, 0.016s user + 0.062s system = 0.078s CPU (4.6%)

Start rtl-elaborate.
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 4)] Elaborating module TOP
I: Module instance {TOP} parameter value:
    N_LEDs_OUT = 32'b00000000000000000000000000001000
    N_DIPs = 32'b00000000000000000000000000000111
    N_SEVEN_SEG_DIGITs = 32'b00000000000000000000000000001000
    CLK_DIV_BITS = 32'b00000000000000000000000000011000
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/TOP_Pango.v(line number: 36)] Elaborating instance wrapper1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 4)] Elaborating module Wrapper
I: Module instance {TOP.wrapper1} parameter value:
    N_LEDs = 32'b00000000000000000000000000010000
    N_DIPs = 32'b00000000000000000000000000000111
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 112)] Elaborating instance ARM1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 1)] Elaborating module ARM
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 23)] Elaborating instance u_PC
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ProgramCounter.v(line number: 1)] Elaborating module ProgramCounter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 41)] Elaborating instance u_Control
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 1)] Elaborating module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 26)] Elaborating instance CondLogic1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/CondLogic.v(line number: 2)] Elaborating module CondLogic
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ControlUnit.v(line number: 43)] Elaborating instance Decoder1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Decoder.v(line number: 1)] Elaborating module Decoder
W: Verilog-2019: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 50)] Width mismatch between port RegSrc and signal bound to it for instantiated module ControlUnit
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 67)] Elaborating instance u_RegisterFile
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 1)] Elaborating module RegisterFile
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 88)] Elaborating instance Shifter1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Shifter.v(line number: 1)] Elaborating module Shifter
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 100)] Elaborating instance Extend1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Extend.v(line number: 1)] Elaborating module Extend
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 111)] Elaborating instance ALU1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ALU.v(line number: 1)] Elaborating module ALU
I: Verilog-0004: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/ARM.v(line number: 120)] Elaborating instance MCycle1
I: Verilog-0003: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/MCycle_template.v(line number: 2)] Elaborating module MCycle
I: Module instance {TOP.wrapper1.ARM1.MCycle1} parameter value:
    width = 32'b00000000000000000000000000100000
Executing : rtl-elaborate successfully. Time elapsed: 0.031s wall, 0.016s user + 0.016s system = 0.031s CPU (101.9%)

Start rtl-prep.
Executing : rtl-prep successfully. Time elapsed: 0.013s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-infer.
Start DFF-inference.
Executing : DFF-inference successfully.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/Wrapper.v(line number: 149)] Found Ram DATA_VAR_MEM, depth=128, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 20)] Found Ram RegBank, depth=16, width=32.
I: Sdm-0001: [F:/SME_files/SME309/codes/SME209_codes/lab3/PDS_lab3_MyCycle/Hardware/Design_Source/RegisterFile.v(line number: 20)] Found Ram RegBank, depth=16, width=32.
Executing : rtl-infer successfully. Time elapsed: 0.114s wall, 0.062s user + 0.016s system = 0.078s CPU (68.8%)

Start rtl-control-opt.
Executing : rtl-control-opt successfully. Time elapsed: 0.002s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start rtl-data-opt.
Executing : rtl-data-opt successfully. Time elapsed: 0.015s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start FSM inference.
W: Loop was found during constant probe.
Executing : FSM inference successfully. Time elapsed: 0.001s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start sdm2adm.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on MCycleOp_1 (bmsWIDEMUX).
I: Constant propagation done on M_Start_1 (bmsWIDEMUX).
I: Constant propagation done on M_W_1 (bmsWIDEMUX).
I: Constant propagation done on MemtoReg_1 (bmsWIDEMUX).
I: Constant propagation done on RegW_1 (bmsWIDEMUX).
I: Constant propagation done on NoWrite_1 (bmsWIDEMUX).
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
W: Loop was found during constant probe.
I: Constant propagation done on N154 (bmsWIDEMUX).
I: Constant propagation done on N54[63:32] (bmsWIDEMUX).
I: Constant propagation done on N213 (bmsPMUX).
I: Constant propagation done on N142 (bmsPMUX).
W: Loop was found during constant probe.
Executing : sdm2adm successfully. Time elapsed: 0.042s wall, 0.047s user + 0.000s system = 0.047s CPU (110.7%)

Saving design to DB.
Action compile: Real time elapsed is 0h:0m:5s
Action compile: CPU time elapsed is 0h:0m:0s
Action compile: Process CPU time elapsed is 0h:0m:0s
Current time: Tue Nov 26 21:40:09 2024
Action compile: Peak memory pool usage is 135 MB
