\doxysubsection{CMSIS Core Register}
\label{group___c_m_s_i_s__core__register}\index{CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection*{Topics}
\begin{DoxyCompactItemize}
\item 
\textbf{ CMSIS Core}
\end{DoxyCompactItemize}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ SCS\+\_\+\+BASE}~(0x\+E000\+E000\+UL)
\item 
\#define \textbf{ ITM\+\_\+\+BASE}~(0x\+E0000000\+UL)
\item 
\#define \textbf{ Core\+Debug\+\_\+\+BASE}~(0x\+E000\+EDF0\+UL)
\item 
\#define \textbf{ Sys\+Tick\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)
\item 
\#define \textbf{ NVIC\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)
\item 
\#define \textbf{ SCB\+\_\+\+BASE}~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)
\item 
\#define \textbf{ SCn\+SCB}~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )
\item 
\#define \textbf{ SCB}~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )
\item 
\#define \textbf{ Sys\+Tick}~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )
\item 
\#define \textbf{ NVIC}~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )
\item 
\#define \textbf{ ITM}~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}      )
\item 
\#define \textbf{ Core\+Debug}~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE})
\item 
\#define \textbf{ ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY}~0x5\+AA55\+AA5
\item 
volatile int32\+\_\+t \textbf{ ITM\+\_\+\+Rx\+Buffer}
\end{DoxyCompactItemize}


\doxysubsubsection{Detailed Description}
Core Register contain\+:
\begin{DoxyItemize}
\item Core Register
\item Core NVIC Register
\item Core SCB Register
\item Core Sys\+Tick Register
\item Core Debug Register
\item Core MPU Register
\item Core FPU Register 
\end{DoxyItemize}

\doxysubsubsection{Macro Definition Documentation}
\label{group___c_m_s_i_s__core__register_gab6e30a2b802d9021619dbb0be7f5d63d} 
\index{CMSIS Core Register@{CMSIS Core Register}!CoreDebug@{CoreDebug}}
\index{CoreDebug@{CoreDebug}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{CoreDebug}
{\footnotesize\ttfamily \#define Core\+Debug~((\textbf{ Core\+Debug\+\_\+\+Type} $\ast$)     \textbf{ Core\+Debug\+\_\+\+BASE})}

Core Debug configuration struct ~\newline
 \label{group___c_m_s_i_s__core__register_ga680604dbcda9e9b31a1639fcffe5230b} 
\index{CMSIS Core Register@{CMSIS Core Register}!CoreDebug\_BASE@{CoreDebug\_BASE}}
\index{CoreDebug\_BASE@{CoreDebug\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{CoreDebug\_BASE}
{\footnotesize\ttfamily \#define Core\+Debug\+\_\+\+BASE~(0x\+E000\+EDF0\+UL)}

Core Debug Base Address ~\newline
 \label{group___c_m_s_i_s__core__register_gabae7cdf882def602cb787bb039ff6a43} 
\index{CMSIS Core Register@{CMSIS Core Register}!ITM@{ITM}}
\index{ITM@{ITM}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{ITM}
{\footnotesize\ttfamily \#define ITM~((\textbf{ ITM\+\_\+\+Type}       $\ast$)     \textbf{ ITM\+\_\+\+BASE}      )}

ITM configuration struct ~\newline
 \label{group___c_m_s_i_s__core__register_gadd76251e412a195ec0a8f47227a8359e} 
\index{CMSIS Core Register@{CMSIS Core Register}!ITM\_BASE@{ITM\_BASE}}
\index{ITM\_BASE@{ITM\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{ITM\_BASE}
{\footnotesize\ttfamily \#define ITM\+\_\+\+BASE~(0x\+E0000000\+UL)}

ITM Base Address ~\newline
 \label{group___c_m_s_i_s__core__register_gaa822cb398ee022b59e9e6c5d7bbb228a} 
\index{CMSIS Core Register@{CMSIS Core Register}!ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}}
\index{ITM\_RXBUFFER\_EMPTY@{ITM\_RXBUFFER\_EMPTY}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{ITM\_RXBUFFER\_EMPTY}
{\footnotesize\ttfamily \#define ITM\+\_\+\+RXBUFFER\+\_\+\+EMPTY~0x5\+AA55\+AA5}

value identifying ITM\+\_\+\+Rx\+Buffer is ready for next character \label{group___c_m_s_i_s__core__register_gac8e97e8ce56ae9f57da1363a937f8a17} 
\index{CMSIS Core Register@{CMSIS Core Register}!NVIC@{NVIC}}
\index{NVIC@{NVIC}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{NVIC}
{\footnotesize\ttfamily \#define NVIC~((\textbf{ NVIC\+\_\+\+Type}      $\ast$)     \textbf{ NVIC\+\_\+\+BASE}     )}

NVIC configuration struct ~\newline
 \label{group___c_m_s_i_s__core__register_gaa0288691785a5f868238e0468b39523d} 
\index{CMSIS Core Register@{CMSIS Core Register}!NVIC\_BASE@{NVIC\_BASE}}
\index{NVIC\_BASE@{NVIC\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{NVIC\_BASE}
{\footnotesize\ttfamily \#define NVIC\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0100\+UL)}

NVIC Base Address ~\newline
 \label{group___c_m_s_i_s__core__register_gaaaf6477c2bde2f00f99e3c2fd1060b01} 
\index{CMSIS Core Register@{CMSIS Core Register}!SCB@{SCB}}
\index{SCB@{SCB}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{SCB}
{\footnotesize\ttfamily \#define SCB~((\textbf{ SCB\+\_\+\+Type}       $\ast$)     \textbf{ SCB\+\_\+\+BASE}      )}

SCB configuration struct ~\newline
 \label{group___c_m_s_i_s__core__register_gad55a7ddb8d4b2398b0c1cfec76c0d9fd} 
\index{CMSIS Core Register@{CMSIS Core Register}!SCB\_BASE@{SCB\_BASE}}
\index{SCB\_BASE@{SCB\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{SCB\_BASE}
{\footnotesize\ttfamily \#define SCB\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0\+D00\+UL)}

System Control Block Base Address ~\newline
 \label{group___c_m_s_i_s__core__register_ga9fe0cd2eef83a8adad94490d9ecca63f} 
\index{CMSIS Core Register@{CMSIS Core Register}!SCnSCB@{SCnSCB}}
\index{SCnSCB@{SCnSCB}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{SCnSCB}
{\footnotesize\ttfamily \#define SCn\+SCB~((\textbf{ SCn\+SCB\+\_\+\+Type}    $\ast$)     \textbf{ SCS\+\_\+\+BASE}      )}

System control Register not in SCB \label{group___c_m_s_i_s__core__register_ga3c14ed93192c8d9143322bbf77ebf770} 
\index{CMSIS Core Register@{CMSIS Core Register}!SCS\_BASE@{SCS\_BASE}}
\index{SCS\_BASE@{SCS\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{SCS\_BASE}
{\footnotesize\ttfamily \#define SCS\+\_\+\+BASE~(0x\+E000\+E000\+UL)}

System Control Space Base Address ~\newline
 \label{group___c_m_s_i_s__core__register_gacd96c53beeaff8f603fcda425eb295de} 
\index{CMSIS Core Register@{CMSIS Core Register}!SysTick@{SysTick}}
\index{SysTick@{SysTick}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{SysTick}
{\footnotesize\ttfamily \#define Sys\+Tick~((\textbf{ Sys\+Tick\+\_\+\+Type}   $\ast$)     \textbf{ Sys\+Tick\+\_\+\+BASE}  )}

Sys\+Tick configuration struct ~\newline
 \label{group___c_m_s_i_s__core__register_ga58effaac0b93006b756d33209e814646} 
\index{CMSIS Core Register@{CMSIS Core Register}!SysTick\_BASE@{SysTick\_BASE}}
\index{SysTick\_BASE@{SysTick\_BASE}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{SysTick\_BASE}
{\footnotesize\ttfamily \#define Sys\+Tick\+\_\+\+BASE~(\textbf{ SCS\+\_\+\+BASE} +  0x0010\+UL)}

Sys\+Tick Base Address ~\newline
 

\doxysubsubsection{Variable Documentation}
\label{group___c_m_s_i_s__core__register_ga12e68e55a7badc271b948d6c7230b2a8} 
\index{CMSIS Core Register@{CMSIS Core Register}!ITM\_RxBuffer@{ITM\_RxBuffer}}
\index{ITM\_RxBuffer@{ITM\_RxBuffer}!CMSIS Core Register@{CMSIS Core Register}}
\doxysubsubsubsection{ITM\_RxBuffer}
{\footnotesize\ttfamily volatile int32\+\_\+t ITM\+\_\+\+Rx\+Buffer\hspace{0.3cm}{\ttfamily [extern]}}

external variable to receive characters ~\newline
 