PPA Report for start_delay_clk
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 15
FF Count: 14
IO Count: 11
Cell Count: 75

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: 265.96 MHz
Reg-to-Reg Critical Path Delay: 3.060 ns

POWER METRICS:
-------------
Total Power Consumption: 0.637 W
