Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Wed Dec 27 01:07:06 2023
| Host         : Desktop-Tyke running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                Violations  
---------  ----------------  -----------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                918         
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin  1           
LUTAR-1    Warning           LUT drives async reset alert               1           
TIMING-20  Warning           Non-clocked latch                          102         
LATCH-1    Advisory          Existing latches in the design             1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (1020)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1686)
5. checking no_input_delay (20)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (1020)
---------------------------
 There are 536 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 292 register/latch pins with no clock driven by root clock pin: clk2/pwm_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: mode_sel/en3_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: mode_sel/en4_reg/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: mode_sel/en5_reg/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: model2/player/beat1/pwm_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: model3_user1/studyer/studyer/beat1/pwm_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: model3_user2/studyer/studyer/beat1/pwm_reg/Q (HIGH)

 There are 25 register/latch pins with no clock driven by root clock pin: model3_user3/studyer/studyer/beat1/pwm_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1686)
---------------------------------------------------
 There are 1686 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.911        0.000                      0                   36        0.205        0.000                      0                   36        3.000        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                      ------------       ----------      --------------
vga_display_inst/clk_gen_inst/inst/inclk0  {0.000 5.000}      10.000          100.000         
  c0_clk_gen                               {0.000 20.000}     40.000          25.000          
  clkfbout_clk_gen                         {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vga_display_inst/clk_gen_inst/inst/inclk0                                                                                                                                                    3.000        0.000                       0                     1  
  c0_clk_gen                                    34.911        0.000                      0                   36        0.205        0.000                      0                   36       19.500        0.000                       0                    28  
  clkfbout_clk_gen                                                                                                                                                                           7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group        From Clock        To Clock        
----------        ----------        --------        
(none)                                                
(none)            c0_clk_gen                          
(none)            clkfbout_clk_gen                    
(none)                              c0_clk_gen        


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vga_display_inst/clk_gen_inst/inst/inclk0
  To Clock:  vga_display_inst/clk_gen_inst/inst/inclk0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vga_display_inst/clk_gen_inst/inst/inclk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/inclk0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  c0_clk_gen
  To Clock:  c0_clk_gen

Setup :            0  Failing Endpoints,  Worst Slack       34.911ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.205ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.911ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.996ns  (logic 1.076ns (21.536%)  route 3.920ns (78.464%))
  Logic Levels:           5  (LUT2=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.621     1.621    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.456     2.077 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/Q
                         net (fo=11, routed)          1.204     3.281    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[5]
    SLICE_X60Y89         LUT6 (Prop_lut6_I0_O)        0.124     3.405 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3/O
                         net (fo=16, routed)          1.118     4.523    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3_n_0
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.647 f  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_10/O
                         net (fo=4, routed)           0.694     5.341    model3_user3/pix_data_reg[9]
    SLICE_X60Y86         LUT4 (Prop_lut4_I1_O)        0.124     5.465 r  model3_user3/pix_data[9]_i_3/O
                         net (fo=2, routed)           0.314     5.779    vga_display_inst/vga_ctrl_inst/pix_data_reg[9]
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124     5.903 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=1, routed)           0.590     6.493    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124     6.617 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     6.617    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    41.505    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                         clock pessimism              0.092    41.597    
                         clock uncertainty           -0.098    41.499    
    SLICE_X62Y87         FDCE (Setup_fdce_C_D)        0.029    41.528    vga_display_inst/vga_pic_inst/pix_data_reg[11]
  -------------------------------------------------------------------
                         required time                         41.528    
                         arrival time                          -6.617    
  -------------------------------------------------------------------
                         slack                                 34.911    

Slack (MET) :             35.156ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.952ns (19.902%)  route 3.831ns (80.098%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.621     1.621    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.456     2.077 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/Q
                         net (fo=11, routed)          1.204     3.281    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[5]
    SLICE_X60Y89         LUT6 (Prop_lut6_I0_O)        0.124     3.405 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3/O
                         net (fo=16, routed)          1.118     4.523    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3_n_0
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.647 f  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_10/O
                         net (fo=4, routed)           0.694     5.341    model3_user3/pix_data_reg[9]
    SLICE_X60Y86         LUT4 (Prop_lut4_I1_O)        0.124     5.465 r  model3_user3/pix_data[9]_i_3/O
                         net (fo=2, routed)           0.815     6.280    vga_display_inst/vga_ctrl_inst/pix_data_reg[9]
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.124     6.404 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     6.404    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X60Y86         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503    41.503    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y86         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C
                         clock pessimism              0.078    41.581    
                         clock uncertainty           -0.098    41.483    
    SLICE_X60Y86         FDCE (Setup_fdce_C_D)        0.077    41.560    vga_display_inst/vga_pic_inst/pix_data_reg[9]
  -------------------------------------------------------------------
                         required time                         41.560    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                 35.156    

Slack (MET) :             35.300ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.244ns (26.991%)  route 3.365ns (73.009%))
  Logic Levels:           4  (LUT5=3 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.621     1.621    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y85         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=9, routed)           1.054     3.193    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
    SLICE_X65Y86         LUT5 (Prop_lut5_I1_O)        0.152     3.345 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.531     3.876    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X64Y87         LUT6 (Prop_lut6_I1_O)        0.326     4.202 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_4/O
                         net (fo=6, routed)           0.839     5.041    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_4_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I0_O)        0.124     5.165 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_6/O
                         net (fo=1, routed)           0.941     6.106    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_6_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.230 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     6.230    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    41.505    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C
                         clock pessimism              0.092    41.597    
                         clock uncertainty           -0.098    41.499    
    SLICE_X62Y87         FDCE (Setup_fdce_C_D)        0.031    41.530    vga_display_inst/vga_pic_inst/pix_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.530    
                         arrival time                          -6.230    
  -------------------------------------------------------------------
                         slack                                 35.300    

Slack (MET) :             35.336ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.558ns  (logic 0.952ns (20.887%)  route 3.606ns (79.113%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.621     1.621    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.456     2.077 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/Q
                         net (fo=11, routed)          1.204     3.281    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[5]
    SLICE_X60Y89         LUT6 (Prop_lut6_I0_O)        0.124     3.405 f  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3/O
                         net (fo=16, routed)          1.118     4.523    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3_n_0
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.647 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_10/O
                         net (fo=4, routed)           0.619     5.266    vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]_1
    SLICE_X61Y88         LUT6 (Prop_lut6_I4_O)        0.124     5.390 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5/O
                         net (fo=1, routed)           0.665     6.055    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_5_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I4_O)        0.124     6.179 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     6.179    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X61Y88         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505    41.505    vga_display_inst/vga_pic_inst/CLK
    SLICE_X61Y88         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C
                         clock pessimism              0.078    41.583    
                         clock uncertainty           -0.098    41.485    
    SLICE_X61Y88         FDCE (Setup_fdce_C_D)        0.029    41.514    vga_display_inst/vga_pic_inst/pix_data_reg[7]
  -------------------------------------------------------------------
                         required time                         41.514    
                         arrival time                          -6.179    
  -------------------------------------------------------------------
                         slack                                 35.336    

Slack (MET) :             35.357ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.549ns  (logic 1.552ns (34.121%)  route 2.997ns (65.879%))
  Logic Levels:           4  (LUT4=2 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.419     2.042 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.829     2.871    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X60Y89         LUT4 (Prop_lut4_I0_O)        0.321     3.192 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_8/O
                         net (fo=1, routed)           0.452     3.644    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_8_n_0
    SLICE_X60Y89         LUT4 (Prop_lut4_I3_O)        0.357     4.001 f  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_4/O
                         net (fo=12, routed)          1.049     5.050    vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.331     5.381 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2/O
                         net (fo=1, routed)           0.667     6.048    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.124     6.172 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     6.172    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X61Y86         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503    41.503    vga_display_inst/vga_pic_inst/CLK
    SLICE_X61Y86         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C
                         clock pessimism              0.092    41.595    
                         clock uncertainty           -0.098    41.497    
    SLICE_X61Y86         FDCE (Setup_fdce_C_D)        0.031    41.528    vga_display_inst/vga_pic_inst/pix_data_reg[5]
  -------------------------------------------------------------------
                         required time                         41.528    
                         arrival time                          -6.172    
  -------------------------------------------------------------------
                         slack                                 35.357    

Slack (MET) :             35.399ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.495ns  (logic 1.076ns (23.935%)  route 3.419ns (76.065%))
  Logic Levels:           5  (LUT2=1 LUT3=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.621     1.621    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.456     2.077 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/Q
                         net (fo=11, routed)          1.204     3.281    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[5]
    SLICE_X60Y89         LUT6 (Prop_lut6_I0_O)        0.124     3.405 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3/O
                         net (fo=16, routed)          1.118     4.523    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_3_n_0
    SLICE_X61Y86         LUT2 (Prop_lut2_I0_O)        0.124     4.647 f  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_10/O
                         net (fo=4, routed)           0.637     5.284    vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]_1
    SLICE_X62Y87         LUT3 (Prop_lut3_I0_O)        0.124     5.408 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_4/O
                         net (fo=2, routed)           0.309     5.717    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_4_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I0_O)        0.124     5.841 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5/O
                         net (fo=1, routed)           0.151     5.992    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I4_O)        0.124     6.116 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     6.116    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X61Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.504    41.504    vga_display_inst/vga_pic_inst/CLK
    SLICE_X61Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C
                         clock pessimism              0.078    41.582    
                         clock uncertainty           -0.098    41.484    
    SLICE_X61Y87         FDCE (Setup_fdce_C_D)        0.031    41.515    vga_display_inst/vga_pic_inst/pix_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.515    
                         arrival time                          -6.116    
  -------------------------------------------------------------------
                         slack                                 35.399    

Slack (MET) :             35.940ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.342ns (33.526%)  route 2.661ns (66.474%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.419     2.042 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.845     2.887    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X60Y89         LUT5 (Prop_lut5_I3_O)        0.327     3.214 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.847     4.061    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.348     4.409 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.304     4.713    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.124     4.837 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.665     5.502    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.626 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000     5.626    vga_display_inst/vga_ctrl_inst/p_0_in[3]
    SLICE_X64Y85         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.504    41.504    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y85         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism              0.078    41.582    
                         clock uncertainty           -0.098    41.484    
    SLICE_X64Y85         FDCE (Setup_fdce_C_D)        0.081    41.565    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         41.565    
                         arrival time                          -5.626    
  -------------------------------------------------------------------
                         slack                                 35.940    

Slack (MET) :             36.031ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 1.342ns (34.756%)  route 2.519ns (65.244%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.419     2.042 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.845     2.887    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X60Y89         LUT5 (Prop_lut5_I3_O)        0.327     3.214 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.847     4.061    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.348     4.409 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.304     4.713    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.124     4.837 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.523     5.360    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I5_O)        0.124     5.484 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_2/O
                         net (fo=1, routed)           0.000     5.484    vga_display_inst/vga_ctrl_inst/p_0_in[9]
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.504    41.504    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                         clock pessimism              0.078    41.582    
                         clock uncertainty           -0.098    41.484    
    SLICE_X65Y86         FDCE (Setup_fdce_C_D)        0.031    41.515    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
  -------------------------------------------------------------------
                         required time                         41.515    
                         arrival time                          -5.484    
  -------------------------------------------------------------------
                         slack                                 36.031    

Slack (MET) :             36.037ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.856ns  (logic 1.342ns (34.801%)  route 2.514ns (65.199%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.419     2.042 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.845     2.887    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X60Y89         LUT5 (Prop_lut5_I3_O)        0.327     3.214 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.847     4.061    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.348     4.409 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.304     4.713    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.124     4.837 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.518     5.355    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_0
    SLICE_X65Y86         LUT6 (Prop_lut6_I1_O)        0.124     5.479 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000     5.479    vga_display_inst/vga_ctrl_inst/p_0_in[0]
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.504    41.504    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism              0.078    41.582    
                         clock uncertainty           -0.098    41.484    
    SLICE_X65Y86         FDCE (Setup_fdce_C_D)        0.032    41.516    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         41.516    
                         arrival time                          -5.479    
  -------------------------------------------------------------------
                         slack                                 36.037    

Slack (MET) :             36.152ns  (required time - arrival time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (c0_clk_gen rise@40.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        3.787ns  (logic 1.342ns (35.441%)  route 2.445ns (64.559%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 41.504 - 40.000 ) 
    Source Clock Delay      (SCD):    1.623ns
    Clock Pessimism Removal (CPR):    0.078ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.623     1.623    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.419     2.042 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/Q
                         net (fo=6, routed)           0.845     2.887    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[2]
    SLICE_X60Y89         LUT5 (Prop_lut5_I3_O)        0.327     3.214 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3/O
                         net (fo=7, routed)           0.847     4.061    vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_3_n_0
    SLICE_X63Y86         LUT6 (Prop_lut6_I1_O)        0.348     4.409 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6/O
                         net (fo=1, routed)           0.304     4.713    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_6_n_0
    SLICE_X64Y86         LUT6 (Prop_lut6_I5_O)        0.124     4.837 r  vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5/O
                         net (fo=4, routed)           0.448     5.286    vga_display_inst/vga_ctrl_inst/cnt_v[9]_i_5_n_0
    SLICE_X64Y85         LUT6 (Prop_lut6_I2_O)        0.124     5.410 r  vga_display_inst/vga_ctrl_inst/cnt_v[2]_i_1/O
                         net (fo=1, routed)           0.000     5.410    vga_display_inst/vga_ctrl_inst/p_0_in[2]
    SLICE_X64Y85         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457    41.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091    40.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.504    41.504    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y85         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                         clock pessimism              0.078    41.582    
                         clock uncertainty           -0.098    41.484    
    SLICE_X64Y85         FDCE (Setup_fdce_C_D)        0.077    41.561    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
  -------------------------------------------------------------------
                         required time                         41.561    
                         arrival time                          -5.410    
  -------------------------------------------------------------------
                         slack                                 36.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.189ns (54.178%)  route 0.160ns (45.822%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589     0.589    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/Q
                         net (fo=9, routed)           0.160     0.890    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
    SLICE_X64Y86         LUT5 (Prop_lut5_I2_O)        0.048     0.938 r  vga_display_inst/vga_ctrl_inst/cnt_v[7]_i_1/O
                         net (fo=1, routed)           0.000     0.938    vga_display_inst/vga_ctrl_inst/p_0_in[7]
    SLICE_X64Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858     0.858    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]/C
                         clock pessimism             -0.257     0.602    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.131     0.733    vga_display_inst/vga_ctrl_inst/cnt_v_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.733    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.409%)  route 0.156ns (45.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589     0.589    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/Q
                         net (fo=9, routed)           0.156     0.886    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
    SLICE_X64Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.931 r  vga_display_inst/vga_ctrl_inst/cnt_v[5]_i_1/O
                         net (fo=1, routed)           0.000     0.931    vga_display_inst/vga_ctrl_inst/p_0_in[5]
    SLICE_X64Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858     0.858    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                         clock pessimism             -0.257     0.602    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.120     0.722    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.722    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.780%)  route 0.160ns (46.220%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589     0.589    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/Q
                         net (fo=9, routed)           0.160     0.890    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
    SLICE_X64Y86         LUT4 (Prop_lut4_I1_O)        0.045     0.935 r  vga_display_inst/vga_ctrl_inst/cnt_v[6]_i_1/O
                         net (fo=1, routed)           0.000     0.935    vga_display_inst/vga_ctrl_inst/p_0_in[6]
    SLICE_X64Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858     0.858    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                         clock pessimism             -0.257     0.602    
    SLICE_X64Y86         FDCE (Hold_fdce_C_D)         0.121     0.723    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.723    
                         arrival time                           0.935    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.445%)  route 0.176ns (48.555%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590     0.590    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.141     0.731 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.176     0.906    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X60Y89         LUT4 (Prop_lut4_I1_O)        0.045     0.951 r  vga_display_inst/vga_ctrl_inst/cnt_h[3]_i_1/O
                         net (fo=1, routed)           0.000     0.951    vga_display_inst/vga_ctrl_inst/cnt_h[3]
    SLICE_X60Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860     0.860    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
                         clock pessimism             -0.254     0.606    
    SLICE_X60Y89         FDCE (Hold_fdce_C_D)         0.120     0.726    vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.726    
                         arrival time                           0.951    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.882%)  route 0.180ns (49.118%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590     0.590    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y89         FDCE (Prop_fdce_C_Q)         0.141     0.731 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/Q
                         net (fo=8, routed)           0.180     0.910    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[0]
    SLICE_X60Y89         LUT5 (Prop_lut5_I2_O)        0.045     0.955 r  vga_display_inst/vga_ctrl_inst/cnt_h[4]_i_1/O
                         net (fo=1, routed)           0.000     0.955    vga_display_inst/vga_ctrl_inst/cnt_h[4]
    SLICE_X60Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860     0.860    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
                         clock pessimism             -0.254     0.606    
    SLICE_X60Y89         FDCE (Hold_fdce_C_D)         0.121     0.727    vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.209ns (57.080%)  route 0.157ns (42.920%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590     0.590    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y89         FDCE (Prop_fdce_C_Q)         0.164     0.754 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/Q
                         net (fo=22, routed)          0.157     0.911    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[6]
    SLICE_X60Y88         LUT6 (Prop_lut6_I3_O)        0.045     0.956 r  vga_display_inst/vga_ctrl_inst/cnt_h[8]_i_1/O
                         net (fo=1, routed)           0.000     0.956    vga_display_inst/vga_ctrl_inst/cnt_h[8]
    SLICE_X60Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860     0.860    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]/C
                         clock pessimism             -0.254     0.606    
    SLICE_X60Y88         FDCE (Hold_fdce_C_D)         0.121     0.727    vga_display_inst/vga_ctrl_inst/cnt_h_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.727    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.186ns (54.344%)  route 0.156ns (45.656%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589     0.589    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/Q
                         net (fo=9, routed)           0.156     0.886    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
    SLICE_X65Y86         LUT6 (Prop_lut6_I4_O)        0.045     0.931 r  vga_display_inst/vga_ctrl_inst/cnt_v[0]_i_1/O
                         net (fo=1, routed)           0.000     0.931    vga_display_inst/vga_ctrl_inst/p_0_in[0]
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858     0.858    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C
                         clock pessimism             -0.270     0.589    
    SLICE_X65Y86         FDCE (Hold_fdce_C_D)         0.092     0.681    vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.681    
                         arrival time                           0.931    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.209ns (54.946%)  route 0.171ns (45.054%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.860ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590     0.590    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.164     0.754 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/Q
                         net (fo=21, routed)          0.171     0.925    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[9]
    SLICE_X60Y88         LUT6 (Prop_lut6_I5_O)        0.045     0.970 r  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_1/O
                         net (fo=1, routed)           0.000     0.970    vga_display_inst/vga_ctrl_inst/cnt_h[9]
    SLICE_X60Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860     0.860    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X60Y88         FDCE (Hold_fdce_C_D)         0.121     0.711    vga_display_inst/vga_ctrl_inst/cnt_h_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.970    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.728%)  route 0.187ns (47.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.590ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590     0.590    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y87         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y87         FDCE (Prop_fdce_C_Q)         0.164     0.754 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/Q
                         net (fo=6, routed)           0.187     0.941    vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]
    SLICE_X64Y87         LUT6 (Prop_lut6_I5_O)        0.045     0.986 r  vga_display_inst/vga_ctrl_inst/cnt_v[8]_i_1/O
                         net (fo=1, routed)           0.000     0.986    vga_display_inst/vga_ctrl_inst/p_0_in[8]
    SLICE_X64Y87         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.859     0.859    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y87         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]/C
                         clock pessimism             -0.270     0.590    
    SLICE_X64Y87         FDCE (Hold_fdce_C_D)         0.120     0.710    vga_display_inst/vga_ctrl_inst/cnt_v_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             c0_clk_gen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (c0_clk_gen rise@0.000ns - c0_clk_gen rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.209ns (51.291%)  route 0.198ns (48.709%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.859ns
    Source Clock Delay      (SCD):    0.589ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589     0.589    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y85         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.164     0.753 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]/Q
                         net (fo=9, routed)           0.198     0.951    vga_display_inst/vga_ctrl_inst/cnt_v_reg[2]
    SLICE_X64Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.996 r  vga_display_inst/vga_ctrl_inst/cnt_v[3]_i_1/O
                         net (fo=1, routed)           0.000     0.996    vga_display_inst/vga_ctrl_inst/p_0_in[3]
    SLICE_X64Y85         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858     0.858    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y85         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                         clock pessimism             -0.270     0.589    
    SLICE_X64Y85         FDCE (Hold_fdce_C_D)         0.121     0.710    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.710    
                         arrival time                           0.996    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         c0_clk_gen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y5    vga_display_inst/clk_gen_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X63Y86     vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[6]/C
Min Period        n/a     FDCE/C              n/a            1.000         40.000      39.000     SLICE_X60Y88     vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X59Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X60Y89     vga_display_inst/vga_ctrl_inst/cnt_h_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_gen
  To Clock:  clkfbout_clk_gen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_gen
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    vga_display_inst/clk_gen_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1717 Endpoints
Min Delay          1717 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.890ns  (logic 17.476ns (43.810%)  route 22.414ns (56.190%))
  Logic Levels:           56  (CARRY4=38 FDRE=1 LUT2=2 LUT3=12 LUT4=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[5]/C
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/studyer/counter_reg[5]/Q
                         net (fo=23, routed)          1.309     1.765    model3_user1/studyer/studyer/score1/counter[5]
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.153     1.918 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.679     2.597    model3_user1/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X38Y72         LUT4 (Prop_lut4_I3_O)        0.331     2.928 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.928    model3_user1/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.304 r  model3_user1/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.304    model3_user1/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.421 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.421    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.744 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.369     5.113    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.306     5.419 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=20, routed)          1.111     6.529    model3_user1/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.153     6.682 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_2/O
                         net (fo=1, routed)           0.343     7.025    model3_user1/studyer/studyer/score1/score0__8_carry_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     7.613 r  model3_user1/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.613    model3_user1/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.727 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.727    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.884 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.090     8.974    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X42Y78         LUT3 (Prop_lut3_I0_O)        0.329     9.303 r  model3_user1/studyer/studyer/score1/score_reg_i_266/O
                         net (fo=1, routed)           0.000     9.303    model3_user1/studyer/studyer/score1/score_reg_i_266_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.836 r  model3_user1/studyer/studyer/score1/score_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000     9.836    model3_user1/studyer/studyer/score1/score_reg_i_236_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.065 r  model3_user1/studyer/studyer/score1/score_reg_i_235/CO[2]
                         net (fo=12, routed)          1.323    11.388    model3_user1/studyer/studyer/score1/score_reg_i_235_n_1
    SLICE_X37Y77         LUT3 (Prop_lut3_I0_O)        0.310    11.698 r  model3_user1/studyer/studyer/score1/score_reg_i_247/O
                         net (fo=1, routed)           0.000    11.698    model3_user1/studyer/studyer/score1/score_reg_i_247_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.248 r  model3_user1/studyer/studyer/score1/score_reg_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.248    model3_user1/studyer/studyer/score1/score_reg_i_214_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  model3_user1/studyer/studyer/score1/score_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.362    model3_user1/studyer/studyer/score1/score_reg_i_210_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.590 r  model3_user1/studyer/studyer/score1/score_reg_i_209/CO[2]
                         net (fo=12, routed)          1.181    13.771    model3_user1/studyer/studyer/score1/score_reg_i_209_n_1
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.313    14.084 r  model3_user1/studyer/studyer/score1/score_reg_i_215/O
                         net (fo=1, routed)           0.000    14.084    model3_user1/studyer/studyer/score1/score_reg_i_215_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.460 r  model3_user1/studyer/studyer/score1/score_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.460    model3_user1/studyer/studyer/score1/score_reg_i_160_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.689 r  model3_user1/studyer/studyer/score1/score_reg_i_159/CO[2]
                         net (fo=12, routed)          1.166    15.854    model3_user1/studyer/studyer/score1/score_reg_i_159_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.310    16.164 r  model3_user1/studyer/studyer/score1/score_reg_i_171/O
                         net (fo=1, routed)           0.000    16.164    model3_user1/studyer/studyer/score1/score_reg_i_171_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.714 r  model3_user1/studyer/studyer/score1/score_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    16.714    model3_user1/studyer/studyer/score1/score_reg_i_94_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.828 r  model3_user1/studyer/studyer/score1/score_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.828    model3_user1/studyer/studyer/score1/score_reg_i_90_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.056 r  model3_user1/studyer/studyer/score1/score_reg_i_89/CO[2]
                         net (fo=12, routed)          1.379    18.436    model3_user1/studyer/studyer/score1/score_reg_i_89_n_1
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.313    18.749 r  model3_user1/studyer/studyer/score1/score_reg_i_97/O
                         net (fo=1, routed)           0.000    18.749    model3_user1/studyer/studyer/score1/score_reg_i_97_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.299 r  model3_user1/studyer/studyer/score1/score_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.299    model3_user1/studyer/studyer/score1/score_reg_i_34_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.527 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[2]
                         net (fo=12, routed)          1.173    20.700    model3_user1/studyer/studyer/score1/score_reg_i_33_n_1
    SLICE_X36Y75         LUT3 (Prop_lut3_I0_O)        0.313    21.013 r  model3_user1/studyer/studyer/score1/score_reg_i_153/O
                         net (fo=1, routed)           0.000    21.013    model3_user1/studyer/studyer/score1/score_reg_i_153_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.414 r  model3_user1/studyer/studyer/score1/score_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.414    model3_user1/studyer/studyer/score1/score_reg_i_83_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.528 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.528    model3_user1/studyer/studyer/score1/score_reg_i_32_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.756 r  model3_user1/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=13, routed)          1.012    22.768    model3_user1/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.313    23.081 r  model3_user1/studyer/studyer/score1/score_reg_i_174/O
                         net (fo=1, routed)           0.000    23.081    model3_user1/studyer/studyer/score1/score_reg_i_174_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.614 r  model3_user1/studyer/studyer/score1/score_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.614    model3_user1/studyer/studyer/score1/score_reg_i_99_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.731 r  model3_user1/studyer/studyer/score1/score_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.731    model3_user1/studyer/studyer/score1/score_reg_i_38_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.960 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          0.880    24.840    model3_user1/studyer/studyer/score1/score_reg_i_19_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.310    25.150 r  model3_user1/studyer/studyer/score1/score_reg_i_177/O
                         net (fo=1, routed)           0.000    25.150    model3_user1/studyer/studyer/score1/score_reg_i_177_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.700 r  model3_user1/studyer/studyer/score1/score_reg_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.700    model3_user1/studyer/studyer/score1/score_reg_i_104_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.814 r  model3_user1/studyer/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.814    model3_user1/studyer/studyer/score1/score_reg_i_42_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.042 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.417    27.460    model3_user1/studyer/studyer/score1/score_reg_i_20_n_1
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.313    27.773 r  model3_user1/studyer/studyer/score1/score_reg_i_112/O
                         net (fo=1, routed)           0.000    27.773    model3_user1/studyer/studyer/score1/score_reg_i_112_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.323 r  model3_user1/studyer/studyer/score1/score_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    28.323    model3_user1/studyer/studyer/score1/score_reg_i_46_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.551 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.086    29.637    model3_user1/studyer/studyer/score1/score_reg_i_21_n_1
    SLICE_X44Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    30.406 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.406    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.520 r  model3_user1/studyer/studyer/score1/score_reg_i_50/CO[3]
                         net (fo=1, routed)           0.009    30.529    model3_user1/studyer/studyer/score1/score_reg_i_50_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.757 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.183    31.940    model3_user1/studyer/studyer/score1/score_reg_i_22_n_1
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.313    32.253 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_18/O
                         net (fo=1, routed)           0.000    32.253    model3_user1/studyer/studyer/score1/score0__501_carry_i_18_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.654 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.654    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.882 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=14, routed)          1.521    34.403    model3_user1/studyer/studyer/score1/score_reg_i_23_n_1
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.313    34.716 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_16/O
                         net (fo=1, routed)           0.000    34.716    model3_user1/studyer/studyer/score1/score0__501_carry_i_16_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.266 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.266    model3_user1/studyer/studyer/score1/score0__501_carry_i_2_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.380 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.380    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.608 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          1.323    36.932    model3_user1/studyer/studyer/score1/score0__501_carry_i_1_n_1
    SLICE_X45Y81         LUT3 (Prop_lut3_I0_O)        0.313    37.245 r  model3_user1/studyer/studyer/score1/score0__501_carry__1_i_2/O
                         net (fo=1, routed)           0.000    37.245    model3_user1/studyer/studyer/score1/score0__501_carry__1_i_2_n_0
    SLICE_X45Y81         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.457    37.702 r  model3_user1/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           1.192    38.894    model3_user1/studyer/studyer/score1/score0__501_carry__1_n_2
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.329    39.223 r  model3_user1/studyer/studyer/score1/score_reg_i_8/O
                         net (fo=1, routed)           0.667    39.890    model3_user1/studyer/studyer/score1/score_reg_i_8_n_0
    RAMB18_X1Y30         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        39.509ns  (logic 18.321ns (46.372%)  route 21.188ns (53.628%))
  Logic Levels:           58  (CARRY4=38 FDRE=1 LUT2=1 LUT3=13 LUT4=4 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[6]/C
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user3/studyer/studyer/counter_reg[6]/Q
                         net (fo=12, routed)          1.360     1.816    model3_user3/studyer/studyer/score1/counter[6]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.152     1.968 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1/O
                         net (fo=2, routed)           0.848     2.816    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.326     3.142 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     3.142    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.674 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.674    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.008 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.786     4.794    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.332     5.126 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1/O
                         net (fo=5, routed)           0.672     5.797    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.359     6.156 r  model3_user3/studyer/studyer/score1/score0__8_carry__1_i_4__1/O
                         net (fo=2, routed)           0.606     6.762    model3_user3/studyer/studyer/score1/score0__8_carry__1_i_4__1_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I2_O)        0.332     7.094 r  model3_user3/studyer/studyer/score1/score0__8_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     7.094    model3_user3/studyer/studyer/score1/score0__8_carry__1_i_3__1_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.552 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.206     8.758    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X48Y61         LUT3 (Prop_lut3_I0_O)        0.332     9.090 r  model3_user3/studyer/studyer/score1/score_reg_i_140__0/O
                         net (fo=1, routed)           0.000     9.090    model3_user3/studyer/studyer/score1/score_reg_i_140__0_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.640 r  model3_user3/studyer/studyer/score1/score_reg_i_123__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    model3_user3/studyer/studyer/score1/score_reg_i_123__0_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  model3_user3/studyer/studyer/score1/score_reg_i_119__0/CO[3]
                         net (fo=1, routed)           0.000     9.754    model3_user3/studyer/studyer/score1/score_reg_i_119__0_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.982 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[2]
                         net (fo=12, routed)          0.957    10.940    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_1
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.313    11.253 r  model3_user3/studyer/studyer/score1/score_reg_i_130__0/O
                         net (fo=1, routed)           0.000    11.253    model3_user3/studyer/studyer/score1/score_reg_i_130__0_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.803 r  model3_user3/studyer/studyer/score1/score_reg_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    11.803    model3_user3/studyer/studyer/score1/score_reg_i_110__0_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  model3_user3/studyer/studyer/score1/score_reg_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    11.917    model3_user3/studyer/studyer/score1/score_reg_i_106__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.145 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[2]
                         net (fo=12, routed)          1.099    13.243    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_1
    SLICE_X46Y62         LUT3 (Prop_lut3_I0_O)        0.313    13.556 r  model3_user3/studyer/studyer/score1/score_reg_i_117__0/O
                         net (fo=1, routed)           0.000    13.556    model3_user3/studyer/studyer/score1/score_reg_i_117__0_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.089 r  model3_user3/studyer/studyer/score1/score_reg_i_88__0/CO[3]
                         net (fo=1, routed)           0.000    14.089    model3_user3/studyer/studyer/score1/score_reg_i_88__0_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  model3_user3/studyer/studyer/score1/score_reg_i_84__0/CO[3]
                         net (fo=1, routed)           0.000    14.206    model3_user3/studyer/studyer/score1/score_reg_i_84__0_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.435 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/CO[2]
                         net (fo=12, routed)          1.230    15.665    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_1
    SLICE_X46Y60         LUT3 (Prop_lut3_I0_O)        0.310    15.975 r  model3_user3/studyer/studyer/score1/score_reg_i_91__0/O
                         net (fo=1, routed)           0.000    15.975    model3_user3/studyer/studyer/score1/score_reg_i_91__0_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.508 r  model3_user3/studyer/studyer/score1/score_reg_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    16.508    model3_user3/studyer/studyer/score1/score_reg_i_49__0_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.737 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[2]
                         net (fo=12, routed)          1.480    18.217    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_1
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.310    18.527 r  model3_user3/studyer/studyer/score1/score_reg_i_51__0/O
                         net (fo=1, routed)           0.000    18.527    model3_user3/studyer/studyer/score1/score_reg_i_51__0_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    19.097 r  model3_user3/studyer/studyer/score1/score_reg_i_18__0/CO[2]
                         net (fo=12, routed)          1.550    20.647    model3_user3/studyer/studyer/score1/score_reg_i_18__0_n_1
    SLICE_X40Y62         LUT3 (Prop_lut3_I0_O)        0.313    20.960 r  model3_user3/studyer/studyer/score1/score_reg_i_78__0/O
                         net (fo=1, routed)           0.000    20.960    model3_user3/studyer/studyer/score1/score_reg_i_78__0_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.358 r  model3_user3/studyer/studyer/score1/score_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    21.358    model3_user3/studyer/studyer/score1/score_reg_i_42__0_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.472 r  model3_user3/studyer/studyer/score1/score_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    21.472    model3_user3/studyer/studyer/score1/score_reg_i_17__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.700 r  model3_user3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.224    22.924    model3_user3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.313    23.237 r  model3_user3/studyer/studyer/score1/score_reg_i_61__0/O
                         net (fo=1, routed)           0.000    23.237    model3_user3/studyer/studyer/score1/score_reg_i_61__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.787 r  model3_user3/studyer/studyer/score1/score_reg_i_23__0/CO[3]
                         net (fo=1, routed)           0.000    23.787    model3_user3/studyer/studyer/score1/score_reg_i_23__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.015 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          0.875    24.890    model3_user3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.313    25.203 r  model3_user3/studyer/studyer/score1/score_reg_i_99__0/O
                         net (fo=1, routed)           0.000    25.203    model3_user3/studyer/studyer/score1/score_reg_i_99__0_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.604 r  model3_user3/studyer/studyer/score1/score_reg_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    25.604    model3_user3/studyer/studyer/score1/score_reg_i_63__0_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.718 r  model3_user3/studyer/studyer/score1/score_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    25.718    model3_user3/studyer/studyer/score1/score_reg_i_27__0_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.946 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.167    27.113    model3_user3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X41Y58         LUT3 (Prop_lut3_I0_O)        0.313    27.426 r  model3_user3/studyer/studyer/score1/score_reg_i_104__0/O
                         net (fo=1, routed)           0.000    27.426    model3_user3/studyer/studyer/score1/score_reg_i_104__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.976 r  model3_user3/studyer/studyer/score1/score_reg_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    27.976    model3_user3/studyer/studyer/score1/score_reg_i_68__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.090 r  model3_user3/studyer/studyer/score1/score_reg_i_31__0/CO[3]
                         net (fo=1, routed)           0.000    28.090    model3_user3/studyer/studyer/score1/score_reg_i_31__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.318 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.176    29.493    model3_user3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.313    29.806 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1/O
                         net (fo=1, routed)           0.000    29.806    model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.356 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    30.356    model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.470 r  model3_user3/studyer/studyer/score1/score_reg_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    30.470    model3_user3/studyer/studyer/score1/score_reg_i_35__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.698 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.008    31.706    model3_user3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.313    32.019 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_24__1/O
                         net (fo=1, routed)           0.000    32.019    model3_user3/studyer/studyer/score1/score0__501_carry_i_24__1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.552 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    32.552    model3_user3/studyer/studyer/score1/score0__501_carry_i_12__1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.669 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    32.669    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.898 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          1.210    34.108    model3_user3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.310    34.418 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1/O
                         net (fo=1, routed)           0.000    34.418    model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.968 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    34.968    model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.082 r  model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    35.082    model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.310 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1/CO[2]
                         net (fo=14, routed)          0.959    36.269    model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1_n_1
    SLICE_X47Y59         LUT3 (Prop_lut3_I0_O)        0.313    36.582 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_6__1/O
                         net (fo=1, routed)           0.000    36.582    model3_user3/studyer/studyer/score1/score0__501_carry_i_6__1_n_0
    SLICE_X47Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    37.132 r  model3_user3/studyer/studyer/score1/score0__501_carry/CO[3]
                         net (fo=1, routed)           0.000    37.132    model3_user3/studyer/studyer/score1/score0__501_carry_n_0
    SLICE_X47Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    37.246 r  model3_user3/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    37.246    model3_user3/studyer/studyer/score1/score0__501_carry__0_n_0
    SLICE_X47Y61         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    37.403 r  model3_user3/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           1.034    38.437    model3_user3/studyer/studyer/score1/score0__501_carry__1_n_2
    SLICE_X51Y61         LUT4 (Prop_lut4_I3_O)        0.329    38.766 r  model3_user3/studyer/studyer/score1/score_reg_i_8__0/O
                         net (fo=1, routed)           0.743    39.509    model3_user3/studyer/studyer/score1/score_reg_i_8__0_n_0
    RAMB18_X1Y24         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[4]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        38.173ns  (logic 17.001ns (44.537%)  route 21.172ns (55.463%))
  Logic Levels:           54  (CARRY4=35 FDRE=1 LUT2=2 LUT3=13 LUT4=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[3]/C
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  model3_user2/studyer/studyer/counter_reg[3]/Q
                         net (fo=31, routed)          1.094     1.550    model3_user2/studyer/studyer/score1/counter[3]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.153     1.703 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.963     2.666    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0_n_0
    SLICE_X49Y70         LUT4 (Prop_lut4_I0_O)        0.331     2.997 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     2.997    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_8__0_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.529 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.529    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.863 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.943     4.807    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X51Y73         LUT4 (Prop_lut4_I1_O)        0.303     5.110 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0/O
                         net (fo=20, routed)          1.708     6.818    model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0_n_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.942 r  model3_user2/studyer/studyer/score1/score0__8_carry__0_i_2__0/O
                         net (fo=1, routed)           0.528     7.470    model3_user2/studyer/studyer/score1/score0__8_carry__0_i_2__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.868 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.877    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.034 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.067     9.101    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.329     9.430 r  model3_user2/studyer/studyer/score1/score_reg_i_280/O
                         net (fo=1, routed)           0.000     9.430    model3_user2/studyer/studyer/score1/score_reg_i_280_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.963 r  model3_user2/studyer/studyer/score1/score_reg_i_253/CO[3]
                         net (fo=1, routed)           0.000     9.963    model3_user2/studyer/studyer/score1/score_reg_i_253_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.080 r  model3_user2/studyer/studyer/score1/score_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.080    model3_user2/studyer/studyer/score1/score_reg_i_249_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.309 r  model3_user2/studyer/studyer/score1/score_reg_i_248/CO[2]
                         net (fo=12, routed)          1.207    11.516    model3_user2/studyer/studyer/score1/score_reg_i_248_n_1
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.310    11.826 r  model3_user2/studyer/studyer/score1/score_reg_i_256/O
                         net (fo=1, routed)           0.000    11.826    model3_user2/studyer/studyer/score1/score_reg_i_256_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.359 r  model3_user2/studyer/studyer/score1/score_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000    12.359    model3_user2/studyer/studyer/score1/score_reg_i_223_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.588 r  model3_user2/studyer/studyer/score1/score_reg_i_222/CO[2]
                         net (fo=12, routed)          1.015    13.603    model3_user2/studyer/studyer/score1/score_reg_i_222_n_1
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.310    13.913 r  model3_user2/studyer/studyer/score1/score_reg_i_230/O
                         net (fo=1, routed)           0.000    13.913    model3_user2/studyer/studyer/score1/score_reg_i_230_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.463 r  model3_user2/studyer/studyer/score1/score_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.463    model3_user2/studyer/studyer/score1/score_reg_i_188_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.691 r  model3_user2/studyer/studyer/score1/score_reg_i_187/CO[2]
                         net (fo=12, routed)          0.876    15.567    model3_user2/studyer/studyer/score1/score_reg_i_187_n_1
    SLICE_X45Y69         LUT3 (Prop_lut3_I0_O)        0.313    15.880 r  model3_user2/studyer/studyer/score1/score_reg_i_199/O
                         net (fo=1, routed)           0.000    15.880    model3_user2/studyer/studyer/score1/score_reg_i_199_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.430 r  model3_user2/studyer/studyer/score1/score_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.430    model3_user2/studyer/studyer/score1/score_reg_i_129_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.544 r  model3_user2/studyer/studyer/score1/score_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.544    model3_user2/studyer/studyer/score1/score_reg_i_125_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.772 r  model3_user2/studyer/studyer/score1/score_reg_i_124/CO[2]
                         net (fo=12, routed)          1.086    17.859    model3_user2/studyer/studyer/score1/score_reg_i_124_n_1
    SLICE_X46Y70         LUT3 (Prop_lut3_I0_O)        0.313    18.172 r  model3_user2/studyer/studyer/score1/score_reg_i_132/O
                         net (fo=1, routed)           0.000    18.172    model3_user2/studyer/studyer/score1/score_reg_i_132_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.705 r  model3_user2/studyer/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.705    model3_user2/studyer/studyer/score1/score_reg_i_60_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.934 r  model3_user2/studyer/studyer/score1/score_reg_i_59/CO[2]
                         net (fo=12, routed)          1.183    20.117    model3_user2/studyer/studyer/score1/score_reg_i_59_n_1
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.310    20.427 r  model3_user2/studyer/studyer/score1/score_reg_i_122/O
                         net (fo=1, routed)           0.000    20.427    model3_user2/studyer/studyer/score1/score_reg_i_122_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.977 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    20.977    model3_user2/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.205 r  model3_user2/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=13, routed)          1.384    22.589    model3_user2/studyer/studyer/score1/score_reg_i_25_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I0_O)        0.313    22.902 r  model3_user2/studyer/studyer/score1/score_reg_i_66/O
                         net (fo=1, routed)           0.000    22.902    model3_user2/studyer/studyer/score1/score_reg_i_66_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.472 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          0.924    24.396    model3_user2/studyer/studyer/score1/score_reg_i_26_n_1
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.313    24.709 r  model3_user2/studyer/studyer/score1/score_reg_i_203/O
                         net (fo=1, routed)           0.000    24.709    model3_user2/studyer/studyer/score1/score_reg_i_203_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.085 r  model3_user2/studyer/studyer/score1/score_reg_i_139/CO[3]
                         net (fo=1, routed)           0.000    25.085    model3_user2/studyer/studyer/score1/score_reg_i_139_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.202 r  model3_user2/studyer/studyer/score1/score_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.202    model3_user2/studyer/studyer/score1/score_reg_i_68_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.431 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          1.059    26.489    model3_user2/studyer/studyer/score1/score_reg_i_27_n_1
    SLICE_X50Y74         LUT3 (Prop_lut3_I0_O)        0.310    26.799 r  model3_user2/studyer/studyer/score1/score_reg_i_145/O
                         net (fo=1, routed)           0.000    26.799    model3_user2/studyer/studyer/score1/score_reg_i_145_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.175 r  model3_user2/studyer/studyer/score1/score_reg_i_72/CO[3]
                         net (fo=1, routed)           0.009    27.184    model3_user2/studyer/studyer/score1/score_reg_i_72_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.413 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.315    28.728    model3_user2/studyer/studyer/score1/score_reg_i_28_n_1
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.310    29.038 r  model3_user2/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    29.038    model3_user2/studyer/studyer/score1/score_reg_i_151_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.588 r  model3_user2/studyer/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.588    model3_user2/studyer/studyer/score1/score_reg_i_76_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.816 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.079    30.894    model3_user2/studyer/studyer/score1/score_reg_i_29_n_1
    SLICE_X48Y72         LUT3 (Prop_lut3_I0_O)        0.313    31.207 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_23__0/O
                         net (fo=1, routed)           0.000    31.207    model3_user2/studyer/studyer/score1/score0__501_carry_i_23__0_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.605 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    31.605    model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.719 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    31.719    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.947 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=14, routed)          1.109    33.056    model3_user2/studyer/studyer/score1/score_reg_i_30_n_1
    SLICE_X46Y72         LUT2 (Prop_lut2_I1_O)        0.313    33.369 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_16__0/O
                         net (fo=1, routed)           0.000    33.369    model3_user2/studyer/studyer/score1/score0__501_carry_i_16__0_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.902 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    33.902    model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.019 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    34.019    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.248 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0/CO[2]
                         net (fo=14, routed)          1.202    35.451    model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0_n_1
    SLICE_X47Y72         LUT3 (Prop_lut3_I0_O)        0.310    35.761 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_4__0/O
                         net (fo=1, routed)           0.000    35.761    model3_user2/studyer/studyer/score1/score0__501_carry_i_4__0_n_0
    SLICE_X47Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.162 r  model3_user2/studyer/studyer/score1/score0__501_carry/CO[3]
                         net (fo=1, routed)           0.000    36.162    model3_user2/studyer/studyer/score1/score0__501_carry_n_0
    SLICE_X47Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    36.276 r  model3_user2/studyer/studyer/score1/score0__501_carry__0/CO[3]
                         net (fo=1, routed)           0.000    36.276    model3_user2/studyer/studyer/score1/score0__501_carry__0_n_0
    SLICE_X47Y74         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    36.433 r  model3_user2/studyer/studyer/score1/score0__501_carry__1/CO[1]
                         net (fo=1, routed)           0.646    37.079    model3_user2/studyer/studyer/score1/score0__501_carry__1_n_2
    SLICE_X45Y73         LUT4 (Prop_lut4_I3_O)        0.329    37.408 r  model3_user2/studyer/studyer/score1/score_reg_i_16__0/O
                         net (fo=1, routed)           0.765    38.173    model3_user1/studyer/studyer/score1/ADDRBWRADDR[0]
    RAMB18_X1Y30         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.576ns  (logic 17.196ns (45.763%)  route 20.380ns (54.237%))
  Logic Levels:           54  (CARRY4=35 FDRE=1 LUT2=1 LUT3=12 LUT4=4 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[6]/C
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user3/studyer/studyer/counter_reg[6]/Q
                         net (fo=12, routed)          1.360     1.816    model3_user3/studyer/studyer/score1/counter[6]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.152     1.968 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1/O
                         net (fo=2, routed)           0.848     2.816    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.326     3.142 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     3.142    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.674 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.674    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.008 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.786     4.794    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.332     5.126 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1/O
                         net (fo=5, routed)           0.672     5.797    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.359     6.156 r  model3_user3/studyer/studyer/score1/score0__8_carry__1_i_4__1/O
                         net (fo=2, routed)           0.606     6.762    model3_user3/studyer/studyer/score1/score0__8_carry__1_i_4__1_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I2_O)        0.332     7.094 r  model3_user3/studyer/studyer/score1/score0__8_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     7.094    model3_user3/studyer/studyer/score1/score0__8_carry__1_i_3__1_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.552 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.206     8.758    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X48Y61         LUT3 (Prop_lut3_I0_O)        0.332     9.090 r  model3_user3/studyer/studyer/score1/score_reg_i_140__0/O
                         net (fo=1, routed)           0.000     9.090    model3_user3/studyer/studyer/score1/score_reg_i_140__0_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.640 r  model3_user3/studyer/studyer/score1/score_reg_i_123__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    model3_user3/studyer/studyer/score1/score_reg_i_123__0_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  model3_user3/studyer/studyer/score1/score_reg_i_119__0/CO[3]
                         net (fo=1, routed)           0.000     9.754    model3_user3/studyer/studyer/score1/score_reg_i_119__0_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.982 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[2]
                         net (fo=12, routed)          0.957    10.940    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_1
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.313    11.253 r  model3_user3/studyer/studyer/score1/score_reg_i_130__0/O
                         net (fo=1, routed)           0.000    11.253    model3_user3/studyer/studyer/score1/score_reg_i_130__0_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.803 r  model3_user3/studyer/studyer/score1/score_reg_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    11.803    model3_user3/studyer/studyer/score1/score_reg_i_110__0_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  model3_user3/studyer/studyer/score1/score_reg_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    11.917    model3_user3/studyer/studyer/score1/score_reg_i_106__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.145 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[2]
                         net (fo=12, routed)          1.099    13.243    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_1
    SLICE_X46Y62         LUT3 (Prop_lut3_I0_O)        0.313    13.556 r  model3_user3/studyer/studyer/score1/score_reg_i_117__0/O
                         net (fo=1, routed)           0.000    13.556    model3_user3/studyer/studyer/score1/score_reg_i_117__0_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.089 r  model3_user3/studyer/studyer/score1/score_reg_i_88__0/CO[3]
                         net (fo=1, routed)           0.000    14.089    model3_user3/studyer/studyer/score1/score_reg_i_88__0_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  model3_user3/studyer/studyer/score1/score_reg_i_84__0/CO[3]
                         net (fo=1, routed)           0.000    14.206    model3_user3/studyer/studyer/score1/score_reg_i_84__0_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.435 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/CO[2]
                         net (fo=12, routed)          1.230    15.665    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_1
    SLICE_X46Y60         LUT3 (Prop_lut3_I0_O)        0.310    15.975 r  model3_user3/studyer/studyer/score1/score_reg_i_91__0/O
                         net (fo=1, routed)           0.000    15.975    model3_user3/studyer/studyer/score1/score_reg_i_91__0_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.508 r  model3_user3/studyer/studyer/score1/score_reg_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    16.508    model3_user3/studyer/studyer/score1/score_reg_i_49__0_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.737 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[2]
                         net (fo=12, routed)          1.480    18.217    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_1
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.310    18.527 r  model3_user3/studyer/studyer/score1/score_reg_i_51__0/O
                         net (fo=1, routed)           0.000    18.527    model3_user3/studyer/studyer/score1/score_reg_i_51__0_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    19.097 r  model3_user3/studyer/studyer/score1/score_reg_i_18__0/CO[2]
                         net (fo=12, routed)          1.550    20.647    model3_user3/studyer/studyer/score1/score_reg_i_18__0_n_1
    SLICE_X40Y62         LUT3 (Prop_lut3_I0_O)        0.313    20.960 r  model3_user3/studyer/studyer/score1/score_reg_i_78__0/O
                         net (fo=1, routed)           0.000    20.960    model3_user3/studyer/studyer/score1/score_reg_i_78__0_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.358 r  model3_user3/studyer/studyer/score1/score_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    21.358    model3_user3/studyer/studyer/score1/score_reg_i_42__0_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.472 r  model3_user3/studyer/studyer/score1/score_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    21.472    model3_user3/studyer/studyer/score1/score_reg_i_17__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.700 r  model3_user3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.224    22.924    model3_user3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.313    23.237 r  model3_user3/studyer/studyer/score1/score_reg_i_61__0/O
                         net (fo=1, routed)           0.000    23.237    model3_user3/studyer/studyer/score1/score_reg_i_61__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.787 r  model3_user3/studyer/studyer/score1/score_reg_i_23__0/CO[3]
                         net (fo=1, routed)           0.000    23.787    model3_user3/studyer/studyer/score1/score_reg_i_23__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.015 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          0.875    24.890    model3_user3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.313    25.203 r  model3_user3/studyer/studyer/score1/score_reg_i_99__0/O
                         net (fo=1, routed)           0.000    25.203    model3_user3/studyer/studyer/score1/score_reg_i_99__0_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.604 r  model3_user3/studyer/studyer/score1/score_reg_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    25.604    model3_user3/studyer/studyer/score1/score_reg_i_63__0_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.718 r  model3_user3/studyer/studyer/score1/score_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    25.718    model3_user3/studyer/studyer/score1/score_reg_i_27__0_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.946 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.167    27.113    model3_user3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X41Y58         LUT3 (Prop_lut3_I0_O)        0.313    27.426 r  model3_user3/studyer/studyer/score1/score_reg_i_104__0/O
                         net (fo=1, routed)           0.000    27.426    model3_user3/studyer/studyer/score1/score_reg_i_104__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.976 r  model3_user3/studyer/studyer/score1/score_reg_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    27.976    model3_user3/studyer/studyer/score1/score_reg_i_68__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.090 r  model3_user3/studyer/studyer/score1/score_reg_i_31__0/CO[3]
                         net (fo=1, routed)           0.000    28.090    model3_user3/studyer/studyer/score1/score_reg_i_31__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.318 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.176    29.493    model3_user3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.313    29.806 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1/O
                         net (fo=1, routed)           0.000    29.806    model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.356 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    30.356    model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.470 r  model3_user3/studyer/studyer/score1/score_reg_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    30.470    model3_user3/studyer/studyer/score1/score_reg_i_35__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.698 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.008    31.706    model3_user3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.313    32.019 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_24__1/O
                         net (fo=1, routed)           0.000    32.019    model3_user3/studyer/studyer/score1/score0__501_carry_i_24__1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.552 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    32.552    model3_user3/studyer/studyer/score1/score0__501_carry_i_12__1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.669 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    32.669    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.898 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          1.210    34.108    model3_user3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X44Y59         LUT2 (Prop_lut2_I1_O)        0.310    34.418 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1/O
                         net (fo=1, routed)           0.000    34.418    model3_user3/studyer/studyer/score1/score0__501_carry_i_16__1_n_0
    SLICE_X44Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    34.968 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1/CO[3]
                         net (fo=1, routed)           0.000    34.968    model3_user3/studyer/studyer/score1/score0__501_carry_i_2__1_n_0
    SLICE_X44Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.082 r  model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1/CO[3]
                         net (fo=1, routed)           0.000    35.082    model3_user3/studyer/studyer/score1/score0__501_carry__0_i_1__1_n_0
    SLICE_X44Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.310 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1/CO[2]
                         net (fo=14, routed)          1.206    36.516    model3_user3/studyer/studyer/score1/score0__501_carry_i_1__1_n_1
    SLICE_X48Y60         LUT4 (Prop_lut4_I3_O)        0.338    36.854 r  model3_user3/studyer/studyer/score1/score_reg_i_7__0/O
                         net (fo=1, routed)           0.722    37.576    model3_user3/studyer/studyer/score1/score_reg_i_7__0_n_0
    RAMB18_X1Y24         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.213ns  (logic 16.716ns (44.919%)  route 20.497ns (55.081%))
  Logic Levels:           54  (CARRY4=37 FDRE=1 LUT2=2 LUT3=11 LUT4=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[5]/C
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/studyer/counter_reg[5]/Q
                         net (fo=23, routed)          1.309     1.765    model3_user1/studyer/studyer/score1/counter[5]
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.153     1.918 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.679     2.597    model3_user1/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X38Y72         LUT4 (Prop_lut4_I3_O)        0.331     2.928 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.928    model3_user1/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.304 r  model3_user1/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.304    model3_user1/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.421 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.421    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.744 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.369     5.113    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.306     5.419 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=20, routed)          1.111     6.529    model3_user1/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.153     6.682 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_2/O
                         net (fo=1, routed)           0.343     7.025    model3_user1/studyer/studyer/score1/score0__8_carry_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     7.613 r  model3_user1/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.613    model3_user1/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.727 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.727    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.884 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.090     8.974    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X42Y78         LUT3 (Prop_lut3_I0_O)        0.329     9.303 r  model3_user1/studyer/studyer/score1/score_reg_i_266/O
                         net (fo=1, routed)           0.000     9.303    model3_user1/studyer/studyer/score1/score_reg_i_266_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.836 r  model3_user1/studyer/studyer/score1/score_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000     9.836    model3_user1/studyer/studyer/score1/score_reg_i_236_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.065 r  model3_user1/studyer/studyer/score1/score_reg_i_235/CO[2]
                         net (fo=12, routed)          1.323    11.388    model3_user1/studyer/studyer/score1/score_reg_i_235_n_1
    SLICE_X37Y77         LUT3 (Prop_lut3_I0_O)        0.310    11.698 r  model3_user1/studyer/studyer/score1/score_reg_i_247/O
                         net (fo=1, routed)           0.000    11.698    model3_user1/studyer/studyer/score1/score_reg_i_247_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.248 r  model3_user1/studyer/studyer/score1/score_reg_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.248    model3_user1/studyer/studyer/score1/score_reg_i_214_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  model3_user1/studyer/studyer/score1/score_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.362    model3_user1/studyer/studyer/score1/score_reg_i_210_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.590 r  model3_user1/studyer/studyer/score1/score_reg_i_209/CO[2]
                         net (fo=12, routed)          1.181    13.771    model3_user1/studyer/studyer/score1/score_reg_i_209_n_1
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.313    14.084 r  model3_user1/studyer/studyer/score1/score_reg_i_215/O
                         net (fo=1, routed)           0.000    14.084    model3_user1/studyer/studyer/score1/score_reg_i_215_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.460 r  model3_user1/studyer/studyer/score1/score_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.460    model3_user1/studyer/studyer/score1/score_reg_i_160_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.689 r  model3_user1/studyer/studyer/score1/score_reg_i_159/CO[2]
                         net (fo=12, routed)          1.166    15.854    model3_user1/studyer/studyer/score1/score_reg_i_159_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.310    16.164 r  model3_user1/studyer/studyer/score1/score_reg_i_171/O
                         net (fo=1, routed)           0.000    16.164    model3_user1/studyer/studyer/score1/score_reg_i_171_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.714 r  model3_user1/studyer/studyer/score1/score_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    16.714    model3_user1/studyer/studyer/score1/score_reg_i_94_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.828 r  model3_user1/studyer/studyer/score1/score_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.828    model3_user1/studyer/studyer/score1/score_reg_i_90_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.056 r  model3_user1/studyer/studyer/score1/score_reg_i_89/CO[2]
                         net (fo=12, routed)          1.379    18.436    model3_user1/studyer/studyer/score1/score_reg_i_89_n_1
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.313    18.749 r  model3_user1/studyer/studyer/score1/score_reg_i_97/O
                         net (fo=1, routed)           0.000    18.749    model3_user1/studyer/studyer/score1/score_reg_i_97_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.299 r  model3_user1/studyer/studyer/score1/score_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.299    model3_user1/studyer/studyer/score1/score_reg_i_34_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.527 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[2]
                         net (fo=12, routed)          1.173    20.700    model3_user1/studyer/studyer/score1/score_reg_i_33_n_1
    SLICE_X36Y75         LUT3 (Prop_lut3_I0_O)        0.313    21.013 r  model3_user1/studyer/studyer/score1/score_reg_i_153/O
                         net (fo=1, routed)           0.000    21.013    model3_user1/studyer/studyer/score1/score_reg_i_153_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.414 r  model3_user1/studyer/studyer/score1/score_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.414    model3_user1/studyer/studyer/score1/score_reg_i_83_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.528 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.528    model3_user1/studyer/studyer/score1/score_reg_i_32_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.756 r  model3_user1/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=13, routed)          1.012    22.768    model3_user1/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.313    23.081 r  model3_user1/studyer/studyer/score1/score_reg_i_174/O
                         net (fo=1, routed)           0.000    23.081    model3_user1/studyer/studyer/score1/score_reg_i_174_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.614 r  model3_user1/studyer/studyer/score1/score_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.614    model3_user1/studyer/studyer/score1/score_reg_i_99_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.731 r  model3_user1/studyer/studyer/score1/score_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.731    model3_user1/studyer/studyer/score1/score_reg_i_38_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.960 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          0.880    24.840    model3_user1/studyer/studyer/score1/score_reg_i_19_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.310    25.150 r  model3_user1/studyer/studyer/score1/score_reg_i_177/O
                         net (fo=1, routed)           0.000    25.150    model3_user1/studyer/studyer/score1/score_reg_i_177_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.700 r  model3_user1/studyer/studyer/score1/score_reg_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.700    model3_user1/studyer/studyer/score1/score_reg_i_104_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.814 r  model3_user1/studyer/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.814    model3_user1/studyer/studyer/score1/score_reg_i_42_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.042 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.417    27.460    model3_user1/studyer/studyer/score1/score_reg_i_20_n_1
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.313    27.773 r  model3_user1/studyer/studyer/score1/score_reg_i_112/O
                         net (fo=1, routed)           0.000    27.773    model3_user1/studyer/studyer/score1/score_reg_i_112_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.323 r  model3_user1/studyer/studyer/score1/score_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    28.323    model3_user1/studyer/studyer/score1/score_reg_i_46_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.551 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.086    29.637    model3_user1/studyer/studyer/score1/score_reg_i_21_n_1
    SLICE_X44Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    30.406 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.406    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.520 r  model3_user1/studyer/studyer/score1/score_reg_i_50/CO[3]
                         net (fo=1, routed)           0.009    30.529    model3_user1/studyer/studyer/score1/score_reg_i_50_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.757 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.183    31.940    model3_user1/studyer/studyer/score1/score_reg_i_22_n_1
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.313    32.253 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_18/O
                         net (fo=1, routed)           0.000    32.253    model3_user1/studyer/studyer/score1/score0__501_carry_i_18_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.654 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.654    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.882 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=14, routed)          1.521    34.403    model3_user1/studyer/studyer/score1/score_reg_i_23_n_1
    SLICE_X45Y75         LUT2 (Prop_lut2_I1_O)        0.313    34.716 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_16/O
                         net (fo=1, routed)           0.000    34.716    model3_user1/studyer/studyer/score1/score0__501_carry_i_16_n_0
    SLICE_X45Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    35.266 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_2/CO[3]
                         net (fo=1, routed)           0.000    35.266    model3_user1/studyer/studyer/score1/score0__501_carry_i_2_n_0
    SLICE_X45Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    35.380 r  model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1/CO[3]
                         net (fo=1, routed)           0.000    35.380    model3_user1/studyer/studyer/score1/score0__501_carry__0_i_1_n_0
    SLICE_X45Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    35.608 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_1/CO[2]
                         net (fo=14, routed)          0.602    36.210    model3_user1/studyer/studyer/score1/score0__501_carry_i_1_n_1
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.339    36.549 r  model3_user1/studyer/studyer/score1/score_reg_i_7/O
                         net (fo=1, routed)           0.664    37.213    model3_user1/studyer/studyer/score1/score_reg_i_7_n_0
    RAMB18_X1Y30         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[5]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.268ns  (logic 16.026ns (44.188%)  route 20.242ns (55.812%))
  Logic Levels:           50  (CARRY4=32 FDRE=1 LUT2=2 LUT3=12 LUT4=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[3]/C
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  model3_user2/studyer/studyer/counter_reg[3]/Q
                         net (fo=31, routed)          1.094     1.550    model3_user2/studyer/studyer/score1/counter[3]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.153     1.703 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.963     2.666    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0_n_0
    SLICE_X49Y70         LUT4 (Prop_lut4_I0_O)        0.331     2.997 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     2.997    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_8__0_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.529 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.529    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.863 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.943     4.807    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X51Y73         LUT4 (Prop_lut4_I1_O)        0.303     5.110 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0/O
                         net (fo=20, routed)          1.708     6.818    model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0_n_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.942 r  model3_user2/studyer/studyer/score1/score0__8_carry__0_i_2__0/O
                         net (fo=1, routed)           0.528     7.470    model3_user2/studyer/studyer/score1/score0__8_carry__0_i_2__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.868 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.877    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.034 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.067     9.101    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.329     9.430 r  model3_user2/studyer/studyer/score1/score_reg_i_280/O
                         net (fo=1, routed)           0.000     9.430    model3_user2/studyer/studyer/score1/score_reg_i_280_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.963 r  model3_user2/studyer/studyer/score1/score_reg_i_253/CO[3]
                         net (fo=1, routed)           0.000     9.963    model3_user2/studyer/studyer/score1/score_reg_i_253_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.080 r  model3_user2/studyer/studyer/score1/score_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.080    model3_user2/studyer/studyer/score1/score_reg_i_249_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.309 r  model3_user2/studyer/studyer/score1/score_reg_i_248/CO[2]
                         net (fo=12, routed)          1.207    11.516    model3_user2/studyer/studyer/score1/score_reg_i_248_n_1
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.310    11.826 r  model3_user2/studyer/studyer/score1/score_reg_i_256/O
                         net (fo=1, routed)           0.000    11.826    model3_user2/studyer/studyer/score1/score_reg_i_256_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.359 r  model3_user2/studyer/studyer/score1/score_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000    12.359    model3_user2/studyer/studyer/score1/score_reg_i_223_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.588 r  model3_user2/studyer/studyer/score1/score_reg_i_222/CO[2]
                         net (fo=12, routed)          1.015    13.603    model3_user2/studyer/studyer/score1/score_reg_i_222_n_1
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.310    13.913 r  model3_user2/studyer/studyer/score1/score_reg_i_230/O
                         net (fo=1, routed)           0.000    13.913    model3_user2/studyer/studyer/score1/score_reg_i_230_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.463 r  model3_user2/studyer/studyer/score1/score_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.463    model3_user2/studyer/studyer/score1/score_reg_i_188_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.691 r  model3_user2/studyer/studyer/score1/score_reg_i_187/CO[2]
                         net (fo=12, routed)          0.876    15.567    model3_user2/studyer/studyer/score1/score_reg_i_187_n_1
    SLICE_X45Y69         LUT3 (Prop_lut3_I0_O)        0.313    15.880 r  model3_user2/studyer/studyer/score1/score_reg_i_199/O
                         net (fo=1, routed)           0.000    15.880    model3_user2/studyer/studyer/score1/score_reg_i_199_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.430 r  model3_user2/studyer/studyer/score1/score_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.430    model3_user2/studyer/studyer/score1/score_reg_i_129_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.544 r  model3_user2/studyer/studyer/score1/score_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.544    model3_user2/studyer/studyer/score1/score_reg_i_125_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.772 r  model3_user2/studyer/studyer/score1/score_reg_i_124/CO[2]
                         net (fo=12, routed)          1.086    17.859    model3_user2/studyer/studyer/score1/score_reg_i_124_n_1
    SLICE_X46Y70         LUT3 (Prop_lut3_I0_O)        0.313    18.172 r  model3_user2/studyer/studyer/score1/score_reg_i_132/O
                         net (fo=1, routed)           0.000    18.172    model3_user2/studyer/studyer/score1/score_reg_i_132_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.705 r  model3_user2/studyer/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.705    model3_user2/studyer/studyer/score1/score_reg_i_60_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.934 r  model3_user2/studyer/studyer/score1/score_reg_i_59/CO[2]
                         net (fo=12, routed)          1.183    20.117    model3_user2/studyer/studyer/score1/score_reg_i_59_n_1
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.310    20.427 r  model3_user2/studyer/studyer/score1/score_reg_i_122/O
                         net (fo=1, routed)           0.000    20.427    model3_user2/studyer/studyer/score1/score_reg_i_122_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.977 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    20.977    model3_user2/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.205 r  model3_user2/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=13, routed)          1.384    22.589    model3_user2/studyer/studyer/score1/score_reg_i_25_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I0_O)        0.313    22.902 r  model3_user2/studyer/studyer/score1/score_reg_i_66/O
                         net (fo=1, routed)           0.000    22.902    model3_user2/studyer/studyer/score1/score_reg_i_66_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.472 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          0.924    24.396    model3_user2/studyer/studyer/score1/score_reg_i_26_n_1
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.313    24.709 r  model3_user2/studyer/studyer/score1/score_reg_i_203/O
                         net (fo=1, routed)           0.000    24.709    model3_user2/studyer/studyer/score1/score_reg_i_203_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.085 r  model3_user2/studyer/studyer/score1/score_reg_i_139/CO[3]
                         net (fo=1, routed)           0.000    25.085    model3_user2/studyer/studyer/score1/score_reg_i_139_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.202 r  model3_user2/studyer/studyer/score1/score_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.202    model3_user2/studyer/studyer/score1/score_reg_i_68_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.431 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          1.059    26.489    model3_user2/studyer/studyer/score1/score_reg_i_27_n_1
    SLICE_X50Y74         LUT3 (Prop_lut3_I0_O)        0.310    26.799 r  model3_user2/studyer/studyer/score1/score_reg_i_145/O
                         net (fo=1, routed)           0.000    26.799    model3_user2/studyer/studyer/score1/score_reg_i_145_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.175 r  model3_user2/studyer/studyer/score1/score_reg_i_72/CO[3]
                         net (fo=1, routed)           0.009    27.184    model3_user2/studyer/studyer/score1/score_reg_i_72_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.413 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.315    28.728    model3_user2/studyer/studyer/score1/score_reg_i_28_n_1
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.310    29.038 r  model3_user2/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    29.038    model3_user2/studyer/studyer/score1/score_reg_i_151_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.588 r  model3_user2/studyer/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.588    model3_user2/studyer/studyer/score1/score_reg_i_76_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.816 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.079    30.894    model3_user2/studyer/studyer/score1/score_reg_i_29_n_1
    SLICE_X48Y72         LUT3 (Prop_lut3_I0_O)        0.313    31.207 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_23__0/O
                         net (fo=1, routed)           0.000    31.207    model3_user2/studyer/studyer/score1/score0__501_carry_i_23__0_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.605 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    31.605    model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.719 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    31.719    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.947 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=14, routed)          1.109    33.056    model3_user2/studyer/studyer/score1/score_reg_i_30_n_1
    SLICE_X46Y72         LUT2 (Prop_lut2_I1_O)        0.313    33.369 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_16__0/O
                         net (fo=1, routed)           0.000    33.369    model3_user2/studyer/studyer/score1/score0__501_carry_i_16__0_n_0
    SLICE_X46Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    33.902 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0/CO[3]
                         net (fo=1, routed)           0.000    33.902    model3_user2/studyer/studyer/score1/score0__501_carry_i_2__0_n_0
    SLICE_X46Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    34.019 r  model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    34.019    model3_user2/studyer/studyer/score1/score0__501_carry__0_i_1__0_n_0
    SLICE_X46Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    34.248 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0/CO[2]
                         net (fo=14, routed)          0.779    35.027    model3_user2/studyer/studyer/score1/score0__501_carry_i_1__0_n_1
    SLICE_X45Y73         LUT4 (Prop_lut4_I3_O)        0.336    35.363 r  model3_user2/studyer/studyer/score1/score_reg_i_15__0/O
                         net (fo=1, routed)           0.905    36.268    model3_user1/studyer/studyer/score1/ADDRBWRADDR[1]
    RAMB18_X1Y30         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/studyer/studyer/counter_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.700ns  (logic 15.485ns (44.626%)  route 19.215ns (55.374%))
  Logic Levels:           50  (CARRY4=34 FDRE=1 LUT2=1 LUT3=11 LUT4=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y76         FDRE                         0.000     0.000 r  model3_user1/studyer/studyer/counter_reg[5]/C
    SLICE_X37Y76         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user1/studyer/studyer/counter_reg[5]/Q
                         net (fo=23, routed)          1.309     1.765    model3_user1/studyer/studyer/score1/counter[5]
    SLICE_X38Y72         LUT3 (Prop_lut3_I2_O)        0.153     1.918 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_1/O
                         net (fo=2, routed)           0.679     2.597    model3_user1/studyer/studyer/score1/score1__0_carry_i_1_n_0
    SLICE_X38Y72         LUT4 (Prop_lut4_I3_O)        0.331     2.928 r  model3_user1/studyer/studyer/score1/score1__0_carry_i_4/O
                         net (fo=1, routed)           0.000     2.928    model3_user1/studyer/studyer/score1/score1__0_carry_i_4_n_0
    SLICE_X38Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     3.304 r  model3_user1/studyer/studyer/score1/score1__0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.304    model3_user1/studyer/studyer/score1/score1__0_carry_n_0
    SLICE_X38Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.421 r  model3_user1/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.421    model3_user1/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X38Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.744 r  model3_user1/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           1.369     5.113    model3_user1/studyer/studyer/score1/score1[14]
    SLICE_X46Y77         LUT4 (Prop_lut4_I1_O)        0.306     5.419 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_1/O
                         net (fo=20, routed)          1.111     6.529    model3_user1/studyer/studyer/score1/score0__8_carry_i_1_n_0
    SLICE_X45Y78         LUT2 (Prop_lut2_I1_O)        0.153     6.682 r  model3_user1/studyer/studyer/score1/score0__8_carry_i_2/O
                         net (fo=1, routed)           0.343     7.025    model3_user1/studyer/studyer/score1/score0__8_carry_i_2_n_0
    SLICE_X43Y77         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.588     7.613 r  model3_user1/studyer/studyer/score1/score0__8_carry/CO[3]
                         net (fo=1, routed)           0.000     7.613    model3_user1/studyer/studyer/score1/score0__8_carry_n_0
    SLICE_X43Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.727 r  model3_user1/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.727    model3_user1/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X43Y79         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.884 r  model3_user1/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.090     8.974    model3_user1/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X42Y78         LUT3 (Prop_lut3_I0_O)        0.329     9.303 r  model3_user1/studyer/studyer/score1/score_reg_i_266/O
                         net (fo=1, routed)           0.000     9.303    model3_user1/studyer/studyer/score1/score_reg_i_266_n_0
    SLICE_X42Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.836 r  model3_user1/studyer/studyer/score1/score_reg_i_236/CO[3]
                         net (fo=1, routed)           0.000     9.836    model3_user1/studyer/studyer/score1/score_reg_i_236_n_0
    SLICE_X42Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.065 r  model3_user1/studyer/studyer/score1/score_reg_i_235/CO[2]
                         net (fo=12, routed)          1.323    11.388    model3_user1/studyer/studyer/score1/score_reg_i_235_n_1
    SLICE_X37Y77         LUT3 (Prop_lut3_I0_O)        0.310    11.698 r  model3_user1/studyer/studyer/score1/score_reg_i_247/O
                         net (fo=1, routed)           0.000    11.698    model3_user1/studyer/studyer/score1/score_reg_i_247_n_0
    SLICE_X37Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.248 r  model3_user1/studyer/studyer/score1/score_reg_i_214/CO[3]
                         net (fo=1, routed)           0.000    12.248    model3_user1/studyer/studyer/score1/score_reg_i_214_n_0
    SLICE_X37Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.362 r  model3_user1/studyer/studyer/score1/score_reg_i_210/CO[3]
                         net (fo=1, routed)           0.000    12.362    model3_user1/studyer/studyer/score1/score_reg_i_210_n_0
    SLICE_X37Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.590 r  model3_user1/studyer/studyer/score1/score_reg_i_209/CO[2]
                         net (fo=12, routed)          1.181    13.771    model3_user1/studyer/studyer/score1/score_reg_i_209_n_1
    SLICE_X38Y81         LUT3 (Prop_lut3_I0_O)        0.313    14.084 r  model3_user1/studyer/studyer/score1/score_reg_i_215/O
                         net (fo=1, routed)           0.000    14.084    model3_user1/studyer/studyer/score1/score_reg_i_215_n_0
    SLICE_X38Y81         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    14.460 r  model3_user1/studyer/studyer/score1/score_reg_i_160/CO[3]
                         net (fo=1, routed)           0.000    14.460    model3_user1/studyer/studyer/score1/score_reg_i_160_n_0
    SLICE_X38Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.689 r  model3_user1/studyer/studyer/score1/score_reg_i_159/CO[2]
                         net (fo=12, routed)          1.166    15.854    model3_user1/studyer/studyer/score1/score_reg_i_159_n_1
    SLICE_X40Y78         LUT3 (Prop_lut3_I0_O)        0.310    16.164 r  model3_user1/studyer/studyer/score1/score_reg_i_171/O
                         net (fo=1, routed)           0.000    16.164    model3_user1/studyer/studyer/score1/score_reg_i_171_n_0
    SLICE_X40Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.714 r  model3_user1/studyer/studyer/score1/score_reg_i_94/CO[3]
                         net (fo=1, routed)           0.000    16.714    model3_user1/studyer/studyer/score1/score_reg_i_94_n_0
    SLICE_X40Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.828 r  model3_user1/studyer/studyer/score1/score_reg_i_90/CO[3]
                         net (fo=1, routed)           0.000    16.828    model3_user1/studyer/studyer/score1/score_reg_i_90_n_0
    SLICE_X40Y80         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    17.056 r  model3_user1/studyer/studyer/score1/score_reg_i_89/CO[2]
                         net (fo=12, routed)          1.379    18.436    model3_user1/studyer/studyer/score1/score_reg_i_89_n_1
    SLICE_X39Y76         LUT3 (Prop_lut3_I0_O)        0.313    18.749 r  model3_user1/studyer/studyer/score1/score_reg_i_97/O
                         net (fo=1, routed)           0.000    18.749    model3_user1/studyer/studyer/score1/score_reg_i_97_n_0
    SLICE_X39Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    19.299 r  model3_user1/studyer/studyer/score1/score_reg_i_34/CO[3]
                         net (fo=1, routed)           0.000    19.299    model3_user1/studyer/studyer/score1/score_reg_i_34_n_0
    SLICE_X39Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    19.527 r  model3_user1/studyer/studyer/score1/score_reg_i_33/CO[2]
                         net (fo=12, routed)          1.173    20.700    model3_user1/studyer/studyer/score1/score_reg_i_33_n_1
    SLICE_X36Y75         LUT3 (Prop_lut3_I0_O)        0.313    21.013 r  model3_user1/studyer/studyer/score1/score_reg_i_153/O
                         net (fo=1, routed)           0.000    21.013    model3_user1/studyer/studyer/score1/score_reg_i_153_n_0
    SLICE_X36Y75         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    21.414 r  model3_user1/studyer/studyer/score1/score_reg_i_83/CO[3]
                         net (fo=1, routed)           0.000    21.414    model3_user1/studyer/studyer/score1/score_reg_i_83_n_0
    SLICE_X36Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.528 r  model3_user1/studyer/studyer/score1/score_reg_i_32/CO[3]
                         net (fo=1, routed)           0.000    21.528    model3_user1/studyer/studyer/score1/score_reg_i_32_n_0
    SLICE_X36Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.756 r  model3_user1/studyer/studyer/score1/score_reg_i_18/CO[2]
                         net (fo=13, routed)          1.012    22.768    model3_user1/studyer/studyer/score1/score_reg_i_18_n_1
    SLICE_X38Y76         LUT3 (Prop_lut3_I0_O)        0.313    23.081 r  model3_user1/studyer/studyer/score1/score_reg_i_174/O
                         net (fo=1, routed)           0.000    23.081    model3_user1/studyer/studyer/score1/score_reg_i_174_n_0
    SLICE_X38Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    23.614 r  model3_user1/studyer/studyer/score1/score_reg_i_99/CO[3]
                         net (fo=1, routed)           0.000    23.614    model3_user1/studyer/studyer/score1/score_reg_i_99_n_0
    SLICE_X38Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    23.731 r  model3_user1/studyer/studyer/score1/score_reg_i_38/CO[3]
                         net (fo=1, routed)           0.000    23.731    model3_user1/studyer/studyer/score1/score_reg_i_38_n_0
    SLICE_X38Y78         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    23.960 r  model3_user1/studyer/studyer/score1/score_reg_i_19/CO[2]
                         net (fo=13, routed)          0.880    24.840    model3_user1/studyer/studyer/score1/score_reg_i_19_n_1
    SLICE_X41Y77         LUT3 (Prop_lut3_I0_O)        0.310    25.150 r  model3_user1/studyer/studyer/score1/score_reg_i_177/O
                         net (fo=1, routed)           0.000    25.150    model3_user1/studyer/studyer/score1/score_reg_i_177_n_0
    SLICE_X41Y77         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.700 r  model3_user1/studyer/studyer/score1/score_reg_i_104/CO[3]
                         net (fo=1, routed)           0.000    25.700    model3_user1/studyer/studyer/score1/score_reg_i_104_n_0
    SLICE_X41Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.814 r  model3_user1/studyer/studyer/score1/score_reg_i_42/CO[3]
                         net (fo=1, routed)           0.000    25.814    model3_user1/studyer/studyer/score1/score_reg_i_42_n_0
    SLICE_X41Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    26.042 r  model3_user1/studyer/studyer/score1/score_reg_i_20/CO[2]
                         net (fo=13, routed)          1.417    27.460    model3_user1/studyer/studyer/score1/score_reg_i_20_n_1
    SLICE_X41Y75         LUT3 (Prop_lut3_I0_O)        0.313    27.773 r  model3_user1/studyer/studyer/score1/score_reg_i_112/O
                         net (fo=1, routed)           0.000    27.773    model3_user1/studyer/studyer/score1/score_reg_i_112_n_0
    SLICE_X41Y75         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    28.323 r  model3_user1/studyer/studyer/score1/score_reg_i_46/CO[3]
                         net (fo=1, routed)           0.000    28.323    model3_user1/studyer/studyer/score1/score_reg_i_46_n_0
    SLICE_X41Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.551 r  model3_user1/studyer/studyer/score1/score_reg_i_21/CO[2]
                         net (fo=13, routed)          1.086    29.637    model3_user1/studyer/studyer/score1/score_reg_i_21_n_1
    SLICE_X44Y73         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.769    30.406 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_17/CO[3]
                         net (fo=1, routed)           0.000    30.406    model3_user1/studyer/studyer/score1/score0__501_carry_i_17_n_0
    SLICE_X44Y74         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.520 r  model3_user1/studyer/studyer/score1/score_reg_i_50/CO[3]
                         net (fo=1, routed)           0.009    30.529    model3_user1/studyer/studyer/score1/score_reg_i_50_n_0
    SLICE_X44Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.757 r  model3_user1/studyer/studyer/score1/score_reg_i_22/CO[2]
                         net (fo=13, routed)          1.183    31.940    model3_user1/studyer/studyer/score1/score_reg_i_22_n_1
    SLICE_X44Y78         LUT3 (Prop_lut3_I0_O)        0.313    32.253 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_18/O
                         net (fo=1, routed)           0.000    32.253    model3_user1/studyer/studyer/score1/score0__501_carry_i_18_n_0
    SLICE_X44Y78         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    32.654 r  model3_user1/studyer/studyer/score1/score0__501_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    32.654    model3_user1/studyer/studyer/score1/score0__501_carry_i_8_n_0
    SLICE_X44Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    32.882 r  model3_user1/studyer/studyer/score1/score_reg_i_23/CO[2]
                         net (fo=14, routed)          0.837    33.719    model3_user1/studyer/studyer/score1/score_reg_i_23_n_1
    SLICE_X46Y77         LUT4 (Prop_lut4_I3_O)        0.313    34.032 r  model3_user1/studyer/studyer/score1/score_reg_i_6/O
                         net (fo=1, routed)           0.668    34.700    model3_user1/studyer/studyer/score1/score_reg_i_6_n_0
    RAMB18_X1Y30         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.629ns  (logic 15.966ns (46.105%)  route 18.663ns (53.895%))
  Logic Levels:           50  (CARRY4=32 FDRE=1 LUT3=12 LUT4=4 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[6]/C
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user3/studyer/studyer/counter_reg[6]/Q
                         net (fo=12, routed)          1.360     1.816    model3_user3/studyer/studyer/score1/counter[6]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.152     1.968 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1/O
                         net (fo=2, routed)           0.848     2.816    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.326     3.142 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     3.142    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.674 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.674    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.008 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.786     4.794    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.332     5.126 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1/O
                         net (fo=5, routed)           0.672     5.797    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.359     6.156 r  model3_user3/studyer/studyer/score1/score0__8_carry__1_i_4__1/O
                         net (fo=2, routed)           0.606     6.762    model3_user3/studyer/studyer/score1/score0__8_carry__1_i_4__1_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I2_O)        0.332     7.094 r  model3_user3/studyer/studyer/score1/score0__8_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     7.094    model3_user3/studyer/studyer/score1/score0__8_carry__1_i_3__1_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.552 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.206     8.758    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X48Y61         LUT3 (Prop_lut3_I0_O)        0.332     9.090 r  model3_user3/studyer/studyer/score1/score_reg_i_140__0/O
                         net (fo=1, routed)           0.000     9.090    model3_user3/studyer/studyer/score1/score_reg_i_140__0_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.640 r  model3_user3/studyer/studyer/score1/score_reg_i_123__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    model3_user3/studyer/studyer/score1/score_reg_i_123__0_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  model3_user3/studyer/studyer/score1/score_reg_i_119__0/CO[3]
                         net (fo=1, routed)           0.000     9.754    model3_user3/studyer/studyer/score1/score_reg_i_119__0_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.982 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[2]
                         net (fo=12, routed)          0.957    10.940    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_1
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.313    11.253 r  model3_user3/studyer/studyer/score1/score_reg_i_130__0/O
                         net (fo=1, routed)           0.000    11.253    model3_user3/studyer/studyer/score1/score_reg_i_130__0_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.803 r  model3_user3/studyer/studyer/score1/score_reg_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    11.803    model3_user3/studyer/studyer/score1/score_reg_i_110__0_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  model3_user3/studyer/studyer/score1/score_reg_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    11.917    model3_user3/studyer/studyer/score1/score_reg_i_106__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.145 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[2]
                         net (fo=12, routed)          1.099    13.243    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_1
    SLICE_X46Y62         LUT3 (Prop_lut3_I0_O)        0.313    13.556 r  model3_user3/studyer/studyer/score1/score_reg_i_117__0/O
                         net (fo=1, routed)           0.000    13.556    model3_user3/studyer/studyer/score1/score_reg_i_117__0_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.089 r  model3_user3/studyer/studyer/score1/score_reg_i_88__0/CO[3]
                         net (fo=1, routed)           0.000    14.089    model3_user3/studyer/studyer/score1/score_reg_i_88__0_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  model3_user3/studyer/studyer/score1/score_reg_i_84__0/CO[3]
                         net (fo=1, routed)           0.000    14.206    model3_user3/studyer/studyer/score1/score_reg_i_84__0_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.435 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/CO[2]
                         net (fo=12, routed)          1.230    15.665    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_1
    SLICE_X46Y60         LUT3 (Prop_lut3_I0_O)        0.310    15.975 r  model3_user3/studyer/studyer/score1/score_reg_i_91__0/O
                         net (fo=1, routed)           0.000    15.975    model3_user3/studyer/studyer/score1/score_reg_i_91__0_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.508 r  model3_user3/studyer/studyer/score1/score_reg_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    16.508    model3_user3/studyer/studyer/score1/score_reg_i_49__0_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.737 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[2]
                         net (fo=12, routed)          1.480    18.217    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_1
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.310    18.527 r  model3_user3/studyer/studyer/score1/score_reg_i_51__0/O
                         net (fo=1, routed)           0.000    18.527    model3_user3/studyer/studyer/score1/score_reg_i_51__0_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    19.097 r  model3_user3/studyer/studyer/score1/score_reg_i_18__0/CO[2]
                         net (fo=12, routed)          1.550    20.647    model3_user3/studyer/studyer/score1/score_reg_i_18__0_n_1
    SLICE_X40Y62         LUT3 (Prop_lut3_I0_O)        0.313    20.960 r  model3_user3/studyer/studyer/score1/score_reg_i_78__0/O
                         net (fo=1, routed)           0.000    20.960    model3_user3/studyer/studyer/score1/score_reg_i_78__0_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.358 r  model3_user3/studyer/studyer/score1/score_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    21.358    model3_user3/studyer/studyer/score1/score_reg_i_42__0_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.472 r  model3_user3/studyer/studyer/score1/score_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    21.472    model3_user3/studyer/studyer/score1/score_reg_i_17__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.700 r  model3_user3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.224    22.924    model3_user3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.313    23.237 r  model3_user3/studyer/studyer/score1/score_reg_i_61__0/O
                         net (fo=1, routed)           0.000    23.237    model3_user3/studyer/studyer/score1/score_reg_i_61__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.787 r  model3_user3/studyer/studyer/score1/score_reg_i_23__0/CO[3]
                         net (fo=1, routed)           0.000    23.787    model3_user3/studyer/studyer/score1/score_reg_i_23__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.015 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          0.875    24.890    model3_user3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.313    25.203 r  model3_user3/studyer/studyer/score1/score_reg_i_99__0/O
                         net (fo=1, routed)           0.000    25.203    model3_user3/studyer/studyer/score1/score_reg_i_99__0_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.604 r  model3_user3/studyer/studyer/score1/score_reg_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    25.604    model3_user3/studyer/studyer/score1/score_reg_i_63__0_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.718 r  model3_user3/studyer/studyer/score1/score_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    25.718    model3_user3/studyer/studyer/score1/score_reg_i_27__0_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.946 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.167    27.113    model3_user3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X41Y58         LUT3 (Prop_lut3_I0_O)        0.313    27.426 r  model3_user3/studyer/studyer/score1/score_reg_i_104__0/O
                         net (fo=1, routed)           0.000    27.426    model3_user3/studyer/studyer/score1/score_reg_i_104__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.976 r  model3_user3/studyer/studyer/score1/score_reg_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    27.976    model3_user3/studyer/studyer/score1/score_reg_i_68__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.090 r  model3_user3/studyer/studyer/score1/score_reg_i_31__0/CO[3]
                         net (fo=1, routed)           0.000    28.090    model3_user3/studyer/studyer/score1/score_reg_i_31__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.318 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.176    29.493    model3_user3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.313    29.806 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1/O
                         net (fo=1, routed)           0.000    29.806    model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.356 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    30.356    model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.470 r  model3_user3/studyer/studyer/score1/score_reg_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    30.470    model3_user3/studyer/studyer/score1/score_reg_i_35__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.698 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.008    31.706    model3_user3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X42Y60         LUT3 (Prop_lut3_I0_O)        0.313    32.019 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_24__1/O
                         net (fo=1, routed)           0.000    32.019    model3_user3/studyer/studyer/score1/score0__501_carry_i_24__1_n_0
    SLICE_X42Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    32.552 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_12__1/CO[3]
                         net (fo=1, routed)           0.000    32.552    model3_user3/studyer/studyer/score1/score0__501_carry_i_12__1_n_0
    SLICE_X42Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    32.669 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1/CO[3]
                         net (fo=1, routed)           0.000    32.669    model3_user3/studyer/studyer/score1/score0__501_carry_i_8__1_n_0
    SLICE_X42Y62         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    32.898 r  model3_user3/studyer/studyer/score1/score_reg_i_15/CO[2]
                         net (fo=14, routed)          0.845    33.743    model3_user3/studyer/studyer/score1/score_reg_i_15_n_1
    SLICE_X48Y60         LUT4 (Prop_lut4_I3_O)        0.310    34.053 r  model3_user3/studyer/studyer/score1/score_reg_i_6__0/O
                         net (fo=1, routed)           0.577    34.629    model3_user3/studyer/studyer/score1/score_reg_i_6__0_n_0
    RAMB18_X1Y24         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[6]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.494ns  (logic 14.811ns (42.938%)  route 19.683ns (57.062%))
  Logic Levels:           46  (CARRY4=29 FDRE=1 LUT2=1 LUT3=12 LUT4=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y68         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_reg[3]/C
    SLICE_X53Y68         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  model3_user2/studyer/studyer/counter_reg[3]/Q
                         net (fo=31, routed)          1.094     1.550    model3_user2/studyer/studyer/score1/counter[3]
    SLICE_X50Y68         LUT3 (Prop_lut3_I1_O)        0.153     1.703 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0/O
                         net (fo=2, routed)           0.963     2.666    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_4__0_n_0
    SLICE_X49Y70         LUT4 (Prop_lut4_I0_O)        0.331     2.997 r  model3_user2/studyer/studyer/score1/score1__0_carry__0_i_8__0/O
                         net (fo=1, routed)           0.000     2.997    model3_user2/studyer/studyer/score1/score1__0_carry__0_i_8__0_n_0
    SLICE_X49Y70         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.529 r  model3_user2/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.529    model3_user2/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X49Y71         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     3.863 r  model3_user2/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.943     4.807    model3_user2/studyer/studyer/score1/score1[14]
    SLICE_X51Y73         LUT4 (Prop_lut4_I1_O)        0.303     5.110 r  model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0/O
                         net (fo=20, routed)          1.708     6.818    model3_user2/studyer/studyer/score1/score0__8_carry_i_1__0_n_0
    SLICE_X45Y74         LUT2 (Prop_lut2_I1_O)        0.124     6.942 r  model3_user2/studyer/studyer/score1/score0__8_carry__0_i_2__0/O
                         net (fo=1, routed)           0.528     7.470    model3_user2/studyer/studyer/score1/score0__8_carry__0_i_2__0_n_0
    SLICE_X43Y74         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.868 r  model3_user2/studyer/studyer/score1/score0__8_carry__0/CO[3]
                         net (fo=1, routed)           0.009     7.877    model3_user2/studyer/studyer/score1/score0__8_carry__0_n_0
    SLICE_X43Y75         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     8.034 r  model3_user2/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.067     9.101    model3_user2/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X42Y72         LUT3 (Prop_lut3_I0_O)        0.329     9.430 r  model3_user2/studyer/studyer/score1/score_reg_i_280/O
                         net (fo=1, routed)           0.000     9.430    model3_user2/studyer/studyer/score1/score_reg_i_280_n_0
    SLICE_X42Y72         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.963 r  model3_user2/studyer/studyer/score1/score_reg_i_253/CO[3]
                         net (fo=1, routed)           0.000     9.963    model3_user2/studyer/studyer/score1/score_reg_i_253_n_0
    SLICE_X42Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.080 r  model3_user2/studyer/studyer/score1/score_reg_i_249/CO[3]
                         net (fo=1, routed)           0.000    10.080    model3_user2/studyer/studyer/score1/score_reg_i_249_n_0
    SLICE_X42Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    10.309 r  model3_user2/studyer/studyer/score1/score_reg_i_248/CO[2]
                         net (fo=12, routed)          1.207    11.516    model3_user2/studyer/studyer/score1/score_reg_i_248_n_1
    SLICE_X42Y70         LUT3 (Prop_lut3_I0_O)        0.310    11.826 r  model3_user2/studyer/studyer/score1/score_reg_i_256/O
                         net (fo=1, routed)           0.000    11.826    model3_user2/studyer/studyer/score1/score_reg_i_256_n_0
    SLICE_X42Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.359 r  model3_user2/studyer/studyer/score1/score_reg_i_223/CO[3]
                         net (fo=1, routed)           0.000    12.359    model3_user2/studyer/studyer/score1/score_reg_i_223_n_0
    SLICE_X42Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    12.588 r  model3_user2/studyer/studyer/score1/score_reg_i_222/CO[2]
                         net (fo=12, routed)          1.015    13.603    model3_user2/studyer/studyer/score1/score_reg_i_222_n_1
    SLICE_X43Y69         LUT3 (Prop_lut3_I0_O)        0.310    13.913 r  model3_user2/studyer/studyer/score1/score_reg_i_230/O
                         net (fo=1, routed)           0.000    13.913    model3_user2/studyer/studyer/score1/score_reg_i_230_n_0
    SLICE_X43Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.463 r  model3_user2/studyer/studyer/score1/score_reg_i_188/CO[3]
                         net (fo=1, routed)           0.000    14.463    model3_user2/studyer/studyer/score1/score_reg_i_188_n_0
    SLICE_X43Y70         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.691 r  model3_user2/studyer/studyer/score1/score_reg_i_187/CO[2]
                         net (fo=12, routed)          0.876    15.567    model3_user2/studyer/studyer/score1/score_reg_i_187_n_1
    SLICE_X45Y69         LUT3 (Prop_lut3_I0_O)        0.313    15.880 r  model3_user2/studyer/studyer/score1/score_reg_i_199/O
                         net (fo=1, routed)           0.000    15.880    model3_user2/studyer/studyer/score1/score_reg_i_199_n_0
    SLICE_X45Y69         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    16.430 r  model3_user2/studyer/studyer/score1/score_reg_i_129/CO[3]
                         net (fo=1, routed)           0.000    16.430    model3_user2/studyer/studyer/score1/score_reg_i_129_n_0
    SLICE_X45Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    16.544 r  model3_user2/studyer/studyer/score1/score_reg_i_125/CO[3]
                         net (fo=1, routed)           0.000    16.544    model3_user2/studyer/studyer/score1/score_reg_i_125_n_0
    SLICE_X45Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    16.772 r  model3_user2/studyer/studyer/score1/score_reg_i_124/CO[2]
                         net (fo=12, routed)          1.086    17.859    model3_user2/studyer/studyer/score1/score_reg_i_124_n_1
    SLICE_X46Y70         LUT3 (Prop_lut3_I0_O)        0.313    18.172 r  model3_user2/studyer/studyer/score1/score_reg_i_132/O
                         net (fo=1, routed)           0.000    18.172    model3_user2/studyer/studyer/score1/score_reg_i_132_n_0
    SLICE_X46Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    18.705 r  model3_user2/studyer/studyer/score1/score_reg_i_60/CO[3]
                         net (fo=1, routed)           0.000    18.705    model3_user2/studyer/studyer/score1/score_reg_i_60_n_0
    SLICE_X46Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    18.934 r  model3_user2/studyer/studyer/score1/score_reg_i_59/CO[2]
                         net (fo=12, routed)          1.183    20.117    model3_user2/studyer/studyer/score1/score_reg_i_59_n_1
    SLICE_X48Y70         LUT3 (Prop_lut3_I0_O)        0.310    20.427 r  model3_user2/studyer/studyer/score1/score_reg_i_122/O
                         net (fo=1, routed)           0.000    20.427    model3_user2/studyer/studyer/score1/score_reg_i_122_n_0
    SLICE_X48Y70         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    20.977 r  model3_user2/studyer/studyer/score1/score_reg_i_58/CO[3]
                         net (fo=1, routed)           0.000    20.977    model3_user2/studyer/studyer/score1/score_reg_i_58_n_0
    SLICE_X48Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.205 r  model3_user2/studyer/studyer/score1/score_reg_i_25/CO[2]
                         net (fo=13, routed)          1.384    22.589    model3_user2/studyer/studyer/score1/score_reg_i_25_n_1
    SLICE_X51Y72         LUT3 (Prop_lut3_I0_O)        0.313    22.902 r  model3_user2/studyer/studyer/score1/score_reg_i_66/O
                         net (fo=1, routed)           0.000    22.902    model3_user2/studyer/studyer/score1/score_reg_i_66_n_0
    SLICE_X51Y72         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    23.472 r  model3_user2/studyer/studyer/score1/score_reg_i_26/CO[2]
                         net (fo=13, routed)          0.924    24.396    model3_user2/studyer/studyer/score1/score_reg_i_26_n_1
    SLICE_X50Y70         LUT3 (Prop_lut3_I0_O)        0.313    24.709 r  model3_user2/studyer/studyer/score1/score_reg_i_203/O
                         net (fo=1, routed)           0.000    24.709    model3_user2/studyer/studyer/score1/score_reg_i_203_n_0
    SLICE_X50Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    25.085 r  model3_user2/studyer/studyer/score1/score_reg_i_139/CO[3]
                         net (fo=1, routed)           0.000    25.085    model3_user2/studyer/studyer/score1/score_reg_i_139_n_0
    SLICE_X50Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    25.202 r  model3_user2/studyer/studyer/score1/score_reg_i_68/CO[3]
                         net (fo=1, routed)           0.000    25.202    model3_user2/studyer/studyer/score1/score_reg_i_68_n_0
    SLICE_X50Y72         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    25.431 r  model3_user2/studyer/studyer/score1/score_reg_i_27/CO[2]
                         net (fo=13, routed)          1.059    26.489    model3_user2/studyer/studyer/score1/score_reg_i_27_n_1
    SLICE_X50Y74         LUT3 (Prop_lut3_I0_O)        0.310    26.799 r  model3_user2/studyer/studyer/score1/score_reg_i_145/O
                         net (fo=1, routed)           0.000    26.799    model3_user2/studyer/studyer/score1/score_reg_i_145_n_0
    SLICE_X50Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    27.175 r  model3_user2/studyer/studyer/score1/score_reg_i_72/CO[3]
                         net (fo=1, routed)           0.009    27.184    model3_user2/studyer/studyer/score1/score_reg_i_72_n_0
    SLICE_X50Y75         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    27.413 r  model3_user2/studyer/studyer/score1/score_reg_i_28/CO[2]
                         net (fo=13, routed)          1.315    28.728    model3_user2/studyer/studyer/score1/score_reg_i_28_n_1
    SLICE_X49Y73         LUT3 (Prop_lut3_I0_O)        0.310    29.038 r  model3_user2/studyer/studyer/score1/score_reg_i_151/O
                         net (fo=1, routed)           0.000    29.038    model3_user2/studyer/studyer/score1/score_reg_i_151_n_0
    SLICE_X49Y73         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    29.588 r  model3_user2/studyer/studyer/score1/score_reg_i_76/CO[3]
                         net (fo=1, routed)           0.000    29.588    model3_user2/studyer/studyer/score1/score_reg_i_76_n_0
    SLICE_X49Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    29.816 r  model3_user2/studyer/studyer/score1/score_reg_i_29/CO[2]
                         net (fo=13, routed)          1.079    30.894    model3_user2/studyer/studyer/score1/score_reg_i_29_n_1
    SLICE_X48Y72         LUT3 (Prop_lut3_I0_O)        0.313    31.207 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_23__0/O
                         net (fo=1, routed)           0.000    31.207    model3_user2/studyer/studyer/score1/score0__501_carry_i_23__0_n_0
    SLICE_X48Y72         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    31.605 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0/CO[3]
                         net (fo=1, routed)           0.000    31.605    model3_user2/studyer/studyer/score1/score0__501_carry_i_12__0_n_0
    SLICE_X48Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    31.719 r  model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0/CO[3]
                         net (fo=1, routed)           0.000    31.719    model3_user2/studyer/studyer/score1/score0__501_carry_i_8__0_n_0
    SLICE_X48Y74         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    31.947 r  model3_user2/studyer/studyer/score1/score_reg_i_30/CO[2]
                         net (fo=14, routed)          1.281    33.228    model3_user2/studyer/studyer/score1/score_reg_i_30_n_1
    SLICE_X45Y73         LUT4 (Prop_lut4_I3_O)        0.313    33.541 r  model3_user2/studyer/studyer/score1/score_reg_i_14__0/O
                         net (fo=1, routed)           0.952    34.494    model3_user1/studyer/studyer/score1/ADDRBWRADDR[2]
    RAMB18_X1Y30         RAMB18E1                                     r  model3_user1/studyer/studyer/score1/score_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer/counter_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.901ns  (logic 14.807ns (45.005%)  route 18.094ns (54.995%))
  Logic Levels:           46  (CARRY4=29 FDRE=1 LUT3=11 LUT4=4 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y59         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer/counter_reg[6]/C
    SLICE_X51Y59         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  model3_user3/studyer/studyer/counter_reg[6]/Q
                         net (fo=12, routed)          1.360     1.816    model3_user3/studyer/studyer/score1/counter[6]
    SLICE_X51Y60         LUT3 (Prop_lut3_I2_O)        0.152     1.968 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1/O
                         net (fo=2, routed)           0.848     2.816    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_4__1_n_0
    SLICE_X49Y60         LUT4 (Prop_lut4_I0_O)        0.326     3.142 r  model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1/O
                         net (fo=1, routed)           0.000     3.142    model3_user3/studyer/studyer/score1/score1__0_carry__0_i_8__1_n_0
    SLICE_X49Y60         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     3.674 r  model3_user3/studyer/studyer/score1/score1__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.674    model3_user3/studyer/studyer/score1/score1__0_carry__0_n_0
    SLICE_X49Y61         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     4.008 r  model3_user3/studyer/studyer/score1/score1__0_carry__1/O[1]
                         net (fo=5, routed)           0.786     4.794    model3_user3/studyer/studyer/score1/score1[14]
    SLICE_X50Y60         LUT4 (Prop_lut4_I1_O)        0.332     5.126 r  model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1/O
                         net (fo=5, routed)           0.672     5.797    model3_user3/studyer/studyer/score1/score0__8_carry__0_i_10__1_n_0
    SLICE_X51Y62         LUT5 (Prop_lut5_I1_O)        0.359     6.156 r  model3_user3/studyer/studyer/score1/score0__8_carry__1_i_4__1/O
                         net (fo=2, routed)           0.606     6.762    model3_user3/studyer/studyer/score1/score0__8_carry__1_i_4__1_n_0
    SLICE_X50Y63         LUT4 (Prop_lut4_I2_O)        0.332     7.094 r  model3_user3/studyer/studyer/score1/score0__8_carry__1_i_3__1/O
                         net (fo=1, routed)           0.000     7.094    model3_user3/studyer/studyer/score1/score0__8_carry__1_i_3__1_n_0
    SLICE_X50Y63         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     7.552 r  model3_user3/studyer/studyer/score1/score0__8_carry__1/CO[1]
                         net (fo=12, routed)          1.206     8.758    model3_user3/studyer/studyer/score1/score0__8_carry__1_n_2
    SLICE_X48Y61         LUT3 (Prop_lut3_I0_O)        0.332     9.090 r  model3_user3/studyer/studyer/score1/score_reg_i_140__0/O
                         net (fo=1, routed)           0.000     9.090    model3_user3/studyer/studyer/score1/score_reg_i_140__0_n_0
    SLICE_X48Y61         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.640 r  model3_user3/studyer/studyer/score1/score_reg_i_123__0/CO[3]
                         net (fo=1, routed)           0.000     9.640    model3_user3/studyer/studyer/score1/score_reg_i_123__0_n_0
    SLICE_X48Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.754 r  model3_user3/studyer/studyer/score1/score_reg_i_119__0/CO[3]
                         net (fo=1, routed)           0.000     9.754    model3_user3/studyer/studyer/score1/score_reg_i_119__0_n_0
    SLICE_X48Y63         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     9.982 r  model3_user3/studyer/studyer/score1/score_reg_i_118__0/CO[2]
                         net (fo=12, routed)          0.957    10.940    model3_user3/studyer/studyer/score1/score_reg_i_118__0_n_1
    SLICE_X49Y62         LUT3 (Prop_lut3_I0_O)        0.313    11.253 r  model3_user3/studyer/studyer/score1/score_reg_i_130__0/O
                         net (fo=1, routed)           0.000    11.253    model3_user3/studyer/studyer/score1/score_reg_i_130__0_n_0
    SLICE_X49Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.803 r  model3_user3/studyer/studyer/score1/score_reg_i_110__0/CO[3]
                         net (fo=1, routed)           0.000    11.803    model3_user3/studyer/studyer/score1/score_reg_i_110__0_n_0
    SLICE_X49Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.917 r  model3_user3/studyer/studyer/score1/score_reg_i_106__0/CO[3]
                         net (fo=1, routed)           0.000    11.917    model3_user3/studyer/studyer/score1/score_reg_i_106__0_n_0
    SLICE_X49Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    12.145 r  model3_user3/studyer/studyer/score1/score_reg_i_105__0/CO[2]
                         net (fo=12, routed)          1.099    13.243    model3_user3/studyer/studyer/score1/score_reg_i_105__0_n_1
    SLICE_X46Y62         LUT3 (Prop_lut3_I0_O)        0.313    13.556 r  model3_user3/studyer/studyer/score1/score_reg_i_117__0/O
                         net (fo=1, routed)           0.000    13.556    model3_user3/studyer/studyer/score1/score_reg_i_117__0_n_0
    SLICE_X46Y62         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    14.089 r  model3_user3/studyer/studyer/score1/score_reg_i_88__0/CO[3]
                         net (fo=1, routed)           0.000    14.089    model3_user3/studyer/studyer/score1/score_reg_i_88__0_n_0
    SLICE_X46Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  model3_user3/studyer/studyer/score1/score_reg_i_84__0/CO[3]
                         net (fo=1, routed)           0.000    14.206    model3_user3/studyer/studyer/score1/score_reg_i_84__0_n_0
    SLICE_X46Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    14.435 r  model3_user3/studyer/studyer/score1/score_reg_i_83__0/CO[2]
                         net (fo=12, routed)          1.230    15.665    model3_user3/studyer/studyer/score1/score_reg_i_83__0_n_1
    SLICE_X46Y60         LUT3 (Prop_lut3_I0_O)        0.310    15.975 r  model3_user3/studyer/studyer/score1/score_reg_i_91__0/O
                         net (fo=1, routed)           0.000    15.975    model3_user3/studyer/studyer/score1/score_reg_i_91__0_n_0
    SLICE_X46Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    16.508 r  model3_user3/studyer/studyer/score1/score_reg_i_49__0/CO[3]
                         net (fo=1, routed)           0.000    16.508    model3_user3/studyer/studyer/score1/score_reg_i_49__0_n_0
    SLICE_X46Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229    16.737 r  model3_user3/studyer/studyer/score1/score_reg_i_48__0/CO[2]
                         net (fo=12, routed)          1.480    18.217    model3_user3/studyer/studyer/score1/score_reg_i_48__0_n_1
    SLICE_X43Y64         LUT3 (Prop_lut3_I0_O)        0.310    18.527 r  model3_user3/studyer/studyer/score1/score_reg_i_51__0/O
                         net (fo=1, routed)           0.000    18.527    model3_user3/studyer/studyer/score1/score_reg_i_51__0_n_0
    SLICE_X43Y64         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570    19.097 r  model3_user3/studyer/studyer/score1/score_reg_i_18__0/CO[2]
                         net (fo=12, routed)          1.550    20.647    model3_user3/studyer/studyer/score1/score_reg_i_18__0_n_1
    SLICE_X40Y62         LUT3 (Prop_lut3_I0_O)        0.313    20.960 r  model3_user3/studyer/studyer/score1/score_reg_i_78__0/O
                         net (fo=1, routed)           0.000    20.960    model3_user3/studyer/studyer/score1/score_reg_i_78__0_n_0
    SLICE_X40Y62         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.358 r  model3_user3/studyer/studyer/score1/score_reg_i_42__0/CO[3]
                         net (fo=1, routed)           0.000    21.358    model3_user3/studyer/studyer/score1/score_reg_i_42__0_n_0
    SLICE_X40Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    21.472 r  model3_user3/studyer/studyer/score1/score_reg_i_17__0/CO[3]
                         net (fo=1, routed)           0.000    21.472    model3_user3/studyer/studyer/score1/score_reg_i_17__0_n_0
    SLICE_X40Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    21.700 r  model3_user3/studyer/studyer/score1/score_reg_i_10/CO[2]
                         net (fo=13, routed)          1.224    22.924    model3_user3/studyer/studyer/score1/score_reg_i_10_n_1
    SLICE_X40Y60         LUT3 (Prop_lut3_I0_O)        0.313    23.237 r  model3_user3/studyer/studyer/score1/score_reg_i_61__0/O
                         net (fo=1, routed)           0.000    23.237    model3_user3/studyer/studyer/score1/score_reg_i_61__0_n_0
    SLICE_X40Y60         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.787 r  model3_user3/studyer/studyer/score1/score_reg_i_23__0/CO[3]
                         net (fo=1, routed)           0.000    23.787    model3_user3/studyer/studyer/score1/score_reg_i_23__0_n_0
    SLICE_X40Y61         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    24.015 r  model3_user3/studyer/studyer/score1/score_reg_i_11/CO[2]
                         net (fo=13, routed)          0.875    24.890    model3_user3/studyer/studyer/score1/score_reg_i_11_n_1
    SLICE_X41Y62         LUT3 (Prop_lut3_I0_O)        0.313    25.203 r  model3_user3/studyer/studyer/score1/score_reg_i_99__0/O
                         net (fo=1, routed)           0.000    25.203    model3_user3/studyer/studyer/score1/score_reg_i_99__0_n_0
    SLICE_X41Y62         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    25.604 r  model3_user3/studyer/studyer/score1/score_reg_i_63__0/CO[3]
                         net (fo=1, routed)           0.000    25.604    model3_user3/studyer/studyer/score1/score_reg_i_63__0_n_0
    SLICE_X41Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    25.718 r  model3_user3/studyer/studyer/score1/score_reg_i_27__0/CO[3]
                         net (fo=1, routed)           0.000    25.718    model3_user3/studyer/studyer/score1/score_reg_i_27__0_n_0
    SLICE_X41Y64         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    25.946 r  model3_user3/studyer/studyer/score1/score_reg_i_12/CO[2]
                         net (fo=13, routed)          1.167    27.113    model3_user3/studyer/studyer/score1/score_reg_i_12_n_1
    SLICE_X41Y58         LUT3 (Prop_lut3_I0_O)        0.313    27.426 r  model3_user3/studyer/studyer/score1/score_reg_i_104__0/O
                         net (fo=1, routed)           0.000    27.426    model3_user3/studyer/studyer/score1/score_reg_i_104__0_n_0
    SLICE_X41Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.976 r  model3_user3/studyer/studyer/score1/score_reg_i_68__0/CO[3]
                         net (fo=1, routed)           0.000    27.976    model3_user3/studyer/studyer/score1/score_reg_i_68__0_n_0
    SLICE_X41Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    28.090 r  model3_user3/studyer/studyer/score1/score_reg_i_31__0/CO[3]
                         net (fo=1, routed)           0.000    28.090    model3_user3/studyer/studyer/score1/score_reg_i_31__0_n_0
    SLICE_X41Y60         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    28.318 r  model3_user3/studyer/studyer/score1/score_reg_i_13/CO[2]
                         net (fo=13, routed)          1.176    29.493    model3_user3/studyer/studyer/score1/score_reg_i_13_n_1
    SLICE_X43Y57         LUT3 (Prop_lut3_I0_O)        0.313    29.806 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1/O
                         net (fo=1, routed)           0.000    29.806    model3_user3/studyer/studyer/score1/score0__501_carry_i_27__1_n_0
    SLICE_X43Y57         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.356 r  model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1/CO[3]
                         net (fo=1, routed)           0.000    30.356    model3_user3/studyer/studyer/score1/score0__501_carry_i_17__1_n_0
    SLICE_X43Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.470 r  model3_user3/studyer/studyer/score1/score_reg_i_35__0/CO[3]
                         net (fo=1, routed)           0.000    30.470    model3_user3/studyer/studyer/score1/score_reg_i_35__0_n_0
    SLICE_X43Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    30.698 r  model3_user3/studyer/studyer/score1/score_reg_i_14/CO[2]
                         net (fo=13, routed)          1.218    31.917    model3_user3/studyer/studyer/score1/score_reg_i_14_n_1
    SLICE_X48Y60         LUT4 (Prop_lut4_I3_O)        0.343    32.260 r  model3_user3/studyer/studyer/score1/score_reg_i_5__0/O
                         net (fo=1, routed)           0.641    32.901    model3_user3/studyer/studyer/score1/score_reg_i_5__0_n_0
    RAMB18_X1Y24         RAMB18E1                                     r  model3_user3/studyer/studyer/score1/score_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user1/setter1/setting_display_reg[1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/setter1/setting_display_reg[1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE                         0.000     0.000 r  model3_user1/setter1/setting_display_reg[1][1]/C
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/setter1/setting_display_reg[1][1]/Q
                         net (fo=2, routed)           0.121     0.262    model3_user1/setter1/setting_display_reg_n_0_[1][1]
    SLICE_X49Y93         LUT6 (Prop_lut6_I3_O)        0.045     0.307 r  model3_user1/setter1/setting_display[1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    model3_user1/setter1/setting_display[1][1]_i_1_n_0
    SLICE_X49Y93         FDRE                                         r  model3_user1/setter1/setting_display_reg[1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/setter1/setting_display_reg[5][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/setter1/setting_display_reg[5][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.186ns (60.417%)  route 0.122ns (39.583%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE                         0.000     0.000 r  model3_user1/setter1/setting_display_reg[5][1]/C
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/setter1/setting_display_reg[5][1]/Q
                         net (fo=2, routed)           0.122     0.263    model3_user1/setter1/setting_display_reg_n_0_[5][1]
    SLICE_X49Y94         LUT6 (Prop_lut6_I3_O)        0.045     0.308 r  model3_user1/setter1/setting_display[5][1]_i_1/O
                         net (fo=1, routed)           0.000     0.308    model3_user1/setter1/setting_display[5][1]_i_1_n_0
    SLICE_X49Y94         FDRE                                         r  model3_user1/setter1/setting_display_reg[5][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/studyer_rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.309ns  (logic 0.186ns (60.289%)  route 0.123ns (39.711%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y68         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer_rst_reg/C
    SLICE_X45Y68         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer_rst_reg/Q
                         net (fo=11, routed)          0.123     0.264    model3_user2/studyer_n_8
    SLICE_X45Y68         LUT6 (Prop_lut6_I0_O)        0.045     0.309 r  model3_user2/studyer_rst_i_1/O
                         net (fo=1, routed)           0.000     0.309    model3_user2/studyer/studyer_rst_reg_1
    SLICE_X45Y68         FDRE                                         r  model3_user2/studyer/studyer_rst_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/setter1/setting_display_reg[3][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/setter1/note_setted_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.312ns  (logic 0.248ns (79.472%)  route 0.064ns (20.528%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y78         FDRE                         0.000     0.000 r  model3_user2/setter1/setting_display_reg[3][1]/C
    SLICE_X62Y78         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/setter1/setting_display_reg[3][1]/Q
                         net (fo=2, routed)           0.064     0.205    model3_user2/setter1/setting_display_reg_n_0_[3][1]
    SLICE_X63Y78         LUT6 (Prop_lut6_I0_O)        0.045     0.250 r  model3_user2/setter1/note_setted[1]_i_2__0/O
                         net (fo=1, routed)           0.000     0.250    model3_user2/setter1/note_setted[1]_i_2__0_n_0
    SLICE_X63Y78         MUXF7 (Prop_muxf7_I0_O)      0.062     0.312 r  model3_user2/setter1/note_setted_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     0.312    model3_user2/setter1/setting_display[1]
    SLICE_X63Y78         FDRE                                         r  model3_user2/setter1/note_setted_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/setter1/setting_display_reg[1][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/setter1/setting_display_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.663%)  route 0.131ns (41.337%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y93         FDRE                         0.000     0.000 r  model3_user1/setter1/setting_display_reg[1][2]/C
    SLICE_X48Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/setter1/setting_display_reg[1][2]/Q
                         net (fo=2, routed)           0.131     0.272    model3_user1/setter1/setting_display_reg_n_0_[1][2]
    SLICE_X48Y93         LUT6 (Prop_lut6_I3_O)        0.045     0.317 r  model3_user1/setter1/setting_display[1][2]_i_1/O
                         net (fo=1, routed)           0.000     0.317    model3_user1/setter1/setting_display[1][2]_i_1_n_0
    SLICE_X48Y93         FDRE                                         r  model3_user1/setter1/setting_display_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/studyer/studyer_rst_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/studyer/studyer/music_over_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.317ns  (logic 0.186ns (58.587%)  route 0.131ns (41.413%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y63         FDRE                         0.000     0.000 r  model3_user3/studyer/studyer_rst_reg/C
    SLICE_X51Y63         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  model3_user3/studyer/studyer_rst_reg/Q
                         net (fo=11, routed)          0.131     0.272    model3_user3/studyer_n_8
    SLICE_X51Y62         LUT4 (Prop_lut4_I0_O)        0.045     0.317 r  model3_user3/music_over_i_1/O
                         net (fo=1, routed)           0.000     0.317    model3_user3/studyer/studyer/music_over_reg_0
    SLICE_X51Y62         FDRE                                         r  model3_user3/studyer/studyer/music_over_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/studyer/studyer/counter_time_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/studyer/studyer/counter_time_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y71         FDRE                         0.000     0.000 r  model3_user2/studyer/studyer/counter_time_reg[2]/C
    SLICE_X53Y71         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/studyer/studyer/counter_time_reg[2]/Q
                         net (fo=23, routed)          0.134     0.275    model3_user2/studyer/studyer/counter_time[2]
    SLICE_X52Y71         LUT6 (Prop_lut6_I3_O)        0.045     0.320 r  model3_user2/studyer/studyer/counter_time[5]_i_1__0/O
                         net (fo=1, routed)           0.000     0.320    model3_user2/studyer/studyer/counter_time[5]_i_1__0_n_0
    SLICE_X52Y71         FDRE                                         r  model3_user2/studyer/studyer/counter_time_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user1/setter1/setting_display_reg[6][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user1/setter1/note_setted_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.251ns (78.293%)  route 0.070ns (21.707%))
  Logic Levels:           3  (FDRE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y94         FDRE                         0.000     0.000 r  model3_user1/setter1/setting_display_reg[6][2]/C
    SLICE_X49Y94         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user1/setter1/setting_display_reg[6][2]/Q
                         net (fo=2, routed)           0.070     0.211    model3_user1/setter1/setting_display_reg_n_0_[6][2]
    SLICE_X48Y94         LUT6 (Prop_lut6_I3_O)        0.045     0.256 r  model3_user1/setter1/note_setted[2]_i_3/O
                         net (fo=1, routed)           0.000     0.256    model3_user1/setter1/note_setted[2]_i_3_n_0
    SLICE_X48Y94         MUXF7 (Prop_muxf7_I1_O)      0.065     0.321 r  model3_user1/setter1/note_setted_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.321    model3_user1/setter1/setting_display[2]
    SLICE_X48Y94         FDRE                                         r  model3_user1/setter1/note_setted_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user2/setter1/setting_reg[23]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user2/setter1/setting_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.186ns (56.489%)  route 0.143ns (43.511%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE                         0.000     0.000 r  model3_user2/setter1/setting_reg[23]/C
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  model3_user2/setter1/setting_reg[23]/Q
                         net (fo=10, routed)          0.143     0.284    model3_user2/setter1/setting[23]
    SLICE_X62Y67         LUT5 (Prop_lut5_I4_O)        0.045     0.329 r  model3_user2/setter1/setting[23]_i_1__0/O
                         net (fo=1, routed)           0.000     0.329    model3_user2/setter1/setting[23]_i_1__0_n_0
    SLICE_X62Y67         FDRE                                         r  model3_user2/setter1/setting_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 model3_user3/setter1/setting_display_reg[4][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            model3_user3/setter1/setting_display_reg[4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.209ns (62.414%)  route 0.126ns (37.586%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y84         FDRE                         0.000     0.000 r  model3_user3/setter1/setting_display_reg[4][2]/C
    SLICE_X50Y84         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  model3_user3/setter1/setting_display_reg[4][2]/Q
                         net (fo=2, routed)           0.126     0.290    model3_user3/setter1/setting_display_reg_n_0_[4][2]
    SLICE_X50Y84         LUT6 (Prop_lut6_I5_O)        0.045     0.335 r  model3_user3/setter1/setting_display[4][2]_i_1__1/O
                         net (fo=1, routed)           0.000     0.335    model3_user3/setter1/setting_display[4][2]_i_1__1_n_0
    SLICE_X50Y84         FDRE                                         r  model3_user3/setter1/setting_display_reg[4][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  c0_clk_gen
  To Clock:  

Max Delay            14 Endpoints
Min Delay            14 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.490ns  (logic 4.263ns (50.214%)  route 4.227ns (49.786%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.621     1.621    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=8, routed)           0.847     2.986    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X64Y87         LUT3 (Prop_lut3_I2_O)        0.124     3.110 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=6, routed)           1.023     4.133    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.257 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.357     6.614    rgb_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         3.497    10.111 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000    10.111    rgb[11]
    F5                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.489ns  (logic 4.540ns (53.483%)  route 3.949ns (46.517%))
  Logic Levels:           3  (LUT5=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.621     1.621    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y85         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y85         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]/Q
                         net (fo=9, routed)           1.054     3.193    vga_display_inst/vga_ctrl_inst/cnt_v_reg[3]
    SLICE_X65Y86         LUT5 (Prop_lut5_I1_O)        0.152     3.345 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3/O
                         net (fo=7, routed)           0.987     4.331    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_3_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I1_O)        0.326     4.657 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.909     6.566    rgb_OBUF[9]
    C5                   OBUF (Prop_obuf_I_O)         3.544    10.110 r  rgb_OBUF[9]_inst/O
                         net (fo=0)                   0.000    10.110    rgb[9]
    C5                                                                r  rgb[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.398ns  (logic 4.312ns (51.345%)  route 4.086ns (48.655%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.621     1.621    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=8, routed)           0.847     2.986    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X64Y87         LUT3 (Prop_lut3_I2_O)        0.124     3.110 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=6, routed)           1.023     4.133    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.257 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.216     6.473    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         3.546    10.019 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000    10.019    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.262ns  (logic 4.327ns (52.372%)  route 3.935ns (47.628%))
  Logic Levels:           3  (LUT3=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.621     1.621    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.518     2.139 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/Q
                         net (fo=8, routed)           0.847     2.986    vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]
    SLICE_X64Y87         LUT3 (Prop_lut3_I2_O)        0.124     3.110 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2/O
                         net (fo=6, routed)           1.023     4.133    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_2_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I0_O)        0.124     4.257 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           2.065     6.322    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         3.561     9.883 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.883    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.259ns  (logic 4.324ns (52.358%)  route 3.935ns (47.642%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.622     1.622    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.518     2.140 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          0.943     3.083    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124     3.207 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           1.022     4.229    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.353 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.970     6.323    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         3.558     9.881 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.881    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.104ns  (logic 4.310ns (53.185%)  route 3.794ns (46.815%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.622     1.622    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.518     2.140 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          0.943     3.083    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124     3.207 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           1.022     4.229    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.353 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.829     6.182    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         3.544     9.726 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.726    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.084ns  (logic 4.311ns (53.334%)  route 3.772ns (46.666%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.622     1.622    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.518     2.140 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          0.943     3.083    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124     3.207 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           1.023     4.230    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.354 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.807     6.160    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         3.545     9.706 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.706    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.080ns  (logic 4.325ns (53.529%)  route 3.755ns (46.471%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.622     1.622    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.518     2.140 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          0.943     3.083    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124     3.207 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.797     4.004    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.128 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           2.015     6.143    rgb_OBUF[4]
    B6                   OBUF (Prop_obuf_I_O)         3.559     9.702 r  rgb_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.702    rgb[7]
    B6                                                                r  rgb[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.031ns  (logic 4.323ns (53.824%)  route 3.708ns (46.176%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.622     1.622    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.518     2.140 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          0.943     3.083    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124     3.207 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           0.878     4.085    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X63Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.209 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.887     6.096    rgb_OBUF[5]
    A5                   OBUF (Prop_obuf_I_O)         3.557     9.653 r  rgb_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.653    rgb[5]
    A5                                                                r  rgb[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.954ns  (logic 4.311ns (54.204%)  route 3.642ns (45.796%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     1.575    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.622     1.622    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X60Y88         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDCE (Prop_fdce_C_Q)         0.518     2.140 r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[7]/Q
                         net (fo=27, routed)          0.943     3.083    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[7]
    SLICE_X60Y87         LUT6 (Prop_lut6_I1_O)        0.124     3.207 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4/O
                         net (fo=6, routed)           1.022     4.229    vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_4_n_0
    SLICE_X65Y87         LUT6 (Prop_lut6_I4_O)        0.124     4.353 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           1.677     6.030    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         3.545     9.576 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.576    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.955ns  (logic 1.449ns (74.094%)  route 0.507ns (25.906%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589     0.589    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/Q
                         net (fo=9, routed)           0.176     0.906    vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]
    SLICE_X64Y85         LUT6 (Prop_lut6_I0_O)        0.045     0.951 r  vga_display_inst/vga_ctrl_inst/vsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.331     1.281    vsync_OBUF
    C4                   OBUF (Prop_obuf_I_O)         1.263     2.544 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.544    vsync
    C4                                                                r  vsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.432ns (73.210%)  route 0.524ns (26.790%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589     0.589    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.178     0.907    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X65Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.952 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.346     1.299    rgb_OBUF[0]
    E7                   OBUF (Prop_obuf_I_O)         1.246     2.545 r  rgb_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.545    rgb[0]
    E7                                                                r  rgb[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hsync
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.956ns  (logic 1.430ns (73.115%)  route 0.526ns (26.885%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589     0.589    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X63Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDCE (Prop_fdce_C_Q)         0.141     0.730 f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[5]/Q
                         net (fo=11, routed)          0.150     0.880    vga_display_inst/vga_ctrl_inst/cnt_h_reg_n_0_[5]
    SLICE_X63Y87         LUT5 (Prop_lut5_I0_O)        0.045     0.925 r  vga_display_inst/vga_ctrl_inst/hsync_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.376     1.301    hsync_OBUF
    D7                   OBUF (Prop_obuf_I_O)         1.244     2.545 r  hsync_OBUF_inst/O
                         net (fo=0)                   0.000     2.545    hsync
    D7                                                                r  hsync (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.002ns  (logic 1.432ns (71.530%)  route 0.570ns (28.470%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589     0.589    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.179     0.908    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X65Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.953 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.392     1.345    rgb_OBUF[1]
    E5                   OBUF (Prop_obuf_I_O)         1.246     2.591 r  rgb_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.591    rgb[1]
    E5                                                                r  rgb[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.022ns  (logic 1.447ns (71.590%)  route 0.574ns (28.410%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590     0.590    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.141     0.731 r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/Q
                         net (fo=1, routed)           0.086     0.816    vga_display_inst/vga_ctrl_inst/Q[5]
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.045     0.861 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.489     1.350    rgb_OBUF[8]
    B7                   OBUF (Prop_obuf_I_O)         1.261     2.611 r  rgb_OBUF[8]_inst/O
                         net (fo=0)                   0.000     2.611    rgb[8]
    B7                                                                r  rgb[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.024ns  (logic 1.431ns (70.687%)  route 0.593ns (29.313%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589     0.589    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.178     0.907    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X65Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.952 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.416     1.368    rgb_OBUF[0]
    E6                   OBUF (Prop_obuf_I_O)         1.245     2.613 r  rgb_OBUF[2]_inst/O
                         net (fo=0)                   0.000     2.613    rgb[2]
    E6                                                                r  rgb[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.076ns  (logic 1.433ns (69.001%)  route 0.644ns (30.999%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590     0.590    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.141     0.731 r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/Q
                         net (fo=1, routed)           0.086     0.816    vga_display_inst/vga_ctrl_inst/Q[5]
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.045     0.861 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.558     1.419    rgb_OBUF[8]
    C6                   OBUF (Prop_obuf_I_O)         1.247     2.666 r  rgb_OBUF[10]_inst/O
                         net (fo=0)                   0.000     2.666    rgb[10]
    C6                                                                r  rgb[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.083ns  (logic 1.385ns (66.462%)  route 0.699ns (33.538%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.590     0.590    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y87         FDCE (Prop_fdce_C_Q)         0.141     0.731 r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/Q
                         net (fo=1, routed)           0.086     0.816    vga_display_inst/vga_ctrl_inst/Q[5]
    SLICE_X63Y87         LUT6 (Prop_lut6_I5_O)        0.045     0.861 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[11]_inst_i_1/O
                         net (fo=3, routed)           0.613     1.474    rgb_OBUF[8]
    F5                   OBUF (Prop_obuf_I_O)         1.199     2.673 r  rgb_OBUF[11]_inst/O
                         net (fo=0)                   0.000     2.673    rgb[11]
    F5                                                                r  rgb[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.093ns  (logic 1.445ns (69.027%)  route 0.648ns (30.973%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589     0.589    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y86         FDCE (Prop_fdce_C_Q)         0.141     0.730 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]/Q
                         net (fo=12, routed)          0.178     0.907    vga_display_inst/vga_ctrl_inst/cnt_v_reg[9]
    SLICE_X65Y87         LUT6 (Prop_lut6_I3_O)        0.045     0.952 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[3]_inst_i_1/O
                         net (fo=3, routed)           0.471     1.423    rgb_OBUF[0]
    C7                   OBUF (Prop_obuf_I_O)         1.259     2.682 r  rgb_OBUF[3]_inst/O
                         net (fo=0)                   0.000     2.682    rgb[3]
    C7                                                                r  rgb[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.112ns  (logic 1.468ns (69.504%)  route 0.644ns (30.496%))
  Logic Levels:           2  (LUT6=1 OBUF=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.589     0.589    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y86         FDCE (Prop_fdce_C_Q)         0.164     0.753 r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/Q
                         net (fo=14, routed)          0.276     1.029    vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]
    SLICE_X65Y87         LUT6 (Prop_lut6_I2_O)        0.045     1.074 r  vga_display_inst/vga_ctrl_inst/rgb_OBUF[7]_inst_i_1/O
                         net (fo=3, routed)           0.368     1.442    rgb_OBUF[4]
    D8                   OBUF (Prop_obuf_I_O)         1.259     2.700 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000     2.700    rgb[4]
    D8                                                                r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_gen
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.333ns  (logic 0.096ns (2.880%)  route 3.237ns (97.120%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen fall edge)
                                                      5.000     5.000 f  
    BUFGCTRL_X0Y0        BUFG                         0.000     5.000 f  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.575     6.575    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.333     3.243 f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.661     4.904    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096     5.000 f  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           1.575     6.575    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   f  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_gen'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.061ns  (logic 0.026ns (2.452%)  route 1.035ns (97.548%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.156ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.549     0.549    vga_display_inst/clk_gen_inst/inst/inclk0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -1.061    -0.512 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.486    -0.026    vga_display_inst/clk_gen_inst/inst/clkfbout_clk_gen
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026     0.000 r  vga_display_inst/clk_gen_inst/inst/clkf_buf/O
                         net (fo=1, routed)           0.549     0.549    vga_display_inst/clk_gen_inst/inst/clkfbout_buf_clk_gen
    MMCME2_ADV_X1Y0      MMCME2_ADV                                   r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  c0_clk_gen

Max Delay            32 Endpoints
Min Delay            32 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 small_dip_switches[3]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.223ns  (logic 2.362ns (21.049%)  route 8.861ns (78.951%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 f  small_dip_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[3]
    V4                   IBUF (Prop_ibuf_I_O)         1.509     1.509 f  small_dip_switches_IBUF[3]_inst/O
                         net (fo=42, routed)          5.896     7.406    model3_user3/small_dip_switches_IBUF[1]
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.530 f  model3_user3/pix_data[7]_i_10/O
                         net (fo=1, routed)           0.649     8.178    model3_user3/pix_data[7]_i_10_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.302 f  model3_user3/pix_data[7]_i_9/O
                         net (fo=2, routed)           0.959     9.261    vga_display_inst/vga_ctrl_inst/display_data[6]
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.154     9.415 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_6/O
                         net (fo=3, routed)           0.690    10.105    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_6_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.327    10.432 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3/O
                         net (fo=1, routed)           0.667    11.099    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_3_n_0
    SLICE_X62Y87         LUT5 (Prop_lut5_I1_O)        0.124    11.223 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000    11.223    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505     1.505    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 small_dip_switches[4]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.990ns  (logic 2.124ns (19.326%)  route 8.866ns (80.674%))
  Logic Levels:           6  (IBUF=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  small_dip_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[4]
    V5                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  small_dip_switches_IBUF[4]_inst/O
                         net (fo=42, routed)          4.450     5.954    vga_display_inst/vga_pic_inst/small_dip_switches_IBUF[1]
    SLICE_X41Y85         LUT5 (Prop_lut5_I1_O)        0.124     6.078 r  vga_display_inst/vga_pic_inst/speaker_OBUF_inst_i_3/O
                         net (fo=34, routed)          2.476     8.554    model3_user3/tub_sel2[0]
    SLICE_X62Y85         LUT6 (Prop_lut6_I4_O)        0.124     8.678 f  model3_user3/pix_data[11]_i_6/O
                         net (fo=6, routed)           1.036     9.714    model3_user3/display_data[3]
    SLICE_X60Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.838 r  model3_user3/pix_data[9]_i_3/O
                         net (fo=2, routed)           0.314    10.152    vga_display_inst/vga_ctrl_inst/pix_data_reg[9]
    SLICE_X60Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.276 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5/O
                         net (fo=1, routed)           0.590    10.866    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_5_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I5_O)        0.124    10.990 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000    10.990    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505     1.505    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 small_dip_switches[3]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.861ns  (logic 2.362ns (21.751%)  route 8.499ns (78.249%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 f  small_dip_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[3]
    V4                   IBUF (Prop_ibuf_I_O)         1.509     1.509 f  small_dip_switches_IBUF[3]_inst/O
                         net (fo=42, routed)          5.896     7.406    model3_user3/small_dip_switches_IBUF[1]
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.530 f  model3_user3/pix_data[7]_i_10/O
                         net (fo=1, routed)           0.649     8.178    model3_user3/pix_data[7]_i_10_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.302 f  model3_user3/pix_data[7]_i_9/O
                         net (fo=2, routed)           0.959     9.261    vga_display_inst/vga_ctrl_inst/display_data[6]
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.154     9.415 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_6/O
                         net (fo=3, routed)           0.843    10.258    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_6_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I4_O)        0.327    10.585 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5/O
                         net (fo=1, routed)           0.151    10.737    vga_display_inst/vga_ctrl_inst/pix_data[1]_i_5_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I4_O)        0.124    10.861 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000    10.861    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X61Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.504     1.504    vga_display_inst/vga_pic_inst/CLK
    SLICE_X61Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 small_dip_switches[4]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.777ns  (logic 2.000ns (18.557%)  route 8.777ns (81.443%))
  Logic Levels:           5  (IBUF=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V5                                                0.000     0.000 r  small_dip_switches[4] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[4]
    V5                   IBUF (Prop_ibuf_I_O)         1.504     1.504 r  small_dip_switches_IBUF[4]_inst/O
                         net (fo=42, routed)          4.450     5.954    vga_display_inst/vga_pic_inst/small_dip_switches_IBUF[1]
    SLICE_X41Y85         LUT5 (Prop_lut5_I1_O)        0.124     6.078 r  vga_display_inst/vga_pic_inst/speaker_OBUF_inst_i_3/O
                         net (fo=34, routed)          2.476     8.554    model3_user3/tub_sel2[0]
    SLICE_X62Y85         LUT6 (Prop_lut6_I4_O)        0.124     8.678 f  model3_user3/pix_data[11]_i_6/O
                         net (fo=6, routed)           1.036     9.714    model3_user3/display_data[3]
    SLICE_X60Y86         LUT4 (Prop_lut4_I2_O)        0.124     9.838 r  model3_user3/pix_data[9]_i_3/O
                         net (fo=2, routed)           0.815    10.653    vga_display_inst/vga_ctrl_inst/pix_data_reg[9]
    SLICE_X60Y86         LUT6 (Prop_lut6_I1_O)        0.124    10.777 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000    10.777    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X60Y86         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503     1.503    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y86         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 small_dip_switches[3]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.635ns  (logic 2.362ns (22.213%)  route 8.272ns (77.787%))
  Logic Levels:           6  (IBUF=1 LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        1.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 f  small_dip_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[3]
    V4                   IBUF (Prop_ibuf_I_O)         1.509     1.509 f  small_dip_switches_IBUF[3]_inst/O
                         net (fo=42, routed)          5.896     7.406    model3_user3/small_dip_switches_IBUF[1]
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.530 f  model3_user3/pix_data[7]_i_10/O
                         net (fo=1, routed)           0.649     8.178    model3_user3/pix_data[7]_i_10_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.302 f  model3_user3/pix_data[7]_i_9/O
                         net (fo=2, routed)           0.959     9.261    vga_display_inst/vga_ctrl_inst/display_data[6]
    SLICE_X62Y87         LUT2 (Prop_lut2_I1_O)        0.154     9.415 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_6/O
                         net (fo=3, routed)           0.331     9.746    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_6_n_0
    SLICE_X61Y87         LUT6 (Prop_lut6_I5_O)        0.327    10.073 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2/O
                         net (fo=1, routed)           0.437    10.511    vga_display_inst/vga_ctrl_inst/pix_data[7]_i_2_n_0
    SLICE_X61Y88         LUT5 (Prop_lut5_I0_O)        0.124    10.635 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000    10.635    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X61Y88         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.505     1.505    vga_display_inst/vga_pic_inst/CLK
    SLICE_X61Y88         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 small_dip_switches[3]
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.602ns  (logic 2.129ns (20.083%)  route 8.473ns (79.917%))
  Logic Levels:           6  (IBUF=1 LUT6=5)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V4                                                0.000     0.000 f  small_dip_switches[3] (IN)
                         net (fo=0)                   0.000     0.000    small_dip_switches[3]
    V4                   IBUF (Prop_ibuf_I_O)         1.509     1.509 f  small_dip_switches_IBUF[3]_inst/O
                         net (fo=42, routed)          5.896     7.406    model3_user3/small_dip_switches_IBUF[1]
    SLICE_X61Y85         LUT6 (Prop_lut6_I1_O)        0.124     7.530 f  model3_user3/pix_data[7]_i_10/O
                         net (fo=1, routed)           0.649     8.178    model3_user3/pix_data[7]_i_10_n_0
    SLICE_X62Y85         LUT6 (Prop_lut6_I0_O)        0.124     8.302 f  model3_user3/pix_data[7]_i_9/O
                         net (fo=2, routed)           0.809     9.111    vga_display_inst/vga_ctrl_inst/display_data[6]
    SLICE_X62Y86         LUT6 (Prop_lut6_I0_O)        0.124     9.235 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_6/O
                         net (fo=1, routed)           0.452     9.687    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_6_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I5_O)        0.124     9.811 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2/O
                         net (fo=1, routed)           0.667    10.478    vga_display_inst/vga_ctrl_inst/pix_data[5]_i_2_n_0
    SLICE_X61Y86         LUT6 (Prop_lut6_I0_O)        0.124    10.602 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000    10.602    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X61Y86         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503     1.503    vga_display_inst/vga_pic_inst/CLK
    SLICE_X61Y86         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.791ns  (logic 1.587ns (20.369%)  route 6.204ns (79.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.202     4.665    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.789 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.002     7.791    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X59Y89         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.506     1.506    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[0]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.791ns  (logic 1.587ns (20.369%)  route 6.204ns (79.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.202     4.665    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.789 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.002     7.791    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X59Y89         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.506     1.506    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[1]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.791ns  (logic 1.587ns (20.369%)  route 6.204ns (79.631%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.506ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.506ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.202     4.665    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.789 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          3.002     7.791    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X59Y89         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.506     1.506    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X59Y89         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_h_reg[2]/C

Slack:                    inf
  Source:                 sys_rst
                            (input port)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/CLR
                            (recovery check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        7.462ns  (logic 1.587ns (21.268%)  route 5.875ns (78.732%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        1.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  sys_rst (IN)
                         net (fo=0)                   0.000     0.000    sys_rst
    P15                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  sys_rst_IBUF_inst/O
                         net (fo=2, routed)           3.202     4.665    vga_display_inst/vga_ctrl_inst/sys_rst_IBUF
    SLICE_X65Y20         LUT2 (Prop_lut2_I1_O)        0.124     4.789 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          2.673     7.462    vga_display_inst/vga_pic_inst/pix_data_reg[1]_0
    SLICE_X61Y86         FDCE                                         f  vga_display_inst/vga_pic_inst/pix_data_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         1.457     1.457    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.091     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          1.503     1.503    vga_display_inst/vga_pic_inst/CLK
    SLICE_X61Y86         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 model3_user3/display_data_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.877ns  (logic 0.378ns (43.107%)  route 0.499ns (56.893%))
  Logic Levels:           4  (LDCE=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y84         LDCE                         0.000     0.000 r  model3_user3/display_data_reg[0]/G
    SLICE_X60Y84         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  model3_user3/display_data_reg[0]/Q
                         net (fo=1, routed)           0.119     0.297    model3_user3/display_data5[0]
    SLICE_X62Y84         LUT6 (Prop_lut6_I0_O)        0.045     0.342 f  model3_user3/pix_data[5]_i_7/O
                         net (fo=1, routed)           0.169     0.511    model3_user3/pix_data[5]_i_7_n_0
    SLICE_X62Y84         LUT4 (Prop_lut4_I0_O)        0.048     0.559 f  model3_user3/pix_data[5]_i_4/O
                         net (fo=2, routed)           0.211     0.770    vga_display_inst/vga_ctrl_inst/display_data[0]
    SLICE_X61Y86         LUT6 (Prop_lut6_I3_O)        0.107     0.877 r  vga_display_inst/vga_ctrl_inst/pix_data[5]_i_1/O
                         net (fo=1, routed)           0.000     0.877    vga_display_inst/vga_pic_inst/D[2]
    SLICE_X61Y86         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856     0.856    vga_display_inst/vga_pic_inst/CLK
    SLICE_X61Y86         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[5]/C

Slack:                    inf
  Source:                 model2/player/note_code_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.913ns  (logic 0.231ns (25.293%)  route 0.682ns (74.707%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE                         0.000     0.000 r  model2/player/note_code_reg[6]/C
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  model2/player/note_code_reg[6]/Q
                         net (fo=5, routed)           0.362     0.503    model3_user3/led_out[4]
    SLICE_X58Y86         LUT6 (Prop_lut6_I3_O)        0.045     0.548 f  model3_user3/pix_data[3]_i_5/O
                         net (fo=4, routed)           0.320     0.868    vga_display_inst/vga_ctrl_inst/display_data[5]
    SLICE_X62Y87         LUT5 (Prop_lut5_I3_O)        0.045     0.913 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_1/O
                         net (fo=1, routed)           0.000     0.913    vga_display_inst/vga_pic_inst/D[1]
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.859     0.859    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[3]/C

Slack:                    inf
  Source:                 model2/player/note_code_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.935ns  (logic 0.276ns (29.531%)  route 0.659ns (70.469%))
  Logic Levels:           4  (FDRE=1 LUT6=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y89         FDRE                         0.000     0.000 r  model2/player/note_code_reg[3]/C
    SLICE_X63Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  model2/player/note_code_reg[3]/Q
                         net (fo=5, routed)           0.411     0.552    model3_user3/led_out[1]
    SLICE_X59Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.597 f  model3_user3/pix_data[11]_i_7/O
                         net (fo=2, routed)           0.192     0.789    vga_display_inst/vga_ctrl_inst/display_data[2]
    SLICE_X60Y86         LUT6 (Prop_lut6_I2_O)        0.045     0.834 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2/O
                         net (fo=1, routed)           0.056     0.890    vga_display_inst/vga_ctrl_inst/pix_data[9]_i_2_n_0
    SLICE_X60Y86         LUT6 (Prop_lut6_I0_O)        0.045     0.935 r  vga_display_inst/vga_ctrl_inst/pix_data[9]_i_1/O
                         net (fo=1, routed)           0.000     0.935    vga_display_inst/vga_pic_inst/D[4]
    SLICE_X60Y86         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.856     0.856    vga_display_inst/vga_pic_inst/CLK
    SLICE_X60Y86         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[9]/C

Slack:                    inf
  Source:                 model2/player/note_code_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.942ns  (logic 0.231ns (24.534%)  route 0.711ns (75.466%))
  Logic Levels:           3  (FDRE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y88         FDRE                         0.000     0.000 r  model2/player/note_code_reg[2]/C
    SLICE_X63Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  model2/player/note_code_reg[2]/Q
                         net (fo=5, routed)           0.361     0.502    model3_user3/led_out[0]
    SLICE_X59Y86         LUT6 (Prop_lut6_I3_O)        0.045     0.547 f  model3_user3/pix_data[7]_i_3/O
                         net (fo=7, routed)           0.350     0.897    vga_display_inst/vga_ctrl_inst/display_data[1]
    SLICE_X61Y88         LUT5 (Prop_lut5_I1_O)        0.045     0.942 r  vga_display_inst/vga_ctrl_inst/pix_data[7]_i_1/O
                         net (fo=1, routed)           0.000     0.942    vga_display_inst/vga_pic_inst/D[3]
    SLICE_X61Y88         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.860     0.860    vga_display_inst/vga_pic_inst/CLK
    SLICE_X61Y88         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[7]/C

Slack:                    inf
  Source:                 model2/player/note_code_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.276ns (26.401%)  route 0.769ns (73.599%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y88         FDRE                         0.000     0.000 r  model2/player/note_code_reg[5]/C
    SLICE_X62Y88         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  model2/player/note_code_reg[5]/Q
                         net (fo=5, routed)           0.267     0.408    model3_user3/led_out[3]
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.453 f  model3_user3/pix_data[3]_i_7/O
                         net (fo=1, routed)           0.275     0.728    vga_display_inst/vga_ctrl_inst/display_data[4]
    SLICE_X62Y86         LUT6 (Prop_lut6_I2_O)        0.045     0.773 r  vga_display_inst/vga_ctrl_inst/pix_data[3]_i_2/O
                         net (fo=2, routed)           0.228     1.000    vga_display_inst/vga_ctrl_inst/pix_data[3]_i_2_n_0
    SLICE_X61Y87         LUT5 (Prop_lut5_I3_O)        0.045     1.045 r  vga_display_inst/vga_ctrl_inst/pix_data[1]_i_1/O
                         net (fo=1, routed)           0.000     1.045    vga_display_inst/vga_pic_inst/D[0]
    SLICE_X61Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858     0.858    vga_display_inst/vga_pic_inst/CLK
    SLICE_X61Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[1]/C

Slack:                    inf
  Source:                 model2/player/note_code_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.103ns  (logic 0.276ns (25.013%)  route 0.827ns (74.987%))
  Logic Levels:           4  (FDRE=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y89         FDRE                         0.000     0.000 r  model2/player/note_code_reg[4]/C
    SLICE_X62Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  model2/player/note_code_reg[4]/Q
                         net (fo=5, routed)           0.313     0.454    model3_user3/led_out[2]
    SLICE_X62Y85         LUT6 (Prop_lut6_I3_O)        0.045     0.499 f  model3_user3/pix_data[11]_i_6/O
                         net (fo=6, routed)           0.291     0.790    vga_display_inst/vga_ctrl_inst/display_data[3]
    SLICE_X62Y86         LUT5 (Prop_lut5_I0_O)        0.045     0.835 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2/O
                         net (fo=1, routed)           0.223     1.058    vga_display_inst/vga_ctrl_inst/pix_data[11]_i_2_n_0
    SLICE_X62Y87         LUT6 (Prop_lut6_I0_O)        0.045     1.103 r  vga_display_inst/vga_ctrl_inst/pix_data[11]_i_1/O
                         net (fo=1, routed)           0.000     1.103    vga_display_inst/vga_pic_inst/D[5]
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.859     0.859    vga_display_inst/vga_pic_inst/CLK
    SLICE_X62Y87         FDCE                                         r  vga_display_inst/vga_pic_inst/pix_data_reg[11]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.045ns (3.198%)  route 1.362ns (96.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.593     0.593    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.045     0.638 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.769     1.407    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X65Y86         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858     0.858    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[0]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.045ns (3.198%)  route 1.362ns (96.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.593     0.593    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.045     0.638 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.769     1.407    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X65Y86         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858     0.858    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X65Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[4]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.045ns (3.198%)  route 1.362ns (96.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.593     0.593    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.045     0.638 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.769     1.407    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X64Y86         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858     0.858    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[5]/C

Slack:                    inf
  Source:                 vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CLR
                            (removal check against rising-edge clock c0_clk_gen  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.407ns  (logic 0.045ns (3.198%)  route 1.362ns (96.802%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y0      MMCME2_ADV                   0.000     0.000 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.593     0.593    vga_display_inst/vga_ctrl_inst/locked
    SLICE_X65Y20         LUT2 (Prop_lut2_I0_O)        0.045     0.638 f  vga_display_inst/vga_ctrl_inst/cnt_h[9]_i_2/O
                         net (fo=26, routed)          0.769     1.407    vga_display_inst/vga_ctrl_inst/sys_rst
    SLICE_X64Y86         FDCE                                         f  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock c0_clk_gen rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=537, routed)         0.817     0.817    vga_display_inst/clk_gen_inst/inst/inclk0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  vga_display_inst/clk_gen_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    vga_display_inst/clk_gen_inst/inst/c0_clk_gen
    BUFGCTRL_X0Y5        BUFG (Prop_bufg_I_O)         0.029     0.000 r  vga_display_inst/clk_gen_inst/inst/clkout1_buf/O
                         net (fo=26, routed)          0.858     0.858    vga_display_inst/vga_ctrl_inst/c0
    SLICE_X64Y86         FDCE                                         r  vga_display_inst/vga_ctrl_inst/cnt_v_reg[6]/C





