Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Jan  4 09:19:13 2020
| Host         : LAPTOP-2DFO2ARR running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   193 |
|    Minimum number of control sets                        |   193 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   300 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   193 |
| >= 0 to < 4        |    26 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |    10 |
| >= 8 to < 10       |    90 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     2 |
| >= 16              |    44 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             120 |           42 |
| No           | No                    | Yes                    |               5 |            3 |
| No           | Yes                   | No                     |              35 |           17 |
| Yes          | No                    | No                     |            2376 |         1107 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             860 |          359 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                               Clock Signal                                              |                                                                          Enable Signal                                                                         |                                                                    Set/Reset Signal                                                                   | Slice Load Count | Bel Load Count |
+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][7]_i_1_n_0                                                                     | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[28][2]_i_1_n_0                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][7]_i_1_n_0                                                                     | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[28][3]_i_1_n_0                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][7]_i_1_n_0                                                                     | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[28][0]_i_1_n_0                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][7]_i_1_n_0                                                                     | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[28][1]_i_1_n_0                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][7]_i_1_n_0                                                                     | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[28][6]_i_1_n_0                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][7]_i_1_n_0                                                                     | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[28][5]_i_1_n_0                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][7]_i_1_n_0                                                                     | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[28][4]_i_1_n_0                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][7]_i_1_n_0                                                                     | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[28][7]_i_1_n_0                                                            |                1 |              1 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[160][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[173][4]_i_1_n_0                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[54]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[60][3]_i_1_n_0                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[160][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[173][3]_i_1_n_0                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[54]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[60][7]_i_1_n_0                                                            |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[54]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[60][4]_i_1_n_0                                                            |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[160][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[173][1]_i_1_n_0                                                           |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[54]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[60][6]_i_1_n_0                                                            |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[54]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[60][1]_i_1_n_0                                                            |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[54]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[60][2]_i_1_n_0                                                            |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[160][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[173][7]_i_1_n_0                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[160][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[173][0]_i_1_n_0                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[160][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[173][5]_i_1_n_0                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[160][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[173][2]_i_1_n_0                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[160][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[173][6]_i_1_n_0                                                           |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[54]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[60][0]_i_1_n_0                                                            |                1 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[54]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[60][5]_i_1_n_0                                                            |                2 |              2 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                       |                1 |              2 |
|  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/FSM_sequential_next_state_reg[2]_i_2_n_0 |                                                                                                                                                                |                                                                                                                                                       |                2 |              3 |
|  design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter2                             |                                                                                                                                                                |                                                                                                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         |                                                                                                                                                                | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                        |                1 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                3 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/rounds                                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/rounds[3]_i_1_n_0                                                                       |                2 |              4 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0            | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[113][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[115][7]_i_1_n_0                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[113][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[115][3]_i_1_n_0                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[113][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[115][2]_i_1_n_0                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[113][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[115][1]_i_1_n_0                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[113][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[115][0]_i_1_n_0                                                           |                3 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/axi_arready0                                                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[113][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[115][4]_i_1_n_0                                                           |                1 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[113][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[115][6]_i_1_n_0                                                           |                4 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg                 |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[113][7]_i_1_n_0                                                                    | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[115][5]_i_1_n_0                                                           |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/axi_awready0                                                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              5 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[98]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[98][3]_i_1_n_0                                                            |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                  | design_1_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                  |                1 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[98]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[98][6]_i_1_n_0                                                            |                3 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[98]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[98][4]_i_1_n_0                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[98]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[98][1]_i_1_n_0                                                            |                6 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[98]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[98][0]_i_1_n_0                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[98]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[98][7]_i_1_n_0                                                            |                2 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[98]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[98][2]_i_1_n_0                                                            |                5 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[98]0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[98][5]_i_1_n_0                                                            |                4 |              6 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/rounds[3]_i_1__0_n_0                                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter[3]_i_1_n_0                                                                  |                4 |              7 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                  | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg6[15]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg5[31]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg9[23]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                  | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg4[31]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg5[15]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg9[31]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg6[31]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg7[7]_i_1_n_0                                                                                  | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg9[15]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg4[7]_i_1_n_0                                                                                  | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg6[23]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[137]0                                                                          |                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/p_1_in[31]                                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[143]0                                                                          |                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/p_1_in[7]                                                                                            | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/p_1_in[15]                                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[112]0                                                                          |                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[126]0                                                                          |                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg7[31]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/p_1_in[23]                                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[37]0                                                                           |                                                                                                                                                       |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[98]0                                                                           |                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[76]0                                                                           |                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[94]0                                                                           |                                                                                                                                                       |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[79]0                                                                           |                                                                                                                                                       |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg13[7]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg17[31]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg18[23]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg17[7]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg12[15]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg18[31]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg18[7]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg19[15]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg12[7]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg11[23]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg19[23]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg10[7]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg16[23]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg19[31]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg13[31]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg10[15]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg16[15]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg18[15]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg19[7]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                7 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg10[23]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg16[31]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg17[23]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg12[23]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                5 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg14[15]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg14[7]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg11[15]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg13[23]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg13[15]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg14[23]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg15[15]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg15[23]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg15[7]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg16[7]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg10[31]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg11[31]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg11[7]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg12[31]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg14[31]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg15[31]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg17[15]_i_1_n_0                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg5[23]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                4 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg7[15]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                6 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                  | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg4[15]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg5[7]_i_1_n_0                                                                                  | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg4[23]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg7[23]_i_1_n_0                                                                                 | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                3 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg6[7]_i_1_n_0                                                                                  | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                1 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg9[7]_i_1_n_0                                                                                  | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |                2 |              8 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         |                                                                                                                                                                | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                4 |             10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                       |                4 |             13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |                3 |             14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[113][7]_i_1_n_0                                                                    |                                                                                                                                                       |                9 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                       |                3 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[53]0                                                                           |                                                                                                                                                       |                2 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[31]0                                                                           |                                                                                                                                                       |                6 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[170]0                                                                          |                                                                                                                                                       |               13 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[20]0                                                                           |                                                                                                                                                       |               11 |             16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0                        |                                                                                                                                                       |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_0                        |                                                                                                                                                       |                8 |             17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         |                                                                                                                                                                | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |               10 |             18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_1[0]                     |                                                                                                                                                       |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]       |                                                                                                                                                       |                6 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                       |                5 |             28 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[29]0                                                                           |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[103]                                                                                    |                                                                                                                                                       |               19 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                       |                8 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[40]0                                                                           |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/slv_reg_rden                                                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/s00_axi_aresetn_0                                                                   |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/fourth_column_key                                                                            |                                                                                                                                                       |               10 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[81][7]_i_1_n_0                                                                     |                                                                                                                                                       |               13 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/out_data[103]_i_1__0_n_0                                                                     |                                                                                                                                                       |               18 |             32 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter[3]_i_2_n_0                                                                           | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/counter[3]_i_1_n_0                                                                  |               10 |             37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[145][7]_i_1_n_0                                                                    |                                                                                                                                                       |               27 |             40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                       |                9 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                       |               10 |             45 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[160][7]_i_1_n_0                                                                    |                                                                                                                                                       |               21 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[132]0                                                                          |                                                                                                                                                       |               30 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[166]0                                                                          |                                                                                                                                                       |               33 |             48 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[118]0                                                                          |                                                                                                                                                       |               30 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[30][7]_i_1_n_0                                                                     |                                                                                                                                                       |               30 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[0]0                                                                            |                                                                                                                                                       |               28 |             56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[128]0                                                                          |                                                                                                                                                       |               42 |             64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[11]0                                                                           |                                                                                                                                                       |               38 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[106]0                                                                          |                                                                                                                                                       |               37 |             72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[86]0                                                                           |                                                                                                                                                       |               55 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[150]0                                                                          |                                                                                                                                                       |               29 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key[38][7]_i_1_n_0                                                                     |                                                                                                                                                       |               54 |             88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/out_data[127]                                                                                    |                                                                                                                                                       |               74 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/out_data[127]_i_1__0_n_0                                                                     |                                                                                                                                                       |               56 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[54]0                                                                           |                                                                                                                                                       |               45 |             96 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/round_key_reg[70]0                                                                           |                                                                                                                                                       |               80 |            112 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         |                                                                                                                                                                |                                                                                                                                                       |               39 |            114 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/aes/round_key[15][7]_i_1_n_0                                                                         |                                                                                                                                                       |               55 |            128 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0                                                         | design_1_i/AES_system_0/inst/AES_system_v1_0_S00_AXI_inst/inv_aes/GF8                                                                                          |                                                                                                                                                       |              117 |            384 |
+---------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


