# Random Assembly Program Generated using aapg
# Generated at: 2022-03-11 16:13 GMT
# Seed: 13863580155342831240

#include "templates.S"

#aapg version: 2.2.6

# Generated by user: Unknown
# Arguments:
#  priv-mode:
#    mode: m
#  general:
#    total_instructions: 10000
#    regs_not_use: x1,x2
#    custom_trap_handler: True
#    code_start_address: 2147483648
#    default_program_exit: True
#    delegation: 4095
#  isa-instruction-distribution:
#    rel_sys: 0
#    rel_sys.csr: 0
#    rel_rv32i.ctrl: 1
#    rel_rv32i.compute: 10
#    rel_rv32i.data: 10
#    rel_rv32i.fence: 10
#    rel_rv64i.compute: 10
#    rel_rv64i.data: 10
#    rel_rv32m: 5
#    rel_rv64m: 5
#    rel_rv32a: 0
#    rel_rv64a: 0
#    rel_rv32f: 0
#    rel_rv64f: 0
#    rel_rv32d: 0
#    rel_rv64d: 0
#    rel_rvc.ctrl: 1
#    rel_rvc.compute: 10
#    rel_rvc.sp: 10
#    rel_rvc.data: 10
#    rel_rvc.fdata: 0
#    rel_rv32c.compute: 10
#    rel_rv32c.ctrl: 1
#    rel_rv32c.fdata: 0
#    rel_rv64c.compute: 10
#    rel_rv64c.data: 10
#  float-rounding:
#    rne: 0
#    rtz: 0
#    rdn: 0
#    rup: 0
#    rmm: 0
#  branch-control:
#    backward-probability: 0.5
#    block-size: 7
#  recursion-options:
#    recursion-enable: False
#    recursion-depth: 10
#    recursion-calls: 5
#  access-sections:
#    begin_signature: 0x80091000,0x80095000,rw
#  csr-sections:
#    sections: 0x0100:0xdff, 0x325, 0x500:0xfff
#  user-functions:
#    func1: {0:"add x0,x0,x0"}
#  switch-priv-modes:
#    switch_modes: False
#    num_switches: 0
#  i-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  d-cache:
#    num_calls: 0
#    num_bytes_per_block: 16
#    num_blocks: 8
#    num_cycles: 10
#  exception-generation:
#    ecause00: 0
#    ecause01: 0
#    ecause02: 0
#    ecause03: 0
#    ecause04: 0
#    ecause05: 0
#    ecause06: 0
#    ecause07: 0
#    ecause08: 0
#    ecause09: 0
#    ecause10: 0
#    ecause11: 0
#    ecause12: 0
#    ecause13: 0
#    ecause14: 0
#  data-hazards:
#    raw_prob: 0.5
#    war_prob: 0.5
#    waw_prob: 0.5
#    num_regs_lookbehind: 3
#  program-macro:
#    pre_program_macro: add x0,x0,x0
#    post_program_macro: add x0,x0,x0
#    pre_branch_macro: add x0,x0,x0
#    post_branch_macro: add x0,x0,x0
#    ecause00: random
#    ecause01: random
#    ecause02: random
#    ecause03: random
#    ecause04: random
#    ecause05: random
#    ecause06: random
#    ecause07: random
#    ecause08: random
#    ecause09: random
#    ecause10: random
#    ecause11: random
#    ecause12: random
#    ecause13: random
#    ecause14: random
#  self-checking:
#    rate: 100
#    test_pass_macro: la      sp, begin_signature; addi    sp, sp, 2*REGBYTES; li      t1, 0xfffff; SREG    t1, 0*REGBYTES(sp)
#    test_fail_macro: add x0,x0,x0

	.text
	.align		4
	.globl		main
	.type		main, @function
main:
				pre_program_macro             
				la                  t0, custom_trap_handler
				csrw                mtvec, t0 
				test_entry_macro              
				123:                          
				la                  sp, begin_signature
				li                  t1, 13864 
				add                 sp, sp, t1
i0000000000:	li                  x23, 10   
i0000000001:	sraw                s11, s4, t6
i0000000002:	mulh                gp, s2, t0
i0000000003:	fence.i                       
i0000000004:	sd                  a3, 96(sp)          
i0000000005:	addi                t0, zero, -9
i0000000006:	addi                a2, sp, 108
i0000000007:	addw                a5, a5, a2
i0000000008:	addiw               zero, t4, -781
i0000000009:	subw                a5, a5, a1
i000000000a:	srai                a5, a5, 10
i000000000b:	mulhsu              t6, a3, a0
i000000000c:	auipc               a2, 469481
i000000000d:	ld                  s9, 0(sp)           
i000000000e:	srlw                a6, s10, s0
i000000000f:	mulhu               a2, s8, s3
i0000000010:	lw                  t0, -452(sp)        
i0000000011:	addi                s1, sp, 268
i0000000012:	ld                  t1, 16(sp)          
i0000000013:	xor                 a4, a4, a5
i0000000014:	divw                a5, s5, t6
i0000000015:	divu                t2, a2, a5
i0000000016:	subw                a0, a0, a5
i0000000017:	ld                  a4, 88(sp)          
i0000000018:	mulhsu              zero, zero, t6
i0000000019:	add                 s3, zero, a4
i000000001a:	lbu                 s3, -773(sp)        
i000000001b:	fence.i                       
i000000001c:	ld                  s2, -1880(sp)       
i000000001d:	addw                s1, s1, a5
i000000001e:	srai                a1, a1, 3 
i000000001f:	sw                  a0, 40(sp)          
i0000000020:	divw                a5, s1, t0
i0000000021:	addi                a2, sp, 236
i0000000022:	divuw               t6, a2, a4
i0000000023:	fence                         
i0000000024:	addw                s0, s0, a2
i0000000025:	rem                 a0, a3, s2
i0000000026:	sd                  a0, -1024(sp)       
i0000000027:	addi                sp, sp, 224
i0000000028:	and                 a5, a5, s0
				li                  x27, 12   
				addi                x23, x23, 1
				divu                s9, tp, s9
				fence                         
				sw                  a5, 40(sp)          
				mul                 t6, s3, zero
				sw                  t6, 116(sp)         
				sw                  t3, 112(sp)         
				srai                s1, s1, 8 
	
b0000000029:
				beq                 x23, x27, 1f        
				jal                 x1, i000000000c     
				1: li x23, 10                           
	
				sub                 a4, s0, s5
				subw                s0, s9, s4
				lhu                 s1, -1290(sp)       
				and                 a4, a4, s0
				lw                  a6, 32(sp)          
				sraiw               s2, a4, 7 
				mulhsu              s3, t6, a6
i0000000029:	lw                  a4, 16(sp)          
i000000002a:	srli                a1, a1, 12
i000000002b:	sw                  a1, -100(sp)        
i000000002c:	sd                  a2, 1808(sp)        
i000000002d:	addi                a3, sp, 108
i000000002e:	addi                t5, zero, -24
i000000002f:	addi                sp, sp, -480
i0000000030:	andi                a1, s0, 1228
i0000000031:	addi                sp, sp, -272
i0000000032:	sra                 a2, a5, a4
i0000000033:	addi                a3, a3, -18
i0000000034:	addiw               a3, a3, -16
i0000000035:	addi                s4, zero, -29
i0000000036:	lw                  a5, 64(sp)          
i0000000037:	lw                  tp, 4(sp)           
i0000000038:	addi                sp, sp, 128
i0000000039:	mulhsu              tp, gp, zero
i000000003a:	lw                  a2, 44(sp)          
i000000003b:	sub                 a4, a4, s1
i000000003c:	srli                a5, a5, 28
i000000003d:	srl                 s11, a2, a4
i000000003e:	lb                  s4, -565(sp)        
i000000003f:	lw                  a2, 64(sp)          
i0000000040:	addi                a5, sp, 120
i0000000041:	divuw               s10, a4, a4
i0000000042:	addiw               a5, t0, -924
i0000000043:	mulw                a5, s4, s2
i0000000044:	srli                a2, a4, 20
i0000000045:	srai                a2, a2, 29
i0000000046:	addi                sp, sp, -112
i0000000047:	addw                s1, s1, a5
i0000000048:	srai                s1, s1, 3 
i0000000049:	srai                a0, a0, 4 
i000000004a:	lui                 s1, 303374
i000000004b:	fence                         
i000000004c:	slt                 s6, s1, s1
i000000004d:	addiw               s1, s1, -14
i000000004e:	addi                a4, sp, 108
i000000004f:	srai                a1, a1, 2 
i0000000050:	lwu                 s5, -768(sp)        
				li                  x22, 0    
				la                  sp, begin_signature
				li                  t1, 9408  
				add                 sp, sp, t1
				mulhsu              a4, tp, t3
				add                 s1, zero, s1
				fence.i                       
				addi                sp, sp, -32
				subw                a4, a5, a4
				addi                s0, sp, 336
				slt                 tp, tp, s3
	
b0000000051:
				pre_branch_macro                        
				beq                 x23, x22, i0000000045
				post_branch_macro                       
	
				ld                  a5, 56(sp)          
				lhu                 a4, 848(sp)         
				ld                  s11, 1336(sp)       
				xor                 a4, a4, s0
				slliw               a7, s5, 16
				addi                s0, sp, 136
				lhu                 t4, 132(sp)         
				li                  x23, 10   
i0000000051:	mulhu               s1, a1, zero
i0000000052:	srli                s1, s1, 13
i0000000053:	srli                s1, s1, 18
i0000000054:	lw                  a5, 120(sp)         
i0000000055:	ori                 a4, s2, 1027
i0000000056:	srli                s1, s2, 17
i0000000057:	ld                  s1, 224(sp)         
i0000000058:	sub                 a2, a2, a2
i0000000059:	addi                a3, sp, 228
i000000005a:	div                 s1, s1, a5
i000000005b:	sd                  s11, 1296(sp)       
				la                  sp, begin_signature
				li                  t1, 7520  
				add                 sp, sp, t1
i000000005c:	lw                  s2, 96(sp)          
i000000005d:	xor                 a2, a2, s1
i000000005e:	sw                  a2, 44(sp)          
i000000005f:	ld                  s9, 248(sp)         
i0000000060:	addi                a3, sp, 368
i0000000061:	sd                  a2, -1368(sp)       
				la                  sp, begin_signature
				li                  t1, 9392  
				add                 sp, sp, t1
i0000000062:	lb                  gp, -52(sp)         
i0000000063:	srliw               a1, gp, 4 
				la                  sp, begin_signature
				li                  t1, 8736  
				add                 sp, sp, t1
i0000000064:	lw                  a5, 52(sp)          
				la                  sp, begin_signature
				li                  t1, 4408  
				add                 sp, sp, t1
i0000000065:	sw                  a5, 56(sp)          
i0000000066:	addiw               t3, t5, 1773
i0000000067:	sb                  s1, 537(sp)         
i0000000068:	mulhu               s1, a5, a5
i0000000069:	divu                s9, s5, t0
i000000006a:	fsrmi               x0, 6     
i000000006b:	sd                  a5, 8(sp)           
i000000006c:	lw                  a3, -1840(sp)       
i000000006d:	srai                a3, a3, 4 
i000000006e:	srai                s1, s1, 14
i000000006f:	fence.i                       
i0000000070:	fence                         
i0000000071:	sw                  s1, 40(sp)          
i0000000072:	sd                  s1, 56(sp)          
i0000000073:	lw                  s3, 4(sp)           
				la                  sp, begin_signature
				li                  t1, 5528  
				add                 sp, sp, t1
i0000000074:	sb                  a1, 739(sp)         
i0000000075:	fence                         
i0000000076:	mul                 a5, a4, s9
				la                  sp, begin_signature
				li                  t1, 9536  
				add                 sp, sp, t1
i0000000077:	sd                  t0, 200(sp)         
i0000000078:	lwu                 s11, 380(sp)        
i0000000079:	addw                a4, a4, a1
				fence                         
				srli                s0, s0, 16
				divw                a5, zero, s0
				addw                s0, s0, a4
				divuw               s3, s1, s1
				lw                  a4, 0(sp)           
				sd                  s1, 104(sp)         
	
b000000007a:
				jal                 x0, i0000000089     
	
				sllw                zero, a5, a4
				ld                  a4, -1544(sp)       
				ld                  a5, 104(sp)         
				slli                t2, a5, 5 
				addi                a4, sp, 428
				sw                  zero, 112(sp)       
				mulhsu              a5, a4, a5
i000000007a:	divw                s6, s10, gp
i000000007b:	subw                s4, a5, s1
i000000007c:	remw                a2, s1, s1
i000000007d:	lbu                 s1, -584(sp)        
i000000007e:	remuw               t6, a5, s1
i000000007f:	addi                s1, sp, 88
i0000000080:	mulh                a2, s1, a5
i0000000081:	subw                a4, a4, s1
i0000000082:	div                 a2, s1, a2
i0000000083:	or                  s1, s1, a5
i0000000084:	remuw               s4, s4, a3
i0000000085:	srliw               s1, s0, 18
i0000000086:	sraw                s1, s1, s1
				la                  sp, begin_signature
				li                  t1, 8080  
				add                 sp, sp, t1
i0000000087:	sw                  a1, 12(sp)          
i0000000088:	remu                a5, a5, s1
i0000000089:	ld                  a0, 16(sp)          
i000000008a:	fence.i                       
i000000008b:	sd                  s1, 24(sp)          
i000000008c:	remu                a1, s1, s1
i000000008d:	mulhsu              a5, t3, a6
i000000008e:	srli                a2, a2, 11
i000000008f:	fence                         
i0000000090:	srli                a5, a5, 11
i0000000091:	srl                 a5, s10, a3
i0000000092:	subw                a1, a1, a0
