Timing Analyzer report for fpga_audiofx
Tue Jan 21 00:39:09 2020
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 14. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 16. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 17. Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Metastability Summary
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 27. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 28. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 29. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 30. Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 31. Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 32. Slow 1200mV 0C Model Metastability Summary
 33. Fast 1200mV 0C Model Setup Summary
 34. Fast 1200mV 0C Model Hold Summary
 35. Fast 1200mV 0C Model Recovery Summary
 36. Fast 1200mV 0C Model Removal Summary
 37. Fast 1200mV 0C Model Minimum Pulse Width Summary
 38. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 39. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 40. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 42. Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 43. Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 44. Fast 1200mV 0C Model Metastability Summary
 45. Multicorner Timing Analysis Summary
 46. Board Trace Model Assignments
 47. Input Transition Times
 48. Signal Integrity Metrics (Slow 1200mv 0c Model)
 49. Signal Integrity Metrics (Slow 1200mv 85c Model)
 50. Signal Integrity Metrics (Fast 1200mv 0c Model)
 51. Setup Transfers
 52. Hold Transfers
 53. Recovery Transfers
 54. Removal Transfers
 55. Report TCCS
 56. Report RSKM
 57. Unconstrained Paths Summary
 58. Clock Status Summary
 59. Unconstrained Input Ports
 60. Unconstrained Output Ports
 61. Unconstrained Input Ports
 62. Unconstrained Output Ports
 63. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; fpga_audiofx                                        ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  17.4%      ;
+----------------------------+-------------+


+------------------------------------------------------+
; SDC File List                                        ;
+------------------+--------+--------------------------+
; SDC File Path    ; Status ; Read at                  ;
+------------------+--------+--------------------------+
; fpga_audiofx.sdc ; OK     ; Tue Jan 21 00:39:04 2020 ;
+------------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; Clock Name                                           ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                 ; Targets                                                  ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+
; clock_50                                             ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                        ; { clock_ext_50 }                                         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clock_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 83.333 ; 12.0 MHz  ; 0.000 ; 41.666 ; 50.00      ; 25        ; 6           ;       ;        ;           ;            ; false    ; clock_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000  ; 50.00      ; 1         ; 2           ;       ;        ;           ;            ; false    ; clock_50 ; pll_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_inst|altpll_component|auto_generated|pll1|clk[2] } ;
+------------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+--------------------------------------------------------+----------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                         ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 94.24 MHz  ; 94.24 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 117.83 MHz ; 117.83 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                          ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.513 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.389 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                           ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.386 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.401 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                       ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.936 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.550 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.694 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.707 ; 0.000         ;
; clock_50                                             ; 9.891 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 8.215      ;
; 1.590 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 8.121      ;
; 1.713 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.179     ; 7.993      ;
; 1.730 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 7.997      ;
; 1.765 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 7.958      ;
; 1.769 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 7.941      ;
; 1.887 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 7.846      ;
; 1.909 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.182     ; 7.794      ;
; 1.930 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 7.775      ;
; 1.932 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 7.785      ;
; 1.961 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 7.755      ;
; 1.982 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 7.740      ;
; 2.028 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[10][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.373     ; 7.597      ;
; 2.030 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[11][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.373     ; 7.595      ;
; 2.038 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[31][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.374     ; 7.586      ;
; 2.050 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_11                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.188     ; 7.618      ;
; 2.051 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[15][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.374     ; 7.573      ;
; 2.063 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[21]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.200     ; 7.622      ;
; 2.063 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[9][0]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.373     ; 7.562      ;
; 2.064 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 7.663      ;
; 2.067 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 7.660      ;
; 2.087 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 7.624      ;
; 2.090 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[47] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 7.637      ;
; 2.091 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 7.619      ;
; 2.094 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 7.616      ;
; 2.098 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.108     ; 7.679      ;
; 2.117 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[47] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 7.593      ;
; 2.126 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 7.576      ;
; 2.130 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|fill_cnt_local[5]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.366     ; 7.502      ;
; 2.130 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|fill_cnt_local[4]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.366     ; 7.502      ;
; 2.130 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|fill_cnt_local[0]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.366     ; 7.502      ;
; 2.130 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|fill_cnt_local[1]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.366     ; 7.502      ;
; 2.130 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|fill_cnt_local[2]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.366     ; 7.502      ;
; 2.130 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|fill_cnt_local[3]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.366     ; 7.502      ;
; 2.139 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 7.589      ;
; 2.145 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.143     ; 7.597      ;
; 2.149 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 7.567      ;
; 2.174 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.364     ; 7.460      ;
; 2.174 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.364     ; 7.460      ;
; 2.177 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.364     ; 7.457      ;
; 2.179 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.364     ; 7.455      ;
; 2.191 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[50] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 7.536      ;
; 2.207 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[23]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 7.504      ;
; 2.209 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[16]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 7.508      ;
; 2.210 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[2][0]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.373     ; 7.415      ;
; 2.215 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[3][0]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.373     ; 7.410      ;
; 2.218 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[50] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 7.492      ;
; 2.224 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.362     ; 7.412      ;
; 2.226 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.362     ; 7.410      ;
; 2.226 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.362     ; 7.410      ;
; 2.227 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.362     ; 7.409      ;
; 2.237 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[20]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 7.477      ;
; 2.237 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[7][0]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.374     ; 7.387      ;
; 2.237 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[12][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.373     ; 7.388      ;
; 2.239 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[4][0]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.373     ; 7.386      ;
; 2.245 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[22]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 7.472      ;
; 2.246 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[5]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 7.489      ;
; 2.267 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_11                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.189     ; 7.400      ;
; 2.271 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 7.434      ;
; 2.272 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 7.433      ;
; 2.273 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[19]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.171     ; 7.441      ;
; 2.280 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[3]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 7.443      ;
; 2.280 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_21                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.214     ; 7.362      ;
; 2.280 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[21]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.201     ; 7.404      ;
; 2.283 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 7.425      ;
; 2.291 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[34] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.359     ; 7.348      ;
; 2.295 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[32] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.359     ; 7.344      ;
; 2.298 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[47] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 7.407      ;
; 2.301 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 7.422      ;
; 2.306 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 7.416      ;
; 2.310 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 7.407      ;
; 2.315 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[1]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 7.396      ;
; 2.315 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.109     ; 7.461      ;
; 2.321 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_17                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.193     ; 7.342      ;
; 2.323 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 7.399      ;
; 2.324 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 7.398      ;
; 2.329 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.364     ; 7.305      ;
; 2.331 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.364     ; 7.303      ;
; 2.334 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[23] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.364     ; 7.300      ;
; 2.335 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[9]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 7.388      ;
; 2.337 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[24] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.364     ; 7.297      ;
; 2.338 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.125     ; 7.422      ;
; 2.340 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[26][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.373     ; 7.285      ;
; 2.340 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[18][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.373     ; 7.285      ;
; 2.343 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[19][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.373     ; 7.282      ;
; 2.344 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[27][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.373     ; 7.281      ;
; 2.349 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 7.331      ;
; 2.349 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.156     ; 7.380      ;
; 2.350 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[47] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.163     ; 7.372      ;
; 2.353 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[23]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.068     ; 7.577      ;
; 2.353 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[22]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.068     ; 7.577      ;
; 2.353 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[21]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.068     ; 7.577      ;
; 2.353 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[20]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.068     ; 7.577      ;
; 2.356 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.144     ; 7.385      ;
; 2.362 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[23][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.374     ; 7.262      ;
; 2.367 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[20][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.373     ; 7.258      ;
; 2.368 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[28][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.373     ; 7.257      ;
; 2.381 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.362     ; 7.255      ;
; 2.381 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[29] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.362     ; 7.255      ;
; 2.384 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.362     ; 7.252      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 9.389  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 10.548     ;
; 9.675  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.265     ;
; 9.675  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.265     ;
; 9.675  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.265     ;
; 9.675  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.265     ;
; 9.675  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.265     ;
; 9.675  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.265     ;
; 9.675  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.265     ;
; 9.675  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.265     ;
; 9.675  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.265     ;
; 9.675  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.265     ;
; 9.675  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[5]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.265     ;
; 9.675  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.265     ;
; 9.675  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.265     ;
; 9.675  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.058     ; 10.265     ;
; 9.753  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.183     ;
; 9.780  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.300      ; 10.558     ;
; 9.795  ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[0] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[0]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 10.115     ;
; 9.795  ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[0] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 10.115     ;
; 9.795  ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[0] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 10.115     ;
; 9.795  ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[0] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[3]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 10.115     ;
; 9.837  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.099     ;
; 9.837  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.099     ;
; 9.837  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.099     ;
; 9.837  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.099     ;
; 9.837  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.099     ;
; 9.837  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.099     ;
; 9.837  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.099     ;
; 9.837  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.099     ;
; 9.837  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.099     ;
; 9.837  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[5]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.099     ;
; 9.837  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.099     ;
; 9.837  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.099     ;
; 9.837  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.062     ; 10.099     ;
; 9.912  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 10.029     ;
; 9.912  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 10.029     ;
; 9.912  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 10.029     ;
; 9.912  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 10.029     ;
; 9.912  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 10.029     ;
; 9.912  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 10.029     ;
; 9.912  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 10.029     ;
; 9.912  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 10.029     ;
; 9.912  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[5]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 10.029     ;
; 9.912  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 10.029     ;
; 9.912  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 10.029     ;
; 9.912  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 10.029     ;
; 9.912  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 10.029     ;
; 9.958  ; delay_unit:delay_unit_inst|outport_cnt[1]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 9.979      ;
; 9.993  ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_GET_DATA                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.061     ; 9.944      ;
; 10.009 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 9.926      ;
; 10.009 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 9.926      ;
; 10.009 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 9.926      ;
; 10.033 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_GET_DATA                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.098     ; 9.867      ;
; 10.085 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 9.856      ;
; 10.085 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 9.856      ;
; 10.085 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 9.856      ;
; 10.111 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.827      ;
; 10.111 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.827      ;
; 10.111 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.827      ;
; 10.111 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.827      ;
; 10.111 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.827      ;
; 10.111 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.827      ;
; 10.111 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.827      ;
; 10.111 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.827      ;
; 10.111 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.827      ;
; 10.111 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.827      ;
; 10.111 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[5]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.827      ;
; 10.111 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.827      ;
; 10.111 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.827      ;
; 10.111 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.827      ;
; 10.153 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_GET_DATA                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.063     ; 9.782      ;
; 10.157 ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[0] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|sc_state.SC_IDLE                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 9.761      ;
; 10.167 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[12]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 9.732      ;
; 10.168 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[3]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 9.731      ;
; 10.168 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[6]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 9.731      ;
; 10.168 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[13]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 9.731      ;
; 10.169 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[1]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 9.730      ;
; 10.169 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[2]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 9.730      ;
; 10.169 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[9]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 9.730      ;
; 10.170 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[10]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 9.729      ;
; 10.171 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[4]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 9.728      ;
; 10.171 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[5]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 9.728      ;
; 10.171 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[14]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 9.728      ;
; 10.172 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[7]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 9.727      ;
; 10.172 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[8]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 9.727      ;
; 10.172 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[11]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.099     ; 9.727      ;
; 10.183 ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[1] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[0]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 9.727      ;
; 10.183 ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[1] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 9.727      ;
; 10.183 ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[1] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 9.727      ;
; 10.183 ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[1] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[3]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.088     ; 9.727      ;
; 10.215 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 9.686      ;
; 10.215 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 9.686      ;
; 10.215 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 9.686      ;
; 10.215 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 9.686      ;
; 10.215 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 9.686      ;
; 10.215 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 9.686      ;
; 10.215 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 9.686      ;
; 10.215 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.097     ; 9.686      ;
; 10.223 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:2:p2s_unit_1|bit_counter[1]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.060     ; 9.715      ;
; 10.225 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_GET_DATA                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.057     ; 9.716      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.386 ; delay_unit:delay_unit_inst|state.ST_WAIT_DATA_1                                      ; delay_unit:delay_unit_inst|state.ST_WAIT_DATA_1                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.097      ; 0.669      ;
; 0.401 ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[1]      ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[3]      ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[2]      ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[0]      ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|sample[0]                         ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|sample[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|sample[0]                         ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|sample[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|sample[0]                            ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|sample[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|state.ST_WAIT_ACK               ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|state.ST_WAIT_ACK               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|state.ST_IDLE                   ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|state.ST_IDLE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[3]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|state.ST_IDLE                   ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|state.ST_IDLE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|state.ST_WAIT_ACK               ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|state.ST_WAIT_ACK               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|bit_counter[3]                  ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|bit_counter[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|bit_counter[2]                  ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|bit_counter[2]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|bit_counter[1]                  ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|bit_counter[1]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[0]                         ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[3]                         ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[3]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[2]                         ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[1]                         ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[1]                         ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[2]                         ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[3]                         ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[3]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[0]                         ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|state.ST_WAIT_ACK                    ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|state.ST_WAIT_ACK                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|state.ST_IDLE                        ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|state.ST_IDLE                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[3]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[3]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[2]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[2]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[1]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|state.ST_WAIT_ACK                    ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|state.ST_WAIT_ACK                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|state.ST_IDLE                        ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|state.ST_IDLE                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|bit_counter[3]                       ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|bit_counter[3]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|bit_counter[2]                       ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|bit_counter[2]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|bit_counter[1]                       ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|bit_counter[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:1:p2s_unit_0|sample[0]               ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:1:p2s_unit_0|sample[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|state.ST_WAIT_ACK                    ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|state.ST_WAIT_ACK                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|state.ST_IDLE                        ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|state.ST_IDLE                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[3]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[3]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[2]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[2]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[1]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:0:p2s_unit_1|sample[0]               ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:0:p2s_unit_1|sample[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|sample[0]                            ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|sample[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:2:p2s_unit_1|sample[0]               ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:2:p2s_unit_1|sample[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|sample[0]               ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|sample[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|state.ST_IDLE                   ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|state.ST_IDLE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[1]                    ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[2]                    ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[3]                    ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|state.ST_WAIT_ACK               ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|state.ST_WAIT_ACK               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[0]                    ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[3]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[2]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[2]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[1]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[1]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[2]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[2]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[1]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[1]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b|state.ST_WAIT_ACK                  ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b|state.ST_WAIT_ACK                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b|state.ST_IDLE                      ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b|state.ST_IDLE                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|state.ST_WAIT_ACK                  ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|state.ST_WAIT_ACK                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|state.ST_IDLE                      ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|state.ST_IDLE                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[1]                       ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[3]                       ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[3]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[2]                       ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[2]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[0]                       ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[0]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b|bit_counter[3]                     ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b|bit_counter[3]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b|bit_counter[2]                     ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b|bit_counter[2]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b|bit_counter[1]                     ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_b|bit_counter[1]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|bit_counter[3]                     ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|bit_counter[3]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|bit_counter[2]                     ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|bit_counter[2]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|bit_counter[1]                     ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|bit_counter[1]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[1]    ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[2]    ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]    ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[0]    ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|state.ST_WAIT_ACK               ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|state.ST_WAIT_ACK               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[1]                    ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[2]                    ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[3]                    ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|state.ST_IDLE                   ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|state.ST_IDLE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[0]                    ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|bit_counter[3]                  ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|bit_counter[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|bit_counter[2]                  ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|bit_counter[2]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|bit_counter[1]                  ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|bit_counter[1]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|state.ST_WAIT_ACK                  ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|state.ST_WAIT_ACK                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|state.ST_IDLE                      ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|state.ST_IDLE                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|state.ST_IDLE                      ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|state.ST_IDLE                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|state.ST_WAIT_ACK                  ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|state.ST_WAIT_ACK                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[0]                       ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[0]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[1]                       ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[2]                       ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[2]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[3]                       ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[3]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|bit_counter[3]                     ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|bit_counter[3]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|bit_counter[2]                     ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|bit_counter[2]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|bit_counter[1]                     ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|bit_counter[1]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|bit_counter[3]                     ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|bit_counter[3]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|bit_counter[2]                     ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|bit_counter[2]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|bit_counter[1]                     ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|bit_counter[1]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[1]    ; gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[2]    ; gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]    ; gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_WAIT_ACK ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_WAIT_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.669      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.401 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[1]  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[0]  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000001                                                                           ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000001                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a2                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a2                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                         ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_request                                                                             ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_request                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|init_done                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|init_done                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.101                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.101                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.101                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.101                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[0]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.401 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[1]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[3]                                                                                    ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[3]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[23][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[23][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[31][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[31][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[22][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[22][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[30][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[30][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[25][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[25][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[21][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[21][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[17][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[17][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[29][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[29][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[20][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[20][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[16][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[16][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[24][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[24][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[28][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[28][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[1]                                                                                    ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[1]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[0]                                                                                    ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[2]                                                                                    ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[1]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000100                                                                           ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000100                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a3                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a3                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a4                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a4                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a5                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a5                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000100000                                                                           ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000100000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[2]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.010000000                                                                            ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.010000000                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.010                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.010                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.000                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.000                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[2]                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[0]                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[1]                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.669      ;
; 0.403 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[27][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[27][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[19][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[19][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[26][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[26][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.403 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[18][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[18][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.406 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|wr_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|wr_address ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.674      ;
; 0.412 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[2]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.697      ;
; 0.413 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[4]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.698      ;
; 0.418 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[2]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[2]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.685      ;
; 0.419 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                         ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_request                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.687      ;
; 0.420 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                       ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.687      ;
; 0.426 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[3]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.693      ;
; 0.428 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.695      ;
; 0.434 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[4]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.701      ;
; 0.434 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[4]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[4]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.701      ;
; 0.436 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[2]                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.111                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.703      ;
; 0.438 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[5]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.705      ;
; 0.440 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.708      ;
; 0.443 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                                ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.710      ;
; 0.451 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[5]                                                         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|delayed_wrptr_g[5]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.718      ;
; 0.462 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.111                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.101                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.730      ;
; 0.464 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.731      ;
; 0.466 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|rdptr_g[0]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.734      ;
; 0.467 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.111                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.735      ;
; 0.498 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.765      ;
; 0.505 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.772      ;
; 0.507 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.000                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.774      ;
; 0.511 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000001                                                                           ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.779      ;
; 0.543 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[0]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[0]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.810      ;
; 0.543 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                       ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.810      ;
; 0.544 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[2]~_Duplicate_1                                                                       ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|rd_valid[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.812      ;
; 0.552 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.000001000                                                                            ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000001000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.819      ;
; 0.557 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[5]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[4]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.824      ;
; 0.558 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[5]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[2]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.825      ;
; 0.561 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[5]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.828      ;
; 0.573 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[1]                                                         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_bwp|dffe12a[0]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.840      ;
; 0.573 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.111                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.841      ;
; 0.573 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[3]                                                         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_bwp|dffe12a[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.840      ;
; 0.575 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.010                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.843      ;
; 0.577 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[1]                                                         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_bwp|dffe12a[1]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.844      ;
; 0.581 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[0]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.866      ;
; 0.581 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[5]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.866      ;
; 0.582 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[3]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.867      ;
; 0.582 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[1]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.099      ; 0.867      ;
; 0.586 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.853      ;
; 0.591 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.010                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.011                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.859      ;
; 0.594 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[27] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[27]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.862      ;
; 0.594 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.010                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.010                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.862      ;
; 0.610 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|sub_parity7a[0]                        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.878      ;
; 0.611 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.878      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 4.936 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[22]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.269     ; 4.670      ;
; 4.936 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.269     ; 4.670      ;
; 4.937 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.272     ; 4.666      ;
; 4.937 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.272     ; 4.666      ;
; 4.938 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.301     ; 4.636      ;
; 4.939 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.280     ; 4.656      ;
; 4.944 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 4.789      ;
; 4.944 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[22]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 4.783      ;
; 4.944 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[16]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 4.783      ;
; 4.944 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 4.789      ;
; 4.945 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[20]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 4.779      ;
; 4.945 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[19]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 4.779      ;
; 4.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[21]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.190     ; 4.749      ;
; 4.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 4.769      ;
; 4.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[17]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 4.769      ;
; 4.951 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.265     ; 4.659      ;
; 4.955 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[23]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.275     ; 4.645      ;
; 4.959 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[18]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.154     ; 4.772      ;
; 4.959 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.244     ; 4.672      ;
; 4.961 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.232     ; 4.682      ;
; 4.961 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.232     ; 4.682      ;
; 4.961 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.229     ; 4.685      ;
; 4.961 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.229     ; 4.685      ;
; 4.962 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[31]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.226     ; 4.687      ;
; 4.962 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.235     ; 4.678      ;
; 4.962 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.235     ; 4.678      ;
; 4.963 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[23]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.758      ;
; 4.963 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.263     ; 4.649      ;
; 4.964 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.246     ; 4.665      ;
; 4.964 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.246     ; 4.665      ;
; 4.964 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.246     ; 4.665      ;
; 4.964 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[24]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.246     ; 4.665      ;
; 4.966 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.275     ; 4.634      ;
; 4.967 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.133     ; 4.785      ;
; 4.968 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_bank[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.112     ; 4.805      ;
; 4.969 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.121     ; 4.795      ;
; 4.969 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.121     ; 4.795      ;
; 4.969 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.118     ; 4.798      ;
; 4.969 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.118     ; 4.798      ;
; 4.970 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.115     ; 4.800      ;
; 4.970 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.115     ; 4.800      ;
; 4.970 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[12]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.124     ; 4.791      ;
; 4.970 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.124     ; 4.791      ;
; 4.970 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 4.768      ;
; 4.970 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 4.768      ;
; 4.971 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 4.756      ;
; 4.971 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[14]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 4.762      ;
; 4.972 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 4.773      ;
; 4.972 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 4.778      ;
; 4.972 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[15]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 4.778      ;
; 4.972 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 4.778      ;
; 4.972 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 4.778      ;
; 4.972 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 4.741      ;
; 4.972 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[12]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 4.773      ;
; 4.972 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 4.778      ;
; 4.972 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_bank[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 4.741      ;
; 4.972 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[27]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.693      ;
; 4.972 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[26]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.693      ;
; 4.972 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[25]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.210     ; 4.693      ;
; 4.973 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[30]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.693      ;
; 4.973 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[28]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.693      ;
; 4.973 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.209     ; 4.693      ;
; 4.974 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.747      ;
; 4.974 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.747      ;
; 4.974 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 4.747      ;
; 4.976 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.239     ; 4.660      ;
; 4.977 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[29]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.223     ; 4.675      ;
; 4.978 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.263     ; 4.634      ;
; 4.980 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 4.806      ;
; 4.980 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 4.806      ;
; 4.980 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 4.806      ;
; 4.980 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.251     ; 4.644      ;
; 4.981 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 4.806      ;
; 4.981 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 4.806      ;
; 4.981 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 4.806      ;
; 4.981 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 4.806      ;
; 4.983 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.133     ; 4.769      ;
; 4.984 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.128     ; 4.773      ;
; 4.985 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.112     ; 4.788      ;
; 4.985 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.112     ; 4.788      ;
; 4.986 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 4.747      ;
; 4.986 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 4.747      ;
; 4.988 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[13]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 4.757      ;
; 5.170 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_16 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 4.514      ;
; 5.170 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_22 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 4.514      ;
; 5.171 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_19 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 4.510      ;
; 5.171 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_20 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 4.510      ;
; 5.172 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_21 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.204     ; 4.480      ;
; 5.173 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_17 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.183     ; 4.500      ;
; 5.185 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_18 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.168     ; 4.503      ;
; 5.189 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_23 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.178     ; 4.489      ;
; 5.193 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_3  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 4.516      ;
; 5.195 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_2  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.132     ; 4.529      ;
; 5.195 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_4  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.132     ; 4.529      ;
; 5.195 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_5  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 4.526      ;
; 5.195 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_6  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 4.526      ;
; 5.196 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.129     ; 4.531      ;
; 5.196 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_10 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.138     ; 4.522      ;
; 5.196 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_12 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.138     ; 4.522      ;
; 5.197 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_14 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 4.493      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.550 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_valid                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.480      ; 4.216      ;
; 3.934 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[29]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.224      ;
; 3.934 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[28]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.224      ;
; 3.934 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.224      ;
; 3.934 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.100000000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.224      ;
; 3.934 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|f_pop                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.104      ; 4.224      ;
; 3.935 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[23]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.226      ;
; 3.935 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[22]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.226      ;
; 3.935 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[21]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.226      ;
; 3.935 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[20]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.105      ; 4.226      ;
; 3.936 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[19]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 4.225      ;
; 3.936 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[18]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 4.225      ;
; 3.936 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[17]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 4.225      ;
; 3.936 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[16]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.103      ; 4.225      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[31]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.220      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[30]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.220      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[27]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.220      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[26]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.220      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[25]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.220      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[24]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.220      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[11]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[10]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[9]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[8]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.218      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[5]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 4.223      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[2]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.220      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[1]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 4.223      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[0]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 4.223      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|rd_valid[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.219      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[1]~_Duplicate_1                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.219      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[0]~_Duplicate_1                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.219      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[2]~_Duplicate_1                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.219      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.220      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.220      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|wr_address ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 4.220      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000001                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.219      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.000000001                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.219      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 4.223      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.219      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_request                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 4.219      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[11]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.222      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[5]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.222      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.222      ;
; 3.946 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.090      ; 4.222      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[3]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 4.211      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|rd_valid[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.085      ; 4.218      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[1]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 4.211      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 4.211      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 4.211      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000100                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.210      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000100000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.210      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.210      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000010                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.086      ; 4.219      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.010000000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 4.210      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|init_done                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.216      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.101                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.212      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.101                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.212      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.212      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.111                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 4.211      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.010                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 4.211      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.212      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.212      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.000                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 4.211      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.011                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.212      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.111                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.212      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.010                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.212      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 4.211      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_addr[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.216      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.001                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 4.211      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[14]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.222      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[3]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.222      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.222      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[4]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.222      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[6]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.222      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[7]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.222      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[10]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.222      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[8]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.222      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[9]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.222      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[12]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.222      ;
; 3.947 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[13]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 4.222      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[5]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 4.214      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[15]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.213      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[14]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.213      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[13]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.213      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[12]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 4.213      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[7]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.217      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[6]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.217      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[4]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.217      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[3]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 4.217      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.000010000                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.218      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 4.210      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.000001000                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.218      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000010000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.218      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000001000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.084      ; 4.218      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.010000000                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 4.210      ;
; 3.948 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.001000000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 4.210      ;
; 4.124 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.020      ; 4.274      ;
; 4.124 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_23                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.009      ; 4.263      ;
; 4.139 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_16                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.016      ; 4.285      ;
; 4.139 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_22                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.016      ; 4.285      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
Worst Case Available Settling Time: 13.975 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                          ;
+------------+-----------------+------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                           ; Note ;
+------------+-----------------+------------------------------------------------------+------+
; 101.3 MHz  ; 101.3 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 127.28 MHz ; 127.28 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 2.143  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 10.128 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.339 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.353 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 5.423 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 3.151 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.684 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.692 ; 0.000         ;
; clock_50                                             ; 9.887 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                                ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 2.143 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 7.600      ;
; 2.150 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 7.574      ;
; 2.316 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 7.427      ;
; 2.323 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 7.401      ;
; 2.358 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 7.367      ;
; 2.408 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 7.335      ;
; 2.451 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.141     ; 7.297      ;
; 2.458 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.160     ; 7.271      ;
; 2.531 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 7.194      ;
; 2.581 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 7.162      ;
; 2.590 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 7.141      ;
; 2.593 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 7.150      ;
; 2.600 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 7.124      ;
; 2.619 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 7.098      ;
; 2.647 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_11                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 7.035      ;
; 2.663 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 7.080      ;
; 2.666 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.159     ; 7.064      ;
; 2.670 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 7.054      ;
; 2.684 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[47] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 7.059      ;
; 2.687 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[21]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 7.017      ;
; 2.691 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[47] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 7.033      ;
; 2.716 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.141     ; 7.032      ;
; 2.754 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.131     ; 7.004      ;
; 2.763 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 6.968      ;
; 2.770 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[10][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.328     ; 6.901      ;
; 2.777 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 7.014      ;
; 2.777 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[50] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 6.966      ;
; 2.784 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[50] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 6.940      ;
; 2.787 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[31][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.329     ; 6.883      ;
; 2.792 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 6.925      ;
; 2.798 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[11][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.328     ; 6.873      ;
; 2.800 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[16]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.154     ; 6.935      ;
; 2.808 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 6.917      ;
; 2.815 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[15][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.329     ; 6.855      ;
; 2.818 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[23]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 6.910      ;
; 2.820 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_11                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.177     ; 6.862      ;
; 2.827 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[9][0]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.328     ; 6.844      ;
; 2.831 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|fill_cnt_local[5]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.320     ; 6.848      ;
; 2.831 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|fill_cnt_local[4]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.320     ; 6.848      ;
; 2.831 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|fill_cnt_local[0]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.320     ; 6.848      ;
; 2.831 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|fill_cnt_local[1]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.320     ; 6.848      ;
; 2.831 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|fill_cnt_local[2]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.320     ; 6.848      ;
; 2.831 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|fill_cnt_local[3]                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.320     ; 6.848      ;
; 2.832 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 6.899      ;
; 2.850 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[19]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 6.882      ;
; 2.855 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[22]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.154     ; 6.880      ;
; 2.858 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 6.885      ;
; 2.860 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[21]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.185     ; 6.844      ;
; 2.877 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[20]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.157     ; 6.855      ;
; 2.878 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 6.847      ;
; 2.892 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.319     ; 6.788      ;
; 2.894 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[25] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.319     ; 6.786      ;
; 2.897 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.319     ; 6.783      ;
; 2.898 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[22] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.319     ; 6.782      ;
; 2.898 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 6.838      ;
; 2.899 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[47] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 6.826      ;
; 2.900 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.145     ; 6.844      ;
; 2.907 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 6.818      ;
; 2.916 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_17                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.176     ; 6.767      ;
; 2.917 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[5]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 6.832      ;
; 2.920 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_21                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.197     ; 6.742      ;
; 2.927 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.167     ; 6.795      ;
; 2.927 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[7]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.131     ; 6.831      ;
; 2.928 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 6.815      ;
; 2.930 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[26] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.317     ; 6.752      ;
; 2.931 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[3]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 6.812      ;
; 2.932 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.317     ; 6.750      ;
; 2.932 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[1]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 6.792      ;
; 2.934 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[28] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.317     ; 6.748      ;
; 2.935 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.317     ; 6.747      ;
; 2.938 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 6.757      ;
; 2.941 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 6.796      ;
; 2.941 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[9]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.152     ; 6.796      ;
; 2.949 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[23]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.060     ; 6.990      ;
; 2.949 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[22]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.060     ; 6.990      ;
; 2.949 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[21]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.060     ; 6.990      ;
; 2.949 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[20]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.060     ; 6.990      ;
; 2.949 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[47] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 6.794      ;
; 2.950 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 6.841      ;
; 2.955 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[2][0]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.328     ; 6.716      ;
; 2.955 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_11                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.172     ; 6.732      ;
; 2.960 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[3][0]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.328     ; 6.711      ;
; 2.968 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 6.775      ;
; 2.973 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[16]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.154     ; 6.762      ;
; 2.975 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 6.749      ;
; 2.976 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[0]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.115     ; 6.798      ;
; 2.978 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[7][0]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.329     ; 6.692      ;
; 2.978 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[12][0]                                                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.328     ; 6.693      ;
; 2.980 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[4][0]                                                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.328     ; 6.691      ;
; 2.985 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_19                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 6.705      ;
; 2.985 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_20                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.169     ; 6.705      ;
; 2.988 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_16                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 6.705      ;
; 2.988 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_22                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.166     ; 6.705      ;
; 2.988 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_23                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.173     ; 6.698      ;
; 2.991 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[23]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 6.737      ;
; 2.992 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[50] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 6.733      ;
; 2.995 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[21]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.180     ; 6.714      ;
; 2.999 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[46] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.145     ; 6.745      ;
; 3.004 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~portb_address_reg0          ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.319     ; 6.676      ;
; 3.005 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[1]                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 6.726      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 10.128 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.820      ;
; 10.403 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.549      ;
; 10.403 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.549      ;
; 10.403 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.549      ;
; 10.403 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.549      ;
; 10.403 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.549      ;
; 10.403 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.549      ;
; 10.403 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.549      ;
; 10.403 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.549      ;
; 10.403 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.549      ;
; 10.403 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.549      ;
; 10.403 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[5]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.549      ;
; 10.403 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.549      ;
; 10.403 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.549      ;
; 10.403 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.549      ;
; 10.471 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.477      ;
; 10.516 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.265      ; 9.779      ;
; 10.571 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.377      ;
; 10.571 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.377      ;
; 10.571 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.377      ;
; 10.571 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.377      ;
; 10.571 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.377      ;
; 10.571 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.377      ;
; 10.571 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.377      ;
; 10.571 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.377      ;
; 10.571 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.377      ;
; 10.571 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[5]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.377      ;
; 10.571 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.377      ;
; 10.571 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.377      ;
; 10.571 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.377      ;
; 10.636 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 9.317      ;
; 10.636 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 9.317      ;
; 10.636 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 9.317      ;
; 10.636 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 9.317      ;
; 10.636 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 9.317      ;
; 10.636 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 9.317      ;
; 10.636 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 9.317      ;
; 10.636 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 9.317      ;
; 10.636 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[5]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 9.317      ;
; 10.636 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 9.317      ;
; 10.636 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 9.317      ;
; 10.636 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 9.317      ;
; 10.636 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 9.317      ;
; 10.707 ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[0] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[0]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 9.213      ;
; 10.707 ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[0] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 9.213      ;
; 10.707 ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[0] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 9.213      ;
; 10.707 ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[0] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[3]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.079     ; 9.213      ;
; 10.727 ; delay_unit:delay_unit_inst|outport_cnt[1]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.221      ;
; 10.756 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 9.191      ;
; 10.756 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 9.191      ;
; 10.756 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 9.191      ;
; 10.821 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.131      ;
; 10.821 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.131      ;
; 10.821 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 9.131      ;
; 10.825 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_GET_DATA                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.051     ; 9.123      ;
; 10.845 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 9.104      ;
; 10.845 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 9.104      ;
; 10.845 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 9.104      ;
; 10.845 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 9.104      ;
; 10.845 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 9.104      ;
; 10.845 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 9.104      ;
; 10.845 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 9.104      ;
; 10.845 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 9.104      ;
; 10.845 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 9.104      ;
; 10.845 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 9.104      ;
; 10.845 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[5]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 9.104      ;
; 10.845 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 9.104      ;
; 10.845 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 9.104      ;
; 10.845 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 9.104      ;
; 10.869 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[12]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 9.044      ;
; 10.870 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[1]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 9.043      ;
; 10.870 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[3]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 9.043      ;
; 10.870 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[6]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 9.043      ;
; 10.870 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[13]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 9.043      ;
; 10.871 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[2]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 9.042      ;
; 10.871 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[9]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 9.042      ;
; 10.872 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[4]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 9.041      ;
; 10.872 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[10]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 9.041      ;
; 10.873 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[5]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 9.040      ;
; 10.873 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[7]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 9.040      ;
; 10.873 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[8]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 9.040      ;
; 10.873 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[14]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 9.040      ;
; 10.874 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[11]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.086     ; 9.039      ;
; 10.877 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_GET_DATA                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.085     ; 9.037      ;
; 10.915 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_GET_DATA                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 9.032      ;
; 10.972 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 8.943      ;
; 10.972 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 8.943      ;
; 10.972 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 8.943      ;
; 10.972 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 8.943      ;
; 10.972 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 8.943      ;
; 10.972 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 8.943      ;
; 10.972 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 8.943      ;
; 10.972 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.084     ; 8.943      ;
; 10.976 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_GET_DATA                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 8.976      ;
; 10.983 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:2:p2s_unit_1|bit_counter[1]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.050     ; 8.966      ;
; 11.002 ; delay_unit:delay_unit_inst|outport_cnt[1]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 8.950      ;
; 11.002 ; delay_unit:delay_unit_inst|outport_cnt[1]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 8.950      ;
; 11.002 ; delay_unit:delay_unit_inst|outport_cnt[1]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 8.950      ;
; 11.002 ; delay_unit:delay_unit_inst|outport_cnt[1]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 8.950      ;
; 11.002 ; delay_unit:delay_unit_inst|outport_cnt[1]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.047     ; 8.950      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.339 ; delay_unit:delay_unit_inst|state.ST_WAIT_DATA_1                                      ; delay_unit:delay_unit_inst|state.ST_WAIT_DATA_1                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.087      ; 0.597      ;
; 0.353 ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|state.ST_IDLE       ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|state.ST_IDLE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|state.ST_WAIT_ACK   ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|state.ST_WAIT_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|bit_counter[3]      ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|bit_counter[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|bit_counter[1]      ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|bit_counter[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[1]      ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[3]      ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[2]      ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[0]      ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|sample[0]                         ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|sample[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|sample[0]                            ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|sample[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|sample[0]               ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|sample[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|sample[0]                            ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|sample[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|state.ST_IDLE                   ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|state.ST_IDLE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|state.ST_WAIT_ACK               ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|state.ST_WAIT_ACK               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|state.ST_IDLE                   ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|state.ST_IDLE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|state.ST_WAIT_ACK               ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|state.ST_WAIT_ACK               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[3]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[2]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[2]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[1]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[1]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[3]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[2]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[2]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[1]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[1]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[1]                    ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[2]                    ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[3]                    ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[0]                    ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[0]                         ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[3]                         ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[3]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[2]                         ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[1]                         ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b|state.ST_WAIT_ACK                    ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b|state.ST_WAIT_ACK                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b|state.ST_IDLE                        ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b|state.ST_IDLE                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b|bit_counter[3]                       ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b|bit_counter[3]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b|bit_counter[2]                       ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b|bit_counter[2]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b|bit_counter[1]                       ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_b|bit_counter[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_IDLE     ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_IDLE     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_WAIT_ACK ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_WAIT_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|bit_counter[3]    ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|bit_counter[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|bit_counter[1]    ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|bit_counter[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|bit_counter[2]          ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|bit_counter[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|bit_counter[3]          ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|bit_counter[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|bit_counter[0]          ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|bit_counter[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|bit_counter[1]          ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|bit_counter[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|state                   ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|state                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b|state.ST_WAIT_ACK                ; mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b|state.ST_WAIT_ACK                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b|state.ST_IDLE                    ; mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b|state.ST_IDLE                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b|bit_counter[1]                   ; mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b|bit_counter[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b|bit_counter[2]                   ; mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b|bit_counter[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b|bit_counter[3]                   ; mixer_unit:mixer_unit_inst_mx_left_0|s2p_unit:s2p_b|bit_counter[3]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[1]                         ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[1]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[2]                         ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[3]                         ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[3]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[0]                         ; mixer_unit:mixer_unit_inst_gc2_3|p2s_unit:p2s|bit_counter[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b|state.ST_WAIT_ACK                    ; mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b|state.ST_WAIT_ACK                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b|state.ST_IDLE                        ; mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b|state.ST_IDLE                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b|bit_counter[3]                       ; mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b|bit_counter[3]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b|bit_counter[2]                       ; mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b|bit_counter[2]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b|bit_counter[1]                       ; mixer_unit:mixer_unit_inst_gc2_3|s2p_unit:s2p_b|bit_counter[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|state.ST_WAIT_ACK                    ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|state.ST_WAIT_ACK                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|state.ST_IDLE                        ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|state.ST_IDLE                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[3]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[3]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[2]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[2]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[1]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_left_gen:4:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[3]      ; gain_control:\gain_left_gen:4:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_left_gen:4:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[2]      ; gain_control:\gain_left_gen:4:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_left_gen:4:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[1]      ; gain_control:\gain_left_gen:4:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; gain_control:\gain_left_gen:4:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[0]      ; gain_control:\gain_left_gen:4:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|sample[0]                              ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|sample[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|state.ST_WAIT_ACK                    ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|state.ST_WAIT_ACK                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|state.ST_IDLE                        ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|state.ST_IDLE                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|bit_counter[3]                       ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|bit_counter[3]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|bit_counter[2]                       ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|bit_counter[2]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|bit_counter[1]                       ; mixer_unit:mixer_unit_inst_gc8_9|s2p_unit:s2p_a|bit_counter[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_0|p2s_unit:p2s|sample[0]                          ; mixer_unit:mixer_unit_inst_mx_left_0|p2s_unit:p2s|sample[0]                          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_gc4_5|p2s_unit:p2s|sample[0]                              ; mixer_unit:mixer_unit_inst_gc4_5|p2s_unit:p2s|sample[0]                              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a|state.ST_WAIT_ACK                ; mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a|state.ST_WAIT_ACK                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a|state.ST_IDLE                    ; mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a|state.ST_IDLE                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_1|p2s_unit:p2s|bit_counter[1]                     ; mixer_unit:mixer_unit_inst_mx_left_1|p2s_unit:p2s|bit_counter[1]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_1|p2s_unit:p2s|bit_counter[2]                     ; mixer_unit:mixer_unit_inst_mx_left_1|p2s_unit:p2s|bit_counter[2]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_1|p2s_unit:p2s|bit_counter[3]                     ; mixer_unit:mixer_unit_inst_mx_left_1|p2s_unit:p2s|bit_counter[3]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_1|p2s_unit:p2s|bit_counter[0]                     ; mixer_unit:mixer_unit_inst_mx_left_1|p2s_unit:p2s|bit_counter[0]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a|bit_counter[3]                   ; mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a|bit_counter[3]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a|bit_counter[2]                   ; mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a|bit_counter[2]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a|bit_counter[1]                   ; mixer_unit:mixer_unit_inst_mx_left_1|s2p_unit:s2p_a|bit_counter[1]                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_0|p2s_unit:p2s|bit_counter[0]                     ; mixer_unit:mixer_unit_inst_mx_left_0|p2s_unit:p2s|bit_counter[0]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_0|p2s_unit:p2s|bit_counter[1]                     ; mixer_unit:mixer_unit_inst_mx_left_0|p2s_unit:p2s|bit_counter[1]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_0|p2s_unit:p2s|bit_counter[2]                     ; mixer_unit:mixer_unit_inst_mx_left_0|p2s_unit:p2s|bit_counter[2]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; mixer_unit:mixer_unit_inst_mx_left_0|p2s_unit:p2s|bit_counter[3]                     ; mixer_unit:mixer_unit_inst_mx_left_0|p2s_unit:p2s|bit_counter[3]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:1:p2s_unit_0|sample[0]               ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_0:1:p2s_unit_0|sample[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|state.ST_WAIT_ACK                    ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|state.ST_WAIT_ACK                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|state.ST_IDLE                        ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|state.ST_IDLE                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[3]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[3]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[2]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[2]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[1]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|sample[0]                         ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|sample[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:0:p2s_unit_1|sample[0]               ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:0:p2s_unit_1|sample[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:2:p2s_unit_1|sample[0]               ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:2:p2s_unit_1|sample[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[1]                    ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[2]                    ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.597      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.353 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[25][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[25][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[17][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[17][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[20][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[20][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[16][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[16][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[24][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[24][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[28][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[28][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|init_done                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|init_done                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.101                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.101                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.101                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.101                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[0]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.353 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[1]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[3]                                                                                    ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[3]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[27][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[27][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[23][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[23][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[19][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[19][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[31][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[31][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[22][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[22][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[30][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[30][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[26][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[26][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[18][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[18][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[21][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[21][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[29][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[29][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[1]                                                                                    ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[1]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[0]                                                                                    ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[2]                                                                                    ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[1]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000100                                                                           ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000100                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[1]  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a3                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a3                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a4                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a4                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a5                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a5                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[0]  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000001                                                                           ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000001                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000100000                                                                           ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000100000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[2]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.010000000                                                                            ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.010000000                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a2                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a2                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                         ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_request                                                                             ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_request                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.010                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.010                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.000                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.000                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[2]                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[0]                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.354 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[1]                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.597      ;
; 0.365 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|wr_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|wr_address ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.608      ;
; 0.379 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[2]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[2]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.622      ;
; 0.381 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                       ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.624      ;
; 0.381 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[2]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.640      ;
; 0.381 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                         ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_request                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.624      ;
; 0.382 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[4]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.641      ;
; 0.387 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.630      ;
; 0.387 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[3]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.630      ;
; 0.393 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[4]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[4]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.636      ;
; 0.400 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.643      ;
; 0.401 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[4]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.644      ;
; 0.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[2]                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.111                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.645      ;
; 0.404 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                                ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.647      ;
; 0.405 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[5]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.648      ;
; 0.417 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[5]                                                         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|delayed_wrptr_g[5]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.660      ;
; 0.421 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.664      ;
; 0.422 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|rdptr_g[0]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.665      ;
; 0.426 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.111                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.101                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.670      ;
; 0.431 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.111                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.675      ;
; 0.458 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.701      ;
; 0.465 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.708      ;
; 0.466 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.000                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.709      ;
; 0.478 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000001                                                                           ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.721      ;
; 0.492 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[0]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[0]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.735      ;
; 0.492 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                       ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.735      ;
; 0.495 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[2]~_Duplicate_1                                                                       ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|rd_valid[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.738      ;
; 0.504 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[5]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[4]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.747      ;
; 0.506 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[5]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[2]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.749      ;
; 0.507 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.000001000                                                                            ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000001000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.750      ;
; 0.508 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[5]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.751      ;
; 0.518 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.111                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.762      ;
; 0.519 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[3]                                                         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_bwp|dffe12a[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.762      ;
; 0.520 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[1]                                                         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_bwp|dffe12a[0]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.763      ;
; 0.520 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.010                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.764      ;
; 0.523 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[1]                                                         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_bwp|dffe12a[1]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.766      ;
; 0.532 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[0]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.791      ;
; 0.532 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[5]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.791      ;
; 0.533 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[3]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.792      ;
; 0.533 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[1]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.792      ;
; 0.534 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.777      ;
; 0.542 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.010                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.011                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.786      ;
; 0.550 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[27] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[27]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.794      ;
; 0.551 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.010                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.010                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.795      ;
; 0.564 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 0.807      ;
; 0.566 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|sub_parity7a[0]                        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.810      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.423 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[22]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.250     ; 4.207      ;
; 5.423 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.253     ; 4.204      ;
; 5.423 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.253     ; 4.204      ;
; 5.423 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.250     ; 4.207      ;
; 5.424 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.260     ; 4.196      ;
; 5.425 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.281     ; 4.174      ;
; 5.438 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[23]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.257     ; 4.185      ;
; 5.439 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.244     ; 4.197      ;
; 5.444 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.231     ; 4.205      ;
; 5.444 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[31]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.211     ; 4.225      ;
; 5.444 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.219     ; 4.217      ;
; 5.444 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.219     ; 4.217      ;
; 5.444 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.231     ; 4.205      ;
; 5.444 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.231     ; 4.205      ;
; 5.444 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[24]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.231     ; 4.205      ;
; 5.444 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.216     ; 4.220      ;
; 5.444 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.216     ; 4.220      ;
; 5.444 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.213     ; 4.223      ;
; 5.444 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.227     ; 4.209      ;
; 5.444 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.213     ; 4.223      ;
; 5.445 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.248     ; 4.187      ;
; 5.445 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.261     ; 4.174      ;
; 5.454 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[30]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.194     ; 4.232      ;
; 5.454 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[28]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.194     ; 4.232      ;
; 5.454 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[27]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.194     ; 4.232      ;
; 5.454 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[26]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.194     ; 4.232      ;
; 5.454 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[25]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.194     ; 4.232      ;
; 5.454 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.194     ; 4.232      ;
; 5.456 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 4.298      ;
; 5.456 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[22]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.143     ; 4.290      ;
; 5.456 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[20]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 4.287      ;
; 5.456 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[19]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.146     ; 4.287      ;
; 5.456 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[16]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.143     ; 4.290      ;
; 5.456 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 4.298      ;
; 5.457 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 4.279      ;
; 5.457 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[17]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.153     ; 4.279      ;
; 5.458 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[21]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.174     ; 4.257      ;
; 5.459 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[29]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.207     ; 4.214      ;
; 5.459 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.223     ; 4.198      ;
; 5.460 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.236     ; 4.184      ;
; 5.460 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.248     ; 4.172      ;
; 5.471 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[23]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 4.268      ;
; 5.472 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[18]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.137     ; 4.280      ;
; 5.476 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_bank[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 4.314      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.129     ; 4.283      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.104     ; 4.308      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.104     ; 4.308      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.124     ; 4.288      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[15]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.124     ; 4.288      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[12]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.112     ; 4.300      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.112     ; 4.300      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.124     ; 4.288      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.124     ; 4.288      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.109     ; 4.303      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.109     ; 4.303      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.106     ; 4.306      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.120     ; 4.292      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.106     ; 4.306      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[12]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.129     ; 4.283      ;
; 5.477 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.124     ; 4.288      ;
; 5.478 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 4.264      ;
; 5.478 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[14]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.141     ; 4.270      ;
; 5.478 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.154     ; 4.257      ;
; 5.478 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 4.276      ;
; 5.478 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.135     ; 4.276      ;
; 5.478 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.154     ; 4.257      ;
; 5.478 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.154     ; 4.257      ;
; 5.479 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 4.249      ;
; 5.479 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_bank[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.161     ; 4.249      ;
; 5.487 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.315      ;
; 5.487 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.315      ;
; 5.487 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.315      ;
; 5.487 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.315      ;
; 5.487 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.315      ;
; 5.487 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.315      ;
; 5.487 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.087     ; 4.315      ;
; 5.492 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 4.297      ;
; 5.492 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.116     ; 4.281      ;
; 5.492 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.120     ; 4.277      ;
; 5.492 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 4.297      ;
; 5.493 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[13]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.129     ; 4.267      ;
; 5.493 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.141     ; 4.255      ;
; 5.493 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.141     ; 4.255      ;
; 5.621 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_16 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 4.083      ;
; 5.621 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_19 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 4.080      ;
; 5.621 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_20 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.158     ; 4.080      ;
; 5.621 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_22 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 4.083      ;
; 5.622 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_17 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.165     ; 4.072      ;
; 5.623 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_21 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.186     ; 4.050      ;
; 5.636 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_23 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.162     ; 4.061      ;
; 5.637 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_18 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.149     ; 4.073      ;
; 5.642 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.116     ; 4.101      ;
; 5.642 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_2  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.118     ; 4.099      ;
; 5.642 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_3  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.132     ; 4.085      ;
; 5.642 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_4  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.118     ; 4.099      ;
; 5.642 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_5  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.121     ; 4.096      ;
; 5.642 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_6  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.121     ; 4.096      ;
; 5.642 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_8  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 4.081      ;
; 5.642 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_9  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 4.081      ;
; 5.642 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_10 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.124     ; 4.093      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 3.151 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_valid                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.437      ; 3.759      ;
; 3.502 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[29]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 3.767      ;
; 3.502 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[28]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 3.767      ;
; 3.502 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[19]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 3.768      ;
; 3.502 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[18]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 3.768      ;
; 3.502 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[17]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 3.768      ;
; 3.502 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[16]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.095      ; 3.768      ;
; 3.502 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 3.767      ;
; 3.502 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.100000000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 3.767      ;
; 3.502 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|f_pop                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.094      ; 3.767      ;
; 3.503 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[23]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 3.770      ;
; 3.503 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[22]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 3.770      ;
; 3.503 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[21]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 3.770      ;
; 3.503 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[20]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.096      ; 3.770      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[3]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.753      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[27]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.763      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[26]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.763      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[25]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.763      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[24]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.763      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[11]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.761      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[10]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.761      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[9]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.761      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[8]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.761      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[5]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.767      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[1]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.767      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[0]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.767      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|rd_valid[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 3.760      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[1]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.753      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.753      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.753      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.083      ; 3.767      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.101                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.754      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.101                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.754      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.754      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.111                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.753      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.010                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.753      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.754      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.754      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.000                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.753      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.011                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.754      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.111                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.754      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.010                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.754      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.753      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.001                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.069      ; 3.753      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[14]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.764      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[3]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.764      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.764      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[4]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.764      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[6]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.764      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[7]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.764      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[10]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.764      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[8]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.764      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[9]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.764      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[12]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.764      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[13]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 3.764      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[11]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.765      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[5]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.765      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.765      ;
; 3.513 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 3.765      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[5]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.071      ; 3.756      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[31]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.763      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[30]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.763      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[2]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 3.763      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|rd_valid[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.762      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[1]~_Duplicate_1                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.762      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[0]~_Duplicate_1                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.762      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[2]~_Duplicate_1                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.762      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.000010000                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.760      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 3.752      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.000001000                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.760      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000100                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 3.753      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000010000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.760      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000001000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.075      ; 3.760      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.764      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.764      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|wr_address ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 3.764      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000001                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.762      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.000000001                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.762      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000100000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 3.753      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 3.753      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.010000000                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 3.752      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000010                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.762      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.001000000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 3.752      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.762      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.010000000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.068      ; 3.753      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_request                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 3.762      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|init_done                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.759      ;
; 3.514 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_addr[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.759      ;
; 3.515 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[15]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.756      ;
; 3.515 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[14]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.756      ;
; 3.515 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[13]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.756      ;
; 3.515 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[12]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.070      ; 3.756      ;
; 3.515 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[7]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.760      ;
; 3.515 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[6]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.760      ;
; 3.515 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[4]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.760      ;
; 3.515 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[3]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 3.760      ;
; 3.691 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.017      ; 3.824      ;
; 3.693 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_23                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.004      ; 3.813      ;
; 3.705 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_17                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.001      ; 3.822      ;
; 3.706 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_19                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.008      ; 3.830      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
Worst Case Available Settling Time: 14.497 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+-------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                            ;
+------------------------------------------------------+--------+---------------+
; Clock                                                ; Slack  ; End Point TNS ;
+------------------------------------------------------+--------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 5.652  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.453 ; 0.000         ;
+------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                            ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.174 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.181 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                        ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 7.299 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                         ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.839 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                             ;
+------------------------------------------------------+-------+---------------+
; Clock                                                ; Slack ; End Point TNS ;
+------------------------------------------------------+-------+---------------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 4.752 ; 0.000         ;
; clock_50                                             ; 9.574 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.751 ; 0.000         ;
+------------------------------------------------------+-------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 5.652 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 4.188      ;
; 5.665 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.119     ; 4.156      ;
; 5.721 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.110     ; 4.109      ;
; 5.760 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 4.080      ;
; 5.762 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 4.087      ;
; 5.773 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.119     ; 4.048      ;
; 5.827 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.112     ; 4.001      ;
; 5.829 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.110     ; 4.001      ;
; 5.836 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.126     ; 3.978      ;
; 5.842 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 4.000      ;
; 5.855 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.117     ; 3.968      ;
; 5.870 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 3.979      ;
; 5.871 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_11 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.127     ; 3.930      ;
; 5.877 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[21]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.130     ; 3.933      ;
; 5.911 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.108     ; 3.921      ;
; 5.935 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.112     ; 3.893      ;
; 5.937 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[23]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.105     ; 3.898      ;
; 5.944 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.126     ; 3.870      ;
; 5.949 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 3.891      ;
; 5.951 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[16]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 3.891      ;
; 5.952 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.089     ; 3.899      ;
; 5.962 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.119     ; 3.859      ;
; 5.967 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.058     ; 3.915      ;
; 5.968 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[22]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 3.874      ;
; 5.969 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 3.871      ;
; 5.978 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 3.877      ;
; 5.979 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_11 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.127     ; 3.822      ;
; 5.982 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.119     ; 3.839      ;
; 5.985 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[21]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.130     ; 3.825      ;
; 5.997 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[47] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 3.843      ;
; 6.002 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[20]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 3.836      ;
; 6.007 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[19]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 3.831      ;
; 6.008 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_21 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.138     ; 3.782      ;
; 6.010 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[47] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.119     ; 3.811      ;
; 6.011 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.105     ; 3.824      ;
; 6.017 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.110     ; 3.813      ;
; 6.018 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.110     ; 3.812      ;
; 6.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.124     ; 3.790      ;
; 6.028 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_17 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.118     ; 3.782      ;
; 6.038 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.113     ; 3.777      ;
; 6.038 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.110     ; 3.792      ;
; 6.045 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[23]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.105     ; 3.790      ;
; 6.049 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[50] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 3.791      ;
; 6.059 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 3.790      ;
; 6.059 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[16]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 3.783      ;
; 6.061 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_11 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.125     ; 3.742      ;
; 6.062 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[50] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.119     ; 3.759      ;
; 6.063 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.112     ; 3.765      ;
; 6.064 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.095     ; 3.781      ;
; 6.066 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[47] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.110     ; 3.764      ;
; 6.067 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[21]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.128     ; 3.745      ;
; 6.070 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_23 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.113     ; 3.745      ;
; 6.072 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 3.777      ;
; 6.073 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_19 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.110     ; 3.745      ;
; 6.073 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_20 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.110     ; 3.745      ;
; 6.075 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.058     ; 3.807      ;
; 6.076 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[22]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.098     ; 3.766      ;
; 6.079 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.119     ; 3.742      ;
; 6.079 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_16 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.106     ; 3.743      ;
; 6.079 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_22 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.106     ; 3.743      ;
; 6.079 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 3.770      ;
; 6.084 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 3.756      ;
; 6.086 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.085     ; 3.769      ;
; 6.091 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[17]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.110     ; 3.739      ;
; 6.095 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.105     ; 3.740      ;
; 6.096 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[23]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.034     ; 3.857      ;
; 6.096 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[22]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.034     ; 3.857      ;
; 6.096 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[21]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.034     ; 3.857      ;
; 6.096 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[20]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.034     ; 3.857      ;
; 6.097 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.119     ; 3.724      ;
; 6.107 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[47] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 3.742      ;
; 6.109 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_14 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.113     ; 3.706      ;
; 6.110 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[20]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 3.728      ;
; 6.113 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.070     ; 3.757      ;
; 6.115 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[19]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.102     ; 3.723      ;
; 6.116 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_21 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.138     ; 3.674      ;
; 6.118 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[50] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.110     ; 3.712      ;
; 6.119 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.105     ; 3.716      ;
; 6.124 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.112     ; 3.704      ;
; 6.127 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[23]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 3.710      ;
; 6.128 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[18]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 3.719      ;
; 6.128 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 3.712      ;
; 6.132 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_18 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 3.695      ;
; 6.133 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[46] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 3.707      ;
; 6.133 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.126     ; 3.681      ;
; 6.136 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_17 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.118     ; 3.674      ;
; 6.137 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_13 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 3.688      ;
; 6.139 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[54] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.099     ; 3.702      ;
; 6.141 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[16]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 3.703      ;
; 6.144 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.112     ; 3.684      ;
; 6.146 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[46] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.119     ; 3.675      ;
; 6.146 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[48] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.113     ; 3.669      ;
; 6.152 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[54] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.118     ; 3.670      ;
; 6.153 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.110     ; 3.677      ;
; 6.153 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.126     ; 3.661      ;
; 6.154 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[46] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 3.686      ;
; 6.157 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.056     ; 3.727      ;
; 6.158 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[61] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[22]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 3.686      ;
; 6.158 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[60] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.100     ; 3.682      ;
; 6.159 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[50] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 3.690      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                             ; To Node                                                                                                                                                                      ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 14.453 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.514      ;
; 14.622 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 5.350      ;
; 14.622 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 5.350      ;
; 14.622 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 5.350      ;
; 14.622 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 5.350      ;
; 14.622 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 5.350      ;
; 14.622 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 5.350      ;
; 14.622 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 5.350      ;
; 14.622 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 5.350      ;
; 14.622 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 5.350      ;
; 14.622 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 5.350      ;
; 14.622 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[5]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 5.350      ;
; 14.622 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 5.350      ;
; 14.622 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 5.350      ;
; 14.622 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.015     ; 5.350      ;
; 14.663 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.304      ;
; 14.675 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.292      ;
; 14.675 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.292      ;
; 14.675 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.292      ;
; 14.675 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.292      ;
; 14.675 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.292      ;
; 14.675 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.292      ;
; 14.675 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.292      ;
; 14.675 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.292      ;
; 14.675 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.292      ;
; 14.675 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[5]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.292      ;
; 14.675 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.292      ;
; 14.675 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.292      ;
; 14.675 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.292      ;
; 14.728 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 5.246      ;
; 14.728 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 5.246      ;
; 14.728 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 5.246      ;
; 14.728 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 5.246      ;
; 14.728 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 5.246      ;
; 14.728 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 5.246      ;
; 14.728 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 5.246      ;
; 14.728 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 5.246      ;
; 14.728 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[5]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 5.246      ;
; 14.728 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 5.246      ;
; 14.728 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 5.246      ;
; 14.728 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 5.246      ;
; 14.728 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.013     ; 5.246      ;
; 14.736 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|altsyncram_do41:fifo_ram|ram_block11a0~porta_datain_reg0 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; 0.152      ; 5.425      ;
; 14.753 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_GET_DATA                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.191      ;
; 14.756 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_GET_DATA                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.211      ;
; 14.768 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 5.198      ;
; 14.768 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 5.198      ;
; 14.768 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 5.198      ;
; 14.816 ; delay_unit:delay_unit_inst|outport_cnt[1]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.151      ;
; 14.821 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 5.152      ;
; 14.821 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 5.152      ;
; 14.821 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|sample[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 5.152      ;
; 14.826 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_GET_DATA                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.021     ; 5.140      ;
; 14.840 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.129      ;
; 14.840 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.129      ;
; 14.840 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.129      ;
; 14.840 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.129      ;
; 14.840 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.129      ;
; 14.840 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.129      ;
; 14.840 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.129      ;
; 14.840 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.129      ;
; 14.840 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.129      ;
; 14.840 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.129      ;
; 14.840 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[5]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.129      ;
; 14.840 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.129      ;
; 14.840 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.129      ;
; 14.840 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|sample[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.129      ;
; 14.874 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:2:p2s_unit_1|bit_counter[1]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.019     ; 5.094      ;
; 14.877 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:1:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_GET_DATA                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.014     ; 5.096      ;
; 14.889 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[12]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.052      ;
; 14.890 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[13]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.051      ;
; 14.891 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[3]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.050      ;
; 14.891 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[6]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.050      ;
; 14.892 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[1]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.049      ;
; 14.892 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[2]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.049      ;
; 14.893 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[4]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.048      ;
; 14.893 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[5]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.048      ;
; 14.893 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[7]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.048      ;
; 14.893 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[8]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.048      ;
; 14.893 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[9]                                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.048      ;
; 14.893 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[11]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.048      ;
; 14.893 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[14]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.048      ;
; 14.894 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:3:p2s_unit_1|sample[10]                                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.046     ; 5.047      ;
; 14.902 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[4]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.043      ;
; 14.902 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[2]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.043      ;
; 14.902 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[15]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.043      ;
; 14.902 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[14]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.043      ;
; 14.902 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[13]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.043      ;
; 14.902 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.043      ;
; 14.902 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.043      ;
; 14.902 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:4:gain_right_inst|s2p_unit:s2p_unit_0|sample[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.042     ; 5.043      ;
; 14.913 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:3:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_IDLE                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.020     ; 5.054      ;
; 14.924 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_IDLE                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.020      ;
; 14.928 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:0:p2s_unit_1|bit_counter[1]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.041      ;
; 14.928 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:0:p2s_unit_1|bit_counter[2]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.041      ;
; 14.930 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:0:p2s_unit_1|bit_counter[3]                                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.018     ; 5.039      ;
; 14.939 ; delay_unit:delay_unit_inst|outport_cnt[0]                                                             ; gain_control:\gain_right_gen:5:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_WAIT_ACK                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.043     ; 5.005      ;
; 14.941 ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[0] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[0]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.001      ;
; 14.941 ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[0] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[1]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.001      ;
; 14.941 ; uart_interface:uart_interface_inst|uart_transceiver:uart_transceiver_inst|fifo:rxbuf_inst|read_ptr[0] ; uart_interface:uart_interface_inst|uart_regif_converter:uart_regif_converter_inst|nibble_reg2[2]                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 20.000       ; -0.045     ; 5.001      ;
+--------+-------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                            ; To Node                                                                              ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.174 ; delay_unit:delay_unit_inst|state.ST_WAIT_DATA_1                                      ; delay_unit:delay_unit_inst|state.ST_WAIT_DATA_1                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.049      ; 0.307      ;
; 0.180 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|state.ST_IDLE                   ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|state.ST_IDLE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|state.ST_WAIT_ACK               ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|state.ST_WAIT_ACK               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[3]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[2]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[2]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[1]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_b|bit_counter[1]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[1]                       ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[3]                       ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[3]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[2]                       ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[2]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[0]                       ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|bit_counter[0]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|state.ST_WAIT_ACK                    ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|state.ST_WAIT_ACK                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|state.ST_IDLE                        ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|state.ST_IDLE                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[3]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[3]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[2]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[2]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[1]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_a|bit_counter[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.181 ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|state.ST_IDLE       ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|state.ST_IDLE       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|state.ST_WAIT_ACK   ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|state.ST_WAIT_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|bit_counter[3]      ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|bit_counter[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|bit_counter[1]      ; gain_control:\gain_left_gen:2:gain_left_inst|s2p_unit:s2p_unit_0|bit_counter[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|state.ST_WAIT_ACK                    ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|state.ST_WAIT_ACK                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|state.ST_IDLE                        ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|state.ST_IDLE                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[3]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[3]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[2]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[2]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[1]                       ; mixer_unit:mixer_unit_inst_gc6_7|s2p_unit:s2p_b|bit_counter[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[1]      ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[3]      ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[2]      ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[0]      ; gain_control:\gain_left_gen:5:gain_left_inst|p2s_unit:p2s_unit_0|bit_counter[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|sample[0]                         ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|sample[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|sample[0]                         ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|sample[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:0:p2s_unit_1|sample[0]               ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:0:p2s_unit_1|sample[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|sample[0]                            ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|sample[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:2:p2s_unit_1|sample[0]               ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:2:p2s_unit_1|sample[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|sample[0]               ; delay_unit:delay_unit_inst|p2s_unit:\p2s_loop_1:1:p2s_unit_1|sample[0]               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|sample[0]                            ; mixer_unit:mixer_unit_inst_gc12_13|p2s_unit:p2s|sample[0]                            ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|state.ST_WAIT_ACK               ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|state.ST_WAIT_ACK               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|state.ST_IDLE                   ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|state.ST_IDLE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[1]                    ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[2]                    ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[3]                    ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[0]                    ; mixer_unit:mixer_unit_inst_mx_right_1|p2s_unit:p2s|bit_counter[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[3]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[2]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[2]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[1]                  ; mixer_unit:mixer_unit_inst_mx_right_1|s2p_unit:s2p_a|bit_counter[1]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|state.ST_WAIT_ACK                  ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|state.ST_WAIT_ACK                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|state.ST_IDLE                      ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|state.ST_IDLE                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|bit_counter[3]                     ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|bit_counter[3]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|bit_counter[2]                     ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|bit_counter[2]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|bit_counter[1]                     ; mixer_unit:mixer_unit_inst_gc12_13|s2p_unit:s2p_a|bit_counter[1]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[1]    ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[2]    ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]    ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[0]    ; gain_control:\gain_right_gen:4:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:5:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[1]    ; gain_control:\gain_right_gen:5:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:5:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[2]    ; gain_control:\gain_right_gen:5:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:5:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]    ; gain_control:\gain_right_gen:5:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:5:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[0]    ; gain_control:\gain_right_gen:5:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|state.ST_IDLE                   ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|state.ST_IDLE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|state.ST_WAIT_ACK               ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|state.ST_WAIT_ACK               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[1]                    ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[1]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[2]                    ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[2]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[3]                    ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[3]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|state.ST_IDLE                   ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|state.ST_IDLE                   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|state.ST_WAIT_ACK               ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|state.ST_WAIT_ACK               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[0]                    ; mixer_unit:mixer_unit_inst_mx_right_0|p2s_unit:p2s|bit_counter[0]                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|bit_counter[3]                  ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|bit_counter[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|bit_counter[2]                  ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|bit_counter[2]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|bit_counter[1]                  ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_b|bit_counter[1]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|bit_counter[3]                  ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|bit_counter[3]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|bit_counter[2]                  ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|bit_counter[2]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|bit_counter[1]                  ; mixer_unit:mixer_unit_inst_mx_right_0|s2p_unit:s2p_a|bit_counter[1]                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|state.ST_WAIT_ACK                  ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|state.ST_WAIT_ACK                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|state.ST_IDLE                      ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|state.ST_IDLE                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|state.ST_IDLE                      ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|state.ST_IDLE                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|state.ST_WAIT_ACK                  ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|state.ST_WAIT_ACK                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[0]                       ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[0]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[1]                       ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[1]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[2]                       ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[2]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[3]                       ; mixer_unit:mixer_unit_inst_gc10_11|p2s_unit:p2s|bit_counter[3]                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|bit_counter[3]                     ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|bit_counter[3]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|bit_counter[2]                     ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|bit_counter[2]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|bit_counter[1]                     ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_b|bit_counter[1]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|bit_counter[3]                     ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|bit_counter[3]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|bit_counter[2]                     ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|bit_counter[2]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|bit_counter[1]                     ; mixer_unit:mixer_unit_inst_gc10_11|s2p_unit:s2p_a|bit_counter[1]                     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[1]    ; gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[2]    ; gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]    ; gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_WAIT_ACK ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_WAIT_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_IDLE     ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|state.ST_IDLE     ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[0]    ; gain_control:\gain_right_gen:2:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|bit_counter[3]    ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|bit_counter[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|bit_counter[1]    ; gain_control:\gain_right_gen:2:gain_right_inst|s2p_unit:s2p_unit_0|bit_counter[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:3:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]    ; gain_control:\gain_right_gen:3:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[3]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:3:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[2]    ; gain_control:\gain_right_gen:3:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[2]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:3:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[1]    ; gain_control:\gain_right_gen:3:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[1]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; gain_control:\gain_right_gen:3:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[0]    ; gain_control:\gain_right_gen:3:gain_right_inst|p2s_unit:p2s_unit_0|bit_counter[0]    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[0]                         ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[0]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[3]                         ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[3]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[2]                         ; mixer_unit:mixer_unit_inst_gc8_9|p2s_unit:p2s|bit_counter[2]                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.042      ; 0.307      ;
+-------+--------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                              ; To Node                                                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.181 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[27][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[27][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[23][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[23][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[19][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[19][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[31][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[31][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[26][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[26][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[18][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[18][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[20][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[20][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[28][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[28][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[1]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000100                                                                           ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000100                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[1]  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a3                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a3                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a4                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a4                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a1                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a5                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a5                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[0]  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000001                                                                           ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000001                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000100000                                                                           ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000100000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[2]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.010000000                                                                            ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.010000000                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a2                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a2                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[2]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.315      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                         ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_request                                                                             ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_request                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|init_done                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|init_done                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.101                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.101                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.101                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.101                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[0]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[1]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[3]                                                                                    ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[3]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[22][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[22][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[30][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[30][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[25][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[25][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[21][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[21][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[17][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[17][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[29][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[29][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[16][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[16][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[24][0]                                                                                                           ; sdram_interface:sdram_interface_inst|fifo:\fifo_be_16_gen:fifo_be|ram[24][0]                                                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a3                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a2                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[1]                                                                                    ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[1]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[0]                                                                                    ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[2]                                                                                    ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[4]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.316      ;
; 0.182 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.010                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.010                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.000                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.000                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[2]                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[0]                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[0]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[1]                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[1]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.307      ;
; 0.188 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|wr_address  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|wr_address ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[2]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[2]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[0]                       ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.315      ;
; 0.191 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[4]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                         ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_request                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.318      ;
; 0.193 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[2]                                                                                   ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.111                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.193 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[3]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a4                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.319      ;
; 0.195 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a5                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[5]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.320      ;
; 0.197 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[4]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[4]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.322      ;
; 0.199 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                                ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.325      ;
; 0.202 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[5]                                                         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|delayed_wrptr_g[5]                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.327      ;
; 0.203 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                                ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.328      ;
; 0.205 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.111                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.101                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.331      ;
; 0.210 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.111                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.336      ;
; 0.212 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a0                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|counter8a1                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.337      ;
; 0.218 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|counter5a0                             ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|rdptr_g[0]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.344      ;
; 0.225 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.350      ;
; 0.233 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_refs[2]                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.358      ;
; 0.234 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.000                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.359      ;
; 0.237 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000001                                                                           ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.363      ;
; 0.247 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.000001000                                                                            ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000001000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.373      ;
; 0.247 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[0]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[0]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.372      ;
; 0.247 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|sub_parity10a[1]                       ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|a_graycounter_mjc:wrptr_g1p|parity9                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.372      ;
; 0.249 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[2]~_Duplicate_1                                                                       ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|rd_valid[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.375      ;
; 0.253 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[0]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.387      ;
; 0.254 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[3]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.388      ;
; 0.254 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[1]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.388      ;
; 0.254 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a[5]        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|alt_synch_pipe_tnl:rs_dgwp|dffpipe_ed9:dffpipe13|dffe15a[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.050      ; 0.388      ;
; 0.254 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[5]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[4]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.379      ;
; 0.257 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_0[27] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[27]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.384      ;
; 0.257 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.010                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.010                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.383      ;
; 0.259 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[5]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[2]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.384      ;
; 0.259 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|alt_synch_pipe_0ol:ws_dgrp|dffpipe_hd9:dffpipe9|dffe11a[5]         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_brp|dffe12a[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.384      ;
; 0.262 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.111                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.388      ;
; 0.264 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[0]                                                         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|altsyncram_7o41:fifo_ram|ram_block5a0~porta_address_reg0          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.240      ; 0.608      ;
; 0.264 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[3]                                                         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_bwp|dffe12a[3]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.389      ;
; 0.265 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[1]                                                         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_bwp|dffe12a[0]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.390      ;
; 0.266 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|sub_parity7a[0]                        ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_wr_inst|dcfifo:dcfifo_component|dcfifo_han1:auto_generated|a_graycounter_q57:rdptr_g1p|parity6                               ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.392      ;
; 0.266 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                  ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.010                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.392      ;
; 0.267 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entry_1[26] ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|active_data[26]                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 0.394      ;
; 0.267 ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|wrptr_g[1]                                                         ; sdram_interface:sdram_interface_inst|fifo_sync_dc:dcfifo_rd_inst|dcfifo:dcfifo_component|dcfifo_ban1:auto_generated|dffpipe_dd9:ws_bwp|dffe12a[1]                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 0.392      ;
; 0.268 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.010                                                                                 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.011                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.394      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 7.299 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[3]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 2.559      ;
; 7.299 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 2.559      ;
; 7.300 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[2]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.539      ;
; 7.300 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[20]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 2.547      ;
; 7.300 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[19]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.093     ; 2.547      ;
; 7.300 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[17]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.539      ;
; 7.301 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[22]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.089     ; 2.550      ;
; 7.301 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[16]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.089     ; 2.550      ;
; 7.302 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[20]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.489      ;
; 7.302 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[19]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.147     ; 2.489      ;
; 7.302 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[17]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.155     ; 2.481      ;
; 7.303 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[21]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.121     ; 2.516      ;
; 7.303 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[22]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.143     ; 2.492      ;
; 7.303 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[16]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.143     ; 2.492      ;
; 7.305 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[21]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.175     ; 2.458      ;
; 7.309 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[23]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.535      ;
; 7.309 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[18]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 2.547      ;
; 7.311 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[23]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 2.477      ;
; 7.311 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[18]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.138     ; 2.489      ;
; 7.315 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[0]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 2.564      ;
; 7.315 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[31]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.061     ; 2.564      ;
; 7.316 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[24]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 2.542      ;
; 7.316 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[15]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 2.542      ;
; 7.316 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[12]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 2.555      ;
; 7.316 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 2.555      ;
; 7.316 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 2.542      ;
; 7.316 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 2.542      ;
; 7.316 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.065     ; 2.559      ;
; 7.316 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.065     ; 2.559      ;
; 7.316 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.063     ; 2.561      ;
; 7.316 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[3]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 2.548      ;
; 7.316 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.063     ; 2.561      ;
; 7.316 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.082     ; 2.542      ;
; 7.317 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[5]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.537      ;
; 7.317 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[11]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.110     ; 2.513      ;
; 7.317 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[8]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.532      ;
; 7.317 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[6]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.091     ; 2.532      ;
; 7.317 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[4]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.110     ; 2.513      ;
; 7.317 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.110     ; 2.513      ;
; 7.317 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[12]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.537      ;
; 7.317 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_bank[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.055     ; 2.568      ;
; 7.317 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[31]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.115     ; 2.506      ;
; 7.318 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_dqm[1]         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.519      ;
; 7.318 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[2]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.117     ; 2.505      ;
; 7.318 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_bank[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.117     ; 2.505      ;
; 7.318 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[15]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 2.484      ;
; 7.318 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[12]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.123     ; 2.497      ;
; 7.318 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[10]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.123     ; 2.497      ;
; 7.318 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[9]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 2.484      ;
; 7.318 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[8]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 2.484      ;
; 7.318 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[24]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.136     ; 2.484      ;
; 7.318 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[6]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.119     ; 2.501      ;
; 7.318 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[5]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.119     ; 2.501      ;
; 7.318 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[4]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.117     ; 2.503      ;
; 7.318 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[3]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.130     ; 2.490      ;
; 7.318 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[2]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.117     ; 2.503      ;
; 7.319 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[14]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.525      ;
; 7.319 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[11]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.164     ; 2.455      ;
; 7.321 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[14]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 2.467      ;
; 7.322 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[30]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 2.569      ;
; 7.322 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[28]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 2.569      ;
; 7.322 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[27]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 2.569      ;
; 7.322 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[26]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 2.569      ;
; 7.322 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[25]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 2.569      ;
; 7.322 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 2.569      ;
; 7.322 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.049     ; 2.569      ;
; 7.323 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[29]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.057     ; 2.560      ;
; 7.323 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[1]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.072     ; 2.545      ;
; 7.323 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[10]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.057     ; 2.560      ;
; 7.324 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[7]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.076     ; 2.540      ;
; 7.324 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[30]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.511      ;
; 7.324 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[28]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.511      ;
; 7.324 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[27]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.511      ;
; 7.324 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[26]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.511      ;
; 7.324 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[25]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.511      ;
; 7.324 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[7]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.103     ; 2.511      ;
; 7.325 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[13]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.086     ; 2.529      ;
; 7.325 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[29]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.111     ; 2.502      ;
; 7.325 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[1]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.126     ; 2.487      ;
; 7.327 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[0]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.517      ;
; 7.327 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[9]        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.096     ; 2.517      ;
; 7.327 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[13]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.140     ; 2.471      ;
; 7.329 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_data[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.150     ; 2.459      ;
; 7.401 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_17 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.109     ; 2.418      ;
; 7.401 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_19 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.426      ;
; 7.401 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_20 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.101     ; 2.426      ;
; 7.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_16 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.097     ; 2.429      ;
; 7.402 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_22 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.097     ; 2.429      ;
; 7.404 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_21 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.129     ; 2.395      ;
; 7.410 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_18 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.092     ; 2.426      ;
; 7.410 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_23 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.104     ; 2.414      ;
; 7.416 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_31 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.069     ; 2.443      ;
; 7.417 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_2  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 2.440      ;
; 7.417 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_3  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.084     ; 2.427      ;
; 7.417 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_4  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.071     ; 2.440      ;
; 7.417 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_5  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.438      ;
; 7.417 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_6  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.073     ; 2.438      ;
; 7.417 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_8  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.421      ;
; 7.417 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_9  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.090     ; 2.421      ;
; 7.417 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_10 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 10.000       ; -0.077     ; 2.434      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                 ; To Node                                                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 1.839 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|za_valid                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.234      ; 2.157      ;
; 2.021 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[29]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.163      ;
; 2.021 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[28]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.163      ;
; 2.021 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[23]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 2.164      ;
; 2.021 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[22]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 2.164      ;
; 2.021 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[21]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 2.164      ;
; 2.021 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[20]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.059      ; 2.164      ;
; 2.021 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[19]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.163      ;
; 2.021 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[18]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.163      ;
; 2.021 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[17]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.163      ;
; 2.021 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[16]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.163      ;
; 2.021 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.163      ;
; 2.021 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.100000000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.163      ;
; 2.021 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|f_pop                                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.058      ; 2.163      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[31]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.157      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[30]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.157      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[7]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.154      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[6]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.154      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[5]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.161      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[4]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.154      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[3]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.154      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[2]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.157      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[1]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.161      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[0]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.161      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|rd_valid[1]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.156      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|rd_address ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.051      ; 2.161      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_addr[12]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 2.153      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[14]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.158      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[3]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.158      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[2]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.158      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[4]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.158      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[6]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.158      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[7]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.158      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[10]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.158      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[8]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.158      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[9]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.158      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[12]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.158      ;
; 2.026 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[13]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.158      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_addr[5]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.152      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[3]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[27]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.159      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[26]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.159      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[25]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.159      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[24]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.159      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[15]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.152      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[14]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.152      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[13]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.152      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[12]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.041      ; 2.152      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[11]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.157      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[10]~_Duplicate_1                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.157      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[9]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.157      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_data[8]~_Duplicate_1                                                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.157      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|rd_valid[0]                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.157      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[1]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[1]~_Duplicate_1                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.157      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[0]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[0]~_Duplicate_1                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.157      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_cmd[2]                                                                                   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_cmd[2]~_Duplicate_1                                                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.157      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.000010000                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.155      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.000001000                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.155      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000100                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000010000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.155      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000001000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.044      ; 2.155      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.160      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|entries[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.160      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|sdram_ctrl_wrapper_input_efifo_module:the_sdram_ctrl_wrapper_input_efifo_module|wr_address ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.049      ; 2.160      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000001                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.157      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.000000001                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.157      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000100000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_count[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_next.010000000                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.000000010                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.047      ; 2.158      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.001000000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|ack_refresh_request                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.157      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|m_state.010000000                                                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_request                                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.046      ; 2.157      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|init_done                                                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.043      ; 2.154      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.101                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.149      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.101                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.149      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[2]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.149      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.111                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.010                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[0]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.149      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_count[1]                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.149      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_next.000                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.011                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.149      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.111                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.149      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.010                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 2.149      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.000                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|i_state.001                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 2.148      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[11]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.159      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[5]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.159      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[1]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.159      ;
; 2.027 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|refresh_counter[0]                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.048      ; 2.159      ;
; 2.119 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_18                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.010      ; 2.193      ;
; 2.119 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_23                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; -0.003     ; 2.180      ;
; 2.127 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_16                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.004      ; 2.195      ;
; 2.127 ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; sdram_interface:sdram_interface_inst|sdram_ctrl:sdram_ctrl_inst|sdram_ctrl_wrapper:wrapper|oe~_Duplicate_19                                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.001      ; 2.192      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 25
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
Worst Case Available Settling Time: 17.005 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                              ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Clock                                                 ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack                                      ; 1.513 ; 0.174 ; 4.936    ; 1.839   ; 4.684               ;
;  clock_50                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 9.574               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 9.389 ; 0.174 ; N/A      ; N/A     ; 9.692               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 1.513 ; 0.181 ; 4.936    ; 1.839   ; 4.684               ;
; Design-wide TNS                                       ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock_50                                             ; N/A   ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+-------------------------------------------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; wm8731_clk    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2s_dac_sdat  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sclk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; uart_txd      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; la_uart_rxd   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; la_uart_txd   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_clk      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_cke      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_dqm[0]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_dqm[1]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_dqm[2]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_dqm[3]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_we_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_cas_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_ras_n    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_cs_n     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_ba[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_ba[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_addr[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_addr[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_addr[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_addr[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_addr[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_addr[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_addr[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_addr[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_addr[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_addr[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_addr[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_addr[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_addr[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; i2c_sdat      ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[0]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[1]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[2]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[3]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[4]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[5]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[6]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[7]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[8]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[9]  ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[10] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[11] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[12] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[13] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[14] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[15] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[16] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[17] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[18] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[19] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[20] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[21] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[22] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[23] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[24] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[25] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[26] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[27] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[28] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[29] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[30] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; dram_data[31] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; i2c_sdat                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; dram_data[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; uart_rxd                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; reset_n_extern          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; clock_ext_50            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i2s_dac_ws              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i2s_sclk                ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i2s_adc_ws              ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; i2s_adc_sdat            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; wm8731_clk    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; i2s_dac_sdat  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.97e-09 V                   ; 2.38 V              ; -0.0182 V           ; 0.206 V                              ; 0.041 V                              ; 3.07e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.97e-09 V                  ; 2.38 V             ; -0.0182 V          ; 0.206 V                             ; 0.041 V                             ; 3.07e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; uart_txd      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.97e-09 V                   ; 2.33 V              ; -0.00219 V          ; 0.227 V                              ; 0.048 V                              ; 2.69e-09 s                  ; 3.44e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.97e-09 V                  ; 2.33 V             ; -0.00219 V         ; 0.227 V                             ; 0.048 V                             ; 2.69e-09 s                 ; 3.44e-09 s                 ; Yes                       ; Yes                       ;
; la_uart_rxd   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.97e-09 V                   ; 2.38 V              ; -0.0182 V           ; 0.206 V                              ; 0.041 V                              ; 3.07e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.97e-09 V                  ; 2.38 V             ; -0.0182 V          ; 0.206 V                             ; 0.041 V                             ; 3.07e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; la_uart_txd   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.97e-09 V                   ; 2.38 V              ; -0.0182 V           ; 0.206 V                              ; 0.041 V                              ; 3.07e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.97e-09 V                  ; 2.38 V             ; -0.0182 V          ; 0.206 V                             ; 0.041 V                             ; 3.07e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; dram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.97e-09 V                   ; 2.38 V              ; -0.0182 V           ; 0.206 V                              ; 0.041 V                              ; 3.07e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.97e-09 V                  ; 2.38 V             ; -0.0182 V          ; 0.206 V                             ; 0.041 V                             ; 3.07e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; dram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_dqm[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_dqm[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.183 V                              ; 0.036 V                              ; 2.95e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.183 V                             ; 0.036 V                             ; 2.95e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; dram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.183 V                              ; 0.036 V                              ; 2.95e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.183 V                             ; 0.036 V                             ; 2.95e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; dram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.183 V                              ; 0.036 V                              ; 2.95e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.183 V                             ; 0.036 V                             ; 2.95e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.183 V                              ; 0.036 V                              ; 2.95e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.183 V                             ; 0.036 V                             ; 2.95e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.183 V                              ; 0.036 V                              ; 2.95e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.183 V                             ; 0.036 V                             ; 2.95e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.183 V                              ; 0.036 V                              ; 2.95e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.183 V                             ; 0.036 V                             ; 2.95e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; i2c_sdat      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.97e-09 V                   ; 2.38 V              ; -0.0182 V           ; 0.206 V                              ; 0.041 V                              ; 3.07e-10 s                  ; 4.5e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 5.97e-09 V                  ; 2.38 V             ; -0.0182 V          ; 0.206 V                             ; 0.041 V                             ; 3.07e-10 s                 ; 4.5e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.183 V                              ; 0.036 V                              ; 2.95e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.183 V                             ; 0.036 V                             ; 2.95e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; wm8731_clk    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; i2s_dac_sdat  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; i2c_sclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.11e-07 V                   ; 2.35 V              ; -0.0157 V           ; 0.099 V                              ; 0.04 V                               ; 4.46e-10 s                  ; 5.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.11e-07 V                  ; 2.35 V             ; -0.0157 V          ; 0.099 V                             ; 0.04 V                              ; 4.46e-10 s                 ; 5.75e-10 s                 ; Yes                       ; Yes                       ;
; uart_txd      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.11e-07 V                   ; 2.33 V              ; -0.000991 V         ; 0.123 V                              ; 0.042 V                              ; 3.28e-09 s                  ; 4.23e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.11e-07 V                  ; 2.33 V             ; -0.000991 V        ; 0.123 V                             ; 0.042 V                             ; 3.28e-09 s                 ; 4.23e-09 s                 ; Yes                       ; Yes                       ;
; la_uart_rxd   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.11e-07 V                   ; 2.35 V              ; -0.0157 V           ; 0.099 V                              ; 0.04 V                               ; 4.46e-10 s                  ; 5.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.11e-07 V                  ; 2.35 V             ; -0.0157 V          ; 0.099 V                             ; 0.04 V                              ; 4.46e-10 s                 ; 5.75e-10 s                 ; Yes                       ; Yes                       ;
; la_uart_txd   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.11e-07 V                   ; 2.35 V              ; -0.0157 V           ; 0.099 V                              ; 0.04 V                               ; 4.46e-10 s                  ; 5.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.11e-07 V                  ; 2.35 V             ; -0.0157 V          ; 0.099 V                             ; 0.04 V                              ; 4.46e-10 s                 ; 5.75e-10 s                 ; Yes                       ; Yes                       ;
; dram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.11e-07 V                   ; 2.35 V              ; -0.0157 V           ; 0.099 V                              ; 0.04 V                               ; 4.46e-10 s                  ; 5.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.11e-07 V                  ; 2.35 V             ; -0.0157 V          ; 0.099 V                             ; 0.04 V                              ; 4.46e-10 s                 ; 5.75e-10 s                 ; Yes                       ; Yes                       ;
; dram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_dqm[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_dqm[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.013 V            ; 0.087 V                              ; 0.034 V                              ; 4.36e-10 s                  ; 5.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.013 V           ; 0.087 V                             ; 0.034 V                             ; 4.36e-10 s                 ; 5.57e-10 s                 ; Yes                       ; Yes                       ;
; dram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.013 V            ; 0.087 V                              ; 0.034 V                              ; 4.36e-10 s                  ; 5.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.013 V           ; 0.087 V                             ; 0.034 V                             ; 4.36e-10 s                 ; 5.57e-10 s                 ; Yes                       ; Yes                       ;
; dram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.013 V            ; 0.087 V                              ; 0.034 V                              ; 4.36e-10 s                  ; 5.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.013 V           ; 0.087 V                             ; 0.034 V                             ; 4.36e-10 s                 ; 5.57e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.013 V            ; 0.087 V                              ; 0.034 V                              ; 4.36e-10 s                  ; 5.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.013 V           ; 0.087 V                             ; 0.034 V                             ; 4.36e-10 s                 ; 5.57e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.013 V            ; 0.087 V                              ; 0.034 V                              ; 4.36e-10 s                  ; 5.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.013 V           ; 0.087 V                             ; 0.034 V                             ; 4.36e-10 s                 ; 5.57e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.013 V            ; 0.087 V                              ; 0.034 V                              ; 4.36e-10 s                  ; 5.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.013 V           ; 0.087 V                             ; 0.034 V                             ; 4.36e-10 s                 ; 5.57e-10 s                 ; Yes                       ; Yes                       ;
; dram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; i2c_sdat      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.11e-07 V                   ; 2.35 V              ; -0.0157 V           ; 0.099 V                              ; 0.04 V                               ; 4.46e-10 s                  ; 5.75e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.11e-07 V                  ; 2.35 V             ; -0.0157 V          ; 0.099 V                             ; 0.04 V                              ; 4.46e-10 s                 ; 5.75e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.013 V            ; 0.087 V                              ; 0.034 V                              ; 4.36e-10 s                  ; 5.57e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.013 V           ; 0.087 V                             ; 0.034 V                             ; 4.36e-10 s                 ; 5.57e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; wm8731_clk    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; i2s_dac_sdat  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; i2c_sclk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; uart_txd      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.64 V              ; -0.00715 V          ; 0.215 V                              ; 0.119 V                              ; 2.17e-09 s                  ; 2.79e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.64 V             ; -0.00715 V         ; 0.215 V                             ; 0.119 V                             ; 2.17e-09 s                 ; 2.79e-09 s                 ; No                        ; Yes                       ;
; la_uart_rxd   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; la_uart_txd   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; dram_clk      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; dram_cke      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_dqm[0]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_dqm[1]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_dqm[2]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_dqm[3]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.72 V              ; -0.00885 V          ; 0.141 V                              ; 0.021 V                              ; 2.66e-10 s                  ; 3.4e-10 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.72 V             ; -0.00885 V         ; 0.141 V                             ; 0.021 V                             ; 2.66e-10 s                 ; 3.4e-10 s                  ; Yes                       ; Yes                       ;
; dram_we_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_cas_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_ras_n    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_cs_n     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_ba[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.72 V              ; -0.00885 V          ; 0.141 V                              ; 0.021 V                              ; 2.66e-10 s                  ; 3.4e-10 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.72 V             ; -0.00885 V         ; 0.141 V                             ; 0.021 V                             ; 2.66e-10 s                 ; 3.4e-10 s                  ; Yes                       ; Yes                       ;
; dram_ba[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_addr[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_addr[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_addr[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.72 V              ; -0.00885 V          ; 0.141 V                              ; 0.021 V                              ; 2.66e-10 s                  ; 3.4e-10 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.72 V             ; -0.00885 V         ; 0.141 V                             ; 0.021 V                             ; 2.66e-10 s                 ; 3.4e-10 s                  ; Yes                       ; Yes                       ;
; dram_addr[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_addr[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_addr[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_addr[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.72 V              ; -0.00885 V          ; 0.141 V                              ; 0.021 V                              ; 2.66e-10 s                  ; 3.4e-10 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.72 V             ; -0.00885 V         ; 0.141 V                             ; 0.021 V                             ; 2.66e-10 s                 ; 3.4e-10 s                  ; Yes                       ; Yes                       ;
; dram_addr[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.72 V              ; -0.00885 V          ; 0.141 V                              ; 0.021 V                              ; 2.66e-10 s                  ; 3.4e-10 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.72 V             ; -0.00885 V         ; 0.141 V                             ; 0.021 V                             ; 2.66e-10 s                 ; 3.4e-10 s                  ; Yes                       ; Yes                       ;
; dram_addr[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_addr[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_addr[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.72 V              ; -0.00885 V          ; 0.141 V                              ; 0.021 V                              ; 2.66e-10 s                  ; 3.4e-10 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.72 V             ; -0.00885 V         ; 0.141 V                             ; 0.021 V                             ; 2.66e-10 s                 ; 3.4e-10 s                  ; Yes                       ; Yes                       ;
; dram_addr[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_addr[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; i2c_sdat      ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 5.25e-08 V                   ; 2.71 V              ; -0.00384 V          ; 0.138 V                              ; 0.006 V                              ; 2.68e-10 s                  ; 3.59e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 5.25e-08 V                  ; 2.71 V             ; -0.00384 V         ; 0.138 V                             ; 0.006 V                             ; 2.68e-10 s                 ; 3.59e-10 s                 ; Yes                       ; Yes                       ;
; dram_data[0]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[1]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[2]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[3]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[4]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[5]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[6]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[7]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[8]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[9]  ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[10] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[11] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[12] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[13] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[14] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.72 V              ; -0.00885 V          ; 0.141 V                              ; 0.021 V                              ; 2.66e-10 s                  ; 3.4e-10 s                   ; Yes                        ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.72 V             ; -0.00885 V         ; 0.141 V                             ; 0.021 V                             ; 2.66e-10 s                 ; 3.4e-10 s                  ; Yes                       ; Yes                       ;
; dram_data[15] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[16] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[17] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[18] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[19] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[20] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[21] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[22] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[23] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[24] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[25] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[26] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[27] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[28] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[29] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[30] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; dram_data[31] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                         ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 125382   ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 12       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 30880    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                          ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 125382   ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 12       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 12       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 30880    ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                      ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 215      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                       ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock                                             ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 215      ; 0        ; 0        ; 0        ;
+------------------------------------------------------+------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 39    ; 39   ;
; Unconstrained Input Port Paths  ; 99    ; 99   ;
; Unconstrained Output Ports      ; 63    ; 63   ;
; Unconstrained Output Port Paths ; 130   ; 130  ;
+---------------------------------+-------+------+


+---------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                  ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; Target                                               ; Clock                                                ; Type      ; Status      ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+
; clock_ext_50                                         ; clock_50                                             ; Base      ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; Generated ; Constrained ;
+------------------------------------------------------+------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; dram_data[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sdat       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_adc_sdat   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_adc_ws     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_dac_ws     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_sclk       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n_extern ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rxd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; dram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_dqm[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_dqm[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_dqm[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_dqm[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sdat      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_dac_sdat  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; la_uart_rxd   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; la_uart_txd   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wm8731_clk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; dram_data[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sdat       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_adc_sdat   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_adc_ws     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_dac_ws     ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_sclk       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset_n_extern ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_rxd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                            ;
+---------------+---------------------------------------------------------------------------------------+
; Output Port   ; Comment                                                                               ;
+---------------+---------------------------------------------------------------------------------------+
; dram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_cs_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_data[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_dqm[0]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_dqm[1]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_dqm[2]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_dqm[3]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; dram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sclk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2c_sdat      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; i2s_dac_sdat  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; la_uart_rxd   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; la_uart_txd   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; uart_txd      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; wm8731_clk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Tue Jan 21 00:38:58 2020
Info: Command: quartus_sta fpga_audiofx -c fpga_audiofx
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_ban1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_hd9:dffpipe9|dffe10a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_gd9:dffpipe6|dffe7a* 
    Info (332165): Entity dcfifo_han1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_fd9:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_ed9:dffpipe13|dffe14a* 
Info (332104): Reading SDC File: 'fpga_audiofx.sdc'
Info (332110): Deriving PLL clocks
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 25 -multiply_by 6 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 1.513
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.513               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.389               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.386
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.386               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.401               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 4.936
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.936               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 3.550
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.550               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.694
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.694               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.707               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.891               0.000 clock_50 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
    Info (332114): Worst Case Available Settling Time: 13.975 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 2.143
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.143               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    10.128               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.339
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.339               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.353               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 5.423
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.423               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 3.151
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.151               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.684
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.684               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.692               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.887               0.000 clock_50 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
    Info (332114): Worst Case Available Settling Time: 14.497 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 5.652
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.652               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    14.453               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.174
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.174               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.181               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 7.299
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.299               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case removal slack is 1.839
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.839               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case minimum pulse width slack is 4.752
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.752               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.574               0.000 clock_50 
    Info (332119):     9.751               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 25 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 25
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.040
    Info (332114): Worst Case Available Settling Time: 17.005 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 4894 megabytes
    Info: Processing ended: Tue Jan 21 00:39:09 2020
    Info: Elapsed time: 00:00:11
    Info: Total CPU time (on all processors): 00:00:11


