Release 10.1.03 - xst K.39 (lin64)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : mixed
Input File Name                    : "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/devl/synthesis/plb_scheduler_xst.prj"

---- Target Parameters
Target Device                      : Virtex5
Output File Name                   : "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/devl/synthesis/plb_scheduler_xst.ngc"

---- Source Options
Top Module Name                    : plb_scheduler
Work Library                       : plb_scheduler_v1_00_a

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Effort                : 2
Optimization Goal                  : speed
RTL Output                         : YES
Hierarchy Separator                : /

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/family_support.vhd" in Library proc_common_v2_00_a.
Architecture family_support of Entity family_support is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" in Library proc_common_v2_00_a.
Architecture proc_common_pkg of Entity proc_common_pkg is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/muxf_struct_f.vhd" in Library proc_common_v2_00_a.
Architecture imp of Entity muxf_struct is up to date.
Architecture imp of Entity muxf_struct_f is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/cntr_incr_decr_addn_f.vhd" in Library proc_common_v2_00_a.
Architecture imp of Entity cntr_incr_decr_addn_f is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/dynshreg_f.vhd" in Library proc_common_v2_00_a.
Architecture behavioral of Entity dynshreg_f is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd" in Library proc_common_v2_00_a.
Architecture implementation of Entity or_muxcy is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_rbu_f.vhd" in Library proc_common_v2_00_a.
Architecture imp of Entity srl_fifo_rbu_f is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/counter_f.vhd" in Library proc_common_v2_00_a.
Architecture imp of Entity counter_f is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/srl_fifo_f.vhd" in Library proc_common_v2_00_a.
Architecture imp of Entity srl_fifo_f is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd" in Library proc_common_v2_00_a.
Architecture imp of Entity pselect_f is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd" in Library proc_common_v2_00_a.
Architecture imp of Entity or_gate128 is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/ipif_pkg.vhd" in Library proc_common_v2_00_a.
Architecture ipif_pkg of Entity ipif_pkg is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd" in Library plbv46_slave_single_v1_00_a.
Architecture imp of Entity plb_address_decoder is up to date.
Compiling vhdl file "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/hdl/vhdl/parallel.vhd" in Library plb_scheduler_v1_00_a.
Architecture imp of Entity parallel is up to date.
Compiling vhdl file "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/hdl/vhdl/infer_bram.vhd" in Library plb_scheduler_v1_00_a.
Architecture implementation of Entity infer_bram is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v1_00_a/hdl/vhdl/data_width_adapter.vhd" in Library plbv46_master_single_v1_00_a.
Architecture implementation of Entity data_width_adapter is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v1_00_a/hdl/vhdl/data_mirror_128.vhd" in Library plbv46_master_single_v1_00_a.
Architecture implementation of Entity data_mirror_128 is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd" in Library plbv46_slave_single_v1_00_a.
Architecture implementation of Entity plb_slave_attachment is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd" in Library plbv46_slave_single_v1_00_a.
Architecture implementation of Entity plbv46_slave_single is up to date.
Compiling vhdl file "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v1_00_a/hdl/vhdl/plbv46_master_single.vhd" in Library plbv46_master_single_v1_00_a.
Architecture implementation of Entity plbv46_master_single is up to date.
Compiling vhdl file "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/hdl/vhdl/user_logic.vhd" in Library plb_scheduler_v1_00_a.
Entity <user_logic> compiled.
Entity <user_logic> (Architecture <imp>) compiled.
Compiling vhdl file "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/hdl/vhdl/plb_scheduler.vhd" in Library plb_scheduler_v1_00_a.
Architecture imp of Entity plb_scheduler is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <plb_scheduler> in library <plb_scheduler_v1_00_a> (architecture <imp>) with generics.
	C_BASEADDR = "11111111111111111111111111111111"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "00000000000000000000000000000000"
	C_INCLUDE_DPHASE_TIMER = 0
	C_MPLB_AWIDTH = 32
	C_MPLB_CLK_PERIOD_PS = 10000
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 32
	C_MPLB_P2P = 0
	C_MPLB_SMALLEST_SLAVE = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
WARNING:Xst:821 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 206: Loop body will iterate zero times

Analyzing hierarchy for entity <plbv46_slave_single> in library <plbv46_slave_single_v1_00_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1,4)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <plbv46_master_single> in library <plbv46_master_single_v1_00_a> (architecture <implementation>) with generics.
	C_FAMILY = "virtex5"
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 32

Analyzing hierarchy for entity <user_logic> in library <plb_scheduler_v1_00_a> (architecture <IMP>) with generics.
	C_MST_AWIDTH = 32
	C_MST_DWIDTH = 32
	C_NUM_REG = 5
	C_SLV_DWIDTH = 32

Analyzing hierarchy for entity <plb_slave_attachment> in library <plbv46_slave_single_v1_00_a> (architecture <implementation>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1,4)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0

Analyzing hierarchy for entity <data_width_adapter> in library <plbv46_master_single_v1_00_a> (architecture <implementation>) with generics.
	C_MIPIF_DWIDTH = 32
	C_MPLB_DWIDTH = 128

Analyzing hierarchy for entity <data_mirror_128> in library <plbv46_master_single_v1_00_a> (architecture <implementation>) with generics.
	C_MIPIF_DWIDTH = 32
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 128

Analyzing hierarchy for entity <parallel> in library <plb_scheduler_v1_00_a> (architecture <imp>) with generics.
	CHUNK_BITS = 32
	INPUT_BITS = 128
	OUTPUT_BITS = 7

Analyzing hierarchy for entity <infer_bram> in library <plb_scheduler_v1_00_a> (architecture <implementation>) with generics.
	ADDRESS_BITS = 9
	DATA_BITS = 32

Analyzing hierarchy for entity <plb_address_decoder> in library <plbv46_slave_single_v1_00_a> (architecture <IMP>) with generics.
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1,4)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 32
	C_AW = 32
	C_BAR = "11111111111111111111111111111111"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "00"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "01"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "10"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <pselect_f> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_AB = 2
	C_AW = 2
	C_BAR = "11"
	C_FAMILY = "nofamily"

Analyzing hierarchy for entity <or_gate128> in library <proc_common_v2_00_a> (architecture <imp>) with generics.
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 2
	C_USE_LUT_OR = false

Analyzing hierarchy for entity <or_muxcy> in library <proc_common_v2_00_a> (architecture <implementation>) with generics.
	C_NUM_BITS = 2


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <plb_scheduler> in library <plb_scheduler_v1_00_a> (Architecture <imp>).
	C_BASEADDR = "11111111111111111111111111111111"
	C_FAMILY = "virtex5"
	C_HIGHADDR = "00000000000000000000000000000000"
	C_INCLUDE_DPHASE_TIMER = 0
	C_MPLB_AWIDTH = 32
	C_MPLB_CLK_PERIOD_PS = 10000
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 32
	C_MPLB_P2P = 0
	C_MPLB_SMALLEST_SLAVE = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_CLK_PERIOD_PS = 10000
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NATIVE_DWIDTH = 32
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
	C_SPLB_SMALLEST_MASTER = 32
	C_SPLB_SUPPORT_BURSTS = 0
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:821 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 206: Loop body will iterate zero times
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
Entity <plb_scheduler> analyzed. Unit <plb_scheduler> generated.

Analyzing generic Entity <plbv46_slave_single> in library <plbv46_slave_single_v1_00_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1,4)
	C_BUS2CORE_CLK_RATIO = 1
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_SIPIF_DWIDTH = 32
	C_SPLB_AWIDTH = 32
	C_SPLB_DWIDTH = 128
	C_SPLB_MID_WIDTH = 3
	C_SPLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
INFO:Xst:1561 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd" line 499: Mux is complete : default of case is discarded
Entity <plbv46_slave_single> analyzed. Unit <plbv46_slave_single> generated.

Analyzing generic Entity <plb_slave_attachment> in library <plbv46_slave_single_v1_00_a> (Architecture <implementation>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1,4)
	C_BUS2CORE_CLK_RATIO = 1
	C_DPHASE_TIMEOUT = 128
	C_FAMILY = "virtex5"
	C_INCLUDE_DPHASE_TIMER = 0
	C_IPIF_ABUS_WIDTH = 32
	C_IPIF_DBUS_WIDTH = 32
	C_PLB_MID_WIDTH = 3
	C_PLB_NUM_MASTERS = 8
	C_SPLB_P2P = 0
Entity <plb_slave_attachment> analyzed. Unit <plb_slave_attachment> generated.

Analyzing generic Entity <plb_address_decoder> in library <plbv46_slave_single_v1_00_a> (Architecture <IMP>).
	C_ARD_ADDR_RANGE_ARRAY = ("0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111",
	                          "0000000000000000000000000000000011111111111111111111111111111111")
	C_ARD_NUM_CE_ARRAY = (1,4)
	C_BUS_AWIDTH = 32
	C_FAMILY = "nofamily"
	C_SPLB_P2P = 0
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
WARNING:Xst:1748 - "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/proc_common_pkg.vhd" line 281: VHDL Assertion Statement with non constant condition is ignored.
Entity <plb_address_decoder> analyzed. Unit <plb_address_decoder> generated.

Analyzing generic Entity <pselect_f.1> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 32
	C_AW = 32
	C_BAR = "11111111111111111111111111111111"
	C_FAMILY = "nofamily"
Entity <pselect_f.1> analyzed. Unit <pselect_f.1> generated.

Analyzing generic Entity <pselect_f.2> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "00"
	C_FAMILY = "nofamily"
Entity <pselect_f.2> analyzed. Unit <pselect_f.2> generated.

Analyzing generic Entity <pselect_f.3> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "01"
	C_FAMILY = "nofamily"
Entity <pselect_f.3> analyzed. Unit <pselect_f.3> generated.

Analyzing generic Entity <pselect_f.4> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "10"
	C_FAMILY = "nofamily"
Entity <pselect_f.4> analyzed. Unit <pselect_f.4> generated.

Analyzing generic Entity <pselect_f.5> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_AB = 2
	C_AW = 2
	C_BAR = "11"
	C_FAMILY = "nofamily"
Entity <pselect_f.5> analyzed. Unit <pselect_f.5> generated.

Analyzing generic Entity <or_gate128> in library <proc_common_v2_00_a> (Architecture <imp>).
	C_BUS_WIDTH = 1
	C_OR_WIDTH = 2
	C_USE_LUT_OR = false
Entity <or_gate128> analyzed. Unit <or_gate128> generated.

Analyzing generic Entity <or_muxcy> in library <proc_common_v2_00_a> (Architecture <implementation>).
	C_NUM_BITS = 2
Entity <or_muxcy> analyzed. Unit <or_muxcy> generated.

Analyzing generic Entity <plbv46_master_single> in library <plbv46_master_single_v1_00_a> (Architecture <implementation>).
	C_FAMILY = "virtex5"
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 128
	C_MPLB_NATIVE_DWIDTH = 32
Entity <plbv46_master_single> analyzed. Unit <plbv46_master_single> generated.

Analyzing generic Entity <data_width_adapter> in library <plbv46_master_single_v1_00_a> (Architecture <implementation>).
	C_MIPIF_DWIDTH = 32
	C_MPLB_DWIDTH = 128
Entity <data_width_adapter> analyzed. Unit <data_width_adapter> generated.

Analyzing generic Entity <data_mirror_128> in library <plbv46_master_single_v1_00_a> (Architecture <implementation>).
	C_MIPIF_DWIDTH = 32
	C_MPLB_AWIDTH = 32
	C_MPLB_DWIDTH = 128
Entity <data_mirror_128> analyzed. Unit <data_mirror_128> generated.

Analyzing generic Entity <user_logic> in library <plb_scheduler_v1_00_a> (Architecture <IMP>).
	C_MST_AWIDTH = 32
	C_MST_DWIDTH = 32
	C_NUM_REG = 5
	C_SLV_DWIDTH = 32
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
WARNING:Xst:37 - Detected unknown constraint/property "SIGIS". This constraint/property is not supported by the current software release and will be ignored.
INFO:Xst:2679 - Register <mst_cmd_sm_rd_req> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mst_cmd_sm_bus_lock> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <mst_cmd_sm_reset> in unit <user_logic> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <IP2Bus_MstWrReq> in unit <user_logic> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RETURN_bit_set_153$mux0005> in unit <user_logic> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RETURN_bit_set_154$mux0005> in unit <user_logic> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <user_logic> analyzed. Unit <user_logic> generated.

Analyzing generic Entity <parallel> in library <plb_scheduler_v1_00_a> (Architecture <imp>).
	CHUNK_BITS = 32
	INPUT_BITS = 128
	OUTPUT_BITS = 7
    Set property "PRIORITY_EXTRACT = force" for signal <pri_out>.
Entity <parallel> analyzed. Unit <parallel> generated.

Analyzing generic Entity <infer_bram> in library <plb_scheduler_v1_00_a> (Architecture <implementation>).
	ADDRESS_BITS = 9
	DATA_BITS = 32
Entity <infer_bram> analyzed. Unit <infer_bram> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <RETURN_bit_set_228$mux0032> in unit <parallel> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RETURN_bit_set_226$mux0032> in unit <parallel> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RETURN_bit_set_230$mux0032> in unit <parallel> has a constant value of 1 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <RETURN_bit_set_224$mux0032> in unit <parallel> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <pselect_f_1>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_1> synthesized.


Synthesizing Unit <pselect_f_2>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_2> synthesized.


Synthesizing Unit <pselect_f_3>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_3> synthesized.


Synthesizing Unit <pselect_f_4>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_4> synthesized.


Synthesizing Unit <pselect_f_5>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/pselect_f.vhd".
Unit <pselect_f_5> synthesized.


Synthesizing Unit <or_muxcy>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_muxcy.vhd".
Unit <or_muxcy> synthesized.


Synthesizing Unit <data_width_adapter>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v1_00_a/hdl/vhdl/data_width_adapter.vhd".
WARNING:Xst:647 - Input <Bus2Adptr_RdDBus<32:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <data_width_adapter> synthesized.


Synthesizing Unit <data_mirror_128>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v1_00_a/hdl/vhdl/data_mirror_128.vhd".
WARNING:Xst:647 - Input <Mstr2Mirror_ABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <data_mirror_128> synthesized.


Synthesizing Unit <parallel>.
    Related source file is "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/hdl/vhdl/parallel.vhd".
    Found finite state machine <FSM_0> for signal <find_current>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 4                                              |
    | Inputs             | 1                                              |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | narrow_search                                  |
    | Power Up State     | narrow_search                                  |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 5-bit 1-of-33 priority encoder for signal <pri_out>.
    Found 7-bit register for signal <best>.
    Found 4-bit register for signal <narrow>.
    Found 32-bit register for signal <pri_in>.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  43 D-type flip-flop(s).
	inferred   5 Priority encoder(s).
Unit <parallel> synthesized.


Synthesizing Unit <infer_bram>.
    Related source file is "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/hdl/vhdl/infer_bram.vhd".
    Found 512x32-bit single-port RAM <Mram_BRAM_DATA> for signal <BRAM_DATA>.
    Found 32-bit register for signal <DOA>.
    Summary:
	inferred   1 RAM(s).
	inferred  32 D-type flip-flop(s).
Unit <infer_bram> synthesized.


Synthesizing Unit <plbv46_master_single>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_master_single_v1_00_a/hdl/vhdl/plbv46_master_single.vhd".
WARNING:Xst:647 - Input <PLB_MWrBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MIRQ> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdWdAddr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MBusy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MRdBTerm> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MD_error>.
    Found 1-bit register for signal <M_request>.
    Found 1-bit register for signal <sig_addrack_reg>.
    Found 32-bit register for signal <sig_combined_addrbus>.
    Found 4-bit register for signal <sig_internal_be_bus>.
    Found 1-bit register for signal <sig_rdack_reg>.
    Found 128-bit register for signal <sig_rddbus_reg>.
    Found 1-bit register for signal <sig_rderr_reg>.
    Found 1-bit register for signal <sig_rdreq_reg>.
    Found 1-bit register for signal <sig_rearb_reg>.
    Found 1-bit register for signal <sig_rnw_reg>.
    Found 1-bit register for signal <sig_timeout_reg>.
    Found 1-bit register for signal <sig_wrack_reg>.
    Found 32-bit register for signal <sig_wrdbus_reg>.
    Found 1-bit register for signal <sig_wrerr_reg>.
    Found 1-bit register for signal <sig_wrreq_reg>.
    Summary:
	inferred 208 D-type flip-flop(s).
Unit <plbv46_master_single> synthesized.


Synthesizing Unit <user_logic>.
    Related source file is "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/hdl/vhdl/user_logic.vhd".
WARNING:Xst:647 - Input <Bus2IP_MstRd_src_rdy_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstRd_d> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_MstWr_dst_rdy_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SWTM_DOB<0:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SWTM_DOB<24:25>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <SWTM_DOB<27:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<0:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Addr<14:15>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Soft_Stop> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_BE> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Bus2IP_Mst_Rearbitrate> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1305 - Output <IP2Bus_MstWr_d> is never assigned. Tied to value 00000000000000000000000000000000.
WARNING:Xst:1780 - Signal <mst_ip2bus_data> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mst_fifo_valid_write_xfer> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <mst_fifo_valid_read_xfer> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mst_cmd_sm_set_timeout> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mst_cmd_sm_set_error> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mst_cmd_sm_set_done> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mst_cmd_sm_clr_go> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <mst_cmd_sm_busy> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_1> for signal <mst_cmd_sm_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 1                                              |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | Bus2IP_Reset (positive)                        |
    | Reset type         | synchronous                                    |
    | Reset State        | cmd_idle                                       |
    | Power Up State     | cmd_idle                                       |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <current_state_master>.
    -----------------------------------------------------------------------
    | States             | 98                                             |
    | Transitions        | 135                                            |
    | Inputs             | 32                                             |
    | Outputs            | 74                                             |
    | Clock              | Bus2IP_Clk (rising_edge)                       |
    | Reset              | current_state_master$and0000 (positive)        |
    | Reset type         | synchronous                                    |
    | Reset State        | reset                                          |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | automatic                                      |
    -----------------------------------------------------------------------
    Found 16x1-bit ROM for signal <Error_Request$mux0005>.
    Found 8-bit register for signal <SCH2TM_data>.
    Found 32-bit register for signal <IP2Bus_Data>.
    Found 8-bit comparator equal for signal <bus_data_out$cmp_eq0000> created at line 1421.
    Found 1-bit register for signal <Check_SchedParam_Request>.
    Found 7-bit register for signal <current_entry_pri_value>.
    Found 8-bit comparator equal for signal <current_state_master$cmp_eq0017> created at line 1662.
    Found 128-bit comparator equal for signal <current_state_master$cmp_eq0018> created at line 1716.
    Found 8-bit comparator equal for signal <current_state_master$cmp_eq0020> created at line 1916.
    Found 8-bit comparator equal for signal <current_state_master$cmp_eq0021> created at line 1916.
    Found 8-bit comparator equal for signal <current_state_master$cmp_eq0022> created at line 1959.
    Found 8-bit comparator equal for signal <current_state_master$cmp_eq0023> created at line 1965.
    Found 8-bit comparator equal for signal <current_state_master$cmp_eq0024> created at line 1970.
    Found 32-bit register for signal <debug_reg>.
    Found 1-bit register for signal <Default_Priority_Request>.
    Found 32-bit register for signal <deq_pri_entry>.
    Found 32-bit register for signal <dequeue_entry>.
    Found 1-bit register for signal <Dequeue_Request>.
    Found 1-bit 128-to-1 multiplexer for signal <e_entry$mux0000> created at line 483.
    Found 1-bit register for signal <encoder_enable>.
    Found 128-bit register for signal <encoder_input>.
    Found 32-bit register for signal <enqueue_entry>.
    Found 32-bit register for signal <enqueue_pri_entry>.
    Found 1-bit register for signal <Enqueue_Request>.
    Found 1-bit register for signal <Error_Request>.
    Found 1-bit register for signal <Get_EncoderOutput_Request>.
    Found 1-bit register for signal <Get_Entry_Request>.
    Found 1-bit register for signal <Get_IdleThread_Request>.
    Found 1-bit register for signal <Get_SchedParam_Request>.
    Found 8-bit register for signal <idle_thread_id>.
    Found 1-bit register for signal <idle_thread_valid>.
    Found 1-bit register for signal <inside_reset>.
    Found 1-bit register for signal <IP2Bus_Ack>.
    Found 1-bit register for signal <Is_Empty_Request>.
    Found 1-bit register for signal <Is_Queued_Request>.
    Found 4-bit register for signal <lock_count>.
    Found 4-bit addsub for signal <lock_count$share0000> created at line 1243.
    Found 1-bit register for signal <lock_op>.
    Found 32-bit register for signal <lookup_entry>.
    Found 8-bit register for signal <lookup_id>.
    Found 1-bit register for signal <MALLOC_Lock_Request>.
    Found 1-bit register for signal <malloc_mutex>.
    Found 8-bit register for signal <malloc_mutex_holder>.
    Found 32-bit register for signal <mst_cmd_sm_ip2bus_addr>.
    Found 4-bit register for signal <mst_cmd_sm_ip2bus_be>.
    Found 1-bit register for signal <mst_cmd_sm_wr_req>.
    Found 7-bit register for signal <new_priority>.
    Found 8-bit register for signal <next_thread_id_reg>.
    Found 1-bit register for signal <Next_Thread_Valid_reg>.
    Found 7-bit register for signal <old_priority>.
    Found 8-bit register for signal <old_tail_ptr>.
    Found 1-bit register for signal <Preemption_Interrupt_Enable>.
    Found 7-bit comparator less for signal <Preemption_Interrupt_Line$cmp_lt0000> created at line 2132.
    Found 9-bit up counter for signal <reset_addr>.
    Found 1-bit register for signal <sched_busy>.
    Found 32-bit register for signal <sched_param>.
    Found 1-bit register for signal <Set_IdleThread_Request>.
    Found 1-bit register for signal <Set_SchedParam_Request>.
    Found 1-bit register for signal <temp_valid>.
    Found 1-bit register for signal <Toggle_Preemption_Request>.
    Summary:
	inferred   2 Finite State Machine(s).
	inferred   1 ROM(s).
	inferred   1 Counter(s).
	inferred 519 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <user_logic> synthesized.


Synthesizing Unit <or_gate128>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/proc_common_v2_00_a/hdl/vhdl/or_gate128.vhd".
WARNING:Xst:1780 - Signal <test> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
Unit <or_gate128> synthesized.


Synthesizing Unit <plb_address_decoder>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_address_decoder.vhd".
WARNING:Xst:647 - Input <Bus_RNW_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_In_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Address_Valid_Erly> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <cs_s_h_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h0<0>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <cs_out_s_h<1>> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <cs_ce_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_out_s_h<2:3>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <addr_match_clr> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 4-bit register for signal <addr_out_s_h>.
    Found 2-bit register for signal <cs_out_i>.
    Found 1-bit register for signal <cs_out_s_h<0>>.
    Found 1-bit register for signal <cs_out_s_h0<1>>.
    Found 1-bit register for signal <decode_hit_reg>.
    Found 5-bit register for signal <rdce_out_i>.
    Found 1-bit register for signal <rnw_s_h>.
    Found 5-bit register for signal <wrce_out_i>.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <plb_address_decoder> synthesized.


Synthesizing Unit <plb_slave_attachment>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plb_slave_attachment.vhd".
WARNING:Xst:647 - Input <PLB_UABus> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1780 - Signal <valid_plb_type> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <valid_plb_size> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <start_data_phase> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrdack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wrcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_wait_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rddack_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_rdcomp_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <sl_data_ack> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <set_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <rd_ce_ld_enable> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_rd_busy> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_sl_busy_ns> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:1780 - Signal <clear_rd_ce> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Register <sl_rdcomp_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_rddack_i> equivalent to <rd_clear_sl_busy> has been removed
    Register <sl_addrack_i> equivalent to <set_sl_busy> has been removed
    Register <sl_wrdack_i> equivalent to <sl_wrcomp_i> has been removed
    Register <wr_clear_sl_busy> equivalent to <sl_wrcomp_i> has been removed
    Found 1-bit register for signal <addr_cntl_cs<0>>.
    Found 1-bit register for signal <addr_cycle_flush>.
    Found 32-bit register for signal <bus2ip_addr_i>.
    Found 4-bit register for signal <bus2ip_be_i>.
    Found 1-bit register for signal <bus2ip_rnw_i>.
    Found 3-bit register for signal <master_id>.
    Found 32-bit register for signal <plb_abus_reg>.
    Found 4-bit register for signal <plb_be_reg>.
    Found 3-bit register for signal <plb_masterid_reg>.
    Found 1-bit register for signal <plb_pavalid_reg>.
    Found 1-bit register for signal <plb_rnw_reg>.
    Found 4-bit register for signal <plb_size_reg>.
    Found 3-bit register for signal <plb_type_reg>.
    Found 32-bit register for signal <plb_wrdbus_reg>.
    Found 1-bit register for signal <rd_clear_sl_busy>.
    Found 1-bit register for signal <set_sl_busy>.
    Found 1-bit register for signal <sl_busy>.
    Found 8-bit register for signal <sl_mbusy_i>.
    Found 8-bit register for signal <sl_mrderr_i>.
    Found 8-bit register for signal <sl_mwrerr_i>.
    Found 32-bit register for signal <sl_rddbus_i>.
    Found 1-bit register for signal <sl_rearbitrate_i>.
    Found 1-bit register for signal <sl_wrcomp_i>.
    Summary:
	inferred 183 D-type flip-flop(s).
Unit <plb_slave_attachment> synthesized.


Synthesizing Unit <plbv46_slave_single>.
    Related source file is "/opt/Xilinx/10.1/EDK/hw/XilinxProcessorIPLib/pcores/plbv46_slave_single_v1_00_a/hdl/vhdl/plbv46_slave_single.vhd".
WARNING:Xst:647 - Input <PLB_wrPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_MSize> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_SAValid> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendReq> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPendPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_busLock> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrDBus<32:127>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_reqPri> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_lockErr> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_wrBurst> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_TAttribute> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_rdPrim> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <PLB_abort> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <plbv46_slave_single> synthesized.


Synthesizing Unit <plb_scheduler>.
    Related source file is "/home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/hdl/vhdl/plb_scheduler.vhd".
WARNING:Xst:646 - Signal <ipif_Bus2IP_RNW> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
Unit <plb_scheduler> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 512x32-bit single-port RAM                            : 3
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 130
 1-bit register                                        : 88
 128-bit register                                      : 2
 3-bit register                                        : 3
 32-bit register                                       : 19
 4-bit register                                        : 8
 7-bit register                                        : 4
 8-bit register                                        : 6
# Comparators                                          : 9
 128-bit comparator equal                              : 1
 7-bit comparator less                                 : 1
 8-bit comparator equal                                : 7
# Multiplexers                                         : 1
 1-bit 128-to-1 multiplexer                            : 1
# Priority Encoders                                    : 1
 5-bit 1-of-33 priority encoder                        : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <USER_LOGIC_I/current_state_master/FSM> on signal <current_state_master[1:98]> with one-hot encoding.
---------------------------------------------------------------------------------------------------------------------------------------------------------
 State                                             | Encoding
---------------------------------------------------------------------------------------------------------------------------------------------------------
 idle                                              | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001
 wait_trans_done                                   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000
 reset                                             | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
 reset_bram                                        | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000
 reset_wait_4_ack                                  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000
 get_encoder_output                                | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000
 set_sched_param_begin                             | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000
 set_sched_param_lookup_setpri_entries_begin       | 00000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_setpri_entries_idle        | 00000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_setpri_entries_finished    | 00000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_old_pri_entry_idle         | 00000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_old_pri_entry_finished     | 00000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_priority_field_check              | 00000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_old_head_ptr_idle          | 00000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_old_head_ptr_finished      | 00000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_old_tail_ptr_idle          | 00000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_old_tail_ptr_finished      | 00000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_prev_ptr_idle              | 00000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_prev_ptr_finished          | 00000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_write_back_deq_pri_entry          | 00000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_begin_add_to_new_pri_queue        | 00000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_init_tail_ptr                     | 00000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_enq_old_tail_ptr_idle      | 00000000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_update_enqueue_info               | 00000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_write_back_entries                | 00000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_wait_for_encoder_0                | 00000000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_wait_for_encoder_1                | 00000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_last_wait_0                       | 00000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_last_wait_1                       | 00000000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_check_encoder                     | 00000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_highest_pri_entry_idle     | 00000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_lookup_highest_pri_entry_finished | 00000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_preemption_check                  | 00000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_return_with_error                 | 00000000000000000000000000000001000000000000000000000000000000000000000000000000000000000000000000
 set_sched_param_return_with_no_error              | 00000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000
 get_sched_param_begin                             | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000
 get_sched_param_lookup_entry                      | 00000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 get_sched_param_lookup_entry_idle                 | 00000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 get_sched_param_lookup_entry_finished             | 00000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 check_sched_param_begin                           | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000
 check_sched_param_lookup_entries                  | 00000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 check_sched_param_lookup_entries_idle             | 00000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 check_sched_param_lookup_entries_finished         | 00001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 enq_begin                                         | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100
 enq_lookup_enqueue_entry_idle                     | 00000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000
 enq_lookup_enqueue_entry_finished                 | 00000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000
 enq_start_hw_thread_begin                         | 00000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000
 enq_start_hw_thread_finished                      | 00000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000
 enq_lookup_enqueue_pri_entry_idle                 | 00000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000
 enq_lookup_enqueue_pri_entry_finished             | 00000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000
 enq_init_head_pointer                             | 00000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000
 enq_init_tail_pointer                             | 00000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000
 enq_wait_for_encoder_0                            | 00000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000
 enq_lookup_old_tail_ptr                           | 00000000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000
 enq_lookup_old_tail_ptr_idle                      | 00000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000
 enq_lookup_old_tail_ptr_finished                  | 00000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000
 enq_write_back_entries                            | 00000000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000
 enq_lookup_highest_pri_entry                      | 00000000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000
 enq_lookup_highest_pri_entry_idle                 | 00000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000
 enq_lookup_highest_pri_entry_finished             | 00000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000
 enq_preemption_check                              | 00000000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000
 deq_begin                                         | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000
 deq_lookup_dequeue_entry_idle                     | 00000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000
 deq_lookup_dequeue_entry_finished                 | 00000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000
 deq_lookup_deq_pri_entry_idle                     | 00000000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000
 deq_lookup_deq_pri_entry_finished                 | 00000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000
 deq_lookup_old_head_ptr_idle                      | 00000000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000
 deq_lookup_old_head_ptr_finished                  | 00000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000
 deq_write_back_entries                            | 00000000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000
 deq_wait_for_encoder_0                            | 00000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000
 deq_wait_for_encoder_1                            | 00000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000
 deq_wait_for_encoder_2                            | 00000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000
 deq_check_encoder_output                          | 00000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000
 deq_lookup_highest_pri_entry_idle                 | 00000000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000
 deq_lookup_highest_pri_entry_finished             | 00000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000
 malloc_lock                                       | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000
 malloc_lock_idle                                  | 00000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000
 malloc_lock_idle_finished                         | 00000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000
 malloc_lock_acquire                               | 00000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000
 malloc_lock_acquire_return                        | 00000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000
 malloc_lock_release                               | 00000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000
 malloc_lock_release_next                          | 00000000000000000000000000000000000000000000000000000000000000000000000000001000000000000000000000
 malloc_lock_release_return                        | 00000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000
 get_entry_begin                                   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000
 get_entry_lookup_entry                            | 00000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000
 get_entry_lookup_entry_idle                       | 00000000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000
 get_entry_lookup_entry_finished                   | 00000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000
 is_queued_begin                                   | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000
 is_queued_lookup_entry                            | 00000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000
 is_queued_lookup_entry_idle                       | 00000000000000000000000000000000000000001000000000000000000000000000000000000000000000000000000000
 is_queued_lookup_entry_finished                   | 00000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000
 is_empty_check                                    | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000
 is_empty_finished                                 | 00000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000
 set_idle_thread_begin                             | 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000
 set_idle_thread_lookup_entries_idle               | 00010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_idle_thread_lookup_entries_finished           | 00100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_idle_thread_return_with_error                 | 10000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
 set_idle_thread_return_with_no_error              | 01000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
---------------------------------------------------------------------------------------------------------------------------------------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <USER_LOGIC_I/mst_cmd_sm_state/FSM> on signal <mst_cmd_sm_state[1:2]> with gray encoding.
-------------------------------
 State             | Encoding
-------------------------------
 cmd_idle          | 00
 cmd_run           | 01
 cmd_wait_for_data | 11
 cmd_done          | 10
-------------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <USER_LOGIC_I/priority_encoder/find_current/FSM> on signal <find_current[1:2]> with gray encoding.
---------------------------
 State         | Encoding
---------------------------
 narrow_search | 00
 prior_encode  | 01
 prior_read    | 11
---------------------------
WARNING:Xst:2404 -  FFs/Latches <dequeue_entry<0:30>> (without init value) have a constant value of 0 in block <user_logic>.
Loading device for application Rf_Device from file '5vlx20t.nph' in environment /opt/Xilinx/10.1/ISE.

Synthesizing (advanced) Unit <infer_bram>.
INFO:Xst - The RAM <Mram_BRAM_DATA> will be implemented as a BLOCK RAM, absorbing the following register(s): <DOA>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLKA>          | rise     |
    |     enA            | connected to signal <ENA>           | high     |
    |     weA            | connected to signal <WEA>           | high     |
    |     addrA          | connected to signal <ADDRA>         |          |
    |     diA            | connected to signal <DIA>           |          |
    |     doA            | connected to signal <DOA>           |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <infer_bram> synthesized (advanced).
WARNING:Xst:1710 - FF/Latch <SCH2TM_data_6> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SCH2TM_data_5> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SCH2TM_data_4> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SCH2TM_data_3> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SCH2TM_data_2> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <SCH2TM_data_1> (without init value) has a constant value of 0 in block <user_logic>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <mst_cmd_sm_ip2bus_be_3> in Unit <user_logic> is equivalent to the following 4 FFs/Latches, which will be removed : <mst_cmd_sm_ip2bus_be_2> <mst_cmd_sm_ip2bus_be_1> <mst_cmd_sm_ip2bus_be_0> <mst_cmd_sm_wr_req> 
WARNING:Xst:2677 - Node <addr_out_s_h_3> of sequential type is unconnected in block <plb_address_decoder>.
WARNING:Xst:2677 - Node <addr_out_s_h_2> of sequential type is unconnected in block <plb_address_decoder>.
INFO:Xst:2261 - The FF/Latch <addr_cntl_cs_0> in Unit <plb_slave_attachment> is equivalent to the following FF/Latch, which will be removed : <addr_cycle_flush> 
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_24> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_23> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_22> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_21> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_20> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_19> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_18> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_17> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_16> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_15> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_14> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_13> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_12> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_11> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_10> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_9> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_8> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_7> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_6> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_5> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_4> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_3> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_2> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_1> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_0> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_0> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_1> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_3> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_2> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_5> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_4> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_6> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mwrerr_i_7> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_1> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_0> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_4> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_2> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_3> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_5> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_6> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sl_mrderr_i_7> (without init value) has a constant value of 0 in block <I_SLAVE_ATTACHMENT>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_rdreq_reg> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_rnw_reg> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_31> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_30> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_29> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_28> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_27> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_26> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <sig_wrdbus_reg_25> (without init value) has a constant value of 0 in block <PLBV46_MASTER_SINGLE_I>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <plb_be_reg_3> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_be_reg_2> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_be_reg_1> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <plb_be_reg_0> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_rnw_i> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_be_i_3> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_be_i_2> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_be_i_1> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_be_i_0> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_15> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_14> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_12> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_11> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_10> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_9> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_8> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_7> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_6> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_5> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_4> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_3> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_2> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_1> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <bus2ip_addr_i_0> of sequential type is unconnected in block <I_SLAVE_ATTACHMENT>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_127> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_126> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_125> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_124> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_123> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_122> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_121> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_120> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_119> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_118> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_117> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_116> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_115> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_114> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_113> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_112> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_111> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_110> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_109> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_108> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_107> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_106> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_105> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_104> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_103> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_102> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_101> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_100> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_99> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_98> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_97> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_96> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_95> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_94> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_93> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_92> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_91> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_90> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_89> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_88> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_87> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_86> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_85> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_84> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_83> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_82> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_81> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_80> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_79> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_78> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_77> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_76> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_75> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_74> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_73> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_72> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_71> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_70> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_69> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_68> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_67> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_66> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_65> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_64> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_63> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_62> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_61> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_60> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_59> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_58> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_57> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_56> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_55> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_54> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_53> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_52> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_51> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_50> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_49> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_48> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_47> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_46> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_45> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_44> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_43> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_42> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_41> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_40> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_39> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_38> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_37> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_36> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_35> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_34> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_33> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_32> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_31> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_30> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_29> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_28> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_27> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_26> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_25> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_24> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_23> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_22> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_21> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_20> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_19> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_18> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_17> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_16> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_15> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_14> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_13> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_12> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_11> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_10> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_9> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_8> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_7> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_6> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_5> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_4> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_3> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_2> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_1> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_0> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.
WARNING:Xst:2677 - Node <sig_rearb_reg> of sequential type is unconnected in block <PLBV46_MASTER_SINGLE_I>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 512x32-bit single-port block RAM                      : 3
# ROMs                                                 : 1
 16x1-bit ROM                                          : 1
# Adders/Subtractors                                   : 1
 4-bit addsub                                          : 1
# Counters                                             : 1
 9-bit up counter                                      : 1
# Registers                                            : 1061
 Flip-Flops                                            : 1061
# Comparators                                          : 9
 128-bit comparator equal                              : 1
 7-bit comparator less                                 : 1
 8-bit comparator equal                                : 7
# Multiplexers                                         : 1
 1-bit 128-to-1 multiplexer                            : 1
# Priority Encoders                                    : 1
 5-bit 1-of-33 priority encoder                        : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1989 - Unit <plb_address_decoder>: instances <MEM_DECODE_GEN[0].GEN_PLB_SHARED.MEM_SELECT_I>, <MEM_DECODE_GEN[1].GEN_PLB_SHARED.MEM_SELECT_I> of unit <pselect_f_1> are equivalent, second instance is removed
INFO:Xst:2261 - The FF/Latch <cs_out_s_h0_1> in Unit <plb_address_decoder> is equivalent to the following FF/Latch, which will be removed : <cs_out_s_h_0> 
INFO:Xst:2261 - The FF/Latch <cs_out_i_0> in Unit <plb_address_decoder> is equivalent to the following FF/Latch, which will be removed : <cs_out_i_1> 
WARNING:Xst:2677 - Node <sig_rddbus_reg_127> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_126> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_125> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_124> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_123> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_122> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_121> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_120> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_119> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_118> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_117> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_116> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_115> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_114> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_113> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_112> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_111> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_110> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_109> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_108> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_107> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_106> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_105> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_104> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_103> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_102> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_101> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_100> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_99> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_98> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_97> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_96> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_95> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_94> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_93> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_92> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_91> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_90> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_89> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_88> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_87> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_86> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_85> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_84> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_83> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_82> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_81> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_80> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_79> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_78> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_77> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_76> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_75> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_74> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_73> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_72> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_71> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_70> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_69> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_68> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_67> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_66> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_65> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_64> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_63> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_62> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_61> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_60> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_59> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_58> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_57> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_56> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_55> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_54> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_53> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_52> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_51> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_50> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_49> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_48> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_47> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_46> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_45> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_44> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_43> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_42> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_41> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_40> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_39> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_38> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_37> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_36> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_35> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_34> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_33> of sequential type is unconnected in block <plbv46_master_single>.
WARNING:Xst:2677 - Node <sig_rddbus_reg_32> of sequential type is unconnected in block <plbv46_master_single>.

Optimizing unit <plb_scheduler> ...

Optimizing unit <parallel> ...

Optimizing unit <plbv46_master_single> ...

Optimizing unit <user_logic> ...

Optimizing unit <plb_address_decoder> ...

Optimizing unit <plb_slave_attachment> ...
WARNING:Xst:1710 - FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_25> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_26> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_27> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_28> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_29> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_30> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_31> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_rnw_reg> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_rdreq_reg> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_7> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_6> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_5> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_3> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_2> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_4> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_0> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mrderr_i_1> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_7> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_6> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_4> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_5> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_2> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_3> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_1> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/sl_mwrerr_i_0> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_0> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_1> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_2> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_3> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_4> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_5> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_6> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_7> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_8> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_9> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_10> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_11> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_12> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_13> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_14> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_15> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_16> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_17> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_18> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_19> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_20> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_21> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_22> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_23> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <PLBV46_MASTER_SINGLE_I/sig_wrdbus_reg_24> (without init value) has a constant value of 0 in block <plb_scheduler>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rearb_reg> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_0> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_1> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_2> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_3> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_4> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_5> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_6> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_7> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_8> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_9> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_10> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_11> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_12> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_13> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_14> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_15> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_16> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_17> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_18> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_19> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_20> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_21> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_22> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_23> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_24> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_25> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_26> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_27> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_28> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_29> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_30> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_MASTER_SINGLE_I/sig_rddbus_reg_31> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_0> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_1> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_2> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_3> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_4> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_5> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_6> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_7> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_8> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_9> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_10> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_11> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_12> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_14> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_15> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_0> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_1> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_2> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_be_i_3> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/bus2ip_rnw_i> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_0> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_1> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_2> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/plb_be_reg_3> of sequential type is unconnected in block <plb_scheduler>.

Mapping all equations...
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_s_h0_1> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <PLBV46_SLAVE_SINGLE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_out_i_0> of sequential type is unconnected in block <plb_scheduler>.
Building and optimizing final netlist ...
WARNING:Xst:2677 - Node <USER_LOGIC_I/lock_count_0> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/lock_count_1> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/lock_count_2> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/lock_count_3> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/malloc_mutex_holder_0> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/malloc_mutex_holder_1> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/malloc_mutex_holder_2> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/malloc_mutex_holder_3> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/malloc_mutex_holder_4> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/malloc_mutex_holder_5> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/malloc_mutex_holder_6> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/malloc_mutex_holder_7> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_0> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_1> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_2> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_3> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_4> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_5> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_6> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_7> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_8> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_9> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_10> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_11> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_12> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_13> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_14> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_15> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_16> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_17> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_18> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_19> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_20> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_21> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_22> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_23> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_24> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_25> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_26> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_27> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_28> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_29> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_30> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/debug_reg_31> of sequential type is unconnected in block <plb_scheduler>.
WARNING:Xst:2677 - Node <USER_LOGIC_I/malloc_mutex> of sequential type is unconnected in block <plb_scheduler>.
INFO:Xst:2261 - The FF/Latch <PLBV46_MASTER_SINGLE_I/sig_internal_be_bus_0> in Unit <plb_scheduler> is equivalent to the following 3 FFs/Latches, which will be removed : <PLBV46_MASTER_SINGLE_I/sig_internal_be_bus_1> <PLBV46_MASTER_SINGLE_I/sig_internal_be_bus_2> <PLBV46_MASTER_SINGLE_I/sig_internal_be_bus_3> 

Final Macro Processing ...

Processing Unit <plb_scheduler> :
	Found 4-bit shift register for signal <USER_LOGIC_I/current_state_master_FSM_FFd14>.
Unit <plb_scheduler> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 747
 Flip-Flops                                            : 747
# Shift Registers                                      : 1
 4-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : /home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/devl/synthesis/plb_scheduler_xst.ngr
Top Level Output File Name         : /home/jagron/uark_research/plb_cores/edk_user_repository/MyProcessorIPLib/pcores/plb_scheduler_v1_00_a/devl/synthesis/plb_scheduler_xst.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 941

Cell Usage :
# BELS                             : 1629
#      GND                         : 1
#      INV                         : 161
#      LUT1                        : 8
#      LUT2                        : 131
#      LUT3                        : 38
#      LUT4                        : 239
#      LUT5                        : 217
#      LUT6                        : 592
#      MUXCY                       : 190
#      MUXF7                       : 42
#      VCC                         : 1
#      XORCY                       : 9
# FlipFlops/Latches                : 752
#      FD                          : 2
#      FDE                         : 2
#      FDR                         : 412
#      FDRE                        : 178
#      FDRS                        : 155
#      FDRSE                       : 1
#      FDS                         : 1
#      FDSE                        : 1
# RAMS                             : 3
#      RAMB36_EXP                  : 3
# Shift Registers                  : 1
#      SRLC16E                     : 1
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx20tff323-2 


Slice Logic Utilization: 
 Number of Slice Registers:             752  out of  12480     6%  
 Number of Slice LUTs:                 1387  out of  12480    11%  
    Number used as Logic:              1386  out of  12480    11%  
    Number used as Memory:                1  out of   3360     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1602
   Number with an unused Flip Flop:     850  out of   1602    53%  
   Number with an unused LUT:           215  out of   1602    13%  
   Number of fully used LUT-FF pairs:   537  out of   1602    33%  
   Number of unique control sets:       201

IO Utilization: 
 Number of IOs:                         941
 Number of bonded IOBs:                   0  out of    172     0%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:                3  out of     26    11%  
    Number using Block RAM only:          3

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                        | Load  |
-----------------------------------+----------------------------------------------+-------+
MPLB_Clk                           | NONE(PLBV46_MASTER_SINGLE_I/sig_wrack_reg)   | 42    |
SPLB_Clk                           | NONE(USER_LOGIC_I/priority_encoder/pri_in_31)| 714   |
-----------------------------------+----------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.829ns (Maximum Frequency: 207.078MHz)
   Minimum input arrival time before clock: 4.570ns
   Maximum output required time after clock: 2.750ns
   Maximum combinational path delay: 0.212ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'MPLB_Clk'
  Clock period: 1.962ns (frequency: 509.617MHz)
  Total number of paths / destination ports: 136 / 68
-------------------------------------------------------------------------
Delay:               1.962ns (Levels of Logic = 1)
  Source:            PLBV46_MASTER_SINGLE_I/sig_timeout_reg (FF)
  Destination:       PLBV46_MASTER_SINGLE_I/sig_internal_be_bus_0 (FF)
  Source Clock:      MPLB_Clk rising
  Destination Clock: MPLB_Clk rising

  Data Path: PLBV46_MASTER_SINGLE_I/sig_timeout_reg to PLBV46_MASTER_SINGLE_I/sig_internal_be_bus_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              5   0.396   0.618  PLBV46_MASTER_SINGLE_I/sig_timeout_reg (PLBV46_MASTER_SINGLE_I/sig_timeout_reg)
     LUT4:I1->O           33   0.086   0.394  PLBV46_MASTER_SINGLE_I/sig_clear_qualifiers1 (PLBV46_MASTER_SINGLE_I/sig_clear_qualifiers)
     FDRE:R                    0.468          PLBV46_MASTER_SINGLE_I/sig_combined_addrbus_31
    ----------------------------------------
    Total                      1.962ns (0.950ns logic, 1.012ns route)
                                       (48.4% logic, 51.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'SPLB_Clk'
  Clock period: 4.829ns (frequency: 207.078MHz)
  Total number of paths / destination ports: 69476 / 1700
-------------------------------------------------------------------------
Delay:               4.829ns (Levels of Logic = 6)
  Source:            USER_LOGIC_I/encoder_input_63 (FF)
  Destination:       USER_LOGIC_I/thread_data_bram/Mram_BRAM_DATA (RAM)
  Source Clock:      SPLB_Clk rising
  Destination Clock: SPLB_Clk rising

  Data Path: USER_LOGIC_I/encoder_input_63 to USER_LOGIC_I/thread_data_bram/Mram_BRAM_DATA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRS:C->Q             6   0.396   0.924  USER_LOGIC_I/encoder_input_63 (USER_LOGIC_I/encoder_input_63)
     LUT6:I0->O            1   0.086   0.662  USER_LOGIC_I/Mmux_e_entry_mux0000_16 (USER_LOGIC_I/Mmux_e_entry_mux0000_16)
     LUT6:I2->O            1   0.086   0.662  USER_LOGIC_I/Mmux_e_entry_mux0000_10 (USER_LOGIC_I/Mmux_e_entry_mux0000_10)
     LUT6:I2->O            1   0.086   0.000  USER_LOGIC_I/Mmux_e_entry_mux0000_4 (USER_LOGIC_I/Mmux_e_entry_mux0000_4)
     MUXF7:I0->O         145   0.213   0.538  USER_LOGIC_I/Mmux_e_entry_mux0000_2_f7 (USER_LOGIC_I/e_entry_mux0000)
     LUT3:I2->O            8   0.086   0.444  USER_LOGIC_I/ADDRA<1>41 (USER_LOGIC_I/N190)
     LUT6:I5->O            2   0.086   0.290  USER_LOGIC_I/ADDRA<8>81 (USER_LOGIC_I/ADDRA<8>)
     RAMB36_EXP:ADDRAL5        0.272          USER_LOGIC_I/thread_data_bram/Mram_BRAM_DATA
    ----------------------------------------
    Total                      4.829ns (1.311ns logic, 3.518ns route)
                                       (27.1% logic, 72.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 50 / 48
-------------------------------------------------------------------------
Offset:              1.324ns (Levels of Logic = 1)
  Source:            MPLB_Rst (PAD)
  Destination:       PLBV46_MASTER_SINGLE_I/sig_internal_be_bus_0 (FF)
  Destination Clock: MPLB_Clk rising

  Data Path: MPLB_Rst to PLBV46_MASTER_SINGLE_I/sig_internal_be_bus_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT4:I0->O           33   0.086   0.394  PLBV46_MASTER_SINGLE_I/sig_clear_qualifiers1 (PLBV46_MASTER_SINGLE_I/sig_clear_qualifiers)
     FDRE:R                    0.468          PLBV46_MASTER_SINGLE_I/sig_combined_addrbus_31
    ----------------------------------------
    Total                      1.324ns (0.930ns logic, 0.394ns route)
                                       (70.2% logic, 29.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 2959 / 849
-------------------------------------------------------------------------
Offset:              4.570ns (Levels of Logic = 5)
  Source:            SWTM_DOB<16> (PAD)
  Destination:       USER_LOGIC_I/thread_data_bram/Mram_BRAM_DATA (RAM)
  Destination Clock: SPLB_Clk rising

  Data Path: SWTM_DOB<16> to USER_LOGIC_I/thread_data_bram/Mram_BRAM_DATA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT6:I0->O            1   0.086   0.901  USER_LOGIC_I/current_state_master_cmp_eq00218126 (USER_LOGIC_I/current_state_master_cmp_eq00218126)
     LUT6:I0->O           13   0.086   0.957  USER_LOGIC_I/current_state_master_cmp_eq00218142 (USER_LOGIC_I/current_state_master_cmp_eq0021)
     LUT6:I0->O            8   0.086   0.444  USER_LOGIC_I/ADDRA<1>11 (USER_LOGIC_I/N5)
     LUT2:I1->O            1   0.086   0.662  USER_LOGIC_I/ADDRA<8>52 (USER_LOGIC_I/ADDRA<8>52)
     LUT6:I2->O            2   0.086   0.290  USER_LOGIC_I/ADDRA<8>81 (USER_LOGIC_I/ADDRA<8>)
     RAMB36_EXP:ADDRAL5        0.272          USER_LOGIC_I/thread_data_bram/Mram_BRAM_DATA
    ----------------------------------------
    Total                      4.570ns (1.317ns logic, 3.253ns route)
                                       (28.8% logic, 71.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SPLB_Clk'
  Total number of paths / destination ports: 98 / 37
-------------------------------------------------------------------------
Offset:              2.750ns (Levels of Logic = 4)
  Source:            USER_LOGIC_I/current_entry_pri_value_4 (FF)
  Destination:       Preemption_Interrupt (PAD)
  Source Clock:      SPLB_Clk rising

  Data Path: USER_LOGIC_I/current_entry_pri_value_4 to Preemption_Interrupt
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.396   0.905  USER_LOGIC_I/current_entry_pri_value_4 (USER_LOGIC_I/current_entry_pri_value_4)
     LUT6:I0->O            2   0.086   0.491  USER_LOGIC_I/Preemption_Interrupt_Line_cmp_lt00002 (USER_LOGIC_I/Preemption_Interrupt_Line_cmp_lt00001)
     LUT6:I4->O            1   0.086   0.000  USER_LOGIC_I/Preemption_Interrupt_Line_cmp_lt00001_G (N920)
     MUXF7:I1->O           1   0.214   0.487  USER_LOGIC_I/Preemption_Interrupt_Line_cmp_lt00001 (USER_LOGIC_I/Preemption_Interrupt_Line_cmp_lt00002)
     LUT6:I4->O            0   0.086   0.000  USER_LOGIC_I/Preemption_Interrupt1 (Preemption_Interrupt)
    ----------------------------------------
    Total                      2.750ns (0.868ns logic, 1.882ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'MPLB_Clk'
  Total number of paths / destination ports: 50 / 50
-------------------------------------------------------------------------
Offset:              0.396ns (Levels of Logic = 0)
  Source:            PLBV46_MASTER_SINGLE_I/MD_error (FF)
  Destination:       MD_error (PAD)
  Source Clock:      MPLB_Clk rising

  Data Path: PLBV46_MASTER_SINGLE_I/MD_error to MD_error
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             0   0.396   0.000  PLBV46_MASTER_SINGLE_I/MD_error (MD_error)
    ----------------------------------------
    Total                      0.396ns (0.396ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.212ns (Levels of Logic = 1)
  Source:            Soft_Reset (PAD)
  Destination:       Reset_Done (PAD)

  Data Path: Soft_Reset to Reset_Done
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LUT2:I1->O            0   0.086   0.000  USER_LOGIC_I/Reset_Done1 (Reset_Done)
    ----------------------------------------
    Total                      0.212ns (0.212ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================


Total REAL time to Xst completion: 90.00 secs
Total CPU time to Xst completion: 88.07 secs
 
--> 


Total memory usage is 704548 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  552 (   0 filtered)
Number of infos    :   19 (   0 filtered)

