// Seed: 1539321044
module module_0;
  wand id_1;
  assign id_1 = 1;
  assign module_1.type_6 = 0;
  assign id_1 = 1'd0 + id_1;
  module_2 modCall_1 ();
  wire id_2;
endmodule
module module_0 (
    output supply1 id_0,
    input supply0 id_1,
    input wor module_1
);
  module_0 modCall_1 ();
  wand id_4 = id_2;
endmodule
module module_2;
  task id_1;
    begin : LABEL_0
      id_1 = 1;
    end
  endtask
  assign module_0.id_1 = 0;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  input wire id_11;
  output wire id_10;
  output wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  xor primCall (id_1, id_11, id_2, id_4, id_5, id_7, id_8);
  module_2 modCall_1 ();
  assign modCall_1.id_1 = 0;
  assign id_10 = id_4;
endmodule
