Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: I:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto 78a8060f624049d085c3231234ff887e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L secureip --snapshot topTB_func_synth xil_defaultlib.topTB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 'rst' is not connected on this instance [C:/Users/ethan/Documents/GitHub/Ray-Tracing/FPGA HDL/work/vivado/WhittedV1/WhittedV1.srcs/sim_1/new/topTB.v:34]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1fs
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=10.0,...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.clk_wiz_0
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.FDRE_default
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.VGADriver
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.RAM32M
Compiling module unisims_ver.XADC(INIT_40=16'b01000000000000,...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_t...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_c...
Compiling module unisims_ver.MMCME2_ADV(BANDWIDTH="HIGH",CLKF...
Compiling module unisims_ver.PLLE2_ADV(CLKFBOUT_MULT=13,CLKIN...
Compiling module unisims_ver.FDPE_default
Compiling module unisims_ver.BUFH
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_i...
Compiling module unisims_ver.IDELAYCTRL_default
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_i...
Compiling module unisims_ver.FDRE(INIT=1'b1)
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module unisims_ver.IOBUF
Compiling module unisims_ver.IOBUFDS_INTERMDISABLE(DQS_BIAS="...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module unisims_ver.OSERDESE2(DATA_RATE_OQ="SDR",DAT...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module unisims_ver.ODDR(DDR_CLK_EDGE="SAME_EDGE")
Compiling module unisims_ver.OBUFDS
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module unisims_ver.OUT_FIFO(ARRAY_MODE="ARRAY_MODE_...
Compiling module unisims_ver.PHASER_OUT_PHY(FINE_DELAY=60,MEM...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module unisims_ver.IDELAYE2(HIGH_PERFORMANCE_MODE="...
Compiling module unisims_ver.ISERDESE2(INTERFACE_TYPE="MEMORY...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module unisims_ver.OSERDESE2(INIT_OQ=1'b1,INIT_TQ=1...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module unisims_ver.IN_FIFO
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module unisims_ver.OUT_FIFO
Compiling module unisims_ver.PHASER_IN_PHY(BURST_MODE="TRUE",...
Compiling module unisims_ver.PHASER_OUT_PHY(DATA_CTL_N="TRUE"...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module unisims_ver.PHASER_REF
Compiling module unisims_ver.PHY_CONTROL(AO_TOGGLE=1,BURST_MO...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_d...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_r...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_r...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_r...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_r...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_a...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_a...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_a...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_b...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_c...
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_r...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_r...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_r...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_r...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_m...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_m...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_u...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_u...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_u...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_u...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_v4_2_m...
Compiling module xil_defaultlib.mig_7series_0_mig_7series_0_mig
Compiling module xil_defaultlib.mig_7series_0
Compiling module xil_defaultlib.MemController
Compiling module xil_defaultlib.Top
Compiling module xil_defaultlib.topTB
Compiling module xil_defaultlib.glbl
Built simulation snapshot topTB_func_synth
