
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.098488                       # Number of seconds simulated
sim_ticks                                 98487585420                       # Number of ticks simulated
final_tick                               611096788308                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 158394                       # Simulator instruction rate (inst/s)
host_op_rate                                   199135                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                1826061                       # Simulator tick rate (ticks/s)
host_mem_usage                               67369436                       # Number of bytes of host memory used
host_seconds                                 53934.43                       # Real time elapsed on the host
sim_insts                                  8542895678                       # Number of instructions simulated
sim_ops                                   10740207743                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3265024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      1588096                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       983552                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1575936                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data       983296                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data      1592704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data       750592                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         4736                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data      1586176                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12365312                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4992                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           39936                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5912448                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5912448                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           39                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        25508                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        12407                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7684                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12312                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data         7682                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data        12443                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data         5864                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           37                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data        12392                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 96604                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           46191                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                46191                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        50687                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     33151630                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        48087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16124834                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        55885                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      9986558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        46788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16001367                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst        54586                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data      9983959                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst        48087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     16171622                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst        53286                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data      7621184                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst        48087                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16105340                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               125551987                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        50687                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        48087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        55885                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        46788                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst        54586                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst        48087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst        53286                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst        48087                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             405493                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          60032419                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               60032419                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          60032419                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        50687                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     33151630                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        48087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16124834                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        55885                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      9986558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        46788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16001367                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst        54586                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data      9983959                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst        48087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     16171622                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst        53286                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data      7621184                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst        48087                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16105340                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              185584406                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  23                       # Number of system calls
system.switch_cpus0.numCycles               236181261                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        17543605                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     15830026                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       918911                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      6602280                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         6277029                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          970271                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        40862                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    186069658                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             110330932                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           17543605                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      7247300                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             21821594                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        2886206                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      12145149                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         10677207                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       923366                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    221980697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.583069                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.900939                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       200159103     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          778950      0.35%     90.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         1595026      0.72%     91.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          671233      0.30%     91.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         3628615      1.63%     93.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         3229410      1.45%     94.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          627348      0.28%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1306228      0.59%     95.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         9984784      4.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    221980697                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074280                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.467145                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       184823548                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     13402702                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         21741721                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        68917                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       1943803                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      1540254                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          493                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     129369201                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         2747                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       1943803                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       185026589                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       11767962                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       978075                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         21624383                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       639879                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     129301087                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents          181                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        288674                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       226231                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         5066                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    151791506                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    609009988                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    609009988                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    134722847                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        17068642                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        15024                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         7589                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          1564075                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     30515261                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores     15439355                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       140585                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       749618                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         129052823                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        15068                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        124100929                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        67733                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      9902501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     23725630                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           89                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    221980697                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.559062                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.354507                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    177726741     80.06%     80.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     13337137      6.01%     86.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     10900503      4.91%     90.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      4709336      2.12%     93.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      5937244      2.67%     95.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      5709704      2.57%     98.35% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3243168      1.46%     99.81% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       256638      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       160226      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    221980697                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         314134     11.18%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     11.18% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead       2425199     86.31%     97.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        70388      2.51%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     77842841     62.73%     62.73% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1083945      0.87%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         7432      0.01%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.60% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     29762762     23.98%     87.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite     15403949     12.41%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     124100929                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.525448                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            2809721                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.022641                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    473060009                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    138973620                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    123049679                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     126910650                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       222995                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1167218                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          474                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation         3237                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores        94019                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads        10975                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       1943803                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       11359396                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       185792                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    129067977                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts         1291                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     30515261                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts     15439355                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         7590                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        123796                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           95                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents         3237                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       535821                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       541337                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      1077158                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    123237804                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     29664082                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       863125                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                   86                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            45066559                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        16148487                       # Number of branches executed
system.switch_cpus0.iew.exec_stores          15402477                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.521793                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             123053034                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            123049679                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         66455414                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        130999601                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.520997                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.507295                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    117516368                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     11565543                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        14979                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       939072                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    220036894                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.534076                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.356315                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    177373382     80.61%     80.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     15605289      7.09%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      7307710      3.32%     91.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      7215413      3.28%     94.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      1973318      0.90%     95.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      8343068      3.79%     98.99% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       625668      0.28%     99.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       457568      0.21%     99.48% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      1135478      0.52%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    220036894                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     117516368                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              44693368                       # Number of memory references committed
system.switch_cpus0.commit.loads             29348035                       # Number of loads committed
system.switch_cpus0.commit.membars               7478                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          15518718                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        104500046                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1138202                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      1135478                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           347983028                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          260107827                       # The number of ROB writes
system.switch_cpus0.timesIdled                4048561                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               14200564                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            117516368                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.361813                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.361813                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.423404                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.423404                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       609282617                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      142885215                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      154077308                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         14956                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus1.numCycles               236181261                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        18614903                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     15265647                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1823088                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      7637385                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         7286465                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1899529                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        81522                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    177540447                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             105856356                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           18614903                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      9185994                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             23270713                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5197462                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       9492191                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         10938367                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1809697                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    213648383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.605790                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.952766                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       190377670     89.11%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2521540      1.18%     90.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2910691      1.36%     91.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1603560      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         1838252      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1023735      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          689906      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1802875      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10880154      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    213648383                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.078816                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.448200                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       176108439                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles     10951614                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23076739                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       183630                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3327958                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3021440                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred        17074                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     129217572                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        84737                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3327958                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       176391786                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        3884456                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      6276449                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         22986363                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       781368                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     129138209                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          193                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        200249                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       360492                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    179438971                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    601169063                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    601169063                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    153095592                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        26343368                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33692                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18762                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2099295                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     12325895                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      6714914                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       176473                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1488552                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         128939667                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        33745                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        121845699                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       172546                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     16225198                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     37406168                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved         3675                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    213648383                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.570309                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.261189                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    162319976     75.98%     75.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20645011      9.66%     85.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11076586      5.18%     90.82% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7691105      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6711935      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3434205      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       832619      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       535846      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       401100      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    213648383                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          31847     12.09%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     12.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        113640     43.15%     55.25% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       117848     44.75%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    101967104     83.69%     83.69% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1905427      1.56%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        14908      0.01%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     11291919      9.27%     94.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      6666341      5.47%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     121845699                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.515899                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             263335                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.002161                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    457775661                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    145199781                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    119801855                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     122109034                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       306836                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2181643                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          795                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation         1174                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       151285                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads         7456                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked         1109                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3327958                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3431415                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       135906                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    128973525                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        53827                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     12325895                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      6714914                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18724                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         96298                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents         1174                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1060704                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1023855                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2084559                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    120059715                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     10601768                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1785983                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                  113                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            17266564                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        16785060                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           6664796                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.508337                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             119803724                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            119801855                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         71185117                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        186342652                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.507245                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.382012                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     89902496                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    110298669                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     18676181                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        30070                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1833514                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    210320425                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.524432                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.342728                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    165261395     78.58%     78.58% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     20897799      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8756838      4.16%     92.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      5258826      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3642884      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      2352094      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1222018      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       981966      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1946605      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    210320425                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     89902496                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     110298669                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              16707881                       # Number of memory references committed
system.switch_cpus1.commit.loads             10144252                       # Number of loads committed
system.switch_cpus1.commit.membars              15002                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          15785280                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         99438938                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2243997                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1946605                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           337348059                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          261277737                       # The number of ROB writes
system.switch_cpus1.timesIdled                2718310                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               22532878                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           89902496                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            110298669                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     89902496                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.627082                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.627082                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.380650                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.380650                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       541509220                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      166242561                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      120589369                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         30042                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus2.numCycles               236181261                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        19212535                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     15721614                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      1876566                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      7871923                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         7554479                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         1980155                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        85079                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    184885906                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             107466094                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           19212535                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      9534634                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             22421280                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        5131400                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       4966424                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles          456                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           12                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines         11313571                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1878399                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    215504537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.612460                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.954525                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       193083257     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1038798      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         1652220      0.77%     90.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2248297      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         2314883      1.07%     92.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1955968      0.91%     93.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1098422      0.51%     94.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         1631595      0.76%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        10481097      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    215504537                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.081347                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.455015                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       182989977                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      6879005                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         22379473                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        25989                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       3230090                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3161531                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          370                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     131886456                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1953                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       3230090                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       183489684                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1340701                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      4375492                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         21911580                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1156987                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     131842472                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          163                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        167832                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       498719                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    183936110                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    613369738                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    613369738                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    159349325                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        24586781                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        32530                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        16865                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          3420776                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     12347506                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      6684328                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        78680                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1602670                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         131690583                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        32646                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        124998326                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        17028                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     14677255                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     35190249                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         1056                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    215504537                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.580026                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.271207                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0    162624145     75.46%     75.46% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21736571     10.09%     85.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11004320      5.11%     90.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8314358      3.86%     94.51% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      6543851      3.04%     97.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      2649704      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      1650300      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       865987      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       115301      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    215504537                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          23969     11.38%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     11.38% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         79867     37.93%     49.31% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       106748     50.69%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    105135112     84.11%     84.11% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1868442      1.49%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        15662      0.01%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     11315405      9.05%     94.67% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      6663705      5.33%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     124998326                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.529247                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             210584                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.001685                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    465728801                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    146400996                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    123131522                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     125208910                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       256759                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      1995863                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          516                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores        99046                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       3230090                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles        1065373                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles       112390                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    131723361                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts         7309                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     12347506                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      6684328                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        16868                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         94688                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          516                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1088227                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1060405                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2148632                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    123280536                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     10648330                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      1717790                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            17311777                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        17513205                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           6663447                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.521974                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             123131731                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            123131522                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         70685791                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        190540201                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.521343                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.370976                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     92890071                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    114299862                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     17423513                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        31590                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      1900231                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    212274447                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.538453                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.386992                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0    165379220     77.91%     77.91% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23249877     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      8778744      4.14%     93.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4181126      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3534688      1.67%     96.63% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2016700      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1773017      0.84%     98.42% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       799835      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2561240      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    212274447                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     92890071                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     114299862                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              16936923                       # Number of memory references committed
system.switch_cpus2.commit.loads             10351641                       # Number of loads committed
system.switch_cpus2.commit.membars              15760                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          16482183                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        102982817                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2353680                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2561240                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           341435945                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          266676900                       # The number of ROB writes
system.switch_cpus2.timesIdled                2802432                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles               20676724                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           92890071                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            114299862                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     92890071                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.542589                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.542589                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.393300                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.393300                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       554814088                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      171511594                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      122236521                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         31562                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus3.numCycles               236181259                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        18605814                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     15257984                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1822981                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      7872187                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         7286216                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         1912979                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        82086                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    177795832                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             105707791                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           18605814                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      9199195                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             23266845                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5152114                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       9559985                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         10949483                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1809801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    213922334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.604288                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.949808                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       190655489     89.12%     89.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         2519736      1.18%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         2913486      1.36%     91.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         1607395      0.75%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         1865221      0.87%     93.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         1022181      0.48%     93.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          691345      0.32%     94.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1797952      0.84%     94.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        10849529      5.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    213922334                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078778                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.447571                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       176372323                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles     11010471                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         23085013                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles       171938                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3282586                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3019179                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred        17086                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     129062926                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts        84965                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3282586                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       176642014                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        3819281                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      6427388                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         22997366                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       753696                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     128984509                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          211                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        198825                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       348179                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.RenamedOperands    179254871                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    600571217                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    600571217                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    153336972                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        25917899                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        34228                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        19253                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          2020193                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     12327913                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      6711075                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       175554                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1485239                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         128798015                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        34308                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        121823854                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued       170889                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     15919774                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     36703776                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         4190                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    213922334                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.569477                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.260159                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0    162574312     76.00%     76.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     20668100      9.66%     85.66% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     11101247      5.19%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      7665114      3.58%     94.43% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      6708938      3.14%     97.57% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      3443710      1.61%     99.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       823408      0.38%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       536872      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       400633      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    213922334                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          32162     12.25%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.25% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead        112256     42.75%     55.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       118171     45.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    101969641     83.70%     83.70% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      1903755      1.56%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.27% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        14932      0.01%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.28% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     11272506      9.25%     94.53% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      6663020      5.47%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     121823854                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.515807                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             262589                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002155                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    458003520                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    144753261                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    119810537                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     122086443                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       307667                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2167676                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          778                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation         1167                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       137133                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads         7471                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked         1062                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3282586                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles        3374427                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       133028                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    128832440                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        48703                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     12327913                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      6711075                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        19264                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         92844                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents         1167                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1059697                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1020304                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2080001                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    120036072                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     10585803                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1787782                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                  117                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            17247410                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        16800085                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           6661607                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.508237                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             119812365                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            119810537                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         71217179                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        186498304                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.507282                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.381865                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     90044195                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    110472574                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     18361182                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        30118                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      1833555                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    210639748                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.524462                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.342674                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0    165508897     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     20928568      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      8769662      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      5272209      2.50%     95.18% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      3649060      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      2358518      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1219921      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       983605      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      1949308      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    210639748                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     90044195                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     110472574                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              16734179                       # Number of memory references committed
system.switch_cpus3.commit.loads             10160237                       # Number of loads committed
system.switch_cpus3.commit.membars              15026                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          15810218                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         99595695                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2247540                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      1949308                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           337523585                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          260950170                       # The number of ROB writes
system.switch_cpus3.timesIdled                2721925                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles               22258925                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           90044195                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            110472574                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     90044195                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.622948                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.622948                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.381250                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.381250                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       541503734                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      166291048                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      120450329                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         30090                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                  49                       # Number of system calls
system.switch_cpus4.numCycles               236181261                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups        19197400                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted     15707608                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect      1870755                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups      7917866                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits         7555698                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS         1981983                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect        85198                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles    184728413                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts             107362323                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches           19197400                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches      9537681                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles             22405421                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles        5108062                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles       5070711                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.CacheLines         11299808                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes      1872370                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples    215417472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.611987                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.953650                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0       193012051     89.60%     89.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1         1042706      0.48%     90.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2         1657263      0.77%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3         2245283      1.04%     91.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4         2310532      1.07%     92.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5         1956933      0.91%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6         1101234      0.51%     94.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7         1626358      0.75%     95.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8        10465112      4.86%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total    215417472                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.081282                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.454576                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles       182833962                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles      6981298                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles         22364335                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles        25310                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles       3212564                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved      3160404                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          365                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts     131730992                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1909                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles       3212564                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles       183335693                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles        1346949                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles      4474026                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles         21893944                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles      1154293                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts     131684559                       # Number of instructions processed by rename
system.switch_cpus4.rename.ROBFullEvents          152                       # Number of times rename has blocked due to ROB full
system.switch_cpus4.rename.IQFullEvents        167181                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents       497668                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands    183732119                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups    612633881                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups    612633881                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps    159320462                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps        24411631                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts        32565                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts        16903                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts          3413754                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads     12318759                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores      6681348                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads        78585                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores      1600261                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded         131525870                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded        32684                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued        124896751                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued        17118                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined     14541176                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined     34854181                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved         1098                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples    215417472                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.579789                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.270892                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0    162565352     75.47%     75.47% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1     21733755     10.09%     85.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2     11004078      5.11%     90.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3      8307260      3.86%     94.52% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4      6530006      3.03%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5      2644613      1.23%     98.78% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6      1651588      0.77%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7       866117      0.40%     99.95% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8       114703      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total    215417472                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu          23779     11.44%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.44% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead         76806     36.95%     48.40% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite       107255     51.60%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu    105041636     84.10%     84.10% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult      1866956      1.49%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.60% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc        15660      0.01%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead     11312042      9.06%     94.67% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite      6660457      5.33%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total     124896751                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.528817                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt             207840                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001664                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads    465435931                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes    146100242                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses    123037010                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses     125104591                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads       254620                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads      1968981                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses           94                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation          515                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores        97233                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles       3212564                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles        1072036                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles       112210                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts    131558686                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts        34722                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts     12318759                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts      6681348                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts        16905                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents         94595                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents          515                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect      1087344                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect      1054394                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts      2141738                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts    123186701                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts     10645711                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts      1710049                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                  132                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs            17305908                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches        17504622                       # Number of branches executed
system.switch_cpus4.iew.exec_stores           6660197                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.521577                       # Inst execution rate
system.switch_cpus4.iew.wb_sent             123037223                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count            123037010                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers         70626368                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers        190317178                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.520943                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371098                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts     92873322                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps    114279233                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts     17279434                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls        31586                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts      1894425                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples    212204908                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.538532                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.386957                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0    165317036     77.90%     77.90% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1     23242271     10.95%     88.86% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2      8776786      4.14%     92.99% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3      4187894      1.97%     94.97% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4      3531293      1.66%     96.63% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5      2022815      0.95%     97.58% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6      1766898      0.83%     98.42% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7       800247      0.38%     98.79% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8      2559668      1.21%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total    212204908                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts     92873322                       # Number of instructions committed
system.switch_cpus4.commit.committedOps     114279233                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs              16933879                       # Number of memory references committed
system.switch_cpus4.commit.loads             10349772                       # Number of loads committed
system.switch_cpus4.commit.membars              15758                       # Number of memory barriers committed
system.switch_cpus4.commit.branches          16479206                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts        102964246                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls      2353259                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events      2559668                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads           341203270                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes          266329984                       # The number of ROB writes
system.switch_cpus4.timesIdled                2795916                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles               20763789                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts           92873322                       # Number of Instructions Simulated
system.switch_cpus4.committedOps            114279233                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total     92873322                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.543047                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.543047                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.393229                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.393229                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads       554425625                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes      171384095                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads      122126653                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes         31558                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus5.numCycles               236181261                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups        18642459                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted     15288146                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect      1824489                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups      7661434                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits         7297681                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS         1903440                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect        81459                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles    177786888                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts             106019357                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches           18642459                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches      9201121                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles             23305009                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles        5202106                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles       9433126                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines         10953354                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes      1811554                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples    213872937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.606087                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.953160                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0       190567928     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1         2523384      1.18%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2         2912431      1.36%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3         1607074      0.75%     92.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4         1843700      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5         1023975      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6          693094      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7         1807969      0.85%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8        10893382      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total    213872937                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.078933                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.448890                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles       176353070                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles     10894154                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles         23111070                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles       183814                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles       3330826                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved      3025952                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred        17089                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts     129418234                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts        84528                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles       3330826                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles       176636919                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles        3850757                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles      6253574                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles         23020297                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles       780561                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts     129338283                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents          202                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents        198415                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents       361255                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.RenamedOperands    179710053                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups    602107764                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups    602107764                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps    153341367                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps        26368681                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts        33800                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts        18850                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts          2102072                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads     12344379                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores      6726156                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads       177107                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores      1487209                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded         129137320                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded        33852                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued        122036565                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued       172498                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined     16245150                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined     37445580                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved         3734                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples    213872937                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.570603                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.261535                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0    162469498     75.97%     75.97% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1     20673550      9.67%     85.63% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2     11092483      5.19%     90.82% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3      7699351      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4      6723472      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5      3441890      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6       833694      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7       537498      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8       401501      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total    213872937                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu          32241     12.22%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     12.22% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead        113344     42.97%     55.19% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite       118180     44.81%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu    102125048     83.68%     83.68% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult      1908328      1.56%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc        14932      0.01%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.26% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead     11310951      9.27%     94.53% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite      6677306      5.47%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total     122036565                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.516707                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt             263765                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.002161                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads    458382330                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes    145417480                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses    119990562                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses     122300330                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads       307639                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads      2183874                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses          780                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation         1162                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores       152051                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads         7467                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked         1375                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles       3330826                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles        3398489                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles       135818                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts    129171283                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts        55209                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts     12344379                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts      6726156                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts        18815                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents         96835                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents         1162                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect      1061129                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect      1024365                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts      2085494                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts    120250400                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts     10621270                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts      1786165                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                  111                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs            17296834                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches        16810352                       # Number of branches executed
system.switch_cpus5.iew.exec_stores           6675564                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.509145                       # Inst execution rate
system.switch_cpus5.iew.wb_sent             119992410                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count            119990562                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers         71301689                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers        186648533                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.508044                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.382010                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts     90046723                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps    110475678                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts     18696885                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls        30118                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts      1835005                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples    210542111                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.524720                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.343015                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0    165410263     78.56%     78.56% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1     20930736      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2      8770440      4.17%     92.67% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3      5270996      2.50%     95.17% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4      3646239      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5      2357645      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6      1222520      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7       983403      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8      1949869      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total    210542111                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts     90046723                       # Number of instructions committed
system.switch_cpus5.commit.committedOps     110475678                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs              16734610                       # Number of memory references committed
system.switch_cpus5.commit.loads             10160505                       # Number of loads committed
system.switch_cpus5.commit.membars              15026                       # Number of memory barriers committed
system.switch_cpus5.commit.branches          15810667                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts         99598477                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls      2247600                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events      1949869                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads           337764194                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes          261676013                       # The number of ROB writes
system.switch_cpus5.timesIdled                2720461                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles               22308324                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts           90046723                       # Number of Instructions Simulated
system.switch_cpus5.committedOps            110475678                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total     90046723                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.622875                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.622875                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.381261                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.381261                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads       542379266                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes      166498727                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads      120776976                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes         30090                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                  51                       # Number of system calls
system.switch_cpus6.numCycles               236181261                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups        21160989                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted     17620824                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect      1923227                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups      8083216                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits         7744982                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS         2276284                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect        89369                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles    184160058                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts             116079753                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches           21160989                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches     10021266                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles             24196359                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles        5346950                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles       9205316                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.MiscStallCycles          529                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus6.fetch.IcacheWaitRetryStallCycles           14                       # Number of stall cycles due to full MSHR
system.switch_cpus6.fetch.CacheLines         11434703                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes      1838899                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples    220968583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.645521                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     2.017047                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0       196772224     89.05%     89.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1         1483787      0.67%     89.72% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2         1873968      0.85%     90.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3         2980627      1.35%     91.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4         1247328      0.56%     92.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5         1602920      0.73%     93.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6         1871946      0.85%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7          855486      0.39%     94.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8        12280297      5.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total    220968583                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.089596                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.491486                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles       183077769                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles     10392085                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles         24081699                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles        11241                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles       3405781                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved      3218760                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          526                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts     141874823                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         2190                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles       3405781                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles       183262206                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles         590348                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles      9286071                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles         23908626                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles       515544                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts     141003792                       # Number of instructions processed by rename
system.switch_cpus6.rename.ROBFullEvents          124                       # Number of times rename has blocked due to ROB full
system.switch_cpus6.rename.IQFullEvents         74455                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents       359798                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands    196962861                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups    655710549                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups    655710549                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps    164903673                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps        32059173                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts        34207                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts        17852                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts          1810672                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads     13188113                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores      6904270                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads        76843                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores      1560639                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded         137668884                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded        34330                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued        132118359                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued       131864                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined     16626933                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined     33771026                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved         1344                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples    220968583                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.597906                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.319838                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0    164981303     74.66%     74.66% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1     25540577     11.56%     86.22% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2     10440065      4.72%     90.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3      5850210      2.65%     93.59% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4      7922667      3.59%     97.18% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5      2440880      1.10%     98.28% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6      2399943      1.09%     99.37% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7      1291208      0.58%     99.95% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8       101730      0.05%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total    220968583                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu         911086     79.12%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     79.12% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead        122667     10.65%     89.77% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite       117802     10.23%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu    111308089     84.25%     84.25% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult      1806372      1.37%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.62% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc        16354      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead     12104386      9.16%     94.79% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite      6883158      5.21%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total     132118359                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.559394                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt            1151555                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.008716                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads    486488720                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes    154330783                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses    128684806                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses     133269914                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads        97534                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads      2470464                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses           41                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation          639                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores        93637                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles       3405781                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles         449028                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles        56760                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts    137703221                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts       107851                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts     13188113                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts      6904270                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts        17853                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents         49496                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents           54                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents          639                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect      1141206                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect      1078969                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts      2220175                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts    129820472                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts     11909381                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts      2297887                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs            18791939                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches        18360387                       # Number of branches executed
system.switch_cpus6.iew.exec_stores           6882558                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.549665                       # Inst execution rate
system.switch_cpus6.iew.wb_sent             128685242                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count            128684806                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers         77098651                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers        207085606                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.544856                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.372303                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts     95937313                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps    118216743                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts     19487004                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls        32986                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts      1939662                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples    217562802                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.543368                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.363386                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0    167527175     77.00%     77.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1     25357084     11.66%     88.66% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2      9207424      4.23%     92.89% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3      4588640      2.11%     95.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4      4194674      1.93%     96.93% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5      1762800      0.81%     97.74% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6      1741959      0.80%     98.54% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7       829927      0.38%     98.92% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8      2353119      1.08%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total    217562802                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts     95937313                       # Number of instructions committed
system.switch_cpus6.commit.committedOps     118216743                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs              17528282                       # Number of memory references committed
system.switch_cpus6.commit.loads             10717649                       # Number of loads committed
system.switch_cpus6.commit.membars              16456                       # Number of memory barriers committed
system.switch_cpus6.commit.branches          17134887                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts        106433886                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls      2441169                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events      2353119                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads           352912767                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes          278813305                       # The number of ROB writes
system.switch_cpus6.timesIdled                2790800                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles               15212678                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts           95937313                       # Number of Instructions Simulated
system.switch_cpus6.committedOps            118216743                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total     95937313                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.461829                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.461829                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.406202                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.406202                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads       584153199                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes      179829284                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads      131230784                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes         32958                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                  47                       # Number of system calls
system.switch_cpus7.numCycles               236181261                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups        18657507                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted     15302041                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect      1828429                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups      7648183                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits         7299864                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS         1901392                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect        81676                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles    177897417                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts             106097366                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches           18657507                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches      9201256                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles             23324549                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles        5219475                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles       9385085                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines         10962706                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes      1815420                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples    213968726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.606330                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.953593                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0       190644177     89.10%     89.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1         2525734      1.18%     90.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2         2918988      1.36%     91.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3         1605360      0.75%     92.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4         1843941      0.86%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5         1025599      0.48%     93.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6          689626      0.32%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7         1807953      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8        10907348      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total    213968726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078997                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.449220                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles       176468833                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles     10841611                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles         23131085                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles       182599                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles       3344595                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved      3027174                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred        17080                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts     129526257                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts        84818                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles       3344595                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles       176752174                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles        3913628                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles      6139914                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles         23039823                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles       778589                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts     129446435                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents          190                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents        197693                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents       360218                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.RenamedOperands    179853086                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups    602608181                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups    602608181                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps    153357882                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps        26495204                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts        33704                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts        18742                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts          2104331                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads     12361454                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores      6726998                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads       177165                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores      1490973                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded         129241491                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded        33767                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued        122085954                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued       172339                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined     16335563                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined     37714215                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved         3645                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples    213968726                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.570578                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.261453                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0    162546529     75.97%     75.97% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1     20676306      9.66%     85.63% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2     11094782      5.19%     90.82% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3      7709510      3.60%     94.42% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4      6727793      3.14%     97.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5      3442925      1.61%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6       832103      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7       537085      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8       401693      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total    213968726                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu          31875     12.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead        115614     43.53%     55.53% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite       118090     44.47%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu    102172775     83.69%     83.69% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult      1909060      1.56%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.25% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc        14934      0.01%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.27% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead     11310362      9.26%     94.53% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite      6678823      5.47%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total     122085954                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.516916                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt             265579                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002175                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads    458578552                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes    145611987                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses    120037318                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses     122351533                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads       305404                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads      2199836                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses          733                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation         1170                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores       152167                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads         7466                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked         1062                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles       3344595                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles        3463300                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles       135267                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts    129275367                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts        54635                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts     12361454                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts      6726998                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts        18722                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents         96724                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            1                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents         1170                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect      1062998                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect      1028436                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts      2091434                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts    120297085                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts     10619947                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts      1788869                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                  109                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs            17297334                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches        16816129                       # Number of branches executed
system.switch_cpus7.iew.exec_stores           6677387                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.509342                       # Inst execution rate
system.switch_cpus7.iew.wb_sent             120039222                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count            120037318                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers         71327651                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers        186753365                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.508242                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.381935                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts     90056461                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps    110487608                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts     18789009                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls        30122                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts      1838936                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples    210624131                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.524572                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.342895                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0    165487462     78.57%     78.57% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1     20935977      9.94%     88.51% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2      8771070      4.16%     92.67% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3      5265352      2.50%     95.17% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4      3649906      1.73%     96.91% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5      2354765      1.12%     98.03% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6      1226462      0.58%     98.61% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7       983882      0.47%     99.07% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8      1949255      0.93%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total    210624131                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts     90056461                       # Number of instructions committed
system.switch_cpus7.commit.committedOps     110487608                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs              16736449                       # Number of memory references committed
system.switch_cpus7.commit.loads             10161618                       # Number of loads committed
system.switch_cpus7.commit.membars              15028                       # Number of memory barriers committed
system.switch_cpus7.commit.branches          15812363                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts         99609255                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls      2247846                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events      1949255                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads           337950882                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes          261897897                       # The number of ROB writes
system.switch_cpus7.timesIdled                2725396                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles               22212535                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts           90056461                       # Number of Instructions Simulated
system.switch_cpus7.committedOps            110487608                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total     90056461                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.622591                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.622591                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.381302                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.381302                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads       542562711                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes      166564196                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads      120855391                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes         30094                       # number of misc regfile writes
system.l20.replacements                         25547                       # number of replacements
system.l20.tagsinuse                      4095.910137                       # Cycle average of tags in use
system.l20.total_refs                          375495                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29643                       # Sample count of references to valid blocks.
system.l20.avg_refs                         12.667240                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           10.105696                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     4.713358                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3349.726293                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           731.364789                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.002467                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001151                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.817804                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.178556                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999978                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data        46550                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  46551                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           18898                       # number of Writeback hits
system.l20.Writeback_hits::total                18898                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           68                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   68                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data        46618                       # number of demand (read+write) hits
system.l20.demand_hits::total                   46619                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data        46618                       # number of overall hits
system.l20.overall_hits::total                  46619                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           39                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        25507                       # number of ReadReq misses
system.l20.ReadReq_misses::total                25546                       # number of ReadReq misses
system.l20.ReadExReq_misses::switch_cpus0.data            1                       # number of ReadExReq misses
system.l20.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l20.demand_misses::switch_cpus0.inst           39                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        25508                       # number of demand (read+write) misses
system.l20.demand_misses::total                 25547                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           39                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        25508                       # number of overall misses
system.l20.overall_misses::total                25547                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     37978414                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  13230612394                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    13268590808                       # number of ReadReq miss cycles
system.l20.ReadExReq_miss_latency::switch_cpus0.data       438005                       # number of ReadExReq miss cycles
system.l20.ReadExReq_miss_latency::total       438005                       # number of ReadExReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     37978414                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  13231050399                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     13269028813                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     37978414                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  13231050399                       # number of overall miss cycles
system.l20.overall_miss_latency::total    13269028813                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           40                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72057                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72097                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        18898                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            18898                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           69                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               69                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           40                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72126                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72166                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           40                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72126                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72166                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.353984                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.354328                       # miss rate for ReadReq accesses
system.l20.ReadExReq_miss_rate::switch_cpus0.data     0.014493                       # miss rate for ReadExReq accesses
system.l20.ReadExReq_miss_rate::total        0.014493                       # miss rate for ReadExReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.353659                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.354003                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.975000                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.353659                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.354003                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 973805.487179                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 518705.155212                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 519399.937681                       # average ReadReq miss latency
system.l20.ReadExReq_avg_miss_latency::switch_cpus0.data       438005                       # average ReadExReq miss latency
system.l20.ReadExReq_avg_miss_latency::total       438005                       # average ReadExReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 973805.487179                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 518701.991493                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 519396.751595                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 973805.487179                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 518701.991493                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 519396.751595                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4666                       # number of writebacks
system.l20.writebacks::total                     4666                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           39                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        25507                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           25546                       # number of ReadReq MSHR misses
system.l20.ReadExReq_mshr_misses::switch_cpus0.data            1                       # number of ReadExReq MSHR misses
system.l20.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           39                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        25508                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            25547                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           39                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        25508                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           25547                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     35177674                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  11398413226                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  11433590900                       # number of ReadReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::switch_cpus0.data       366205                       # number of ReadExReq MSHR miss cycles
system.l20.ReadExReq_mshr_miss_latency::total       366205                       # number of ReadExReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     35177674                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  11398779431                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  11433957105                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     35177674                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  11398779431                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  11433957105                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.353984                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.354328                       # mshr miss rate for ReadReq accesses
system.l20.ReadExReq_mshr_miss_rate::switch_cpus0.data     0.014493                       # mshr miss rate for ReadExReq accesses
system.l20.ReadExReq_mshr_miss_rate::total     0.014493                       # mshr miss rate for ReadExReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.353659                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.354003                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.975000                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.353659                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.354003                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 901991.641026                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 446873.925824                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 447568.734831                       # average ReadReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::switch_cpus0.data       366205                       # average ReadExReq mshr miss latency
system.l20.ReadExReq_avg_mshr_miss_latency::total       366205                       # average ReadExReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 901991.641026                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 446870.763329                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 447565.549967                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 901991.641026                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 446870.763329                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 447565.549967                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         12446                       # number of replacements
system.l21.tagsinuse                      4095.434674                       # Cycle average of tags in use
system.l21.total_refs                          390707                       # Total number of references to valid blocks.
system.l21.sampled_refs                         16542                       # Sample count of references to valid blocks.
system.l21.avg_refs                         23.619091                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           87.373407                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     8.303649                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  2723.713576                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1276.044043                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.021331                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002027                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.664969                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.311534                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999862                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data        37550                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  37551                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           21367                       # number of Writeback hits
system.l21.Writeback_hits::total                21367                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data          141                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                  141                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data        37691                       # number of demand (read+write) hits
system.l21.demand_hits::total                   37692                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data        37691                       # number of overall hits
system.l21.overall_hits::total                  37692                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           37                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        12394                       # number of ReadReq misses
system.l21.ReadReq_misses::total                12431                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data           13                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                 13                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           37                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        12407                       # number of demand (read+write) misses
system.l21.demand_misses::total                 12444                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           37                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        12407                       # number of overall misses
system.l21.overall_misses::total                12444                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     29329517                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   6290012752                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     6319342269                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data      7406458                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total      7406458                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     29329517                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   6297419210                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      6326748727                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     29329517                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   6297419210                       # number of overall miss cycles
system.l21.overall_miss_latency::total     6326748727                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           38                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        49944                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              49982                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        21367                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            21367                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data          154                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total              154                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           38                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        50098                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               50136                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           38                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        50098                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              50136                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.248158                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.248710                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.084416                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.084416                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.247655                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.248205                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.973684                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.247655                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.248205                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 792689.648649                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 507504.659674                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 508353.492800                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 569727.538462                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 569727.538462                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 792689.648649                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 507569.856533                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 508417.609049                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 792689.648649                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 507569.856533                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 508417.609049                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7507                       # number of writebacks
system.l21.writebacks::total                     7507                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           37                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        12394                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           12431                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data           13                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total            13                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           37                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        12407                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            12444                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           37                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        12407                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           12444                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     26659072                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   5398094798                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   5424753870                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data      6470808                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total      6470808                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     26659072                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   5404565606                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   5431224678                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     26659072                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   5404565606                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   5431224678                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.248158                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.248710                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.084416                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.084416                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.247655                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.248205                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.973684                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.247655                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.248205                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 720515.459459                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 435540.971276                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 436389.177862                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 497754.461538                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 497754.461538                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 720515.459459                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 435606.158298                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 436453.284957                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 720515.459459                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 435606.158298                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 436453.284957                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          7729                       # number of replacements
system.l22.tagsinuse                      4095.361444                       # Cycle average of tags in use
system.l22.total_refs                          292726                       # Total number of references to valid blocks.
system.l22.sampled_refs                         11825                       # Sample count of references to valid blocks.
system.l22.avg_refs                         24.754841                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           78.914869                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    15.027478                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2402.277592                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1599.141506                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.019266                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003669                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.586494                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.390415                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            2                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data        29895                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29897                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9209                       # number of Writeback hits
system.l22.Writeback_hits::total                 9209                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data          143                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                  143                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            2                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data        30038                       # number of demand (read+write) hits
system.l22.demand_hits::total                   30040                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            2                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data        30038                       # number of overall hits
system.l22.overall_hits::total                  30040                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           43                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         7684                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 7727                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           43                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         7684                       # number of demand (read+write) misses
system.l22.demand_misses::total                  7727                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           43                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         7684                       # number of overall misses
system.l22.overall_misses::total                 7727                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     52626208                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   3421563857                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     3474190065                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     52626208                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   3421563857                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      3474190065                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     52626208                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   3421563857                       # number of overall miss cycles
system.l22.overall_miss_latency::total     3474190065                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           45                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        37579                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              37624                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9209                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9209                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data          143                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total              143                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           45                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        37722                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               37767                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           45                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        37722                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              37767                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.204476                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.205374                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.203701                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.204597                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.955556                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.203701                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.204597                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 1223865.302326                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 445284.208355                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 449616.936068                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 1223865.302326                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 445284.208355                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 449616.936068                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 1223865.302326                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 445284.208355                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 449616.936068                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4003                       # number of writebacks
system.l22.writebacks::total                     4003                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           43                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         7684                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            7727                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           43                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         7684                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             7727                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           43                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         7684                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            7727                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     49538808                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   2869706634                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   2919245442                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     49538808                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   2869706634                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   2919245442                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     49538808                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   2869706634                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   2919245442                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.204476                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.205374                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.203701                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.204597                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.955556                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.203701                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.204597                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1152065.302326                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 373465.204841                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 377798.038307                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 1152065.302326                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 373465.204841                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 377798.038307                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 1152065.302326                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 373465.204841                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 377798.038307                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12350                       # number of replacements
system.l23.tagsinuse                      4095.449613                       # Cycle average of tags in use
system.l23.total_refs                          390653                       # Total number of references to valid blocks.
system.l23.sampled_refs                         16446                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.753679                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           88.871648                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     8.450213                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2705.553519                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1292.574233                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021697                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.002063                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.660536                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.315570                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999866                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data        37530                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  37531                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           21329                       # number of Writeback hits
system.l23.Writeback_hits::total                21329                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data          141                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                  141                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data        37671                       # number of demand (read+write) hits
system.l23.demand_hits::total                   37672                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data        37671                       # number of overall hits
system.l23.overall_hits::total                  37672                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           36                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12303                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12339                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            9                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  9                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           36                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12312                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12348                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           36                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12312                       # number of overall misses
system.l23.overall_misses::total                12348                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     32710171                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   6172983281                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     6205693452                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      5750214                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      5750214                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     32710171                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   6178733495                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      6211443666                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     32710171                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   6178733495                       # number of overall miss cycles
system.l23.overall_miss_latency::total     6211443666                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           37                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        49833                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              49870                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        21329                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            21329                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data          150                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total              150                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           37                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        49983                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               50020                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           37                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        49983                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              50020                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.246885                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.247423                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data     0.060000                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total        0.060000                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.246324                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.246861                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.972973                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.246324                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.246861                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 908615.861111                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 501746.182313                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 502933.256504                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 638912.666667                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 638912.666667                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 908615.861111                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 501846.450211                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 503032.366861                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 908615.861111                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 501846.450211                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 503032.366861                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                7508                       # number of writebacks
system.l23.writebacks::total                     7508                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           36                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12303                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12339                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            9                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             9                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           36                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12312                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12348                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           36                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12312                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12348                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     30123438                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   5288985219                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   5319108657                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      5103029                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      5103029                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     30123438                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   5294088248                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   5324211686                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     30123438                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   5294088248                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   5324211686                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.246885                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.247423                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data     0.060000                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total     0.060000                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.246324                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.246861                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.972973                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.246324                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.246861                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 836762.166667                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 429893.946111                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 431081.016047                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 567003.222222                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 567003.222222                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 836762.166667                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 429994.172190                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 431180.084710                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 836762.166667                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 429994.172190                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 431180.084710                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                          7726                       # number of replacements
system.l24.tagsinuse                      4095.360257                       # Cycle average of tags in use
system.l24.total_refs                          292715                       # Total number of references to valid blocks.
system.l24.sampled_refs                         11822                       # Sample count of references to valid blocks.
system.l24.avg_refs                         24.760193                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           78.917535                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    14.693309                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data  2401.588912                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          1600.160500                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.019267                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003587                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.586325                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.390664                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            2                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data        29885                       # number of ReadReq hits
system.l24.ReadReq_hits::total                  29887                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks            9208                       # number of Writeback hits
system.l24.Writeback_hits::total                 9208                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data          142                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                  142                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            2                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data        30027                       # number of demand (read+write) hits
system.l24.demand_hits::total                   30029                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            2                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data        30027                       # number of overall hits
system.l24.overall_hits::total                  30029                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           42                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data         7683                       # number of ReadReq misses
system.l24.ReadReq_misses::total                 7725                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           42                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data         7683                       # number of demand (read+write) misses
system.l24.demand_misses::total                  7725                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           42                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data         7683                       # number of overall misses
system.l24.overall_misses::total                 7725                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     40727321                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data   3530202541                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total     3570929862                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     40727321                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data   3530202541                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total      3570929862                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     40727321                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data   3530202541                       # number of overall miss cycles
system.l24.overall_miss_latency::total     3570929862                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           44                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data        37568                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total              37612                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks         9208                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total             9208                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data          142                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total              142                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           44                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data        37710                       # number of demand (read+write) accesses
system.l24.demand_accesses::total               37754                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           44                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data        37710                       # number of overall (read+write) accesses
system.l24.overall_accesses::total              37754                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.954545                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.204509                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.205387                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.954545                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.203739                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.204614                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.954545                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.203739                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.204614                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 969698.119048                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 459482.303918                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 462256.292816                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 969698.119048                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 459482.303918                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 462256.292816                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 969698.119048                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 459482.303918                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 462256.292816                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                4004                       # number of writebacks
system.l24.writebacks::total                     4004                       # number of writebacks
system.l24.ReadReq_mshr_hits::switch_cpus4.data            1                       # number of ReadReq MSHR hits
system.l24.ReadReq_mshr_hits::total                 1                       # number of ReadReq MSHR hits
system.l24.demand_mshr_hits::switch_cpus4.data            1                       # number of demand (read+write) MSHR hits
system.l24.demand_mshr_hits::total                  1                       # number of demand (read+write) MSHR hits
system.l24.overall_mshr_hits::switch_cpus4.data            1                       # number of overall MSHR hits
system.l24.overall_mshr_hits::total                 1                       # number of overall MSHR hits
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           42                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data         7682                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total            7724                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           42                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data         7682                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total             7724                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           42                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data         7682                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total            7724                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     37710333                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data   2977938684                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total   3015649017                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     37710333                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data   2977938684                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total   3015649017                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     37710333                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data   2977938684                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total   3015649017                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.204483                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.205360                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.954545                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.203713                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.204588                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.954545                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.203713                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.204588                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 897865.071429                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 387651.481906                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 390425.817840                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 897865.071429                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 387651.481906                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 390425.817840                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 897865.071429                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 387651.481906                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 390425.817840                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                         12482                       # number of replacements
system.l25.tagsinuse                      4095.453292                       # Cycle average of tags in use
system.l25.total_refs                          390809                       # Total number of references to valid blocks.
system.l25.sampled_refs                         16578                       # Sample count of references to valid blocks.
system.l25.avg_refs                         23.573953                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           87.987005                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst     8.348720                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data  2723.939472                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          1275.178095                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.021481                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.002038                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.665024                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.311323                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999867                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data        37642                       # number of ReadReq hits
system.l25.ReadReq_hits::total                  37643                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks           21373                       # number of Writeback hits
system.l25.Writeback_hits::total                21373                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data          141                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                  141                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data        37783                       # number of demand (read+write) hits
system.l25.demand_hits::total                   37784                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data        37783                       # number of overall hits
system.l25.overall_hits::total                  37784                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           37                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data        12434                       # number of ReadReq misses
system.l25.ReadReq_misses::total                12471                       # number of ReadReq misses
system.l25.ReadExReq_misses::switch_cpus5.data            9                       # number of ReadExReq misses
system.l25.ReadExReq_misses::total                  9                       # number of ReadExReq misses
system.l25.demand_misses::switch_cpus5.inst           37                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data        12443                       # number of demand (read+write) misses
system.l25.demand_misses::total                 12480                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           37                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data        12443                       # number of overall misses
system.l25.overall_misses::total                12480                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     27369077                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data   6172159045                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total     6199528122                       # number of ReadReq miss cycles
system.l25.ReadExReq_miss_latency::switch_cpus5.data      5589203                       # number of ReadExReq miss cycles
system.l25.ReadExReq_miss_latency::total      5589203                       # number of ReadExReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     27369077                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data   6177748248                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total      6205117325                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     27369077                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data   6177748248                       # number of overall miss cycles
system.l25.overall_miss_latency::total     6205117325                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           38                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data        50076                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total              50114                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks        21373                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total            21373                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data          150                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total              150                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           38                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data        50226                       # number of demand (read+write) accesses
system.l25.demand_accesses::total               50264                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           38                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data        50226                       # number of overall (read+write) accesses
system.l25.overall_accesses::total              50264                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.248303                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.248853                       # miss rate for ReadReq accesses
system.l25.ReadExReq_miss_rate::switch_cpus5.data     0.060000                       # miss rate for ReadExReq accesses
system.l25.ReadExReq_miss_rate::total        0.060000                       # miss rate for ReadExReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.247740                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.248289                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.973684                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.247740                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.248289                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 739704.783784                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 496393.682242                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 497115.557854                       # average ReadReq miss latency
system.l25.ReadExReq_avg_miss_latency::switch_cpus5.data 621022.555556                       # average ReadExReq miss latency
system.l25.ReadExReq_avg_miss_latency::total 621022.555556                       # average ReadExReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 739704.783784                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 496483.826087                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 497204.913862                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 739704.783784                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 496483.826087                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 497204.913862                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                7534                       # number of writebacks
system.l25.writebacks::total                     7534                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           37                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data        12434                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total           12471                       # number of ReadReq MSHR misses
system.l25.ReadExReq_mshr_misses::switch_cpus5.data            9                       # number of ReadExReq MSHR misses
system.l25.ReadExReq_mshr_misses::total             9                       # number of ReadExReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           37                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data        12443                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total            12480                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           37                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data        12443                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total           12480                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     24710995                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data   5279053869                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total   5303764864                       # number of ReadReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::switch_cpus5.data      4943003                       # number of ReadExReq MSHR miss cycles
system.l25.ReadExReq_mshr_miss_latency::total      4943003                       # number of ReadExReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     24710995                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data   5283996872                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total   5308707867                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     24710995                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data   5283996872                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total   5308707867                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.248303                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.248853                       # mshr miss rate for ReadReq accesses
system.l25.ReadExReq_mshr_miss_rate::switch_cpus5.data     0.060000                       # mshr miss rate for ReadExReq accesses
system.l25.ReadExReq_mshr_miss_rate::total     0.060000                       # mshr miss rate for ReadExReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.247740                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.248289                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.973684                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.247740                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.248289                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 667864.729730                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 424566.018096                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 425287.856948                       # average ReadReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::switch_cpus5.data 549222.555556                       # average ReadExReq mshr miss latency
system.l25.ReadExReq_avg_mshr_miss_latency::total 549222.555556                       # average ReadExReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 667864.729730                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 424656.181950                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 425377.232933                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 667864.729730                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 424656.181950                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 425377.232933                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                          5905                       # number of replacements
system.l26.tagsinuse                      4095.214857                       # Cycle average of tags in use
system.l26.total_refs                          278840                       # Total number of references to valid blocks.
system.l26.sampled_refs                         10001                       # Sample count of references to valid blocks.
system.l26.avg_refs                         27.881212                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks          121.087414                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    19.635038                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data  2189.089421                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          1765.402984                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.029562                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.004794                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.534446                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.431007                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999808                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            2                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data        27814                       # number of ReadReq hits
system.l26.ReadReq_hits::total                  27816                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks            8812                       # number of Writeback hits
system.l26.Writeback_hits::total                 8812                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data          192                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                  192                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            2                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data        28006                       # number of demand (read+write) hits
system.l26.demand_hits::total                   28008                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            2                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data        28006                       # number of overall hits
system.l26.overall_hits::total                  28008                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           41                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data         5864                       # number of ReadReq misses
system.l26.ReadReq_misses::total                 5905                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           41                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data         5864                       # number of demand (read+write) misses
system.l26.demand_misses::total                  5905                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           41                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data         5864                       # number of overall misses
system.l26.overall_misses::total                 5905                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     58234464                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data   2693211661                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total     2751446125                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     58234464                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data   2693211661                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total      2751446125                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     58234464                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data   2693211661                       # number of overall miss cycles
system.l26.overall_miss_latency::total     2751446125                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           43                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data        33678                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total              33721                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks         8812                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total             8812                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data          192                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total              192                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           43                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data        33870                       # number of demand (read+write) accesses
system.l26.demand_accesses::total               33913                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           43                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data        33870                       # number of overall (read+write) accesses
system.l26.overall_accesses::total              33913                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.174120                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.175113                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.173133                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.174122                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.953488                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.173133                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.174122                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1420352.780488                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 459278.932640                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 465951.926334                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1420352.780488                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 459278.932640                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 465951.926334                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1420352.780488                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 459278.932640                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 465951.926334                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                3457                       # number of writebacks
system.l26.writebacks::total                     3457                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           41                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data         5864                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total            5905                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           41                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data         5864                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total             5905                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           41                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data         5864                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total            5905                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     55289646                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data   2271833824                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total   2327123470                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     55289646                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data   2271833824                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total   2327123470                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     55289646                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data   2271833824                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total   2327123470                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.174120                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.175113                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.173133                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.174122                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.953488                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.173133                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.174122                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1348527.951220                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 387420.502046                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 394093.729043                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1348527.951220                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 387420.502046                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 394093.729043                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1348527.951220                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 387420.502046                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 394093.729043                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                         12431                       # number of replacements
system.l27.tagsinuse                      4095.439267                       # Cycle average of tags in use
system.l27.total_refs                          390847                       # Total number of references to valid blocks.
system.l27.sampled_refs                         16527                       # Sample count of references to valid blocks.
system.l27.avg_refs                         23.648999                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks           88.309781                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst     8.201303                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data  2723.959928                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          1274.968254                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.021560                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.002002                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.665029                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.311272                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999863                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.inst            1                       # number of ReadReq hits
system.l27.ReadReq_hits::switch_cpus7.data        37649                       # number of ReadReq hits
system.l27.ReadReq_hits::total                  37650                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks           21405                       # number of Writeback hits
system.l27.Writeback_hits::total                21405                       # number of Writeback hits
system.l27.ReadExReq_hits::switch_cpus7.data          141                       # number of ReadExReq hits
system.l27.ReadExReq_hits::total                  141                       # number of ReadExReq hits
system.l27.demand_hits::switch_cpus7.inst            1                       # number of demand (read+write) hits
system.l27.demand_hits::switch_cpus7.data        37790                       # number of demand (read+write) hits
system.l27.demand_hits::total                   37791                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.inst            1                       # number of overall hits
system.l27.overall_hits::switch_cpus7.data        37790                       # number of overall hits
system.l27.overall_hits::total                  37791                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           37                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data        12382                       # number of ReadReq misses
system.l27.ReadReq_misses::total                12419                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data           10                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                 10                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           37                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data        12392                       # number of demand (read+write) misses
system.l27.demand_misses::total                 12429                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           37                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data        12392                       # number of overall misses
system.l27.overall_misses::total                12429                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst     27804649                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data   6062892361                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total     6090697010                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data      5418123                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total      5418123                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst     27804649                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data   6068310484                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total      6096115133                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst     27804649                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data   6068310484                       # number of overall miss cycles
system.l27.overall_miss_latency::total     6096115133                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           38                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data        50031                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total              50069                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks        21405                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total            21405                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data          151                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total              151                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           38                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data        50182                       # number of demand (read+write) accesses
system.l27.demand_accesses::total               50220                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           38                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data        50182                       # number of overall (read+write) accesses
system.l27.overall_accesses::total              50220                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.247487                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.248038                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data     0.066225                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total        0.066225                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.246941                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.247491                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst     0.973684                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.246941                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.247491                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst       751477                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 489653.719997                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 490433.771640                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data 541812.300000                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total 541812.300000                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst       751477                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 489695.810523                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 490475.109261                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst       751477                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 489695.810523                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 490475.109261                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                7512                       # number of writebacks
system.l27.writebacks::total                     7512                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           37                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data        12382                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total           12419                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data           10                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total            10                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           37                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data        12392                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total            12429                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           37                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data        12392                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total           12429                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst     25145493                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data   5173584814                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total   5198730307                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data      4700123                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total      4700123                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst     25145493                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data   5178284937                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total   5203430430                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst     25145493                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data   5178284937                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total   5203430430                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.247487                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.248038                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data     0.066225                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total     0.066225                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.246941                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.247491                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst     0.973684                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.246941                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.247491                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 679607.918919                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 417831.110806                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 418611.023995                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data 470012.300000                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total 470012.300000                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 679607.918919                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 417873.219577                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 418652.379918                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 679607.918919                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 417873.219577                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 418652.379918                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               578.344335                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1010685044                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   583                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1733593.557461                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    38.213122                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   540.131214                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.061239                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865595                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.926834                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     10677154                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       10677154                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     10677154                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        10677154                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     10677154                       # number of overall hits
system.cpu0.icache.overall_hits::total       10677154                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           53                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           53                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           53                       # number of overall misses
system.cpu0.icache.overall_misses::total           53                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     49651223                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     49651223                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     49651223                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     49651223                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     49651223                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     49651223                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     10677207                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     10677207                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     10677207                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     10677207                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     10677207                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     10677207                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000005                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 936815.528302                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 936815.528302                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 936815.528302                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 936815.528302                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 936815.528302                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 936815.528302                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           13                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           13                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           13                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           13                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           13                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           40                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           40                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           40                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           40                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           40                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     38383393                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     38383393                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     38383393                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     38383393                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     38383393                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     38383393                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 959584.825000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 959584.825000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 959584.825000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 959584.825000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 959584.825000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 959584.825000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72126                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               432104938                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 72382                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               5969.784449                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   111.879025                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   144.120975                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.437027                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.562973                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     27990842                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       27990842                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data     15329901                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      15329901                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7491                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7491                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7478                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7478                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     43320743                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        43320743                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     43320743                       # number of overall hits
system.cpu0.dcache.overall_hits::total       43320743                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       259749                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       259749                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          250                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          250                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       259999                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        259999                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       259999                       # number of overall misses
system.cpu0.dcache.overall_misses::total       259999                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  64801212560                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  64801212560                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     26884327                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     26884327                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  64828096887                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  64828096887                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  64828096887                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  64828096887                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     28250591                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     28250591                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     15330151                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7491                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7478                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     43580742                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     43580742                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     43580742                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     43580742                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009194                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009194                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000016                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005966                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005966                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005966                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005966                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 249476.273479                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 249476.273479                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 107537.308000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 107537.308000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 249339.793180                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 249339.793180                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 249339.793180                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 249339.793180                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        18898                       # number of writebacks
system.cpu0.dcache.writebacks::total            18898                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       187692                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       187692                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          181                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          181                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       187873                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       187873                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       187873                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       187873                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72057                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72057                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           69                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72126                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72126                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72126                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  16629268487                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  16629268487                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data      5145825                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total      5145825                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  16634414312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  16634414312                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  16634414312                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  16634414312                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002551                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001655                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001655                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 230779.361991                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 230779.361991                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 74577.173913                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 74577.173913                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 230629.929734                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 230629.929734                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 230629.929734                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 230629.929734                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               518.985519                       # Cycle average of tags in use
system.cpu1.icache.total_refs               982617655                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1889649.336538                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.985519                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          482                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059272                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.772436                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.831708                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     10938314                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       10938314                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     10938314                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        10938314                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     10938314                       # number of overall hits
system.cpu1.icache.overall_hits::total       10938314                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           53                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           53                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           53                       # number of overall misses
system.cpu1.icache.overall_misses::total           53                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     36400834                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     36400834                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     36400834                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     36400834                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     36400834                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     36400834                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     10938367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     10938367                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     10938367                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     10938367                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     10938367                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     10938367                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000005                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 686808.188679                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 686808.188679                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 686808.188679                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 686808.188679                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 686808.188679                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 686808.188679                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           15                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           15                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           38                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           38                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     29724879                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     29724879                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     29724879                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     29724879                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     29724879                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     29724879                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 782233.657895                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 782233.657895                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 782233.657895                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 782233.657895                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 782233.657895                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 782233.657895                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 50098                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166701154                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 50354                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               3310.584144                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.039175                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.960825                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.914216                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.085784                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      7748138                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        7748138                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6526124                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6526124                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15977                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15977                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15021                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15021                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     14274262                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        14274262                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     14274262                       # number of overall hits
system.cpu1.dcache.overall_hits::total       14274262                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       171260                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       171260                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         5365                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         5365                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       176625                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        176625                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       176625                       # number of overall misses
system.cpu1.dcache.overall_misses::total       176625                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  39949488582                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  39949488582                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data   2158061284                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total   2158061284                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  42107549866                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  42107549866                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  42107549866                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  42107549866                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      7919398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      7919398                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6531489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6531489                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15977                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15021                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15021                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     14450887                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     14450887                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     14450887                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     14450887                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.021625                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.021625                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000821                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000821                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.012222                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.012222                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.012222                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.012222                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 233268.063658                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 233268.063658                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 402248.142404                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 402248.142404                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 238400.848498                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 238400.848498                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 238400.848498                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 238400.848498                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets     12606954                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets             74                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets 170364.243243                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        21367                       # number of writebacks
system.cpu1.dcache.writebacks::total            21367                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       121316                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       121316                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data         5211                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         5211                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       126527                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       126527                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       126527                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       126527                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        49944                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        49944                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data          154                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total          154                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        50098                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        50098                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        50098                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        50098                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   8858701304                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8858701304                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data     16677883                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total     16677883                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   8875379187                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   8875379187                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   8875379187                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   8875379187                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006307                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006307                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000024                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003467                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003467                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003467                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003467                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 177372.683486                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 177372.683486                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 108297.941558                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 108297.941558                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 177160.349455                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 177160.349455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 177160.349455                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 177160.349455                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               519.008484                       # Cycle average of tags in use
system.cpu2.icache.total_refs               981763877                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1888007.455769                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    44.008484                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          475                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.070526                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.761218                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.831744                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     11313515                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       11313515                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     11313515                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        11313515                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     11313515                       # number of overall hits
system.cpu2.icache.overall_hits::total       11313515                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           55                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           55                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           55                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            55                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           55                       # number of overall misses
system.cpu2.icache.overall_misses::total           55                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     58376625                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     58376625                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     58376625                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     58376625                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     58376625                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     58376625                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     11313570                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     11313570                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     11313570                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     11313570                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     11313570                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     11313570                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000005                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 1061393.181818                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 1061393.181818                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 1061393.181818                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 1061393.181818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 1061393.181818                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 1061393.181818                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs       200212                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs       200212                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           10                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           10                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           45                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           45                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     53149968                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     53149968                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     53149968                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     53149968                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     53149968                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     53149968                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 1181110.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 1181110.400000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 1181110.400000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 1181110.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 1181110.400000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 1181110.400000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 37722                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               160982540                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 37978                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4238.836695                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.786531                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.213469                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.913229                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.086771                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      7784522                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        7784522                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      6554167                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       6554167                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        16753                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        16753                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        15781                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        15781                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     14338689                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        14338689                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     14338689                       # number of overall hits
system.cpu2.dcache.overall_hits::total       14338689                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       120594                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       120594                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          846                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          846                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       121440                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        121440                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       121440                       # number of overall misses
system.cpu2.dcache.overall_misses::total       121440                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  21960313966                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  21960313966                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data     71063045                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total     71063045                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  22031377011                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  22031377011                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  22031377011                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  22031377011                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      7905116                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      7905116                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      6555013                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      6555013                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        16753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        16753                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        15781                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        15781                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     14460129                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     14460129                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     14460129                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     14460129                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.015255                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.015255                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000129                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.008398                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.008398                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.008398                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.008398                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 182101.215367                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 182101.215367                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 83998.871158                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 83998.871158                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 181417.794886                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 181417.794886                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 181417.794886                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 181417.794886                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9209                       # number of writebacks
system.cpu2.dcache.writebacks::total             9209                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        83015                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        83015                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          703                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          703                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83718                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83718                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83718                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83718                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        37579                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        37579                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data          143                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total          143                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        37722                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        37722                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        37722                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        37722                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   5432718093                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   5432718093                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data      9225546                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total      9225546                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   5441943639                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   5441943639                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   5441943639                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   5441943639                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004754                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004754                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002609                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002609                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002609                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002609                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 144567.926049                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 144567.926049                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 64514.307692                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 64514.307692                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 144264.451487                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 144264.451487                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 144264.451487                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 144264.451487                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               517.739895                       # Cycle average of tags in use
system.cpu3.icache.total_refs               982628773                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1893311.701349                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    35.739895                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.057275                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.829711                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     10949432                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       10949432                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     10949432                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        10949432                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     10949432                       # number of overall hits
system.cpu3.icache.overall_hits::total       10949432                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     40132524                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     40132524                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     40132524                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     40132524                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     40132524                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     40132524                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     10949483                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     10949483                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     10949483                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     10949483                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     10949483                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     10949483                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000005                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 786912.235294                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 786912.235294                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 786912.235294                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 786912.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 786912.235294                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 786912.235294                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           14                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           14                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           37                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           37                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     33113439                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     33113439                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     33113439                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     33113439                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     33113439                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     33113439                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 894957.810811                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 894957.810811                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 894957.810811                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 894957.810811                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 894957.810811                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 894957.810811                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 49983                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               166691125                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 50239                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3317.962639                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   234.021052                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    21.978948                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.914145                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.085855                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      7727576                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        7727576                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      6536276                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       6536276                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        16334                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        16334                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        15045                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        15045                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     14263852                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        14263852                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     14263852                       # number of overall hits
system.cpu3.dcache.overall_hits::total       14263852                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       170990                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       170990                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         5478                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         5478                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       176468                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        176468                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       176468                       # number of overall misses
system.cpu3.dcache.overall_misses::total       176468                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  39870873311                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  39870873311                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data   2215501845                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total   2215501845                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  42086375156                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  42086375156                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  42086375156                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  42086375156                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      7898566                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      7898566                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      6541754                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      6541754                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        16334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        16334                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        15045                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        15045                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     14440320                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     14440320                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     14440320                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     14440320                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021648                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021648                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000837                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000837                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012221                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012221                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012221                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012221                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 233176.637879                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 233176.637879                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 404436.262322                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 404436.262322                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 238492.957114                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 238492.957114                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 238492.957114                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 238492.957114                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets     12135962                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets             80                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 151699.525000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        21329                       # number of writebacks
system.cpu3.dcache.writebacks::total            21329                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data       121157                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total       121157                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         5328                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         5328                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       126485                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       126485                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       126485                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       126485                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        49833                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        49833                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data          150                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        49983                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        49983                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        49983                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        49983                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   8738685888                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   8738685888                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data     15004718                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total     15004718                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   8753690606                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   8753690606                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   8753690606                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   8753690606                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006309                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006309                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003461                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003461                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003461                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003461                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 175359.418217                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 175359.418217                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 100031.453333                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 100031.453333                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 175133.357462                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 175133.357462                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 175133.357462                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 175133.357462                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               517.967696                       # Cycle average of tags in use
system.cpu4.icache.total_refs               981750119                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1891618.726397                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    42.967696                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.068858                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.830076                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst     11299757                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total       11299757                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst     11299757                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total        11299757                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst     11299757                       # number of overall hits
system.cpu4.icache.overall_hits::total       11299757                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           51                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           51                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           51                       # number of overall misses
system.cpu4.icache.overall_misses::total           51                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     48848402                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     48848402                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     48848402                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     48848402                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     48848402                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     48848402                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst     11299808                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total     11299808                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst     11299808                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total     11299808                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst     11299808                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total     11299808                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000005                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 957811.803922                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 957811.803922                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 957811.803922                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 957811.803922                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 957811.803922                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 957811.803922                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            7                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            7                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           44                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           44                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           44                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     41217745                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     41217745                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     41217745                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     41217745                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     41217745                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     41217745                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 936766.931818                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 936766.931818                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 936766.931818                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 936766.931818                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 936766.931818                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 936766.931818                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                 37710                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               160981472                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                 37966                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs               4240.148343                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   233.788126                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data    22.211874                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.913235                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.086765                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data      7784585                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total        7784585                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data      6553005                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total       6553005                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data        16786                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total        16786                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data        15779                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total        15779                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data     14337590                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total        14337590                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data     14337590                       # number of overall hits
system.cpu4.dcache.overall_hits::total       14337590                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data       120474                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total       120474                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data          838                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total          838                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data       121312                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total        121312                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data       121312                       # number of overall misses
system.cpu4.dcache.overall_misses::total       121312                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data  22408431938                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total  22408431938                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data     70525310                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total     70525310                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data  22478957248                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total  22478957248                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data  22478957248                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total  22478957248                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data      7905059                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total      7905059                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data      6553843                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total      6553843                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data        16786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total        16786                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data        15779                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total        15779                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data     14458902                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total     14458902                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data     14458902                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total     14458902                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.015240                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.015240                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000128                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000128                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008390                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008390                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008390                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008390                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 186002.224032                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 186002.224032                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 84159.081146                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 84159.081146                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 185298.711158                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 185298.711158                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 185298.711158                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 185298.711158                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         9208                       # number of writebacks
system.cpu4.dcache.writebacks::total             9208                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data        82906                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total        82906                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data          696                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total          696                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data        83602                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total        83602                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data        83602                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total        83602                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data        37568                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total        37568                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data          142                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total          142                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data        37710                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total        37710                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data        37710                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total        37710                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data   5540729670                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total   5540729670                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data      9151917                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total      9151917                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data   5549881587                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total   5549881587                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data   5549881587                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total   5549881587                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.004752                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002608                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002608                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002608                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002608                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 147485.351097                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 147485.351097                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data 64450.119718                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total 64450.119718                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 147172.675338                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 147172.675338                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 147172.675338                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 147172.675338                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     0                       # number of replacements
system.cpu5.icache.tagsinuse               518.942480                       # Cycle average of tags in use
system.cpu5.icache.total_refs               982632642                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1889678.157692                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    36.942480                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst          482                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.059203                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.772436                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.831639                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst     10953301                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total       10953301                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst     10953301                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total        10953301                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst     10953301                       # number of overall hits
system.cpu5.icache.overall_hits::total       10953301                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           53                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           53                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           53                       # number of overall misses
system.cpu5.icache.overall_misses::total           53                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     33801826                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     33801826                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     33801826                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     33801826                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     33801826                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     33801826                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst     10953354                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total     10953354                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst     10953354                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total     10953354                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst     10953354                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total     10953354                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000005                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 637770.301887                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 637770.301887                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 637770.301887                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 637770.301887                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 637770.301887                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 637770.301887                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           15                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           15                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           38                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           38                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     27756931                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     27756931                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     27756931                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     27756931                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     27756931                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     27756931                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 730445.552632                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 730445.552632                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 730445.552632                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 730445.552632                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 730445.552632                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 730445.552632                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                 50226                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               166725771                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                 50482                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs               3302.677608                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   234.036542                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data    21.963458                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.914205                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.085795                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data      7762471                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total        7762471                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data      6536372                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total       6536372                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data        15989                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total        15989                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data        15045                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total        15045                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data     14298843                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total        14298843                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data     14298843                       # number of overall hits
system.cpu5.dcache.overall_hits::total       14298843                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data       171553                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total       171553                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data         5545                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total         5545                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data       177098                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total        177098                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data       177098                       # number of overall misses
system.cpu5.dcache.overall_misses::total       177098                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data  39661784603                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total  39661784603                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data   2288036708                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total   2288036708                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data  41949821311                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total  41949821311                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data  41949821311                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total  41949821311                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data      7934024                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total      7934024                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data      6541917                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total      6541917                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data        15989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total        15989                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data        15045                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total        15045                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data     14475941                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total     14475941                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data     14475941                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total     14475941                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.021622                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.021622                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000848                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000848                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.012234                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.012234                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.012234                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.012234                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 231192.602887                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 231192.602887                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data 412630.605591                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total 412630.605591                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 236873.489881                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 236873.489881                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 236873.489881                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 236873.489881                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets     15721947                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets             82                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets 191731.060976                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks        21373                       # number of writebacks
system.cpu5.dcache.writebacks::total            21373                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data       121477                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total       121477                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data         5395                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total         5395                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data       126872                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total       126872                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data       126872                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total       126872                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data        50076                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total        50076                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data          150                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total          150                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data        50226                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total        50226                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data        50226                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total        50226                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data   8746354827                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total   8746354827                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data     14830502                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total     14830502                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data   8761185329                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total   8761185329                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data   8761185329                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total   8761185329                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.006312                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.006312                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.003470                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.003470                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.003470                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.003470                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 174661.610891                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 174661.610891                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 98870.013333                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 98870.013333                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 174435.259208                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 174435.259208                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 174435.259208                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 174435.259208                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               497.210196                       # Cycle average of tags in use
system.cpu6.icache.total_refs               985018206                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   498                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1977948.204819                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    42.210196                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          455                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.067645                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.729167                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.796811                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst     11434645                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total       11434645                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst     11434645                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total        11434645                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst     11434645                       # number of overall hits
system.cpu6.icache.overall_hits::total       11434645                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           57                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           57                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            57                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           57                       # number of overall misses
system.cpu6.icache.overall_misses::total           57                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     85338987                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     85338987                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     85338987                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     85338987                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     85338987                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     85338987                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst     11434702                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total     11434702                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst     11434702                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total     11434702                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst     11434702                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total     11434702                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000005                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1497175.210526                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1497175.210526                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1497175.210526                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1497175.210526                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1497175.210526                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1497175.210526                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs       233365                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs       233365                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst           14                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst           14                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           43                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           43                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           43                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           43                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           43                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     58762434                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     58762434                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     58762434                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     58762434                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     58762434                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     58762434                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000004                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000004                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000004                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1366568.232558                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1366568.232558                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1366568.232558                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1366568.232558                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1366568.232558                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1366568.232558                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                 33870                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               158672722                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                 34126                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs               4649.613843                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   233.308590                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data    22.691410                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.911362                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.088638                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data      9119262                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total        9119262                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data      6775400                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total       6775400                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data        17587                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total        17587                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data        16479                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total        16479                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data     15894662                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total        15894662                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data     15894662                       # number of overall hits
system.cpu6.dcache.overall_hits::total       15894662                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data        87080                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total        87080                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         1941                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         1941                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        89021                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         89021                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        89021                       # number of overall misses
system.cpu6.dcache.overall_misses::total        89021                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data  12001787074                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total  12001787074                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data    125254181                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total    125254181                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data  12127041255                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total  12127041255                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data  12127041255                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total  12127041255                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data      9206342                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total      9206342                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data      6777341                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total      6777341                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data        17587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total        17587                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data        16479                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total        16479                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data     15983683                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total     15983683                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data     15983683                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total     15983683                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.009459                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.009459                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000286                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000286                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.005569                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.005569                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.005569                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.005569                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 137824.840078                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 137824.840078                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 64530.747553                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 64530.747553                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 136226.747116                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 136226.747116                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 136226.747116                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 136226.747116                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets           17                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets           17                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8812                       # number of writebacks
system.cpu6.dcache.writebacks::total             8812                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data        53402                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total        53402                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data         1749                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total         1749                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data        55151                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total        55151                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data        55151                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total        55151                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data        33678                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total        33678                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data          192                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total          192                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data        33870                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total        33870                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data        33870                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total        33870                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data   4552424462                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total   4552424462                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data     13982870                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total     13982870                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data   4566407332                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total   4566407332                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data   4566407332                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total   4566407332                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.003658                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000028                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002119                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002119                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002119                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002119                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 135175.024111                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 135175.024111                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data 72827.447917                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total 72827.447917                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 134821.592324                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 134821.592324                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 134821.592324                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 134821.592324                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               519.027739                       # Cycle average of tags in use
system.cpu7.icache.total_refs               982641994                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   520                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1889696.142308                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    37.027739                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.059339                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.831775                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst     10962653                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total       10962653                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst     10962653                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total        10962653                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst     10962653                       # number of overall hits
system.cpu7.icache.overall_hits::total       10962653                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           53                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           53                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           53                       # number of overall misses
system.cpu7.icache.overall_misses::total           53                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst     35047572                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total     35047572                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst     35047572                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total     35047572                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst     35047572                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total     35047572                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst     10962706                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total     10962706                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst     10962706                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total     10962706                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst     10962706                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total     10962706                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000005                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000005                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000005                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000005                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 661274.943396                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 661274.943396                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 661274.943396                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 661274.943396                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 661274.943396                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 661274.943396                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst           15                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst           15                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           38                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           38                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           38                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           38                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           38                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst     28187779                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total     28187779                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst     28187779                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total     28187779                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst     28187779                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total     28187779                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000003                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000003                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 741783.657895                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 741783.657895                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 741783.657895                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 741783.657895                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 741783.657895                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 741783.657895                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                 50182                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               166727715                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                 50438                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs               3305.597268                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   234.037104                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    21.962896                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.914207                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.085793                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data      7763605                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total        7763605                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data      6537255                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total       6537255                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data        15914                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total        15914                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data        15047                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total        15047                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data     14300860                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total        14300860                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data     14300860                       # number of overall hits
system.cpu7.dcache.overall_hits::total       14300860                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data       171486                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total       171486                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data         5384                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total         5384                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data       176870                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total        176870                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data       176870                       # number of overall misses
system.cpu7.dcache.overall_misses::total       176870                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data  39377678043                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total  39377678043                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data   2185916392                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total   2185916392                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data  41563594435                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total  41563594435                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data  41563594435                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total  41563594435                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data      7935091                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total      7935091                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data      6542639                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total      6542639                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data        15914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total        15914                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data        15047                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total        15047                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data     14477730                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total     14477730                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data     14477730                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total     14477730                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021611                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021611                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.000823                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.000823                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012217                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012217                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012217                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012217                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 229626.197141                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 229626.197141                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 406002.301634                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 406002.301634                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 234995.162747                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 234995.162747                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 234995.162747                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 234995.162747                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets     12013604                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets             80                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets 150170.050000                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks        21405                       # number of writebacks
system.cpu7.dcache.writebacks::total            21405                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data       121455                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total       121455                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data         5233                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total         5233                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data       126688                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total       126688                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data       126688                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total       126688                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data        50031                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total        50031                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data          151                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total          151                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data        50182                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total        50182                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data        50182                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total        50182                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data   8637613912                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total   8637613912                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data     14658024                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total     14658024                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data   8652271936                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total   8652271936                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data   8652271936                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total   8652271936                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006305                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006305                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003466                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003466                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003466                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003466                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 172645.238192                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 172645.238192                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data 97073.006623                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total 97073.006623                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 172417.837790                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 172417.837790                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 172417.837790                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 172417.837790                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
