{"auto_keywords": [{"score": 0.05007852962010532, "phrase": "cmos"}, {"score": 0.0037516215763875225, "phrase": "standard_cmos_fabrication"}, {"score": 0.00331125524068286, "phrase": "wide_range"}, {"score": 0.0032094634756436595, "phrase": "analog_signal_processing_applications"}, {"score": 0.002385326947545194, "phrase": "single_supply_voltage"}, {"score": 0.002171836484200008, "phrase": "silicon_area"}], "paper_keywords": ["Analog multiplier/dividers", " Analog CMOS circuits", " Analog integrated circuits"], "paper_abstract": "A CMOS current-mode analog multiplier/divider circuit is presented. It is suited to standard CMOS fabrication and can be successfully employed in a wide range of analog signal processing applications. Measurement results for a 0.5 mu m CMOS test chip prototype verify the approach employed. The circuit consumes 120 mu W using a single supply voltage of 1.5 V and requires a silicon area of 150 x 140 mu m.", "paper_title": "Current-mode CMOS multiplier/divider circuit operating in linear/saturation regions", "paper_id": "WOS:000287398700018"}