Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Mar  2 09:26:49 2021
| Host         : noodle-box running 64-bit Ubuntu 18.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -file lidar_arm_control_wrapper_timing_summary_routed.rpt -pb lidar_arm_control_wrapper_timing_summary_routed.pb -rpx lidar_arm_control_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : lidar_arm_control_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.338        0.000                      0                 4580        0.025        0.000                      0                 4580        4.020        0.000                       0                  1958  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          2.338        0.000                      0                 4580        0.025        0.000                      0                 4580        4.020        0.000                       0                  1958  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.025ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.338ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.357ns  (logic 1.366ns (21.488%)  route 4.991ns (78.512%))
  Logic Levels:           5  (LUT2=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.742ns = ( 12.742 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.844     3.138    lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X32Y106        FDRE                                         r  lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y106        FDRE (Prop_fdre_C_Q)         0.518     3.656 r  lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]/Q
                         net (fo=58, routed)          1.086     4.742    lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[1].ce_out_i_reg[1]_0
    SLICE_X32Y100        LUT2 (Prop_lut2_I0_O)        0.148     4.890 r  lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4/O
                         net (fo=1, routed)           1.115     6.004    lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0_i_4_n_0
    SLICE_X32Y104        LUT6 (Prop_lut6_I4_O)        0.328     6.332 r  lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                         net (fo=7, routed)           0.887     7.219    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_axi_wready[2]
    SLICE_X38Y103        LUT6 (Prop_lut6_I0_O)        0.124     7.343 f  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/s_axi_wready[0]_INST_0_i_2/O
                         net (fo=2, routed)           0.444     7.787    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_ready_d_reg[1]
    SLICE_X38Y102        LUT6 (Prop_lut6_I0_O)        0.124     7.911 f  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_wready[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.472     8.383    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready_0_sn_1
    SLICE_X37Y102        LUT5 (Prop_lut5_I4_O)        0.124     8.507 r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_wready[0]_INST_0/O
                         net (fo=1, routed)           0.988     9.495    lidar_arm_control_i/processing_system7_0/inst/M_AXI_GP0_WREADY
    PS7_X0Y0             PS7                                          r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/MAXIGP0WREADY
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.562    12.742    lidar_arm_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism              0.129    12.870    
                         clock uncertainty           -0.154    12.716    
    PS7_X0Y0             PS7 (Setup_ps7_MAXIGP0ACLK_MAXIGP0WREADY)
                                                     -0.883    11.833    lidar_arm_control_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         11.833    
                         arrival time                          -9.495    
  -------------------------------------------------------------------
                         slack                                  2.338    

Slack (MET) :             3.148ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.417ns  (logic 2.752ns (42.884%)  route 3.665ns (57.116%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.355ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.701ns = ( 12.701 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.891     3.185    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y105        FDSE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDSE (Prop_fdse_C_Q)         0.419     3.604 f  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          0.881     4.485    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X31Y106        LUT2 (Prop_lut2_I0_O)        0.324     4.809 f  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.952     5.762    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I2_O)        0.352     6.114 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          1.031     7.144    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.472 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.472    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.022 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.022    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.136    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.470 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                         net (fo=1, routed)           0.801     9.271    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    SLICE_X27Y97         LUT3 (Prop_lut3_I0_O)        0.331     9.602 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                         net (fo=1, routed)           0.000     9.602    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    SLICE_X27Y97         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.522    12.701    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y97         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.129    12.830    
                         clock uncertainty           -0.154    12.676    
    SLICE_X27Y97         FDRE (Setup_fdre_C_D)        0.075    12.751    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.751    
                         arrival time                          -9.602    
  -------------------------------------------------------------------
                         slack                                  3.148    

Slack (MET) :             3.343ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.180ns  (logic 2.706ns (43.787%)  route 3.474ns (56.213%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.185ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.891     3.185    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X31Y105        FDSE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y105        FDSE (Prop_fdse_C_Q)         0.419     3.604 f  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read_reg[1]/Q
                         net (fo=22, routed)          0.881     4.485    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/addr[1]
    SLICE_X31Y106        LUT2 (Prop_lut2_I0_O)        0.324     4.809 f  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4_i_3/O
                         net (fo=4, routed)           0.952     5.762    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0
    SLICE_X30Y102        LUT5 (Prop_lut5_I2_O)        0.352     6.114 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                         net (fo=21, routed)          1.031     7.144    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    SLICE_X27Y94         LUT4 (Prop_lut4_I3_O)        0.328     7.472 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                         net (fo=1, routed)           0.000     7.472    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    SLICE_X27Y94         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     8.022 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.022    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    SLICE_X27Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.136 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.136    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    SLICE_X27Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.449 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                         net (fo=1, routed)           0.610     9.059    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    SLICE_X28Y95         LUT3 (Prop_lut3_I0_O)        0.306     9.365 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                         net (fo=1, routed)           0.000     9.365    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    SLICE_X28Y95         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.525    12.704    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X28Y95         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X28Y95         FDRE (Setup_fdre_C_D)        0.029    12.708    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.708    
                         arrival time                          -9.365    
  -------------------------------------------------------------------
                         slack                                  3.343    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.592ns  (logic 2.900ns (43.992%)  route 3.692ns (56.008%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.651     2.945    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X32Y92         FDRE                                         r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.217     4.680    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/tCSR0_Reg[0]
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.804 f  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5/O
                         net (fo=4, routed)           0.991     5.795    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5_n_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.150     5.945 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.701     6.645    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X32Y91         LUT3 (Prop_lut3_I1_O)        0.328     6.973 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.973    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.486 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.486    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.603 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.603    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.720 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.720    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.837    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.954    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.071 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.071    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.188 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     8.188    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X32Y98         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.427 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[2]
                         net (fo=1, routed)           0.784     9.211    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_5
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.326     9.537 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[31]_i_2__0/O
                         net (fo=1, routed)           0.000     9.537    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[31]
    SLICE_X33Y100        FDRE                                         r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.654    12.833    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X33Y100        FDRE                                         r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y100        FDRE (Setup_fdre_C_D)        0.075    12.883    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]
  -------------------------------------------------------------------
                         required time                         12.883    
                         arrival time                          -9.537    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.359ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 1.574ns (25.224%)  route 4.666ns (74.776%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.737     3.031    lidar_arm_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=19, routed)          4.175     8.655    lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X54Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.779 r  lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[5]_i_1/O
                         net (fo=2, routed)           0.492     9.271    lidar_arm_control_i/axi_gpio_0/U0/gpio_core_1/D[0]
    SLICE_X56Y95         FDRE                                         r  lidar_arm_control_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.537    12.716    lidar_arm_control_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X56Y95         FDRE                                         r  lidar_arm_control_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X56Y95         FDRE (Setup_fdre_C_D)       -0.061    12.630    lidar_arm_control_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[5]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                          -9.271    
  -------------------------------------------------------------------
                         slack                                  3.359    

Slack (MET) :             3.360ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.239ns  (logic 1.574ns (25.228%)  route 4.665ns (74.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.716ns = ( 12.716 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.737     3.031    lidar_arm_control_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.481 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=19, routed)          4.175     8.655    lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[0]
    SLICE_X54Y95         LUT4 (Prop_lut4_I3_O)        0.124     8.779 r  lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Not_Dual.gpio_Data_Out[5]_i_1/O
                         net (fo=2, routed)           0.491     9.270    lidar_arm_control_i/axi_gpio_0/U0/gpio_core_1/D[0]
    SLICE_X57Y95         FDSE                                         r  lidar_arm_control_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.537    12.716    lidar_arm_control_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
    SLICE_X57Y95         FDSE                                         r  lidar_arm_control_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]/C
                         clock pessimism              0.129    12.845    
                         clock uncertainty           -0.154    12.691    
    SLICE_X57Y95         FDSE (Setup_fdse_C_D)       -0.061    12.630    lidar_arm_control_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_OE_reg[5]
  -------------------------------------------------------------------
                         required time                         12.630    
                         arrival time                          -9.270    
  -------------------------------------------------------------------
                         slack                                  3.360    

Slack (MET) :             3.363ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 1.635ns (25.320%)  route 4.822ns (74.680%))
  Logic Levels:           6  (LUT2=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    3.138ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.844     3.138    lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X33Y105        FDRE                                         r  lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y105        FDRE (Prop_fdre_C_Q)         0.456     3.594 f  lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=104, routed)         1.471     5.065    lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X31Y90         LUT2 (Prop_lut2_I0_O)        0.153     5.218 r  lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0_i_3/O
                         net (fo=12, routed)          1.121     6.339    lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_2
    SLICE_X32Y104        LUT6 (Prop_lut6_I4_O)        0.327     6.666 f  lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_arready_INST_0/O
                         net (fo=6, routed)           0.629     7.295    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_axi_arready[0]
    SLICE_X36Y104        LUT5 (Prop_lut5_I0_O)        0.124     7.419 f  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[1]_i_6/O
                         net (fo=2, routed)           0.627     8.046    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1]_0
    SLICE_X36Y104        LUT6 (Prop_lut6_I1_O)        0.124     8.170 f  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_4/O
                         net (fo=2, routed)           0.568     8.737    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_4_n_0
    SLICE_X35Y104        LUT2 (Prop_lut2_I0_O)        0.119     8.856 f  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d[0]_i_3/O
                         net (fo=1, routed)           0.407     9.263    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]_2
    SLICE_X35Y103        LUT6 (Prop_lut6_I5_O)        0.332     9.595 r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1/O
                         net (fo=1, routed)           0.000     9.595    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d[0]_i_1_n_0
    SLICE_X35Y103        FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.654    12.833    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/aclk
    SLICE_X35Y103        FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]/C
                         clock pessimism              0.247    13.080    
                         clock uncertainty           -0.154    12.926    
    SLICE_X35Y103        FDRE (Setup_fdre_C_D)        0.032    12.958    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_ar/m_ready_d_reg[0]
  -------------------------------------------------------------------
                         required time                         12.958    
                         arrival time                          -9.595    
  -------------------------------------------------------------------
                         slack                                  3.363    

Slack (MET) :             3.383ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.205ns  (logic 1.162ns (18.727%)  route 5.043ns (81.273%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.352ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.656ns = ( 12.656 - 10.000 ) 
    Source Clock Delay      (SCD):    3.137ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.843     3.137    lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X40Y104        FDRE                                         r  lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y104        FDRE (Prop_fdre_C_Q)         0.456     3.593 f  lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg/Q
                         net (fo=104, routed)         2.935     6.528    lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/Bus_RNW_reg_reg_0
    SLICE_X40Y97         LUT2 (Prop_lut2_I0_O)        0.124     6.652 r  lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_2/O
                         net (fo=11, routed)          2.108     8.760    lidar_arm_control_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/GEN.DATA_WIDTH_GEN[21].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_0
    SLICE_X36Y89         LUT6 (Prop_lut6_I3_O)        0.124     8.884 r  lidar_arm_control_i/axi_timer_1/U0/TC_CORE_I/TIMER_CONTROL_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     8.884    lidar_arm_control_i/axi_timer_1/U0/TC_CORE_I/READ_MUX_I/s_axi_rdata_i_reg[4]
    SLICE_X36Y89         CARRY4 (Prop_carry4_S[0]_CO[1])
                                                      0.458     9.342 r  lidar_arm_control_i/axi_timer_1/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[27].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     9.342    lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[4]
    SLICE_X36Y89         FDRE                                         r  lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.477    12.656    lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X36Y89         FDRE                                         r  lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]/C
                         clock pessimism              0.129    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X36Y89         FDRE (Setup_fdre_C_D)        0.094    12.725    lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[4]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                          -9.342    
  -------------------------------------------------------------------
                         slack                                  3.383    

Slack (MET) :             3.394ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.504ns  (logic 3.040ns (46.739%)  route 3.464ns (53.261%))
  Logic Levels:           12  (CARRY4=8 LUT3=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    2.932ns
    Clock Pessimism Removal (CPR):    0.263ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.638     2.932    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X51Y91         FDRE                                         r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.456     3.388 r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.262     4.650    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/tCSR0_Reg[31]
    SLICE_X54Y89         LUT4 (Prop_lut4_I1_O)        0.150     4.800 r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/icount_out0_carry_i_7/O
                         net (fo=1, routed)           0.440     5.240    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0_0
    SLICE_X54Y89         LUT5 (Prop_lut5_I3_O)        0.321     5.561 r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.774     6.334    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X51Y91         LUT3 (Prop_lut3_I1_O)        0.348     6.682 r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.682    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X51Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.214 r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.214    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X51Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.328 r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.328    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X51Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.442 r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.442    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X51Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.556 r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.556    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X51Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.670 r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.670    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X51Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.784 r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.784    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X51Y97         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.898 r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.898    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_0
    SLICE_X51Y98         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.120 r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6/O[0]
                         net (fo=1, routed)           0.989     9.109    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__6_n_7
    SLICE_X51Y99         LUT3 (Prop_lut3_I2_O)        0.327     9.436 r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[29]_i_1__0/O
                         net (fo=1, routed)           0.000     9.436    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[29]
    SLICE_X51Y99         FDRE                                         r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.467    12.646    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X51Y99         FDRE                                         r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]/C
                         clock pessimism              0.263    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X51Y99         FDRE (Setup_fdre_C_D)        0.075    12.830    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[29]
  -------------------------------------------------------------------
                         required time                         12.830    
                         arrival time                          -9.436    
  -------------------------------------------------------------------
                         slack                                  3.394    

Slack (MET) :             3.430ns  (required time - arrival time)
  Source:                 lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.464ns  (logic 2.847ns (44.045%)  route 3.617ns (55.955%))
  Logic Levels:           11  (CARRY4=7 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.833ns = ( 12.833 - 10.000 ) 
    Source Clock Delay      (SCD):    2.945ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.651     2.945    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/s_axi_aclk
    SLICE_X32Y92         FDRE                                         r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y92         FDRE (Prop_fdre_C_Q)         0.518     3.463 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[31].TCSR0_FF_I/Q
                         net (fo=12, routed)          1.217     4.680    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/tCSR0_Reg[0]
    SLICE_X31Y89         LUT6 (Prop_lut6_I0_O)        0.124     4.804 f  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5/O
                         net (fo=4, routed)           0.991     5.795    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out[31]_i_5_n_0
    SLICE_X32Y87         LUT5 (Prop_lut5_I4_O)        0.150     5.945 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0/O
                         net (fo=1, routed)           0.701     6.645    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_6__0_n_0
    SLICE_X32Y91         LUT3 (Prop_lut3_I1_O)        0.328     6.973 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/icount_out0_carry_i_5__0/O
                         net (fo=1, routed)           0.000     6.973    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/S[0]
    SLICE_X32Y91         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.486 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.486    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry_n_0
    SLICE_X32Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.603 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.603    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__0_n_0
    SLICE_X32Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.720 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.720    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__1_n_0
    SLICE_X32Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.837 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.837    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__2_n_0
    SLICE_X32Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.954 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.954    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__3_n_0
    SLICE_X32Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.071 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.071    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__4_n_0
    SLICE_X32Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.394 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5/O[1]
                         net (fo=1, routed)           0.709     9.103    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/icount_out0_carry__5_n_6
    SLICE_X33Y100        LUT3 (Prop_lut3_I2_O)        0.306     9.409 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out[26]_i_1__0/O
                         net (fo=1, routed)           0.000     9.409    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/p_1_in[26]
    SLICE_X33Y100        FDRE                                         r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        1.654    12.833    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X33Y100        FDRE                                         r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/C
                         clock pessimism              0.129    12.962    
                         clock uncertainty           -0.154    12.808    
    SLICE_X33Y100        FDRE (Setup_fdre_C_D)        0.031    12.839    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]
  -------------------------------------------------------------------
                         required time                         12.839    
                         arrival time                          -9.409    
  -------------------------------------------------------------------
                         slack                                  3.430    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.025ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.474ns  (logic 0.321ns (67.651%)  route 0.153ns (32.349%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.557     0.893    lidar_arm_control_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/s_axi_aclk
    SLICE_X40Y99         FDRE                                         r  lidar_arm_control_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  lidar_arm_control_i/axi_timer_1/U0/TC_CORE_I/COUNTER_0_I/COUNTER_I/INFERRED_GEN.icount_out_reg[26]/Q
                         net (fo=5, routed)           0.153     1.187    lidar_arm_control_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/counterReg_DBus_32[26]
    SLICE_X41Y100        LUT6 (Prop_lut6_I2_O)        0.045     1.232 r  lidar_arm_control_i/axi_timer_1/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.232    lidar_arm_control_i/axi_timer_1/U0/TC_CORE_I/READ_MUX_I/s_axi_rdata_i_reg[26]_0
    SLICE_X41Y100        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.367 r  lidar_arm_control_i/axi_timer_1/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[5].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.367    lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[26]
    SLICE_X41Y100        FDRE                                         r  lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.911     1.277    lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X41Y100        FDRE                                         r  lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X41Y100        FDRE (Hold_fdre_C_D)         0.100     1.342    lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.367    
  -------------------------------------------------------------------
                         slack                                  0.025    

Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.344ns (67.455%)  route 0.166ns (32.545%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.577     0.913    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X30Y98         FDRE                                         r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDRE (Prop_fdre_C_Q)         0.164     1.077 f  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[11].LOAD_REG_I/Q
                         net (fo=2, routed)           0.166     1.243    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/loadReg_DBus_0[20]
    SLICE_X30Y100        LUT6 (Prop_lut6_I4_O)        0.045     1.288 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.288    lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/READ_MUX_I/s_axi_rdata_i_reg[20]_0
    SLICE_X30Y100        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.423 r  lidar_arm_control_i/axi_timer_2/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[11].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.423    lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[20]
    SLICE_X30Y100        FDRE                                         r  lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.931     1.297    lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X30Y100        FDRE                                         r  lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]/C
                         clock pessimism             -0.035     1.262    
    SLICE_X30Y100        FDRE (Hold_fdre_C_D)         0.129     1.391    lidar_arm_control_i/axi_timer_2/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.391    
                         arrival time                           1.423    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.213ns (58.736%)  route 0.150ns (41.264%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.992ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.656     0.992    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y100        FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y100        FDRE (Prop_fdre_C_Q)         0.164     1.156 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[24]/Q
                         net (fo=1, routed)           0.150     1.306    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[24]
    SLICE_X26Y98         LUT3 (Prop_lut3_I2_O)        0.049     1.355 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[24]_i_1__0/O
                         net (fo=1, routed)           0.000     1.355    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[24]_i_1__0_n_0
    SLICE_X26Y98         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.844     1.210    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X26Y98         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]/C
                         clock pessimism             -0.035     1.175    
    SLICE_X26Y98         FDRE (Hold_fdre_C_D)         0.131     1.306    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.355    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.227ns (56.724%)  route 0.173ns (43.276%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.974ns
    Clock Pessimism Removal (CPR):    0.039ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.638     0.974    lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X48Y101        FDRE                                         r  lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.128     1.102 r  lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2_reg/Q
                         net (fo=6, routed)           0.173     1.275    lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Q
    SLICE_X53Y102        LUT5 (Prop_lut5_I1_O)        0.099     1.374 r  lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1/O
                         net (fo=1, routed)           0.000     1.374    lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i[0]_i_1_n_0
    SLICE_X53Y102        FDRE                                         r  lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.907     1.273    lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_aclk
    SLICE_X53Y102        FDRE                                         r  lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
                         clock pessimism             -0.039     1.234    
    SLICE_X53Y102        FDRE (Hold_fdre_C_D)         0.091     1.325    lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.325    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.054ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.504ns  (logic 0.321ns (63.728%)  route 0.183ns (36.272%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.557     0.893    lidar_arm_control_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X45Y99         FDRE                                         r  lidar_arm_control_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 f  lidar_arm_control_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]/Q
                         net (fo=5, routed)           0.183     1.216    lidar_arm_control_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[22]_0
    SLICE_X44Y101        LUT6 (Prop_lut6_I0_O)        0.045     1.261 r  lidar_arm_control_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[1].MUXCY_GEN.MUXCY_I_i_1/O
                         net (fo=1, routed)           0.000     1.261    lidar_arm_control_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/s_axi_rdata_i_reg[22]_0
    SLICE_X44Y101        CARRY4 (Prop_carry4_S[1]_CO[1])
                                                      0.135     1.396 r  lidar_arm_control_i/axi_timer_0/U0/TC_CORE_I/READ_MUX_I/GEN.DATA_WIDTH_GEN[9].NUM_BUSES_GEN[0].MUXCY_GEN.MUXCY_I_CARRY4/CO[1]
                         net (fo=1, routed)           0.000     1.396    lidar_arm_control_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/D[22]
    SLICE_X44Y101        FDRE                                         r  lidar_arm_control_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.911     1.277    lidar_arm_control_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_aclk
    SLICE_X44Y101        FDRE                                         r  lidar_arm_control_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]/C
                         clock pessimism             -0.035     1.242    
    SLICE_X44Y101        FDRE (Hold_fdre_C_D)         0.100     1.342    lidar_arm_control_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.342    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.054    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.569     0.905    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X27Y86         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y86         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[3]/Q
                         net (fo=1, routed)           0.113     1.159    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[4]
    SLICE_X26Y85         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.838     1.204    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X26Y85         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32/CLK
                         clock pessimism             -0.284     0.920    
    SLICE_X26Y85         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.103    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32
  -------------------------------------------------------------------
                         required time                         -1.103    
                         arrival time                           1.159    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.058ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.026%)  route 0.115ns (44.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.576     0.912    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[19]/Q
                         net (fo=1, routed)           0.115     1.168    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[16]
    SLICE_X30Y91         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.843     1.209    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.110    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32
  -------------------------------------------------------------------
                         required time                         -1.110    
                         arrival time                           1.168    
  -------------------------------------------------------------------
                         slack                                  0.058    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.221%)  route 0.225ns (54.779%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.186ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.555     0.891    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aclk
    SLICE_X49Y93         FDRE                                         r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     1.032 r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[11]/Q
                         net (fo=5, routed)           0.225     1.257    lidar_arm_control_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/counterReg_DBus_0[11]
    SLICE_X53Y93         LUT4 (Prop_lut4_I3_O)        0.045     1.302 r  lidar_arm_control_i/axi_timer_3/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/LOAD_REG_GEN[20].LOAD_REG_I_i_1__0/O
                         net (fo=1, routed)           0.000     1.302    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I_0
    SLICE_X53Y93         FDRE                                         r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.820     1.186    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/s_axi_aclk
    SLICE_X53Y93         FDRE                                         r  lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I/C
                         clock pessimism             -0.035     1.151    
    SLICE_X53Y93         FDRE (Hold_fdre_C_D)         0.092     1.243    lidar_arm_control_i/axi_timer_3/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/LOAD_REG_GEN[20].LOAD_REG_I
  -------------------------------------------------------------------
                         required time                         -1.243    
                         arrival time                           1.302    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.206ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.574     0.910    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y88         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.116     1.167    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X30Y87         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.840     1.206    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y87         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.282     0.924    
    SLICE_X30Y87         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.576     0.912    lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y93         FDRE                                         r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y93         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  lidar_arm_control_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[16]/Q
                         net (fo=1, routed)           0.056     1.108    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[13]
    SLICE_X30Y93         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    lidar_arm_control_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=1958, routed)        0.844     1.210    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X30Y93         SRLC32E                                      r  lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
                         clock pessimism             -0.285     0.925    
    SLICE_X30Y93         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.042    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32
  -------------------------------------------------------------------
                         required time                         -1.042    
                         arrival time                           1.108    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { lidar_arm_control_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  lidar_arm_control_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X47Y102   lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X48Y103   lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y102   lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X47Y102   lidar_arm_control_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y106   lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_bvalid_i_reg/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X42Y90    lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[0]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X38Y94    lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[10]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X41Y93    lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[11]/C
Min Period        n/a     FDRE/C       n/a            1.000         10.000      9.000      SLICE_X36Y93    lidar_arm_control_i/axi_timer_1/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[12]/C
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y82    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
Low Pulse Width   Fast    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y82    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y107   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y107   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y107   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X30Y107   lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y93    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y96    lidar_arm_control_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y82    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/data_shift_reg[13]_srl13___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_11/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y83    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][0]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y83    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][1]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y83    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][2]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y83    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][3]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y83    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][4]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y83    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][5]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y83    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][6]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X36Y83    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[15][7]_srl16/CLK
High Pulse Width  Slow    SRL16E/CLK   n/a            0.980         5.000       4.020      SLICE_X38Y82    lidar_arm_control_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/data_shift_reg[13]_srl14___UARTLITE_CORE_I_UARTLITE_RX_I_data_shift_reg_r_12/CLK



