# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../counter.vhd" \
"../../../../../reg.vhd" \
"../../../../../module.vhd" \
"../../../../../flip_flop.vhd" \
"../../../../../shift_reg.vhd" \
"../../../../../div_dp.vhd" \
"../../../../../div_ctrl.vhd" \
"../../../../../div_top.vhd" \

# Do not sort compile order
nosort
