module SIPO(in,clk,out);
input in,clk;
output reg [3:0]out;

always@(posedge clk) begin
    out[0]<=in;
    out[1]<=out[0];
    out[2]<=out[1];
    out[3]<=out[2];
end

endmodule
