Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date             : Sat Apr 16 16:05:26 2022
| Host             : chris-IdeaPad-5-Pro-14ACN6 running 64-bit Ubuntu 20.04.4 LTS
| Command          : report_power -file wave_gen_power_routed.rpt -pb wave_gen_power_summary_routed.pb -rpx wave_gen_power_routed.rpx
| Design           : wave_gen
| Device           : xcku035-fbva900-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (W)  | 0.622        |
| Design Power Budget (W)  | Unspecified* |
| Power Budget Margin (W)  | NA           |
| Dynamic (W)              | 0.142        |
| Device Static (W)        | 0.480        |
| Effective TJA (C/W)      | 1.8          |
| Max Ambient (C)          | 98.9         |
| Junction Temperature (C) | 26.1         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Clocks         |     0.012 |        9 |       --- |             --- |
| CLB Logic      |     0.006 |     1634 |       --- |             --- |
|   LUT as Logic |     0.005 |      720 |    203128 |            0.35 |
|   Register     |    <0.001 |      612 |    406256 |            0.15 |
|   CARRY8       |    <0.001 |       11 |     30300 |            0.04 |
|   Others       |     0.000 |       81 |       --- |             --- |
|   F7/F8 Muxes  |     0.000 |        1 |    242400 |           <0.01 |
| Signals        |     0.005 |     1247 |       --- |             --- |
| Block RAM      |     0.004 |        1 |       540 |            0.19 |
| MMCM           |     0.112 |        1 |        10 |           10.00 |
| I/O            |     0.005 |       18 |       468 |            3.85 |
| Static Power   |     0.480 |          |           |                 |
| Total          |     0.622 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source     | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint     |       0.950 |     0.176 |       0.027 |      0.148 |       NA    | Unspecified | NA         |
| Vccaux     |       1.800 |     0.158 |       0.062 |      0.096 |       NA    | Unspecified | NA         |
| Vccaux_io  |       1.800 |     0.067 |       0.002 |      0.065 |       NA    | Unspecified | NA         |
| Vccint_io  |       0.950 |     0.017 |       0.002 |      0.016 |       NA    | Unspecified | NA         |
| Vcco33     |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25     |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18     |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15     |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135    |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12     |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10     |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccbram    |       0.950 |     0.011 |       0.000 |      0.011 |       NA    | Unspecified | NA         |
| MGTAVcc    |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt    |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux  |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc     |       1.800 |     0.014 |       0.000 |      0.014 |       NA    | Unspecified | NA         |
| MGTYVccaux |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTYAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+------------+-------------+-----------+-------------+------------+-------------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                               | Action                                                                                                     |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                      |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks                |                                                                                                            |
| I/O nodes activity          | Medium     | More than 5% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view   |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes        | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                          |                                                                                                            |
|                             |            |                                                       |                                                                                                            |
| Overall confidence level    | Medium     |                                                       |                                                                                                            |
+-----------------------------+------------+-------------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.8                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 3.3                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------------------+-----------------------------------------------+-----------------+
| Clock             | Domain                                        | Constraint (ns) |
+-------------------+-----------------------------------------------+-----------------+
| clk_pin_p         | clk_pin_p                                     |             5.0 |
| clk_rx_clk_core   | clk_gen_i0/clk_core_i0/inst/clk_rx_clk_core   |             5.0 |
| clk_samp          | clk_gen_i0/BUFHCE_clk_samp_i0_0               |           165.2 |
| clk_tx_clk_core   | clk_gen_i0/clk_core_i0/inst/clk_tx_clk_core   |             5.2 |
| clkfbout_clk_core | clk_gen_i0/clk_core_i0/inst/clkfbout_clk_core |             5.0 |
+-------------------+-----------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+---------------------+-----------+
| Name                | Power (W) |
+---------------------+-----------+
| wave_gen            |     0.142 |
|   char_fifo_i0      |     0.006 |
|     U0              |     0.006 |
|       inst_fifo_gen |     0.006 |
|   clk_gen_i0        |     0.117 |
|     clk_core_i0     |     0.116 |
|       inst          |     0.116 |
|     clk_div_i0      |     0.001 |
|   cmd_parse_i0      |     0.008 |
|   lb_ctl_i0         |     0.001 |
|     debouncer_i0    |     0.001 |
|   resp_gen_i0       |     0.002 |
|     to_bcd_i0       |     0.001 |
|   samp_ram_i0       |     0.002 |
+---------------------+-----------+


