{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1528395547915 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 32-bit " "Running Quartus II 32-bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1528395547918 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun  7 15:19:07 2018 " "Processing started: Thu Jun  7 15:19:07 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1528395547918 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1528395547918 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGA_TOP_MIV -c FPGA_TOP_MIV " "Command: quartus_sta FPGA_TOP_MIV -c FPGA_TOP_MIV" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1528395547920 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1528395548020 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1528395548509 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1528395548797 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1528395548797 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1528395549494 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "FPGA_TOP_MIV.sdc " "Synopsys Design Constraints File file not found: 'FPGA_TOP_MIV.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1528395549678 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1528395549679 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clock_50MHz clock_50MHz " "create_clock -period 1.000 -name clock_50MHz clock_50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528395549684 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Lab2Lock:Lab2LockFSM\|state.IDLE Lab2Lock:Lab2LockFSM\|state.IDLE " "create_clock -period 1.000 -name Lab2Lock:Lab2LockFSM\|state.IDLE Lab2Lock:Lab2LockFSM\|state.IDLE" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528395549684 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1528395549684 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1528395550285 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1528395550288 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1528395550290 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1528395550314 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1528395550337 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528395550337 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.750 " "Worst-case setup slack is -3.750" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395550339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395550339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.750        -7.286 Lab2Lock:Lab2LockFSM\|state.IDLE  " "   -3.750        -7.286 Lab2Lock:Lab2LockFSM\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395550339 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.874        -3.751 clock_50MHz  " "   -0.874        -3.751 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395550339 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528395550339 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.008 " "Worst-case hold slack is 0.008" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395550343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395550343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.008         0.000 clock_50MHz  " "    0.008         0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395550343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.115         0.000 Lab2Lock:Lab2LockFSM\|state.IDLE  " "    3.115         0.000 Lab2Lock:Lab2LockFSM\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395550343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528395550343 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528395550347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528395550349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395550351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395550351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.280 clock_50MHz  " "   -3.000       -13.280 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395550351 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.389         0.000 Lab2Lock:Lab2LockFSM\|state.IDLE  " "    0.389         0.000 Lab2Lock:Lab2LockFSM\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395550351 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528395550351 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1528395550435 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1528395550537 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1528395551660 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1528395551819 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1528395551826 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528395551826 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -3.354 " "Worst-case setup slack is -3.354" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395551829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395551829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.354        -6.492 Lab2Lock:Lab2LockFSM\|state.IDLE  " "   -3.354        -6.492 Lab2Lock:Lab2LockFSM\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395551829 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.710        -2.884 clock_50MHz  " "   -0.710        -2.884 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395551829 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528395551829 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.050 " "Worst-case hold slack is 0.050" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395551834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395551834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.050         0.000 clock_50MHz  " "    0.050         0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395551834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.842         0.000 Lab2Lock:Lab2LockFSM\|state.IDLE  " "    2.842         0.000 Lab2Lock:Lab2LockFSM\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395551834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528395551834 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528395551838 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528395551841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395551844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395551844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.280 clock_50MHz  " "   -3.000       -13.280 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395551844 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.374         0.000 Lab2Lock:Lab2LockFSM\|state.IDLE  " "    0.374         0.000 Lab2Lock:Lab2LockFSM\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395551844 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528395551844 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1528395551930 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1528395552464 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1528395552466 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1528395552466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.434 " "Worst-case setup slack is -1.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395552471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395552471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.434        -2.724 Lab2Lock:Lab2LockFSM\|state.IDLE  " "   -1.434        -2.724 Lab2Lock:Lab2LockFSM\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395552471 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.097         0.000 clock_50MHz  " "    0.097         0.000 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395552471 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528395552471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.066 " "Worst-case hold slack is -0.066" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395552477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395552477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066        -0.172 clock_50MHz  " "   -0.066        -0.172 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395552477 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.599         0.000 Lab2Lock:Lab2LockFSM\|state.IDLE  " "    1.599         0.000 Lab2Lock:Lab2LockFSM\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395552477 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528395552477 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528395552482 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1528395552487 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395552491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395552491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -12.918 clock_50MHz  " "   -3.000       -12.918 clock_50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395552491 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444         0.000 Lab2Lock:Lab2LockFSM\|state.IDLE  " "    0.444         0.000 Lab2Lock:Lab2LockFSM\|state.IDLE " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1528395552491 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1528395552491 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1528395553574 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1528395553575 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 32-bit " "Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "368 " "Peak virtual memory: 368 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1528395553686 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun  7 15:19:13 2018 " "Processing ended: Thu Jun  7 15:19:13 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1528395553686 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1528395553686 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1528395553686 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1528395553686 ""}
