// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.3
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _forward_2_HH_
#define _forward_2_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "forward_conv.h"

namespace ap_rtl {

struct forward_2 : public sc_module {
    // Port declarations 32
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > conv_layer_5_6_1_0_32_32_1_input_data_V_address0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_input_data_V_ce0;
    sc_in< sc_lv<16> > conv_layer_5_6_1_0_32_32_1_input_data_V_q0;
    sc_out< sc_lv<13> > conv_layer_5_6_1_0_32_32_1_output_data_V_address0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_output_data_V_ce0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_output_data_V_we0;
    sc_out< sc_lv<16> > conv_layer_5_6_1_0_32_32_1_output_data_V_d0;
    sc_in< sc_lv<16> > conv_layer_5_6_1_0_32_32_1_output_data_V_q0;
    sc_out< sc_lv<8> > conv_layer_5_6_1_0_32_32_1_W_data_V_address0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_W_data_V_ce0;
    sc_in< sc_lv<16> > conv_layer_5_6_1_0_32_32_1_W_data_V_q0;
    sc_out< sc_lv<10> > conv_layer_5_6_1_0_32_32_1_inpad_data_V_address0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_inpad_data_V_ce0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_inpad_data_V_we0;
    sc_out< sc_lv<16> > conv_layer_5_6_1_0_32_32_1_inpad_data_V_d0;
    sc_in< sc_lv<16> > conv_layer_5_6_1_0_32_32_1_inpad_data_V_q0;
    sc_out< sc_lv<13> > conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_address0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_ce0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_we0;
    sc_out< sc_lv<16> > conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_d0;
    sc_in< sc_lv<16> > conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_q0;
    sc_out< sc_lv<13> > conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_address0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_ce0;
    sc_out< sc_logic > conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_we0;
    sc_out< sc_lv<15> > conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_d0;
    sc_in< sc_lv<15> > conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_q0;


    // Module declarations
    forward_2(sc_module_name name);
    SC_HAS_PROCESS(forward_2);

    ~forward_2();

    sc_trace_file* mVcdFile;

    forward_conv* grp_forward_conv_fu_186;
    sc_signal< sc_lv<10> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<64> > p_i0_0_i_cast7_fu_198_p1;
    sc_signal< sc_lv<64> > p_i0_0_i_cast7_reg_361;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<13> > p_i0_fu_209_p2;
    sc_signal< sc_lv<13> > p_i0_reg_369;
    sc_signal< sc_lv<1> > tmp_fu_203_p2;
    sc_signal< sc_lv<14> > p_x_assign_cast6_fu_215_p1;
    sc_signal< sc_lv<14> > p_x_assign_cast6_reg_379;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<5> > ix_fu_225_p2;
    sc_signal< sc_lv<5> > ix_reg_387;
    sc_signal< sc_lv<5> > iy_fu_237_p2;
    sc_signal< sc_lv<5> > iy_reg_395;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<14> > tmp_7_i_cast_fu_273_p1;
    sc_signal< sc_lv<14> > tmp_7_i_cast_reg_400;
    sc_signal< sc_lv<1> > exitcond4_i_fu_231_p2;
    sc_signal< sc_lv<3> > iz_fu_287_p2;
    sc_signal< sc_lv<3> > iz_reg_408;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<13> > next_mul_fu_293_p2;
    sc_signal< sc_lv<13> > next_mul_reg_413;
    sc_signal< sc_lv<1> > exitcond_i_fu_281_p2;
    sc_signal< sc_lv<64> > tmp_i_fu_313_p1;
    sc_signal< sc_lv<64> > tmp_i_reg_418;
    sc_signal< sc_lv<64> > p_i0_0_i1_cast2_fu_339_p1;
    sc_signal< sc_lv<64> > p_i0_0_i1_cast2_reg_428;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_lv<13> > p_i0_7_fu_350_p2;
    sc_signal< sc_lv<13> > p_i0_7_reg_436;
    sc_signal< sc_lv<1> > tmp_s_fu_344_p2;
    sc_signal< sc_logic > grp_forward_conv_fu_186_ap_start;
    sc_signal< sc_logic > grp_forward_conv_fu_186_ap_done;
    sc_signal< sc_logic > grp_forward_conv_fu_186_ap_idle;
    sc_signal< sc_logic > grp_forward_conv_fu_186_ap_ready;
    sc_signal< sc_lv<10> > grp_forward_conv_fu_186_conv_layer_5_6_1_0_32_32_1_input_data_V_address0;
    sc_signal< sc_logic > grp_forward_conv_fu_186_conv_layer_5_6_1_0_32_32_1_input_data_V_ce0;
    sc_signal< sc_lv<13> > grp_forward_conv_fu_186_conv_layer_5_6_1_0_32_32_1_output_data_V_address0;
    sc_signal< sc_logic > grp_forward_conv_fu_186_conv_layer_5_6_1_0_32_32_1_output_data_V_ce0;
    sc_signal< sc_logic > grp_forward_conv_fu_186_conv_layer_5_6_1_0_32_32_1_output_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_conv_fu_186_conv_layer_5_6_1_0_32_32_1_output_data_V_d0;
    sc_signal< sc_lv<8> > grp_forward_conv_fu_186_conv_layer_5_6_1_0_32_32_1_W_data_V_address0;
    sc_signal< sc_logic > grp_forward_conv_fu_186_conv_layer_5_6_1_0_32_32_1_W_data_V_ce0;
    sc_signal< sc_lv<10> > grp_forward_conv_fu_186_conv_layer_5_6_1_0_32_32_1_inpad_data_V_address0;
    sc_signal< sc_logic > grp_forward_conv_fu_186_conv_layer_5_6_1_0_32_32_1_inpad_data_V_ce0;
    sc_signal< sc_logic > grp_forward_conv_fu_186_conv_layer_5_6_1_0_32_32_1_inpad_data_V_we0;
    sc_signal< sc_lv<16> > grp_forward_conv_fu_186_conv_layer_5_6_1_0_32_32_1_inpad_data_V_d0;
    sc_signal< sc_lv<13> > p_i0_0_i_reg_120;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > p_x_assign_reg_131;
    sc_signal< sc_lv<5> > p_y_assign_reg_142;
    sc_signal< sc_lv<1> > exitcond3_i_fu_219_p2;
    sc_signal< sc_lv<3> > p_z_assign_reg_153;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_lv<13> > phi_mul_reg_164;
    sc_signal< sc_lv<13> > p_i0_0_i1_reg_175;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_forward_conv_fu_186_ap_start_reg;
    sc_signal< sc_lv<16> > extLd_fu_356_p1;
    sc_signal< sc_lv<10> > p_shl_i_fu_243_p3;
    sc_signal< sc_lv<7> > p_shl1_i_fu_255_p3;
    sc_signal< sc_lv<11> > p_shl_i_cast_fu_251_p1;
    sc_signal< sc_lv<11> > p_shl1_i_cast_fu_263_p1;
    sc_signal< sc_lv<11> > tmp_7_i_fu_267_p2;
    sc_signal< sc_lv<14> > phi_mul_cast_fu_277_p1;
    sc_signal< sc_lv<14> > tmp1_fu_299_p2;
    sc_signal< sc_lv<14> > tmp_9_i_fu_304_p2;
    sc_signal< sc_lv<32> > tmp_9_i_cast_fu_309_p1;
    sc_signal< sc_lv<1> > tmp_76_fu_322_p3;
    sc_signal< sc_lv<15> > tmp_75_fu_318_p1;
    sc_signal< sc_lv<10> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<10> ap_ST_fsm_state1;
    static const sc_lv<10> ap_ST_fsm_state2;
    static const sc_lv<10> ap_ST_fsm_state3;
    static const sc_lv<10> ap_ST_fsm_state4;
    static const sc_lv<10> ap_ST_fsm_state5;
    static const sc_lv<10> ap_ST_fsm_state6;
    static const sc_lv<10> ap_ST_fsm_state7;
    static const sc_lv<10> ap_ST_fsm_state8;
    static const sc_lv<10> ap_ST_fsm_state9;
    static const sc_lv<10> ap_ST_fsm_state10;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<13> ap_const_lv13_1260;
    static const sc_lv<13> ap_const_lv13_1;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<13> ap_const_lv13_310;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<15> ap_const_lv15_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_conv_layer_5_6_1_0_32_32_1_W_data_V_address0();
    void thread_conv_layer_5_6_1_0_32_32_1_W_data_V_ce0();
    void thread_conv_layer_5_6_1_0_32_32_1_inpad_data_V_address0();
    void thread_conv_layer_5_6_1_0_32_32_1_inpad_data_V_ce0();
    void thread_conv_layer_5_6_1_0_32_32_1_inpad_data_V_d0();
    void thread_conv_layer_5_6_1_0_32_32_1_inpad_data_V_we0();
    void thread_conv_layer_5_6_1_0_32_32_1_input_data_V_address0();
    void thread_conv_layer_5_6_1_0_32_32_1_input_data_V_ce0();
    void thread_conv_layer_5_6_1_0_32_32_1_output_data_V_address0();
    void thread_conv_layer_5_6_1_0_32_32_1_output_data_V_ce0();
    void thread_conv_layer_5_6_1_0_32_32_1_output_data_V_d0();
    void thread_conv_layer_5_6_1_0_32_32_1_output_data_V_we0();
    void thread_conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_address0();
    void thread_conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_ce0();
    void thread_conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_d0();
    void thread_conv_layer_5_6_1_0_32_32_1_relu1_input_data_V_we0();
    void thread_conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_address0();
    void thread_conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_ce0();
    void thread_conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_d0();
    void thread_conv_layer_5_6_1_0_32_32_1_relu1_output_data_V_we0();
    void thread_exitcond3_i_fu_219_p2();
    void thread_exitcond4_i_fu_231_p2();
    void thread_exitcond_i_fu_281_p2();
    void thread_extLd_fu_356_p1();
    void thread_grp_forward_conv_fu_186_ap_start();
    void thread_ix_fu_225_p2();
    void thread_iy_fu_237_p2();
    void thread_iz_fu_287_p2();
    void thread_next_mul_fu_293_p2();
    void thread_p_i0_0_i1_cast2_fu_339_p1();
    void thread_p_i0_0_i_cast7_fu_198_p1();
    void thread_p_i0_7_fu_350_p2();
    void thread_p_i0_fu_209_p2();
    void thread_p_shl1_i_cast_fu_263_p1();
    void thread_p_shl1_i_fu_255_p3();
    void thread_p_shl_i_cast_fu_251_p1();
    void thread_p_shl_i_fu_243_p3();
    void thread_p_x_assign_cast6_fu_215_p1();
    void thread_phi_mul_cast_fu_277_p1();
    void thread_tmp1_fu_299_p2();
    void thread_tmp_75_fu_318_p1();
    void thread_tmp_76_fu_322_p3();
    void thread_tmp_7_i_cast_fu_273_p1();
    void thread_tmp_7_i_fu_267_p2();
    void thread_tmp_9_i_cast_fu_309_p1();
    void thread_tmp_9_i_fu_304_p2();
    void thread_tmp_fu_203_p2();
    void thread_tmp_i_fu_313_p1();
    void thread_tmp_s_fu_344_p2();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
