Reg_No,Internal,External,Total,Grade,Time,Year,Type,Code,Credit,Title,Cut-Off-S,Cut-Off-A,Cut-Off-B,Cut-Off-C,Cut-Off-D,Cut-Off-E,Directory,Absentees,Malpractices,Detentions,NA,appeared
20140012,39.89,9,49.00,F,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
20140654,54.65,10,65.00,D,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
20140655,65.78,14,80.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500001,69.14,14,84.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500004,56.89,14,71.00,C,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500008,67.88,15,83.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500011,68.74,16,85.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500015,69.33,22,92.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500017,70.88,17,88.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500020,68.28,20,89.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500028,64.50,18,83.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500031,71.64,16,88.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500032,72.32,20,93.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500033,62.48,15,78.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500035,66.79,17,84.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500036,65.69,21,87.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500038,65.20,15,81.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500039,66.64,18,85.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500040,65.56,14,80.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500044,59.89,15,75.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500045,62.68,13,76.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500046,59.97,11,71.00,C,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500049,63.15,10,74.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500051,56.95,11,68.00,C,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500054,60.65,18,79.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500055,68.83,22,91.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500057,60.90,17,78.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500061,64.38,9,74.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500062,69.01,19,89.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500065,68.93,22,91.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500067,67.56,10,78.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500069,66.21,13,80.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500073,71.79,17,89.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500075,67.39,16,84.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500076,64.17,10,75.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500077,68.59,20,89.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500079,69.49,20,90.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500080,61.75,20,82.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500082,49.68,13,63.00,D,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500089,70.45,19,90.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500091,60.83,19,80.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500093,67.05,11,79.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500094,68.10,20,89.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500100,58.82,15,74.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500105,65.61,16,82.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500106,65.11,19,85.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500110,67.54,19,87.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500111,66.20,17,84.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500112,68.52,11,80.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500114,67.24,11,79.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500115,66.26,10,77.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500123,66.28,18,85.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500124,65.85,19,85.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500127,0.00,DT,0.00,DT,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500134,55.50,12,68.00,C,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500135,61.31,10,72.00,C,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500137,62.31,16,79.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500138,63.30,13,77.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500140,65.59,17,83.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500145,64.25,18,83.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500150,68.90,17,86.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500151,65.66,12,78.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500155,72.84,20,93.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500157,70.71,19.5,91.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500162,69.57,19,89.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500171,66.63,19,86.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500172,66.62,15,82.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500175,65.11,14,80.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500185,67.67,14,82.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500189,63.13,13,77.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500190,61.95,12,74.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500191,65.79,14.5,81.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500193,64.72,15,80.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500198,65.70,18,84.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500199,65.10,15,81.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500203,70.10,21,92.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500204,63.62,21,85.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500207,70.03,21,92.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500208,67.60,16,84.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500210,59.94,20,80.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500211,65.57,16,82.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500213,67.80,17,85.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500220,68.36,19,88.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500223,59.21,17,77.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500235,61.69,21,83.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500236,70.21,20,91.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500238,73.40,21,95.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500239,68.44,19,88.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500242,62.03,20,83.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500244,68.06,16,85.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500245,68.56,21,90.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500246,68.70,21,90.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500250,68.53,19,88.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500251,70.28,17,88.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500252,70.38,19,90.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500253,72.81,20,93.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500254,0.00,DT,0.00,DT,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500255,71.56,18,90.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500256,60.14,19,80.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500257,73.80,21,95.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500259,69.61,21,91.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500262,60.50,21,82.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500264,66.04,19,86.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500265,43.67,17,61.00,D,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500266,65.50,22,88.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500267,65.99,21,87.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500269,70.16,16,87.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500271,69.24,16,86.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500277,67.22,14,82.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500280,70.87,16,87.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500283,66.30,10,77.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500284,68.18,18,87.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500287,68.42,18,87.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500289,67.06,17,85.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500290,53.60,16,70.00,C,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500291,60.64,14,75.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500294,57.28,11,69.00,C,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500298,65.99,10,76.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500304,60.50,10,71.00,C,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500305,67.24,13,81.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500310,68.42,20,89.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500312,55.57,18,74.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500314,66.23,14,81.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500322,67.30,21,89.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500324,55.42,13,69.00,C,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500329,67.62,15,83.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500335,64.65,11,76.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500341,66.88,17,84.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500345,67.18,21,89.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500347,69.86,17,87.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500349,68.81,21,90.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500350,63.50,20,84.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500351,68.40,16,85.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500352,63.27,16,80.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500353,71.24,22,94.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500354,60.52,17,78.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500356,68.51,20,89.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500358,51.80,11,63.00,D,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500360,62.08,18,81.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500366,48.87,11,60.00,D,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500367,65.38,16,82.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500368,65.37,14,80.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500369,61.75,17,79.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500371,63.97,20,84.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500372,62.11,17,80.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500374,60.06,19,80.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500382,66.80,17.5,85.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500383,61.26,13,75.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500385,61.07,19,81.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500388,67.01,18,86.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500393,58.40,16,75.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500395,69.25,19,89.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500396,69.19,21,91.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500403,67.67,16,84.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500404,67.39,18,86.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500405,68.54,20,89.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500407,66.47,11,78.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500409,69.35,19,89.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500410,68.59,19,88.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500411,67.40,13,81.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500412,66.61,16,83.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500421,71.18,20,92.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500433,69.13,21,91.00,S,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500442,67.95,18,86.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500445,61.41,18,80.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500446,68.58,20,89.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500449,52.48,10,63.00,D,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500457,62.47,20,83.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500483,62.75,18,81.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500697,67.99,15,83.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500733,66.53,20,87.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500736,66.21,11,78.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500739,65.30,17,83.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201500741,67.60,20,88.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201611501,66.92,10,77.00,B,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201611502,67.40,15,83.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201611503,49.80,16,66.00,C,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201611505,69.09,16,86.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
201611506,66.55,19,86.00,A,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
20130662,53.15,12,66.00,C,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
20140030,53.23,16,70.00,C,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
20140396,0.00,DT,0.00,DT,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
20140716,0.00,DT,0.00,DT,NOV_DEC,2016,NORMAL,CS1363,1.5,DIGITAL CIRCUITS & LOGIC DESIGN LAB,90.000000,82.000000,74.000000,66.000000,58.000000,50.000000,NOV_DEC_2016,0,0,4,0,179
