--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml DC_FPGA_TOP.twx DC_FPGA_TOP.ncd -o DC_FPGA_TOP.twr
DC_FPGA_TOP.pcf

Design file:              DC_FPGA_TOP.ncd
Physical constraint file: DC_FPGA_TOP.pcf
Device,package,speed:     xc6slx4,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_1_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_1_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_1_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_1_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 6 paths analyzed, 6 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X9Y53.A5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.896ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.189ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X6Y52.B6       net (fanout=1)        2.865   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X6Y52.B        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X6Y52.D1       net (fanout=2)        0.492   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X6Y52.CMUX     Topdc                 0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X9Y53.B1       net (fanout=1)        1.051   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X9Y53.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X9Y53.A5       net (fanout=1)        0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X9Y53.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.189ns (1.594ns logic, 4.595ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X7Y45.A2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     6.815ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.108ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control1<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y9.AQ        Tcklo                 0.442   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X8Y33.B3       net (fanout=1)        2.439   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X8Y33.B        Tilo                  0.203   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X9Y41.B6       net (fanout=2)        0.721   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X9Y41.B        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X9Y41.A5       net (fanout=1)        0.187   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X9Y41.A        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X7Y45.A2       net (fanout=1)        1.276   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X7Y45.CLK      Tas                   0.322   U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.108ns (1.485ns logic, 4.623ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X9Y52.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.072ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      4.365ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcklo                 0.442   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X6Y52.B6       net (fanout=1)        2.865   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X6Y52.B        Tilo                  0.203   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X9Y52.AX       net (fanout=2)        0.792   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X9Y52.CLK      Tdick                 0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      4.365ns (0.708ns logic, 3.657ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X8Y33.B3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.184ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.891ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control1<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y9.AQ        Tcklo                 0.235   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X8Y33.B3       net (fanout=1)        1.459   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X8Y33.CLK      Tah         (-Th)    -0.197   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.891ns (0.432ns logic, 1.459ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X6Y52.B6), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.402ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      2.109ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y20.AQ       Tcklo                 0.235   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X6Y52.B6       net (fanout=1)        1.677   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X6Y52.CLK      Tah         (-Th)    -0.197   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      2.109ns (0.432ns logic, 1.677ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X6Y33.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.853ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.560ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control1<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y9.AQ        Tcklo                 0.235   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X8Y33.B3       net (fanout=1)        1.459   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X8Y33.B        Tilo                  0.156   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X6Y33.AX       net (fanout=2)        0.669   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X6Y33.CLK      Tckdi       (-Th)    -0.041   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.560ns (0.432ns logic, 2.128ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 24 paths analyzed, 4 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y9.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.755ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      7.755ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X9Y52.C4       net (fanout=1)        2.716   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X9Y52.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X7Y38.B5       net (fanout=18)       1.620   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X7Y38.B        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X7Y9.CLK       net (fanout=4)        2.454   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      7.755ns (0.965ns logic, 6.790ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.907ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.907ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AMUX     Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X9Y51.B4       net (fanout=2)        0.687   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X9Y51.BMUX     Tilo                  0.313   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X7Y38.B3       net (fanout=18)       1.733   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X7Y38.B        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X7Y9.CLK       net (fanout=4)        2.454   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.907ns (1.033ns logic, 4.874ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.884ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      5.884ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.BMUX     Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X9Y51.B3       net (fanout=3)        0.664   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X9Y51.BMUX     Tilo                  0.313   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X7Y38.B3       net (fanout=18)       1.733   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X7Y38.B        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[1].F_CMD[9].U_LCE
    SLICE_X7Y9.CLK       net (fanout=4)        2.454   icon_control1<13>
    -------------------------------------------------  ---------------------------
    Total                                      5.884ns (1.033ns logic, 4.851ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y20.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.026ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      7.026ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X9Y52.C4       net (fanout=1)        2.716   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X9Y52.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X7Y50.B4       net (fanout=18)       1.074   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X7Y50.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y20.CLK      net (fanout=4)        2.271   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      7.026ns (0.965ns logic, 6.061ns route)
                                                       (13.7% logic, 86.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.978ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.978ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.DQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X8Y48.D2       net (fanout=8)        0.659   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X8Y48.D        Tilo                  0.203   U_ila_pro_1/U0/I_NO_D.U_ILA/iCAP_NUM_SAMPLES<9>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X7Y50.B1       net (fanout=2)        1.195   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X7Y50.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y20.CLK      net (fanout=4)        2.271   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.978ns (0.853ns logic, 4.125ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.859ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.859ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AMUX     Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X9Y51.B4       net (fanout=2)        0.687   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X9Y51.BMUX     Tilo                  0.313   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X7Y50.B3       net (fanout=18)       0.868   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X7Y50.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X7Y20.CLK      net (fanout=4)        2.271   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.859ns (1.033ns logic, 3.826ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y20.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     -0.358ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.459ns (Levels of Logic = 0)
  Clock Path Skew:      2.814ns (2.275 - -0.539)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.997ns

  Clock Uncertainty:          0.997ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.260ns

  Maximum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.DQ       Tcko                  0.248   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X7Y20.SR       net (fanout=10)       1.034   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X7Y20.CLK      Trck                  0.177   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.459ns (0.425ns logic, 1.034ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y9.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -6.748ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.498ns (Levels of Logic = 0)
  Clock Path Skew:      8.265ns (7.755 - -0.510)
  Source Clock:         sys_clk rising at 0.000ns
  Destination Clock:    icon_control1<13> falling
  Clock Uncertainty:    0.981ns

  Clock Uncertainty:          0.981ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.274ns
    Phase Error (PE):           0.260ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y24.AMUX     Tshcko                0.460   U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/HALT_pulse
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X7Y9.SR        net (fanout=10)       1.792   U_ila_pro_1/U0/I_NO_D.U_ILA/iARM
    SLICE_X7Y9.CLK       Tremck      (-Th)    -0.246   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.498ns (0.706ns logic, 1.792ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X7Y20.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -6.332ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      2.203ns (Levels of Logic = 0)
  Clock Path Skew:      7.538ns (7.026 - -0.512)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.997ns

  Clock Uncertainty:          0.997ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.260ns

  Minimum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.DQ       Tcko                  0.421   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X7Y20.SR       net (fanout=10)       1.536   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X7Y20.CLK      Tremck      (-Th)    -0.246   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.203ns (0.667ns logic, 1.536ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3841 paths analyzed, 622 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.662ns.
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (SLICE_X1Y12.SR), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.955ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X9Y52.C4       net (fanout=1)        2.716   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X9Y52.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X9Y50.A4       net (fanout=18)       0.496   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X9Y50.B5       net (fanout=3)        0.366   icon_control0<5>
    SLICE_X9Y50.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X1Y12.SR       net (fanout=3)        3.886   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X1Y12.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.955ns (1.491ns logic, 7.464ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.622ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X7Y55.C4       net (fanout=4)        0.688   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X7Y55.CMUX     Tilo                  0.313   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X9Y50.A5       net (fanout=9)        1.193   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X9Y50.B5       net (fanout=3)        0.366   icon_control0<5>
    SLICE_X9Y50.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X1Y12.SR       net (fanout=3)        3.886   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X1Y12.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.622ns (1.489ns logic, 6.133ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.708ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.585ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X9Y48.B2       net (fanout=7)        1.265   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X9Y48.B        Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X9Y50.A1       net (fanout=2)        0.633   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X9Y50.B5       net (fanout=3)        0.366   icon_control0<5>
    SLICE_X9Y50.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X1Y12.SR       net (fanout=3)        3.886   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X1Y12.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.585ns (1.435ns logic, 6.150ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (SLICE_X1Y12.CE), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.767ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X9Y52.C4       net (fanout=1)        2.716   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X9Y52.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X9Y50.A4       net (fanout=18)       0.496   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X1Y12.CE       net (fanout=3)        4.295   icon_control0<5>
    SLICE_X1Y12.CLK      Tceck                 0.295   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.767ns (1.260ns logic, 7.507ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.859ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.434ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X7Y55.C4       net (fanout=4)        0.688   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X7Y55.CMUX     Tilo                  0.313   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X9Y50.A5       net (fanout=9)        1.193   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X1Y12.CE       net (fanout=3)        4.295   icon_control0<5>
    SLICE_X1Y12.CLK      Tceck                 0.295   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.434ns (1.258ns logic, 6.176ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.397ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X9Y48.B2       net (fanout=7)        1.265   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X9Y48.B        Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X9Y50.A1       net (fanout=2)        0.633   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X1Y12.CE       net (fanout=3)        4.295   icon_control0<5>
    SLICE_X1Y12.CLK      Tceck                 0.295   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.397ns (1.204ns logic, 6.193ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (SLICE_X1Y12.AX), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     20.895ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      8.398ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X9Y52.C4       net (fanout=1)        2.716   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X9Y52.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X9Y50.A4       net (fanout=18)       0.496   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X1Y12.AX       net (fanout=3)        4.158   icon_control0<5>
    SLICE_X1Y12.CLK      Tdick                 0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      8.398ns (1.028ns logic, 7.370ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.065ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X7Y55.C4       net (fanout=4)        0.688   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X7Y55.CMUX     Tilo                  0.313   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X9Y50.A5       net (fanout=9)        1.193   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X1Y12.AX       net (fanout=3)        4.158   icon_control0<5>
    SLICE_X1Y12.CLK      Tdick                 0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.065ns (1.026ns logic, 6.039ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Requirement:          30.000ns
  Data Path Delay:      7.028ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X9Y48.B2       net (fanout=7)        1.265   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X9Y48.B        Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X9Y50.A1       net (fanout=2)        0.633   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X1Y12.AX       net (fanout=3)        4.158   icon_control0<5>
    SLICE_X1Y12.CLK      Tdick                 0.063   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.028ns (0.972ns logic, 6.056ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (SLICE_X6Y56.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y57.DMUX     Tshcko                0.244   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    SLICE_X6Y56.CI       net (fanout=1)        0.108   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
    SLICE_X6Y56.CLK      Tdh         (-Th)    -0.050   U_icon_pro/U0/U_ICON/U_STAT/iSTAT_CNT<5>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.I_SRL.U_SELX
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.294ns logic, 0.108ns route)
                                                       (73.1% logic, 26.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (SLICE_X9Y50.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.402ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.402ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y50.AQ       Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT0
    SLICE_X9Y50.BX       net (fanout=2)        0.145   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
    SLICE_X9Y50.CLK      Tckdi       (-Th)    -0.059   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      0.402ns (0.257ns logic, 0.145ns route)
                                                       (63.9% logic, 36.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X6Y48.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.433ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.433ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y48.CQ       Tcko                  0.234   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X6Y48.DX       net (fanout=1)        0.158   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X6Y48.CLK      Tckdi       (-Th)    -0.041   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.433ns (0.275ns logic, 0.158ns route)
                                                       (63.5% logic, 36.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Logical resource: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Location pin: RAMB8_X0Y18.CLKAWRCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.876ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKAWRCLK
  Location pin: RAMB8_X0Y20.CLKAWRCLK
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 28.270ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Logical resource: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/I_USE_SOFTBSCAN_EQ0.I_USE_XST_TCK_WORKAROUND_EQ1.U_ICON_BSCAN_BUFG/U_BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: U_icon_pro/U0/U_ICON/I_YES_BSCAN.U_BS/iDRCK_LOCAL
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.195ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (SLICE_X8Y17.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    9.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Requirement:          15.000ns
  Data Path Delay:      4.488ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X7Y48.A6       net (fanout=3)        0.765   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X7Y48.A        Tilo                  0.259   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X8Y17.SR       net (fanout=3)        2.648   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X8Y17.CLK      Tsrck                 0.425   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    -------------------------------------------------  ---------------------------
    Total                                      4.488ns (1.075ns logic, 3.413ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (SLICE_X9Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.603ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.690ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X9Y58.C5       net (fanout=3)        0.753   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X9Y58.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X9Y48.CE       net (fanout=2)        0.925   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X9Y48.CLK      Tceck                 0.362   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (1.012ns logic, 1.678ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (SLICE_X9Y48.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.605ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      2.688ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X9Y58.C5       net (fanout=3)        0.753   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X9Y58.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/NS_dstat<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X9Y48.CE       net (fanout=2)        0.925   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X9Y48.CLK      Tceck                 0.360   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      2.688ns (1.010ns logic, 1.678ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (SLICE_X7Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.847ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.AQ       Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X7Y48.A6       net (fanout=3)        0.403   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X7Y48.A        Tilo                  0.156   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X7Y46.SR       net (fanout=3)        0.221   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X7Y46.CLK      Tcksr       (-Th)     0.131   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[4].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.847ns (0.223ns logic, 0.624ns route)
                                                       (26.3% logic, 73.7% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (SLICE_X7Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.143ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.850ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.AQ       Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X7Y48.A6       net (fanout=3)        0.403   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X7Y48.A        Tilo                  0.156   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X7Y46.SR       net (fanout=3)        0.221   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X7Y46.CLK      Tcksr       (-Th)     0.128   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[5].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.850ns (0.226ns logic, 0.624ns route)
                                                       (26.6% logic, 73.4% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X7Y46.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.150ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.857ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.AQ       Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X7Y48.A6       net (fanout=3)        0.403   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X7Y48.A        Tilo                  0.156   U_ila_pro_1/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X7Y46.SR       net (fanout=3)        0.221   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X7Y46.CLK      Tcksr       (-Th)     0.121   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      0.857ns (0.233ns logic, 0.624ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.558ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X7Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.851ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X7Y58.A6       net (fanout=3)        0.138   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X7Y58.CLK      Tas                   0.322   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.851ns (0.713ns logic, 0.138ns route)
                                                       (83.8% logic, 16.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X7Y58.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.449ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y58.AQ       Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X7Y58.A6       net (fanout=3)        0.036   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X7Y58.CLK      Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.449ns (0.413ns logic, 0.036ns route)
                                                       (92.0% logic, 8.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 654 paths analyzed, 191 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (SLICE_X9Y12.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.968ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      10.261ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X9Y52.C4       net (fanout=1)        2.716   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X9Y52.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X9Y50.A4       net (fanout=18)       0.496   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X9Y50.B5       net (fanout=3)        0.366   icon_control0<5>
    SLICE_X9Y50.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X9Y12.SR       net (fanout=3)        5.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X9Y12.CLK      Trck                  0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                     10.261ns (1.493ns logic, 8.768ns route)
                                                       (14.6% logic, 85.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.635ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      8.928ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X7Y55.C4       net (fanout=4)        0.688   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X7Y55.CMUX     Tilo                  0.313   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X9Y50.A5       net (fanout=9)        1.193   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X9Y50.B5       net (fanout=3)        0.366   icon_control0<5>
    SLICE_X9Y50.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X9Y12.SR       net (fanout=3)        5.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X9Y12.CLK      Trck                  0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.928ns (1.491ns logic, 7.437ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.598ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1 (FF)
  Data Path Delay:      8.891ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X9Y48.B2       net (fanout=7)        1.265   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X9Y48.B        Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X9Y50.A1       net (fanout=2)        0.633   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X9Y50.B5       net (fanout=3)        0.366   icon_control0<5>
    SLICE_X9Y50.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X9Y12.SR       net (fanout=3)        5.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X9Y12.CLK      Trck                  0.269   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT1
    -------------------------------------------------  ---------------------------
    Total                                      8.891ns (1.437ns logic, 7.454ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X9Y12.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.966ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      10.259ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X9Y52.C4       net (fanout=1)        2.716   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X9Y52.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X9Y50.A4       net (fanout=18)       0.496   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X9Y50.B5       net (fanout=3)        0.366   icon_control0<5>
    SLICE_X9Y50.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X9Y12.SR       net (fanout=3)        5.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X9Y12.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                     10.259ns (1.491ns logic, 8.768ns route)
                                                       (14.5% logic, 85.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.633ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      8.926ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X7Y55.C4       net (fanout=4)        0.688   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X7Y55.CMUX     Tilo                  0.313   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X9Y50.A5       net (fanout=9)        1.193   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X9Y50.B5       net (fanout=3)        0.366   icon_control0<5>
    SLICE_X9Y50.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X9Y12.SR       net (fanout=3)        5.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X9Y12.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      8.926ns (1.489ns logic, 7.437ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     9.596ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      8.889ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X9Y48.B2       net (fanout=7)        1.265   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X9Y48.B        Tilo                  0.259   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[1].U_LUT
    SLICE_X9Y50.A1       net (fanout=2)        0.633   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<1>
    SLICE_X9Y50.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_LCE
    SLICE_X9Y50.B5       net (fanout=3)        0.366   icon_control0<5>
    SLICE_X9Y50.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X9Y12.SR       net (fanout=3)        5.190   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X9Y12.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      8.889ns (1.435ns logic, 7.454ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (SLICE_X0Y4.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.189ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      9.482ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y17.AQ       Tcko                  0.447   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X9Y52.C4       net (fanout=1)        2.716   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X9Y52.C        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X9Y42.B4       net (fanout=18)       1.011   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X9Y42.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X9Y42.A5       net (fanout=2)        0.192   icon_control0<12>
    SLICE_X9Y42.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X0Y4.SR        net (fanout=3)        4.114   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X0Y4.CLK       Trck                  0.225   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      9.482ns (1.449ns logic, 8.033ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.573ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      7.866ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y55.BQ       Tcko                  0.391   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X7Y55.C4       net (fanout=4)        0.688   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X7Y55.CMUX     Tilo                  0.313   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X9Y42.B6       net (fanout=9)        1.425   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X9Y42.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X9Y42.A5       net (fanout=2)        0.192   icon_control0<12>
    SLICE_X9Y42.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X0Y4.SR        net (fanout=3)        4.114   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X0Y4.CLK       Trck                  0.225   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.866ns (1.447ns logic, 6.419ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.494ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE (FF)
  Data Path Delay:      7.787ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y48.AMUX     Tshcko                0.461   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X9Y51.B4       net (fanout=2)        0.687   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X9Y51.BMUX     Tilo                  0.313   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg<2>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X9Y42.B1       net (fanout=18)       1.277   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X9Y42.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[8].U_LCE
    SLICE_X9Y42.A5       net (fanout=2)        0.192   icon_control0<12>
    SLICE_X9Y42.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_CLEAR
    SLICE_X0Y4.SR        net (fanout=3)        4.114   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iCLR
    SLICE_X0Y4.CLK       Trck                  0.225   U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<0>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_RFDRE
    -------------------------------------------------  ---------------------------
    Total                                      7.787ns (1.517ns logic, 6.270ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X7Y59.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      -0.009ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.698ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y56.BQ       Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X7Y59.B5       net (fanout=2)        0.285   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X7Y59.CLK      Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.698ns (0.413ns logic, 0.285ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X5Y57.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.030ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (FF)
  Data Path Delay:      0.737ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y52.CQ       Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X5Y57.C4       net (fanout=2)        0.324   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X5Y57.CLK      Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.737ns (0.413ns logic, 0.324ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (SLICE_X5Y57.D4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.044ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR (FF)
  Data Path Delay:      0.751ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    DATA_CLK rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL to U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y52.DQ       Tcko                  0.198   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[3].U_SEL
    SLICE_X5Y57.D4       net (fanout=2)        0.338   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
    SLICE_X5Y57.CLK      Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[3].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.751ns (0.413ns logic, 0.338ns route)
                                                       (55.0% logic, 45.0% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 440 paths analyzed, 394 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X9Y53.A5), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     7.736ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      7.029ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         DATA_CLK rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y3.DQ        Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X6Y52.C2       net (fanout=1)        4.402   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X6Y52.CMUX     Tilo                  0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X9Y53.B1       net (fanout=1)        1.051   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X9Y53.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X9Y53.A5       net (fanout=1)        0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X9Y53.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      7.029ns (1.389ns logic, 5.640ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     7.005ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.298ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         DATA_CLK rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.BQ       Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE1
    SLICE_X6Y52.C1       net (fanout=1)        3.671   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
    SLICE_X6Y52.CMUX     Tilo                  0.361   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_G
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X9Y53.B1       net (fanout=1)        1.051   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X9Y53.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X9Y53.A5       net (fanout=1)        0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X9Y53.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.298ns (1.389ns logic, 4.909ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     6.807ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.100ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         DATA_CLK rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0 to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.AQ       Tcko                  0.447   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_STATE0
    SLICE_X6Y52.D3       net (fanout=1)        3.466   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/STATE_dstat<0>
    SLICE_X6Y52.CMUX     Topdc                 0.368   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110_F
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O110
    SLICE_X9Y53.B1       net (fanout=1)        1.051   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O19
    SLICE_X9Y53.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X9Y53.A5       net (fanout=1)        0.187   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X9Y53.CLK      Tas                   0.322   U_ila_pro_0/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.100ns (1.396ns logic, 4.704ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (SLICE_X1Y12.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     7.607ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Data Path Delay:      6.900ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         DATA_CLK rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y44.AQ       Tcko                  0.391   mppc_wrapper_i/DUT/TX_dac_control/PCLK_i
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_GEN_DELAY[1].U_FD
    SLICE_X9Y50.B4       net (fanout=1)        2.097   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iDOUT_dly<1>
    SLICE_X9Y50.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<1>
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_CLEAR
    SLICE_X1Y12.SR       net (fanout=3)        3.886   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/iCLR
    SLICE_X1Y12.CLK      Trck                  0.267   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    -------------------------------------------------  ---------------------------
    Total                                      6.900ns (0.917ns logic, 5.983ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (SLICE_X7Y45.A2), 7 paths
--------------------------------------------------------------------------------
Delay (setup path):     6.982ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RISING (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      6.275ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RISING to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y14.AQ       Tcko                  0.391   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_RISING
    SLICE_X7Y40.A6       net (fanout=1)        3.047   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/ACT_dstat
    SLICE_X7Y40.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X9Y41.A6       net (fanout=1)        0.721   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X9Y41.A        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X7Y45.A2       net (fanout=1)        1.276   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X7Y45.CLK      Tas                   0.322   U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      6.275ns (1.231ns logic, 5.044ns route)
                                                       (19.6% logic, 80.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.606ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_ARM (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.899ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_ARM to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y51.BMUX     Tshcko                0.461   icon_control1<3>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_ARM
    SLICE_X7Y41.C6       net (fanout=2)        1.458   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/ARM_dstat
    SLICE_X7Y41.C        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1<0>
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X9Y41.A3       net (fanout=1)        0.864   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O13
    SLICE_X9Y41.A        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X7Y45.A2       net (fanout=1)        1.276   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X7Y45.CLK      Tas                   0.322   U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.899ns (1.301ns logic, 3.598ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.305ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER (FF)
  Destination:          U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.598ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_clk rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER to U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y46.AQ       Tcko                  0.391   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TRIGGER
    SLICE_X7Y40.A1       net (fanout=2)        1.370   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/TRIGGER_dstat
    SLICE_X7Y40.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_TRIG/U_TC/iTRIGGER_SEQ_OUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O15
    SLICE_X9Y41.A6       net (fanout=1)        0.721   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O14
    SLICE_X9Y41.A        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.rst_d3
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O17
    SLICE_X7Y45.A2       net (fanout=1)        1.276   U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O16
    SLICE_X7Y45.CLK      Tas                   0.322   U_ila_pro_1/U0/I_NO_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_1/U0/I_NO_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.598ns (1.231ns logic, 3.367ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X6Y52.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.367ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.074ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         DATA_CLK rising
  Destination Clock:    icon_control0<0> rising
  Clock Uncertainty:    0.707ns

  Clock Uncertainty:          0.707ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y39.DQ       Tcko                  0.234   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X6Y52.SR       net (fanout=10)       0.707   U_ila_pro_0/U0/I_NO_D.U_ILA/iARM
    SLICE_X6Y52.CLK      Tremck      (-Th)    -0.133   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.074ns (0.367ns logic, 0.707ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_DATA_CLK_P = PERIOD TIMEGRP "DATA_CLK_P<0>" 40 ns HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_DATA_CLK_P = PERIOD TIMEGRP "DATA_CLK_P<0>" 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKIN)
  Physical resource: clk_buffer/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_buffer/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y1.CLKIN2
  Clock network: clk_buffer/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: clk_buffer/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: clk_buffer/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y1.CLKFBOUT
  Clock network: clk_buffer/clkfbout
--------------------------------------------------------------------------------
Slack: 15.075ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clk_buffer/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clk_buffer/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y1.CLKOUT1
  Clock network: clk_buffer/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_buffer_clkout1 = PERIOD TIMEGRP "clk_buffer_clkout1" 
TS_DATA_CLK_P /         2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 837 paths analyzed, 489 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.170ns.
--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (SLICE_X8Y59.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     10.830ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.823ns (Levels of Logic = 0)
  Clock Path Skew:      -0.490ns (1.240 - 1.730)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.BMUX     Tshcko                0.461   u_dc_receiver/r_rd_req_0
                                                       u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2
    SLICE_X8Y59.SR       net (fanout=30)       3.134   u_dc_receiver/DC_Interface_back/sstRst
    SLICE_X8Y59.CLK      Trck                  0.228   u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      3.823ns (0.689ns logic, 3.134ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (SLICE_X9Y38.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     11.008ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.609ns (Levels of Logic = 0)
  Clock Path Skew:      -0.526ns (1.168 - 1.694)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y40.AMUX     Tshcko                0.488   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<3>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_0
    SLICE_X9Y38.AX       net (fanout=1)        3.058   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/D<0>
    SLICE_X9Y38.CLK      Tdick                 0.063   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].wr_stg_inst/D<3>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].wr_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.609ns (0.551ns logic, 3.058ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_0 (SLICE_X8Y38.CE), 6 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.131ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.388ns (Levels of Logic = 1)
  Clock Path Skew:      -0.624ns (1.168 - 1.792)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.AMUX     Tshcko                0.461   u_dc_receiver/DC_Interface_back/U_ByteLink/rxCodeErr
                                                       u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned
    SLICE_X5Y45.D5       net (fanout=4)        0.906   u_dc_receiver/TRIG_LINK_SYNC<0>
    SLICE_X5Y45.D        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/risingWord<4>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv21
    SLICE_X8Y38.CE       net (fanout=2)        1.431   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv
    SLICE_X8Y38.CLK      Tceck                 0.331   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount<3>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_0
    -------------------------------------------------  ---------------------------
    Total                                      3.388ns (1.051ns logic, 2.337ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Clock Path Skew:      -0.117ns (0.511 - 0.628)
  Source Clock:         Clk_to_QBLink rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.724ns

  Clock Uncertainty:          0.724ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.310ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y46.CQ       Tcko                  0.447   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd2
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    SLICE_X5Y45.D1       net (fanout=5)        0.646   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    SLICE_X5Y45.D        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/risingWord<4>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv21
    SLICE_X8Y38.CE       net (fanout=2)        1.431   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv
    SLICE_X8Y38.CLK      Tceck                 0.331   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount<3>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_0
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (1.037ns logic, 2.077ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     12.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_2 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_0 (FF)
  Requirement:          16.000ns
  Data Path Delay:      3.141ns (Levels of Logic = 1)
  Clock Path Skew:      -0.055ns (0.511 - 0.566)
  Source Clock:         Clk_to_QBLink rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.724ns

  Clock Uncertainty:          0.724ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.310ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_2 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y45.CMUX     Tshcko                0.488   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount<3>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_2
    SLICE_X5Y45.D2       net (fanout=5)        0.632   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount<2>
    SLICE_X5Y45.D        Tilo                  0.259   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/risingWord<4>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv21
    SLICE_X8Y38.CE       net (fanout=2)        1.431   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/_n0118_inv
    SLICE_X8Y38.CLK      Tceck                 0.331   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount<3>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_slipCount_0
    -------------------------------------------------  ---------------------------
    Total                                      3.141ns (1.078ns logic, 2.063ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_buffer_clkout1 = PERIOD TIMEGRP "clk_buffer_clkout1" TS_DATA_CLK_P /
        2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1 (SLICE_X4Y46.C6), 3 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.061ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.239ns (Levels of Logic = 2)
  Clock Path Skew:      0.321ns (1.094 - 0.773)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.AMUX     Tshcko                0.244   u_dc_receiver/DC_Interface_back/U_ByteLink/rxCodeErr
                                                       u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned
    SLICE_X4Y46.D5       net (fanout=4)        0.490   u_dc_receiver/TRIG_LINK_SYNC<0>
    SLICE_X4Y46.DMUX     Tilo                  0.191   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd2
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1-In1_SW0
    SLICE_X4Y46.C6       net (fanout=1)        0.117   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/N2
    SLICE_X4Y46.CLK      Tah         (-Th)    -0.197   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd2
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1-In1
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.239ns (0.632ns logic, 0.607ns route)
                                                       (51.0% logic, 49.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.895ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_1 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.963ns (Levels of Logic = 2)
  Clock Path Skew:      0.068ns (0.392 - 0.324)
  Source Clock:         Clk_to_QBLink rising at 16.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_1 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y45.AMUX     Tshcko                0.244   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/risingWord<4>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount_1
    SLICE_X4Y46.D4       net (fanout=5)        0.214   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount<1>
    SLICE_X4Y46.DMUX     Tilo                  0.191   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd2
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1-In1_SW0
    SLICE_X4Y46.C6       net (fanout=1)        0.117   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/N2
    SLICE_X4Y46.CLK      Tah         (-Th)    -0.197   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd2
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1-In1
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      0.963ns (0.632ns logic, 0.331ns route)
                                                       (65.6% logic, 34.4% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.016ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.016ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         Clk_to_QBLink rising at 16.000ns
  Destination Clock:    Clk_to_QBLink rising at 16.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y46.CQ       Tcko                  0.234   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd2
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    SLICE_X4Y46.D2       net (fanout=5)        0.277   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    SLICE_X4Y46.DMUX     Tilo                  0.191   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd2
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1-In1_SW0
    SLICE_X4Y46.C6       net (fanout=1)        0.117   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/N2
    SLICE_X4Y46.CLK      Tah         (-Th)    -0.197   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd2
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1-In1
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_state_FSM_FFd1
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.622ns logic, 0.394ns route)
                                                       (61.2% logic, 38.8% route)

--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (SLICE_X6Y32.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.067ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.214ns (Levels of Logic = 0)
  Clock Path Skew:      0.290ns (1.001 - 0.711)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2 to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y34.BMUX     Tshcko                0.244   u_dc_receiver/r_rd_req_0
                                                       u_dc_receiver/DC_Interface_back/U_SstReset/G_RisingEdgeClock.cdc_reg2
    SLICE_X6Y32.SR       net (fanout=30)       0.855   u_dc_receiver/DC_Interface_back/sstRst
    SLICE_X6Y32.CLK      Tremck      (-Th)    -0.115   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    -------------------------------------------------  ---------------------------
    Total                                      1.214ns (0.359ns logic, 0.855ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_flip (SLICE_X4Y45.A4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.342ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned (FF)
  Destination:          u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_flip (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.458ns (Levels of Logic = 1)
  Clock Path Skew:      0.259ns (1.032 - 0.773)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    Clk_to_QBLink rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned to u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_flip
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y50.AMUX     Tshcko                0.244   u_dc_receiver/DC_Interface_back/U_ByteLink/rxCodeErr
                                                       u_dc_receiver/DC_Interface_back/U_ByteLink/r_aligned
    SLICE_X4Y45.A4       net (fanout=4)        1.017   u_dc_receiver/TRIG_LINK_SYNC<0>
    SLICE_X4Y45.CLK      Tah         (-Th)    -0.197   u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_bitCount<3>
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_flip_rstpot
                                                       u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/r_flip
    -------------------------------------------------  ---------------------------
    Total                                      1.458ns (0.441ns logic, 1.017ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_buffer_clkout1 = PERIOD TIMEGRP "clk_buffer_clkout1" TS_DATA_CLK_P /
        2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: u_dc_receiver/DC_Interface_back/U_SerialInterfaceIn/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y16.CLKAWRCLK
  Clock network: Clk_to_QBLink
--------------------------------------------------------------------------------
Slack: 12.876ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Logical resource: u_dc_receiver/DC_Interface_back/U_SerialInterfaceOut/U_SerializationFifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y19.CLKBRDCLK
  Clock network: Clk_to_QBLink
--------------------------------------------------------------------------------
Slack: 14.270ns (period - min period limit)
  Period: 16.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_buffer/clkout2_buf/I0
  Logical resource: clk_buffer/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_buffer/clkout1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_buffer_clkout0 = PERIOD TIMEGRP "clk_buffer_clkout0" 
TS_DATA_CLK_P /         0.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 34973 paths analyzed, 5150 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  44.110ns.
--------------------------------------------------------------------------------

Paths for end point data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (SLICE_X1Y7.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 (FF)
  Destination:          data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0 (FF)
  Requirement:          8.000ns
  Data Path Delay:      3.029ns (Levels of Logic = 0)
  Clock Path Skew:      -0.525ns (1.271 - 1.796)
  Source Clock:         sys_clk rising at 72.000ns
  Destination Clock:    DATA_CLK rising at 80.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0 to data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AMUX      Tshcko                0.461   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_0
    SLICE_X1Y7.AX        net (fanout=1)        2.505   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<0>
    SLICE_X1Y7.CLK       Tdick                 0.063   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      3.029ns (0.524ns logic, 2.505ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------

Paths for end point data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (SLICE_X1Y7.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 (FF)
  Destination:          data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.713ns (Levels of Logic = 0)
  Clock Path Skew:      -0.525ns (1.271 - 1.796)
  Source Clock:         sys_clk rising at 72.000ns
  Destination Clock:    DATA_CLK rising at 80.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3 to data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.CQ        Tcko                  0.391   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_3
    SLICE_X1Y7.DX        net (fanout=1)        2.259   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
    SLICE_X1Y7.CLK       Tdick                 0.063   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_3
    -------------------------------------------------  ---------------------------
    Total                                      2.713ns (0.454ns logic, 2.259ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------

Paths for end point data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (SLICE_X1Y7.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 (FF)
  Destination:          data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2 (FF)
  Requirement:          8.000ns
  Data Path Delay:      2.697ns (Levels of Logic = 0)
  Clock Path Skew:      -0.525ns (1.271 - 1.796)
  Source Clock:         sys_clk rising at 72.000ns
  Destination Clock:    DATA_CLK rising at 80.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2 to data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.BQ        Tcko                  0.391   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_2
    SLICE_X1Y7.CX        net (fanout=1)        2.243   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<2>
    SLICE_X1Y7.CLK       Tdick                 0.063   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_2
    -------------------------------------------------  ---------------------------
    Total                                      2.697ns (0.454ns logic, 2.243ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_buffer_clkout0 = PERIOD TIMEGRP "clk_buffer_clkout0" TS_DATA_CLK_P /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point mppc_wrapper_i/reg_buffer/Mshreg_regBuffer[10]_value_10 (SLICE_X4Y13.CI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.311ns (requirement - (clock path skew + uncertainty - data path))
  Source:               regg_value_10 (FF)
  Destination:          mppc_wrapper_i/reg_buffer/Mshreg_regBuffer[10]_value_10 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.313ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.046 - 0.044)
  Source Clock:         DATA_CLK rising at 80.000ns
  Destination Clock:    DATA_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: regg_value_10 to mppc_wrapper_i/reg_buffer/Mshreg_regBuffer[10]_value_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y13.AMUX     Tshcko                0.244   regg_value<6>
                                                       regg_value_10
    SLICE_X4Y13.CI       net (fanout=4)        0.019   regg_value<10>
    SLICE_X4Y13.CLK      Tdh         (-Th)    -0.050   mppc_wrapper_i/i_reg_value<10>
                                                       mppc_wrapper_i/reg_buffer/Mshreg_regBuffer[10]_value_10
    -------------------------------------------------  ---------------------------
    Total                                      0.313ns (0.294ns logic, 0.019ns route)
                                                       (93.9% logic, 6.1% route)

--------------------------------------------------------------------------------

Paths for end point data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (SLICE_X1Y7.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.321ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 (FF)
  Destination:          data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.500ns (Levels of Logic = 0)
  Clock Path Skew:      0.322ns (1.099 - 0.777)
  Source Clock:         sys_clk rising at 80.000ns
  Destination Clock:    DATA_CLK rising at 80.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1 to data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y8.AQ        Tcko                  0.198   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<3>
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_gc_1
    SLICE_X1Y7.BX        net (fanout=1)        1.243   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/D<1>
    SLICE_X1Y7.CLK       Tckdi       (-Th)    -0.059   data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/D<3>
                                                       data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      1.500ns (0.257ns logic, 1.243ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------

Paths for end point u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X0Y14.DIA2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               u_dc_receiver/DC_Interface_back/i_s_axis_tdata_20 (FF)
  Destination:          u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.344ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.119 - 0.115)
  Source Clock:         DATA_CLK rising at 80.000ns
  Destination Clock:    DATA_CLK rising at 80.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: u_dc_receiver/DC_Interface_back/i_s_axis_tdata_20 to u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y42.AQ       Tcko                  0.234   u_dc_receiver/DC_Interface_back/i_s_axis_tdata<23>
                                                       u_dc_receiver/DC_Interface_back/i_s_axis_tdata_20
    RAMB16_X0Y14.DIA2    net (fanout=2)        0.163   u_dc_receiver/DC_Interface_back/i_s_axis_tdata<20>
    RAMB16_X0Y14.CLKA    Trckd_DIA   (-Th)     0.053   u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       u_dc_receiver/DC_Interface_back/QBlink_RX_FIFO_W8R32_1/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      0.344ns (0.181ns logic, 0.163ns route)
                                                       (52.6% logic, 47.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_buffer_clkout0 = PERIOD TIMEGRP "clk_buffer_clkout0" TS_DATA_CLK_P /
        0.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 76.876ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: mppc_wrapper_i/DUT/reg_fifo/fifo_cc/e_fifo_cc/bram_i/Mram_mem/CLKAWRCLK
  Logical resource: mppc_wrapper_i/DUT/reg_fifo/fifo_cc/e_fifo_cc/bram_i/Mram_mem/CLKAWRCLK
  Location pin: RAMB8_X0Y0.CLKAWRCLK
  Clock network: DATA_CLK
--------------------------------------------------------------------------------
Slack: 76.876ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: mppc_wrapper_i/DUT/reg_fifo/fifo_cc/e_fifo_cc/bram_i/Mram_mem/CLKBRDCLK
  Logical resource: mppc_wrapper_i/DUT/reg_fifo/fifo_cc/e_fifo_cc/bram_i/Mram_mem/CLKBRDCLK
  Location pin: RAMB8_X0Y0.CLKBRDCLK
  Clock network: DATA_CLK
--------------------------------------------------------------------------------
Slack: 76.876ns (period - min period limit)
  Period: 80.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKBRDCLK
  Logical resource: U_ila_pro_0/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKBRDCLK
  Location pin: RAMB8_X0Y20.CLKBRDCLK
  Clock network: DATA_CLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_buffer_clkout2 = PERIOD TIMEGRP "clk_buffer_clkout2" 
TS_DATA_CLK_P / 5         HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2843 paths analyzed, 1069 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.646ns.
--------------------------------------------------------------------------------

Paths for end point Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_8 (SLICE_X0Y12.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               last_dig_win_6 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.344ns (Levels of Logic = 3)
  Clock Path Skew:      -0.445ns (1.281 - 1.726)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: last_dig_win_6 to Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.CQ       Tcko                  0.391   last_dig_win<7>
                                                       last_dig_win_6
    SLICE_X7Y11.D4       net (fanout=4)        1.367   last_dig_win<6>
    SLICE_X7Y11.D        Tilo                  0.259   mppc_wrapper_i/DUT/LOAD_PERIOD<3>
                                                       Udc_data/DigitizeAndShiftOutData_i/n001991
    SLICE_X7Y10.A4       net (fanout=2)        0.605   Udc_data/DigitizeAndShiftOutData_i/n00199
    SLICE_X7Y10.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/n001994
    SLICE_X7Y10.D3       net (fanout=3)        0.326   Udc_data/DigitizeAndShiftOutData_i/n0019
    SLICE_X7Y10.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/_n0163_inv1
    SLICE_X0Y12.CE       net (fanout=3)        1.547   Udc_data/DigitizeAndShiftOutData_i/_n0163_inv
    SLICE_X0Y12.CLK      Tceck                 0.331   BUS_RD_COLSEL_5_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_8
    -------------------------------------------------  ---------------------------
    Total                                      5.344ns (1.499ns logic, 3.845ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.497ns (requirement - (data path - clock path skew + uncertainty))
  Source:               last_dig_win_4 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.201ns (Levels of Logic = 3)
  Clock Path Skew:      -0.445ns (1.281 - 1.726)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: last_dig_win_4 to Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.AQ       Tcko                  0.391   last_dig_win<7>
                                                       last_dig_win_4
    SLICE_X7Y10.B4       net (fanout=5)        1.637   last_dig_win<4>
    SLICE_X7Y10.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/n001993
    SLICE_X7Y10.A5       net (fanout=2)        0.192   Udc_data/DigitizeAndShiftOutData_i/n001992
    SLICE_X7Y10.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/n001994
    SLICE_X7Y10.D3       net (fanout=3)        0.326   Udc_data/DigitizeAndShiftOutData_i/n0019
    SLICE_X7Y10.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/_n0163_inv1
    SLICE_X0Y12.CE       net (fanout=3)        1.547   Udc_data/DigitizeAndShiftOutData_i/_n0163_inv
    SLICE_X0Y12.CLK      Tceck                 0.331   BUS_RD_COLSEL_5_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_8
    -------------------------------------------------  ---------------------------
    Total                                      5.201ns (1.499ns logic, 3.702ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               last_dig_win_7 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_8 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.165ns (Levels of Logic = 3)
  Clock Path Skew:      -0.445ns (1.281 - 1.726)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: last_dig_win_7 to Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.DQ       Tcko                  0.391   last_dig_win<7>
                                                       last_dig_win_7
    SLICE_X7Y11.D3       net (fanout=4)        1.188   last_dig_win<7>
    SLICE_X7Y11.D        Tilo                  0.259   mppc_wrapper_i/DUT/LOAD_PERIOD<3>
                                                       Udc_data/DigitizeAndShiftOutData_i/n001991
    SLICE_X7Y10.A4       net (fanout=2)        0.605   Udc_data/DigitizeAndShiftOutData_i/n00199
    SLICE_X7Y10.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/n001994
    SLICE_X7Y10.D3       net (fanout=3)        0.326   Udc_data/DigitizeAndShiftOutData_i/n0019
    SLICE_X7Y10.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/_n0163_inv1
    SLICE_X0Y12.CE       net (fanout=3)        1.547   Udc_data/DigitizeAndShiftOutData_i/_n0163_inv
    SLICE_X0Y12.CLK      Tceck                 0.331   BUS_RD_COLSEL_5_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_8
    -------------------------------------------------  ---------------------------
    Total                                      5.165ns (1.499ns logic, 3.666ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------

Paths for end point Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_4 (SLICE_X0Y11.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               last_dig_win_6 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.183ns (Levels of Logic = 3)
  Clock Path Skew:      -0.446ns (1.280 - 1.726)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: last_dig_win_6 to Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.CQ       Tcko                  0.391   last_dig_win<7>
                                                       last_dig_win_6
    SLICE_X7Y11.D4       net (fanout=4)        1.367   last_dig_win<6>
    SLICE_X7Y11.D        Tilo                  0.259   mppc_wrapper_i/DUT/LOAD_PERIOD<3>
                                                       Udc_data/DigitizeAndShiftOutData_i/n001991
    SLICE_X7Y10.A4       net (fanout=2)        0.605   Udc_data/DigitizeAndShiftOutData_i/n00199
    SLICE_X7Y10.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/n001994
    SLICE_X7Y10.D3       net (fanout=3)        0.326   Udc_data/DigitizeAndShiftOutData_i/n0019
    SLICE_X7Y10.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/_n0163_inv1
    SLICE_X0Y11.CE       net (fanout=3)        1.386   Udc_data/DigitizeAndShiftOutData_i/_n0163_inv
    SLICE_X0Y11.CLK      Tceck                 0.331   BUS_RD_COLSEL_4_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_4
    -------------------------------------------------  ---------------------------
    Total                                      5.183ns (1.499ns logic, 3.684ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.657ns (requirement - (data path - clock path skew + uncertainty))
  Source:               last_dig_win_4 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.040ns (Levels of Logic = 3)
  Clock Path Skew:      -0.446ns (1.280 - 1.726)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: last_dig_win_4 to Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.AQ       Tcko                  0.391   last_dig_win<7>
                                                       last_dig_win_4
    SLICE_X7Y10.B4       net (fanout=5)        1.637   last_dig_win<4>
    SLICE_X7Y10.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/n001993
    SLICE_X7Y10.A5       net (fanout=2)        0.192   Udc_data/DigitizeAndShiftOutData_i/n001992
    SLICE_X7Y10.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/n001994
    SLICE_X7Y10.D3       net (fanout=3)        0.326   Udc_data/DigitizeAndShiftOutData_i/n0019
    SLICE_X7Y10.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/_n0163_inv1
    SLICE_X0Y11.CE       net (fanout=3)        1.386   Udc_data/DigitizeAndShiftOutData_i/_n0163_inv
    SLICE_X0Y11.CLK      Tceck                 0.331   BUS_RD_COLSEL_4_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_4
    -------------------------------------------------  ---------------------------
    Total                                      5.040ns (1.499ns logic, 3.541ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               last_dig_win_7 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_4 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.446ns (1.280 - 1.726)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: last_dig_win_7 to Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.DQ       Tcko                  0.391   last_dig_win<7>
                                                       last_dig_win_7
    SLICE_X7Y11.D3       net (fanout=4)        1.188   last_dig_win<7>
    SLICE_X7Y11.D        Tilo                  0.259   mppc_wrapper_i/DUT/LOAD_PERIOD<3>
                                                       Udc_data/DigitizeAndShiftOutData_i/n001991
    SLICE_X7Y10.A4       net (fanout=2)        0.605   Udc_data/DigitizeAndShiftOutData_i/n00199
    SLICE_X7Y10.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/n001994
    SLICE_X7Y10.D3       net (fanout=3)        0.326   Udc_data/DigitizeAndShiftOutData_i/n0019
    SLICE_X7Y10.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/_n0163_inv1
    SLICE_X0Y11.CE       net (fanout=3)        1.386   Udc_data/DigitizeAndShiftOutData_i/_n0163_inv
    SLICE_X0Y11.CLK      Tceck                 0.331   BUS_RD_COLSEL_4_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_4
    -------------------------------------------------  ---------------------------
    Total                                      5.004ns (1.499ns logic, 3.505ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Paths for end point Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_6 (SLICE_X0Y11.CE), 23 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               last_dig_win_6 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.147ns (Levels of Logic = 3)
  Clock Path Skew:      -0.446ns (1.280 - 1.726)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: last_dig_win_6 to Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.CQ       Tcko                  0.391   last_dig_win<7>
                                                       last_dig_win_6
    SLICE_X7Y11.D4       net (fanout=4)        1.367   last_dig_win<6>
    SLICE_X7Y11.D        Tilo                  0.259   mppc_wrapper_i/DUT/LOAD_PERIOD<3>
                                                       Udc_data/DigitizeAndShiftOutData_i/n001991
    SLICE_X7Y10.A4       net (fanout=2)        0.605   Udc_data/DigitizeAndShiftOutData_i/n00199
    SLICE_X7Y10.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/n001994
    SLICE_X7Y10.D3       net (fanout=3)        0.326   Udc_data/DigitizeAndShiftOutData_i/n0019
    SLICE_X7Y10.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/_n0163_inv1
    SLICE_X0Y11.CE       net (fanout=3)        1.386   Udc_data/DigitizeAndShiftOutData_i/_n0163_inv
    SLICE_X0Y11.CLK      Tceck                 0.295   BUS_RD_COLSEL_4_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_6
    -------------------------------------------------  ---------------------------
    Total                                      5.147ns (1.463ns logic, 3.684ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               last_dig_win_4 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      5.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.446ns (1.280 - 1.726)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: last_dig_win_4 to Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.AQ       Tcko                  0.391   last_dig_win<7>
                                                       last_dig_win_4
    SLICE_X7Y10.B4       net (fanout=5)        1.637   last_dig_win<4>
    SLICE_X7Y10.B        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/n001993
    SLICE_X7Y10.A5       net (fanout=2)        0.192   Udc_data/DigitizeAndShiftOutData_i/n001992
    SLICE_X7Y10.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/n001994
    SLICE_X7Y10.D3       net (fanout=3)        0.326   Udc_data/DigitizeAndShiftOutData_i/n0019
    SLICE_X7Y10.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/_n0163_inv1
    SLICE_X0Y11.CE       net (fanout=3)        1.386   Udc_data/DigitizeAndShiftOutData_i/_n0163_inv
    SLICE_X0Y11.CLK      Tceck                 0.295   BUS_RD_COLSEL_4_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_6
    -------------------------------------------------  ---------------------------
    Total                                      5.004ns (1.463ns logic, 3.541ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               last_dig_win_7 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.968ns (Levels of Logic = 3)
  Clock Path Skew:      -0.446ns (1.280 - 1.726)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 8.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: last_dig_win_7 to Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.DQ       Tcko                  0.391   last_dig_win<7>
                                                       last_dig_win_7
    SLICE_X7Y11.D3       net (fanout=4)        1.188   last_dig_win<7>
    SLICE_X7Y11.D        Tilo                  0.259   mppc_wrapper_i/DUT/LOAD_PERIOD<3>
                                                       Udc_data/DigitizeAndShiftOutData_i/n001991
    SLICE_X7Y10.A4       net (fanout=2)        0.605   Udc_data/DigitizeAndShiftOutData_i/n00199
    SLICE_X7Y10.A        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/n001994
    SLICE_X7Y10.D3       net (fanout=3)        0.326   Udc_data/DigitizeAndShiftOutData_i/n0019
    SLICE_X7Y10.D        Tilo                  0.259   U_ila_pro_0/U0/I_NO_D.U_ILA/U_STAT/DSTAT_en_dly1
                                                       Udc_data/DigitizeAndShiftOutData_i/_n0163_inv1
    SLICE_X0Y11.CE       net (fanout=3)        1.386   Udc_data/DigitizeAndShiftOutData_i/_n0163_inv
    SLICE_X0Y11.CLK      Tceck                 0.295   BUS_RD_COLSEL_4_OBUF
                                                       Udc_data/DigitizeAndShiftOutData_i/BUS_RD_WINSEL_i_6
    -------------------------------------------------  ---------------------------
    Total                                      4.968ns (1.463ns logic, 3.505ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_buffer_clkout2 = PERIOD TIMEGRP "clk_buffer_clkout2" TS_DATA_CLK_P / 5
        HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Udc_data/DigitizeAndShiftOutData_i/first_dig_win_i_1 (SLICE_X2Y10.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               first_dig_win_1 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/first_dig_win_i_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.328ns (Levels of Logic = 0)
  Clock Path Skew:      0.414ns (1.098 - 0.684)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: first_dig_win_1 to Udc_data/DigitizeAndShiftOutData_i/first_dig_win_i_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y14.BQ       Tcko                  0.234   first_dig_win<3>
                                                       first_dig_win_1
    SLICE_X2Y10.BX       net (fanout=5)        1.053   first_dig_win<1>
    SLICE_X2Y10.CLK      Tckdi       (-Th)    -0.041   Udc_data/DigitizeAndShiftOutData_i/first_dig_win_i<3>
                                                       Udc_data/DigitizeAndShiftOutData_i/first_dig_win_i_1
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (0.275ns logic, 1.053ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------

Paths for end point Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3 (SLICE_X6Y10.C6), 6 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.069ns (requirement - (clock path skew + uncertainty - data path))
  Source:               last_dig_win_1 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.303ns (Levels of Logic = 2)
  Clock Path Skew:      0.377ns (1.061 - 0.684)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: last_dig_win_1 to Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y14.BQ       Tcko                  0.198   last_dig_win<3>
                                                       last_dig_win_1
    SLICE_X7Y12.D4       net (fanout=5)        0.582   last_dig_win<1>
    SLICE_X7Y12.D        Tilo                  0.156   Udc_data/DigitizeAndShiftOutData_i/shift_asic_mask
                                                       Udc_data/DigitizeAndShiftOutData_i/n001992
    SLICE_X6Y10.C6       net (fanout=2)        0.130   Udc_data/DigitizeAndShiftOutData_i/n001991
    SLICE_X6Y10.CLK      Tah         (-Th)    -0.237   Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3-In2_G
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3-In2
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.303ns (0.591ns logic, 0.712ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.192ns (requirement - (clock path skew + uncertainty - data path))
  Source:               last_dig_win_8 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.403ns (Levels of Logic = 2)
  Clock Path Skew:      0.354ns (1.061 - 0.707)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: last_dig_win_8 to Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y16.AMUX     Tshcko                0.244   last_dig_win<7>
                                                       last_dig_win_8
    SLICE_X7Y12.D1       net (fanout=2)        0.636   last_dig_win<8>
    SLICE_X7Y12.D        Tilo                  0.156   Udc_data/DigitizeAndShiftOutData_i/shift_asic_mask
                                                       Udc_data/DigitizeAndShiftOutData_i/n001992
    SLICE_X6Y10.C6       net (fanout=2)        0.130   Udc_data/DigitizeAndShiftOutData_i/n001991
    SLICE_X6Y10.CLK      Tah         (-Th)    -0.237   Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3-In2_G
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3-In2
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.637ns logic, 0.766ns route)
                                                       (45.4% logic, 54.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      0.212ns (requirement - (clock path skew + uncertainty - data path))
  Source:               last_dig_win_2 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.446ns (Levels of Logic = 2)
  Clock Path Skew:      0.377ns (1.061 - 0.684)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: last_dig_win_2 to Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y14.CQ       Tcko                  0.198   last_dig_win<3>
                                                       last_dig_win_2
    SLICE_X7Y12.D2       net (fanout=5)        0.725   last_dig_win<2>
    SLICE_X7Y12.D        Tilo                  0.156   Udc_data/DigitizeAndShiftOutData_i/shift_asic_mask
                                                       Udc_data/DigitizeAndShiftOutData_i/n001992
    SLICE_X6Y10.C6       net (fanout=2)        0.130   Udc_data/DigitizeAndShiftOutData_i/n001991
    SLICE_X6Y10.CLK      Tah         (-Th)    -0.237   Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3-In2_G
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3-In2
                                                       Udc_data/DigitizeAndShiftOutData_i/digNshift_state_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      1.446ns (0.591ns logic, 0.855ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point Udc_data/DigitizeAndShiftOutData_i/first_dig_win_i_8 (SLICE_X4Y14.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.083ns (requirement - (clock path skew + uncertainty - data path))
  Source:               first_dig_win_8 (FF)
  Destination:          Udc_data/DigitizeAndShiftOutData_i/first_dig_win_i_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.287ns (Levels of Logic = 0)
  Clock Path Skew:      0.347ns (1.031 - 0.684)
  Source Clock:         DATA_CLK rising at 0.000ns
  Destination Clock:    sys_clk rising at 0.000ns
  Clock Uncertainty:    0.857ns

  Clock Uncertainty:          0.857ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  1.414ns
    Discrete Jitter (DJ):       0.414ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: first_dig_win_8 to Udc_data/DigitizeAndShiftOutData_i/first_dig_win_i_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y14.AMUX     Tshcko                0.244   last_dig_win<3>
                                                       first_dig_win_8
    SLICE_X4Y14.AX       net (fanout=2)        1.002   first_dig_win<8>
    SLICE_X4Y14.CLK      Tckdi       (-Th)    -0.041   Udc_data/DigitizeAndShiftOutData_i/shift_ena
                                                       Udc_data/DigitizeAndShiftOutData_i/first_dig_win_i_8
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.285ns logic, 1.002ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_buffer_clkout2 = PERIOD TIMEGRP "clk_buffer_clkout2" TS_DATA_CLK_P / 5
        HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKBRDCLK
  Logical resource: U_ila_pro_1/U0/I_NO_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B9KGT0.u_ramb9/U_RAMB9/CLKBRDCLK
  Location pin: RAMB8_X0Y18.CLKBRDCLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 4.876ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Logical resource: data_fifos_generation[0].data_fifos/U0/xst_fifo_generator/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.WIDE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y1.CLKAWRCLK
  Clock network: sys_clk
--------------------------------------------------------------------------------
Slack: 6.270ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_buffer/clkout3_buf/I0
  Logical resource: clk_buffer/clkout3_buf/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_buffer/clkout2
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_DATA_CLK_P
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_DATA_CLK_P                  |     40.000ns|     10.000ns|     33.230ns|            0|            0|            0|        38653|
| TS_clk_buffer_clkout1         |     16.000ns|      5.170ns|          N/A|            0|            0|          837|            0|
| TS_clk_buffer_clkout0         |     80.000ns|     44.110ns|          N/A|            0|            0|        34973|            0|
| TS_clk_buffer_clkout2         |      8.000ns|      6.646ns|          N/A|            0|            0|         2843|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock DATA_CLK_N<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DATA_CLK_N<0>  |   10.209|         |         |         |
DATA_CLK_P<0>  |   10.209|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock DATA_CLK_P<0>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
DATA_CLK_N<0>  |   10.209|         |         |         |
DATA_CLK_P<0>  |   10.209|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 43637 paths, 0 nets, and 8357 connections

Design statistics:
   Minimum period:  44.110ns{1}   (Maximum frequency:  22.671MHz)
   Maximum path delay from/to any node:   5.195ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Jan 31 21:04:40 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 428 MB



