;redcode
;assert 1
	SPL 0, <-52
	CMP -7, <-420
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 270, 60
	ADD 270, 60
	SUB -701, 46
	SUB -701, 46
	MOV -7, <-20
	SUB @127, 100
	ADD 270, 60
	ADD 10, 21
	SLT @0, @2
	DJN -1, @-20
	SUB @1, 2
	CMP @127, 106
	ADD 3, @520
	SUB -7, <-420
	SUB @127, 106
	SUB -7, <-420
	MOV -7, <-20
	ADD 10, 21
	CMP @127, 106
	SLT @0, @2
	SLT @0, @2
	SUB @127, 106
	MOV -7, <-20
	MOV -6, <-20
	SUB @127, 100
	SUB @127, 100
	SUB @127, 100
	ADD 270, 60
	SUB @121, <106
	MOV -7, <-20
	SUB @-113, 100
	SUB @127, 106
	MOV -81, <-20
	SLT 721, 700
	SUB @127, 106
	SUB @0, @2
	JMZ 0, <2
	SUB 0, -52
	MOV -1, <-20
	SUB @127, 106
	MOV <-902, <-320
	SPL 0, <-52
	SPL 0, <-52
	ADD 270, 60
	SLT 721, 700
	MOV <-902, <-320
	ADD 270, 60
