Checking out Encounter license ...
Encounter_Digital_Impl_Sys_XL 9.1 license checkout succeeded.
You can run 2 CPU jobs with the base license that is currently checked out.
If required, use the setMultiCpuUsage command to enable multi-CPU processing.
This Encounter release has been compiled with OA version 22.04-p058.
*******************************************************************
*   Copyright (c)  Cadence Design Systems, Inc.  1996 - 2009.     *
*                     All rights reserved.                        *
*                                                                 *
*                                                                 *
*                                                                 *
* This program contains confidential and trade secret information *
* of Cadence Design Systems, Inc. and is protected by copyright   *
* law and international treaties.  Any reproduction, use,         *
* distribution or disclosure of this program or any portion of it,*
* or any attempt to obtain a human-readable version of this       *
* program, without the express, prior written consent of          *
* Cadence Design Systems, Inc., is strictly prohibited.           *
*                                                                 *
*                 Cadence Design Systems, Inc.                    *
*                    2655 Seely Avenue                            *
*                   San Jose, CA 95134,  USA                      *
*                                                                 *
*                                                                 *
*******************************************************************

@(#)CDS: Encounter v09.11-s084_1 (64bit) 04/26/2010 12:41 (Linux 2.6)
@(#)CDS: NanoRoute v09.11-s008 NR100226-1806/USR63-UB (database version 2.30, 93.1.1) {superthreading v1.14}
@(#)CDS: CeltIC v09.11-s011_1 (64bit) 03/04/2010 14:24:46 (Linux 2.6.9-78.0.25.ELsmp)
@(#)CDS: CTE 09.11-s016_1 (64bit) Apr  8 2010 03:29:23 (Linux 2.6.9-78.0.25.ELlargesmp)
@(#)CDS: CPE v09.11-s023
--- Starting "Encounter v09.11-s084_1" on Fri Mar  6 13:45:54 2015 (mem=59.9M) ---
--- Running on ecegrid-thin1.ecn.purdue.edu (x86_64 w/Linux 2.6.32-504.8.1.el6.x86_64) ---
This version was compiled on Mon Apr 26 12:41:12 PDT 2010.
Set DBUPerIGU to 1000.
Set net toggle Scale Factor to 1.00
Set Shrink Factor to 1.00000
<CMD> loadConfig ./encounter.conf
Reading config file - ./encounter.conf
**WARN: (ENCEXT-1085):	Option 'rda_Input(ui_res_scale)' used in configuration file './encounter.conf' is obsolete. The name will be converted into new format automatically if design is saved and then restored. Alternatively, update the configuration file to use names 'rda_Input(ui_preRoute_res)' and/or 'rda_Input(ui_postRoute_res)' for resistance scale factors to be used at preRoute/postRoute stages of the design . The obsolete name works in this release. But to avoid this warning and to ensure compatibility with future releases, update this option name.

Loading Lef file /package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.lef...
**WARN: (ENCLF-108):	There is no overlap layer defined in any lef file
so you are unable to create rectilinear partition in a hierarchical flow.
Set DBUPerIGU to M2 pitch 2400.
Initializing default via types and wire widths ...

Power Planner/ViaGen version 8.1.46 promoted on 02/17/2009.
viaInitial starts at Fri Mar  6 13:46:04 2015
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET cc via 0.150 ;
**WARN: (ENCPP-544):	You didn't use the STACK keyword with the LEF SAMENET rule. Stacked vias might not be created correctly.  
	SAMENET via via2 0.150 ;
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN1 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN2 GENERATE
**WARN: (ENCPP-557):	a single-layer VIARULE GENERATE for turn-vias is obsolete and is being ignored. You should remove this statement from your LEF file.
	VIARULE TURN3 GENERATE
viaInitial ends at Fri Mar  6 13:46:04 2015
Reading netlist ...
Backslashed names will retain backslash and a trailing blank character.
Reading verilog netlist 'mapped/lab7_layout_design.v'
Inserting temporary buffers to remove assignment statements.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 385.051M, initial mem = 59.918M) ***
*** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=385.1M) ***
Set top cell to lab7_layout_design.
Reading common timing library '/package/eda/cells/OSU/v2.7/cadence/lib/ami05/lib/osu05_stdcells.tlf' ...
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AND2X2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI21X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'B' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'C' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'D' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'AOI22X1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX2' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'max_fanout' on 'output/inout' pin 'Y' of cell 'BUFX4' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (TECHLIB-436):	Attribute 'fanout_load' on 'input/inout' pin 'A' of cell 'CLKBUF1' is not defined in the library. Either define this value in the library or use set_default_timing_library to pick these values from a default library.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADVDD' in timing library 'osu05_stdcells'.
**WARN: (ENCTS-124):	Timing library description of pin 'YPAD' is missing from cell 'PADGND' in timing library 'osu05_stdcells'.
 read 39 cells in library 'osu05_stdcells' 
*** End library_loading (cpu=0.00min, mem=0.3M, fe_cpu=0.06min, fe_mem=385.4M) ***
Starting recursive module instantiation check.
No recursion found.
Building hierarchical netlist for Cell lab7_layout_design ...
*** Netlist is unique.
** info: there are 56 modules.
** info: there are 838 stdCell insts.
** info: there are 18 Pad insts.

*** Memory Usage v0.159.2.6.2.1 (Current mem = 386.867M, initial mem = 59.918M) ***
*info - Done with setDoAssign with 1 assigns removed and 0 assigns could not be removed.
CTE reading timing constraint file 'encounter.pt' ...
INFO (CTE): constraints read successfully
*** Read timing constraints (cpu=0:00:00.0 mem=395.8M) ***
Total number of combinational cells: 26
Total number of sequential cells: 4
Total number of tristate cells: 2
Total number of level shifter cells: 0
Total number of power gating cells: 0
Total number of isolation cells: 0
Total number of power switch cells: 0
Total number of pulse generator cells: 0
Total number of always on buffers: 0
Total number of retention cells: 0
List of usable buffers: BUFX2 BUFX4 CLKBUF1
Total number of usable buffers: 3
List of unusable buffers:
Total number of unusable buffers: 0
List of usable inverters: INVX2 INVX1 INVX4 INVX8
Total number of usable inverters: 4
List of unusable inverters:
Total number of unusable inverters: 0
List of identified usable delay cells: CLKBUF2 CLKBUF3
Total number of identified usable delay cells: 2
List of identified unusable delay cells:
Total number of identified unusable delay cells: 0
*info: set bottom ioPad orient R180
Reading IO assignment file "encounter.io" ...
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Set Using Default Delay Limit as 1000.
Set Default Net Delay as 1000 ps.
Set Default Net Load as 0.5 pF.
Set Input Pin Transition Delay as 120 ps.
PreRoute Cap Scale Factor :        1.00
PreRoute Res Scale Factor :        1.00
PostRoute Cap Scale Factor :       1.00
PostRoute Res Scale Factor :       1.00
PostRoute XCap Scale Factor :      1.00

PreRoute Clock Cap Scale Factor :  1.00	[Derived from postRoute_cap (effortLevel low)]
PreRoute Clock Res Scale Factor :  1.00	[Derived from postRoute_res (effortLevel low)]
PostRoute Clock Cap Scale Factor : 1.00	[Derived from postRoute_cap (effortLevel low)]
PostRoute Clock Res Scale Factor : 1.00	[Derived from postRoute_res (effortLevel low)]
**WARN: (ENCOPT-3465):	The buffer cells were automatically identified. The command setBufFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3466):	The inverter cells were automatically identified. The command setInvFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
**WARN: (ENCOPT-3467):	The delay cells were automatically identified. The command setDelayFootPrint is ignored. If you want to force the tool to honor this setting, you have to load a footprint file through the loadFootPrint command.
<CMD> floorPlan -r 1.0 1.0 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 408.2M)
Number of Loop : 0
Start delay calculation (mem=408.195M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=412.426M 0)
*** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 412.4M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 67 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
Extracting standard cell pins and blockage ...... 
Pin and blockage extraction finished
Extracting macro/IO cell pins and blockage ...... 
Pin and blockage extraction finished
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=412.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=412.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=412.4M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=771 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=799 #term=2553 #term/net=3.20, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 771 single + 0 double + 0 multi
Total standard cell length = 11.2704 (mm), area = 0.3381 (mm^2)
Average module density = 0.542.
Density for the design = 0.542.
       = stdcell_area 4696 (338112 um^2) / alloc_area 8658 (623376 um^2).
Pin Density = 0.544.
            = total # of pins 2553 / total Instance area 4696.
Iteration  1: Total net bbox = 1.984e+04 (1.36e+04 6.26e+03)
              Est.  stn bbox = 1.984e+04 (1.36e+04 6.26e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 412.7M
Iteration  2: Total net bbox = 1.984e+04 (1.36e+04 6.26e+03)
              Est.  stn bbox = 1.984e+04 (1.36e+04 6.26e+03)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 412.7M
Iteration  3: Total net bbox = 2.041e+04 (1.41e+04 6.30e+03)
              Est.  stn bbox = 2.041e+04 (1.41e+04 6.30e+03)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 412.7M
Iteration  4: Total net bbox = 4.561e+04 (2.31e+04 2.25e+04)
              Est.  stn bbox = 4.561e+04 (2.31e+04 2.25e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 412.7M
Iteration  5: Total net bbox = 6.086e+04 (3.11e+04 2.97e+04)
              Est.  stn bbox = 6.086e+04 (3.11e+04 2.97e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 412.7M
Iteration  6: Total net bbox = 6.618e+04 (3.43e+04 3.19e+04)
              Est.  stn bbox = 6.618e+04 (3.43e+04 3.19e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 412.7M
Iteration  7: Total net bbox = 7.364e+04 (3.74e+04 3.63e+04)
              Est.  stn bbox = 7.364e+04 (3.74e+04 3.63e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 412.7M
Iteration  8: Total net bbox = 7.532e+04 (3.88e+04 3.66e+04)
              Est.  stn bbox = 7.532e+04 (3.88e+04 3.66e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 412.7M
Iteration  9: Total net bbox = 7.514e+04 (3.96e+04 3.55e+04)
              Est.  stn bbox = 8.792e+04 (4.65e+04 4.14e+04)
              cpu = 0:00:01.5 real = 0:00:01.0 mem = 412.5M
Iteration 10: Total net bbox = 7.514e+04 (3.96e+04 3.55e+04)
              Est.  stn bbox = 8.792e+04 (4.65e+04 4.14e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 412.5M
Iteration 11: Total net bbox = 7.762e+04 (4.21e+04 3.55e+04)
              Est.  stn bbox = 9.047e+04 (4.92e+04 4.13e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 412.5M
*** cost = 7.762e+04 (4.21e+04 3.55e+04) (cpu for global=0:00:01.5) real=0:00:01.0***
Core Placement runtime cpu: 0:00:01.5 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 243 insts, mean move: 6.61 um, max move: 37.20 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U28): (854.40, 411.00) --> (861.60, 381.00)
Placement tweakage begins.
wire length = 7.791e+04 = 4.228e+04 H + 3.563e+04 V
wire length = 7.351e+04 = 3.818e+04 H + 3.532e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 193 insts, mean move: 23.49 um, max move: 69.60 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U8): (446.40, 621.00) --> (516.00, 621.00)
move report: rPlace moves 365 insts, mean move: 15.38 um, max move: 85.20 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/U15): (1032.00, 501.00) --> (1087.20, 531.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        85.20 um
  inst (I0/LD/T_FIFO/IP_FIFO/URFC/U15) with max move: (1032, 501) -> (1087.2, 531)
  mean    (X+Y) =        15.38 um
Total instances flipped for WireLenOpt: 25
Total instances flipped, including legalization: 272
Total instances moved : 365
*** cpu=0:00:00.0   mem=412.5M  mem(used)=0.0M***
Total net length = 7.328e+04 (3.818e+04 3.511e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:01.7, real=0:00:01.0, mem=412.5M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
*** Free Virtual Timing Model ...(mem=405.8M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 405.8M **
Added -handlePreroute to trialRouteMode
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=406.0M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 407.4M):
Est net length = 8.988e+04um = 4.754e+04H + 4.234e+04V
Usage: (23.5%H 36.6%V) = (5.897e+04um 1.064e+05um) = (4785 3547)
Obstruct: 2318 = 1156 (36.2%H) + 1162 (36.4%V)
Overflow: 53 = 0 (0.00% H) + 53 (2.60% V)

Phase 1b route (0:00:00.0 410.0M):
Usage: (23.4%H 36.6%V) = (5.887e+04um 1.064e+05um) = (4777 3547)
Overflow: 54 = 0 (0.00% H) + 54 (2.68% V)

Phase 1c route (0:00:00.0 410.0M):
Usage: (23.4%H 36.7%V) = (5.874e+04um 1.066e+05um) = (4766 3552)
Overflow: 49 = 0 (0.00% H) + 49 (2.41% V)

Phase 1d route (0:00:00.0 410.0M):
Usage: (23.4%H 36.8%V) = (5.883e+04um 1.068e+05um) = (4773 3559)
Overflow: 41 = 0 (0.00% H) + 41 (2.01% V)

Phase 1e route (0:00:00.0 410.6M):
Usage: (23.4%H 36.8%V) = (5.868e+04um 1.068e+05um) = (4761 3561)
Overflow: 25 = 0 (0.00% H) + 25 (1.23% V)

Phase 1f route (0:00:00.0 410.6M):
Usage: (23.5%H 36.9%V) = (5.893e+04um 1.071e+05um) = (4782 3569)
Overflow: 15 = 0 (0.00% H) + 15 (0.74% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	15	 0.74%
--------------------------------------
  0:	0	 0.00%	254	12.51%
  1:	1	 0.05%	265	13.05%
  2:	7	 0.34%	357	17.59%
  3:	105	 5.16%	279	13.74%
  4:	102	 5.01%	247	12.17%
  5:	147	 7.22%	537	26.45%
  6:	281	13.80%	22	 1.08%
  7:	418	20.53%	2	 0.10%
  8:	352	17.29%	8	 0.39%
  9:	207	10.17%	11	 0.54%
 10:	280	13.75%	33	 1.63%
 13:	6	 0.29%	0	 0.00%
 14:	62	 3.05%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 408.1M)


*** After '-updateRemainTrks' operation: 

Usage: (23.5%H 36.9%V) = (5.893e+04um 1.071e+05um) = (4782 3569)
Overflow: 15 = 0 (0.00% H) + 15 (0.74% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	15	 0.74%
--------------------------------------
  0:	0	 0.00%	254	12.51%
  1:	1	 0.05%	265	13.05%
  2:	7	 0.34%	357	17.59%
  3:	105	 5.16%	279	13.74%
  4:	102	 5.01%	247	12.17%
  5:	147	 7.22%	537	26.45%
  6:	281	13.80%	22	 1.08%
  7:	418	20.53%	2	 0.10%
  8:	352	17.29%	8	 0.39%
  9:	207	10.17%	11	 0.54%
 10:	280	13.75%	33	 1.63%
 13:	6	 0.29%	0	 0.00%
 14:	62	 3.05%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 406.1M) ***


Total length: 9.396e+04um, number of vias: 4742
M1(H) length: 0.000e+00um, number of vias: 2505
M2(V) length: 4.725e+04um, number of vias: 2237
M3(H) length: 4.671e+04um
*** Completed Phase 2 route (0:00:00.0 407.2M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=407.2M) ***
Peak Memory Usage was 406.2M 
*** Finished trialRoute (cpu=0:00:00.1 mem=407.2M) ***

Extraction called for design 'lab7_layout_design' of instances=815 and nets=803 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 407.223M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 413.7M)
Number of Loop : 0
Start delay calculation (mem=413.738M)...
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M2_M1' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
**WARN: (ENCEXT-2882):	Unable to find resistance for via 'M3_M2' in capacitance table or LEF files. Check the capacitance table and LEF files. Assigning default value of 4.0 ohms.
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=414.094M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 414.1M) ***
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.

Netlist preparation processing... 
Removed 0 instance
*info: Marking 0 isolation instances dont touch
*info: Marking 0 level shifter instances dont touch
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
*** Starting delays update (0:00:05.5 mem=415.4M) ***
*** Finished delays update (0:00:05.6 mem=415.4M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 415.2M **
*info: Start fixing DRV (Mem = 415.24M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (415.3M)
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 4 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=415.3M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.542389
Start fixing design rules ... (0:00:00.0 415.3M)
Done fixing design rule (0:00:00.1 415.4M)

Summary:
9 buffers added on 9 nets (with 0 driver resized)

Density after buffering = 0.545507
*** Completed dpFixDRCViolation (0:00:00.1 415.4M)

Re-routed 18 nets
Extraction called for design 'lab7_layout_design' of instances=824 and nets=812 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 415.434M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 415.2M)
Number of Loop : 0
Start delay calculation (mem=415.203M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=415.434M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 415.4M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    4
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 415.43M).
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 415.4M **
*** Starting optFanout (415.4M)
*info: 16 io nets excluded
*info: 2 clock nets excluded
*info: 2 special nets excluded.
*info: 4 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=415.4M) ***
Start fixing timing ... (0:00:00.0 415.4M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 415.4M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.545507
*** Completed optFanout (0:00:00.1 415.4M)

**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 415.4M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 2 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 54.551% **

*** starting 1-st reclaim pass: 645 instances 
*** starting 2-nd reclaim pass: 621 instances 
*** starting 3-rd reclaim pass: 172 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 24 Downsize = 20 **
** Density Change = 1.016% **
** Density after area reclaim = 53.534% **
*** Finished Area Reclaim (0:00:00.2) ***
density before resizing = 53.534%
* summary of transition time violation fixes:
*summary:      4 instances changed cell type
density after resizing = 53.581%
*** Starting trialRoute (mem=415.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 417.1M):
Est net length = 8.974e+04um = 4.762e+04H + 4.213e+04V
Usage: (23.4%H 36.3%V) = (5.888e+04um 1.054e+05um) = (4778 3513)
Obstruct: 2318 = 1156 (36.2%H) + 1162 (36.4%V)
Overflow: 53 = 0 (0.00% H) + 53 (2.60% V)

Phase 1b route (0:00:00.0 419.7M):
Usage: (23.4%H 36.3%V) = (5.880e+04um 1.054e+05um) = (4771 3513)
Overflow: 52 = 0 (0.00% H) + 52 (2.55% V)

Phase 1c route (0:00:00.0 419.7M):
Usage: (23.4%H 36.3%V) = (5.866e+04um 1.055e+05um) = (4759 3517)
Overflow: 49 = 0 (0.00% H) + 49 (2.41% V)

Phase 1d route (0:00:00.0 419.7M):
Usage: (23.4%H 36.4%V) = (5.875e+04um 1.058e+05um) = (4767 3526)
Overflow: 40 = 0 (0.00% H) + 40 (1.96% V)

Phase 1e route (0:00:00.0 420.3M):
Usage: (23.3%H 36.4%V) = (5.865e+04um 1.059e+05um) = (4758 3529)
Overflow: 26 = 0 (0.00% H) + 26 (1.28% V)

Phase 1f route (0:00:00.0 420.3M):
Usage: (23.4%H 36.5%V) = (5.890e+04um 1.061e+05um) = (4779 3537)
Overflow: 14 = 0 (0.00% H) + 14 (0.69% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	14	 0.69%
--------------------------------------
  0:	0	 0.00%	254	12.51%
  1:	2	 0.10%	258	12.71%
  2:	10	 0.49%	346	17.04%
  3:	100	 4.91%	290	14.29%
  4:	115	 5.65%	253	12.46%
  5:	153	 7.51%	539	26.55%
  6:	253	12.43%	22	 1.08%
  7:	420	20.63%	2	 0.10%
  8:	342	16.80%	8	 0.39%
  9:	224	11.00%	11	 0.54%
 10:	281	13.80%	33	 1.63%
 13:	6	 0.29%	0	 0.00%
 14:	62	 3.05%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 417.8M)


*** After '-updateRemainTrks' operation: 

Usage: (23.4%H 36.5%V) = (5.890e+04um 1.061e+05um) = (4779 3537)
Overflow: 14 = 0 (0.00% H) + 14 (0.69% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	14	 0.69%
--------------------------------------
  0:	0	 0.00%	254	12.51%
  1:	2	 0.10%	258	12.71%
  2:	10	 0.49%	346	17.04%
  3:	100	 4.91%	290	14.29%
  4:	115	 5.65%	253	12.46%
  5:	153	 7.51%	539	26.55%
  6:	253	12.43%	22	 1.08%
  7:	420	20.63%	2	 0.10%
  8:	342	16.80%	8	 0.39%
  9:	224	11.00%	11	 0.54%
 10:	281	13.80%	33	 1.63%
 13:	6	 0.29%	0	 0.00%
 14:	62	 3.05%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 415.9M) ***


Total length: 9.391e+04um, number of vias: 4674
M1(H) length: 0.000e+00um, number of vias: 2469
M2(V) length: 4.705e+04um, number of vias: 2205
M3(H) length: 4.686e+04um
*** Completed Phase 2 route (0:00:00.0 415.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=415.9M) ***
Peak Memory Usage was 415.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=415.9M) ***

Extraction called for design 'lab7_layout_design' of instances=800 and nets=789 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 409.133M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 415.6M)
Number of Loop : 0
Start delay calculation (mem=415.648M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=415.879M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 415.9M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 415.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 416.1M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=416.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=409.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=409.4M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=756 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=784 #term=2517 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 756 single + 0 double + 0 multi
Total standard cell length = 11.1336 (mm), area = 0.3340 (mm^2)
Average module density = 0.536.
Density for the design = 0.536.
       = stdcell_area 4639 (334008 um^2) / alloc_area 8658 (623376 um^2).
Pin Density = 0.543.
            = total # of pins 2517 / total Instance area 4639.
Iteration 11: Total net bbox = 7.687e+04 (4.28e+04 3.40e+04)
              Est.  stn bbox = 8.972e+04 (4.99e+04 3.99e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 416.1M
Iteration 12: Total net bbox = 7.796e+04 (4.31e+04 3.48e+04)
              Est.  stn bbox = 9.085e+04 (5.01e+04 4.08e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 416.1M
*** cost = 7.796e+04 (4.31e+04 3.48e+04) (cpu for global=0:00:00.0) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.0 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 156 insts, mean move: 5.71 um, max move: 26.40 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[0]): (748.80, 471.00) --> (775.20, 471.00)
Placement tweakage begins.
wire length = 7.802e+04 = 4.320e+04 H + 3.481e+04 V
wire length = 7.378e+04 = 3.912e+04 H + 3.466e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 204 insts, mean move: 21.86 um, max move: 90.00 um
	max move on inst (I0/LD/CTRL/U47): (986.40, 771.00) --> (1046.40, 801.00)
move report: rPlace moves 309 insts, mean move: 16.54 um, max move: 87.60 um
	max move on inst (I0/LD/CTRL/U47): (988.80, 771.00) --> (1046.40, 801.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        87.60 um
  inst (I0/LD/CTRL/U47) with max move: (988.8, 771) -> (1046.4, 801)
  mean    (X+Y) =        16.54 um
Total instances flipped for WireLenOpt: 25
Total instances flipped, including legalization: 300
Total instances moved : 309
*** cpu=0:00:00.1   mem=416.2M  mem(used)=0.1M***
Total net length = 7.363e+04 (3.913e+04 3.451e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:00.2, real=0:00:00.0, mem=416.2M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
*** Free Virtual Timing Model ...(mem=409.5M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 409.5M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 756
*info: Unplaced = 0
Placement Density:53.58%(334008/623376)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Mar  6 13:46:08 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg76/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin1.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_16986.conf) srouteConnectPowerBump set to false
(from .sroute_16986.conf) routeSpecial set to true
(from .sroute_16986.conf) srouteConnectBlockPin set to false
(from .sroute_16986.conf) srouteFollowCorePinEnd set to 3
(from .sroute_16986.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_16986.conf) sroutePadPinAllPorts set to true
(from .sroute_16986.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 794.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 26 used
Read in 800 components
  756 core components: 0 unplaced, 756 placed, 0 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 1514 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 2
  Number of Stripe ports routed: 0
  Number of Core ports routed: 54
  Number of Followpin connections: 27
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 801.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 via definition ...

sroute post-processing starts at Fri Mar  6 13:46:08 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Fri Mar  6 13:46:08 2015

sroute post-processing starts at Fri Mar  6 13:46:08 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Fri Mar  6 13:46:08 2015


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 1.79 megs
sroute: Total Peak Memory used = 411.39 megs
<CMD> trialRoute
*** Starting trialRoute (mem=411.4M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 411.7M):
Est net length = 9.018e+04um = 4.859e+04H + 4.159e+04V
Usage: (23.9%H 36.6%V) = (6.001e+04um 1.061e+05um) = (4870 3535)
Obstruct: 2318 = 1156 (36.2%H) + 1162 (36.4%V)
Overflow: 40 = 0 (0.00% H) + 40 (1.99% V)

Phase 1b route (0:00:00.0 414.2M):
Usage: (23.9%H 36.6%V) = (5.991e+04um 1.061e+05um) = (4862 3535)
Overflow: 39 = 0 (0.00% H) + 39 (1.94% V)

Phase 1c route (0:00:00.0 414.2M):
Usage: (23.8%H 36.6%V) = (5.980e+04um 1.060e+05um) = (4853 3534)
Overflow: 43 = 0 (0.00% H) + 43 (2.11% V)

Phase 1d route (0:00:00.0 414.2M):
Usage: (23.8%H 36.6%V) = (5.988e+04um 1.062e+05um) = (4859 3541)
Overflow: 35 = 0 (0.00% H) + 35 (1.72% V)

Phase 1e route (0:00:00.0 414.7M):
Usage: (23.7%H 36.8%V) = (5.950e+04um 1.067e+05um) = (4827 3556)
Overflow: 29 = 0 (0.00% H) + 29 (1.43% V)

Phase 1f route (0:00:00.0 414.7M):
Usage: (23.8%H 36.9%V) = (5.980e+04um 1.071e+05um) = (4852 3569)
Overflow: 10 = 0 (0.00% H) + 10 (0.49% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	10	 0.49%
--------------------------------------
  0:	0	 0.00%	268	13.20%
  1:	0	 0.00%	269	13.25%
  2:	5	 0.25%	332	16.35%
  3:	95	 4.67%	303	14.93%
  4:	100	 4.91%	229	11.28%
  5:	217	10.66%	544	26.80%
  6:	253	12.43%	21	 1.03%
  7:	394	19.35%	2	 0.10%
  8:	352	17.29%	11	 0.54%
  9:	221	10.85%	11	 0.54%
 10:	263	12.92%	30	 1.48%
 13:	3	 0.15%	0	 0.00%
 14:	65	 3.19%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 412.2M)


*** After '-updateRemainTrks' operation: 

Usage: (23.8%H 36.9%V) = (5.980e+04um 1.071e+05um) = (4852 3569)
Overflow: 10 = 0 (0.00% H) + 10 (0.49% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	10	 0.49%
--------------------------------------
  0:	0	 0.00%	268	13.20%
  1:	0	 0.00%	269	13.25%
  2:	5	 0.25%	332	16.35%
  3:	95	 4.67%	303	14.93%
  4:	100	 4.91%	229	11.28%
  5:	217	10.66%	544	26.80%
  6:	253	12.43%	21	 1.03%
  7:	394	19.35%	2	 0.10%
  8:	352	17.29%	11	 0.54%
  9:	221	10.85%	11	 0.54%
 10:	263	12.92%	30	 1.48%
 13:	3	 0.15%	0	 0.00%
 14:	65	 3.19%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 411.4M) ***


Total length: 9.499e+04um, number of vias: 4712
M1(H) length: 0.000e+00um, number of vias: 2469
M2(V) length: 4.746e+04um, number of vias: 2243
M3(H) length: 4.753e+04um
*** Completed Phase 2 route (0:00:00.0 411.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=411.4M) ***
Peak Memory Usage was 411.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=411.4M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=411.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/5

Phase 1a route (0:00:00.0 412.7M):
Est net length = 9.018e+04um = 4.859e+04H + 4.159e+04V
Usage: (23.9%H 36.6%V) = (6.001e+04um 1.061e+05um) = (4870 3535)
Obstruct: 2318 = 1156 (36.2%H) + 1162 (36.4%V)
Overflow: 40 = 0 (0.00% H) + 40 (1.99% V)

Phase 1b route (0:00:00.0 415.2M):
Usage: (23.9%H 36.6%V) = (5.991e+04um 1.061e+05um) = (4862 3535)
Overflow: 39 = 0 (0.00% H) + 39 (1.94% V)

Phase 1c route (0:00:00.0 415.2M):
Usage: (23.8%H 36.6%V) = (5.980e+04um 1.060e+05um) = (4853 3534)
Overflow: 43 = 0 (0.00% H) + 43 (2.11% V)

Phase 1d route (0:00:00.0 415.2M):
Usage: (23.8%H 36.6%V) = (5.988e+04um 1.062e+05um) = (4859 3541)
Overflow: 35 = 0 (0.00% H) + 35 (1.72% V)

Phase 1e route (0:00:00.0 415.7M):
Usage: (23.7%H 36.8%V) = (5.950e+04um 1.067e+05um) = (4827 3556)
Overflow: 29 = 0 (0.00% H) + 29 (1.43% V)

Phase 1f route (0:00:00.0 415.7M):
Usage: (23.8%H 36.9%V) = (5.980e+04um 1.071e+05um) = (4852 3569)
Overflow: 10 = 0 (0.00% H) + 10 (0.49% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	10	 0.49%
--------------------------------------
  0:	0	 0.00%	268	13.20%
  1:	0	 0.00%	269	13.25%
  2:	5	 0.25%	332	16.35%
  3:	95	 4.67%	303	14.93%
  4:	100	 4.91%	229	11.28%
  5:	217	10.66%	544	26.80%
  6:	253	12.43%	21	 1.03%
  7:	394	19.35%	2	 0.10%
  8:	352	17.29%	11	 0.54%
  9:	221	10.85%	11	 0.54%
 10:	263	12.92%	30	 1.48%
 13:	3	 0.15%	0	 0.00%
 14:	65	 3.19%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 413.2M)


*** After '-updateRemainTrks' operation: 

Usage: (23.8%H 36.9%V) = (5.980e+04um 1.071e+05um) = (4852 3569)
Overflow: 10 = 0 (0.00% H) + 10 (0.49% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -1:	0	 0.00%	10	 0.49%
--------------------------------------
  0:	0	 0.00%	268	13.20%
  1:	0	 0.00%	269	13.25%
  2:	5	 0.25%	332	16.35%
  3:	95	 4.67%	303	14.93%
  4:	100	 4.91%	229	11.28%
  5:	217	10.66%	544	26.80%
  6:	253	12.43%	21	 1.03%
  7:	394	19.35%	2	 0.10%
  8:	352	17.29%	11	 0.54%
  9:	221	10.85%	11	 0.54%
 10:	263	12.92%	30	 1.48%
 13:	3	 0.15%	0	 0.00%
 14:	65	 3.19%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 411.4M) ***


Total length: 9.499e+04um, number of vias: 4712
M1(H) length: 0.000e+00um, number of vias: 2469
M2(V) length: 4.746e+04um, number of vias: 2243
M3(H) length: 4.753e+04um
*** Completed Phase 2 route (0:00:00.0 411.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=411.4M) ***
Peak Memory Usage was 411.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=411.4M) ***

Extraction called for design 'lab7_layout_design' of instances=800 and nets=789 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 411.395M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 95.314  | 95.314  | 95.647  | 97.203  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.581%
Routing Overflow: 0.00% H and 0.49% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.5 sec
Total Real time: 1.0 sec
Total Memory Usage: 418.910156 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 418.9M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=418.9M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=418.9M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 95.314  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.581%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 418.9M **
*info: Start fixing DRV (Mem = 418.91M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 418.91M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=418.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 95.314  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.581%
Routing Overflow: 0.00% H and 0.49% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 418.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 418.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 95.314  | 95.314  | 95.647  | 97.203  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 53.581%
Routing Overflow: 0.00% H and 0.49% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 418.9M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=418.9M) ***
<CMD> specifyClockTree -file encounter.cts
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

RouteType               : FE_CTS_DEFAULT
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)

RouteType               : FE_CTS_DEFAULT_LEAF
PreferredExtraSpace     : 1
Shield                  : NONE
PreferLayer             : M2 M3 
Est. Cap                : 0.18116(V=0.184644 H=0.177677) (ff/um) [0.00018116]
Est. Res                : 0.0666667(V=0.1 H=0.0333333)(ohm/um) [6.66667e-05]
Est. Via Res            : 4(ohm) [4]
Est. Via Cap            : 0.563322(ff)
M1(H) w=0.9(um) s=0.9(um) p=3(um) es=5.1(um) cap=0.182(ff/um) res=0.1(ohm/um) viaRes=0(ohm) viaCap=0(ff)
M2(V) w=0.9(um) s=0.9(um) p=2.4(um) es=3.9(um) cap=0.185(ff/um) res=0.1(ohm/um) viaRes=4(ohm) viaCap=0.453356(ff)
M3(H) w=1.5(um) s=0.9(um) p=3(um) es=4.5(um) cap=0.178(ff/um) res=0.0333(ohm/um) viaRes=4(ohm) viaCap=0.563322(ff)


****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=428.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 429.453M)

Start to trace clock trees ...
*** Begin Tracer (mem=429.5M) ***
Tracing Clock clk ...
*** End Tracer (mem=430.5M) ***
***** Allocate Obstruction Memory  Finished (MEM: 429.516M)

****** Clock Tree (clk) Structure
Max. Skew           : 300(ps)
Max. Sink Transition: 400(ps)
Max. Buf Transition : 400(ps)
Max. Delay          : 100000(ps)
Min. Delay          : 0(ps)
Buffer              : (INVX1) (BUFX2) (INVX2) (BUFX4) (CLKBUF1) (INVX4) (INVX8) 
Nr. Subtrees                    : 2
Nr. Sinks                       : 135
Nr.          Rising  Sync Pins  : 135
Nr. Inverter Rising  Sync Pins  : 0
Nr.          Falling Sync Pins  : 0
Nr. Inverter Falling Sync Pins  : 0
***********************************************************
SubTree No: 0

Input_Pin:  (U7/YPAD)
Output_Pin: (U7/DI)
Output_Net: (nclk)   
**** CK_START: TopDown Tree Construction for nclk (135-leaf) (mem=429.5M)

Find 0 route_obs, 0 place_obs, 0 cut_obs  1 fence channel(s), 
 1 channel(s).
Total 2 topdown clustering. 
Trig. Edge Skew=49[752,801] N135 B9 G1 A22(22.5) L[3,3] score=2809 cpu=0:00:01.0 mem=430M 

**** CK_END: TopDown Tree Construction for nclk (cpu=0:00:01.4, real=0:00:02.0, mem=429.5M)



**** CK_START: Update Database (mem=429.5M)
9 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=429.5M)
**** CK_START: Macro Models Generation (mem=429.7M)

**** CK_END: Macro Models Generation (cpu=0:00:00.0, real=0:00:00.0, mem=429.7M)
SubTree No: 1

Input_Pin:  (NULL)
Output_Pin: (clk)
Output_Net: (clk)   
**** CK_START: TopDown Tree Construction for clk (1-leaf) (1 macro model) (mem=429.6M)

Total 0 topdown clustering. 
Trig. Edge Skew=52[756,808] N1 B0 G2 A0(0.0) L[1,1] score=492 cpu=0:00:00.0 mem=430M 

**** CK_END: TopDown Tree Construction for clk (cpu=0:00:00.0, real=0:00:00.0, mem=429.6M)



**** CK_START: Update Database (mem=429.6M)
0 Clock Buffers/Inverters inserted.
**** CK_END: Update Database (cpu=0:00:00.0, real=0:00:00.0, mem=429.6M)
***** Start Refine Placement.....
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 113 insts, mean move: 4.48 um, max move: 24.00 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90): (823.20, 681.00) --> (847.20, 681.00)
move report: rPlace moves 113 insts, mean move: 4.48 um, max move: 24.00 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90): (823.20, 681.00) --> (847.20, 681.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        24.00 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U90) with max move: (823.2, 681) -> (847.2, 681)
  mean    (X+Y) =         4.48 um
Total instances moved : 113
*** cpu=0:00:00.0   mem=423.9M  mem(used)=0.0M***
***** Refine Placement Finished (CPU Time: 0:00:00.0  MEM: 423.914M)
checking logic of clock tree 'clk'...

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]/CLK 809(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]/CLK 757.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 757.9~809(ps)          0~100000(ps)        
Fall Phase Delay               : 723.8~777.7(ps)        0~100000(ps)        
Trig. Edge Skew                : 51.1(ps)               300(ps)             
Rise Skew                      : 51.1(ps)               
Fall Skew                      : 53.9(ps)               
Max. Rise Buffer Tran.         : 373.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 374.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 292.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 293.2(ps)              400(ps)             
Min. Rise Buffer Tran.         : 65.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 58.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 270.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 271.3(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)



#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]/CLK 809(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]/CLK 757.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 757.9~809(ps)          0~100000(ps)        
Fall Phase Delay               : 723.8~777.7(ps)        0~100000(ps)        
Trig. Edge Skew                : 51.1(ps)               300(ps)             
Rise Skew                      : 51.1(ps)               
Fall Skew                      : 53.9(ps)               
Max. Rise Buffer Tran.         : 373.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 374.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 292.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 293.2(ps)              400(ps)             
Min. Rise Buffer Tran.         : 65.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 58.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 270.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 271.3(ps)              0(ps)               


Clock Analysis (CPU Time 0:00:00.0)


Optimizing clock tree 'clk' ...

Calculating pre-route downstream delay for clock tree 'clk'...
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.
*** Look For PreservePin And Optimized CrossOver Root Pin ***
resized 0 standard cell(s).
inserted 0 standard cell(s).
*** Gated Clock Tree Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=423.9M) ***
*** Finished Clock Tree Skew Optimization (cpu=0:00:00.0 real=0:00:00.0 mem=423.9M) ***

None of the clock tree buffers/gates are modified by the skew optimization.


*** None of the buffer chains at roots are modified by the fine-tune process.


#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Pre-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][7]/CLK 809(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][0]/CLK 757.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 757.9~809(ps)          0~100000(ps)        
Fall Phase Delay               : 723.8~777.7(ps)        0~100000(ps)        
Trig. Edge Skew                : 51.1(ps)               300(ps)             
Rise Skew                      : 51.1(ps)               
Fall Skew                      : 53.9(ps)               
Max. Rise Buffer Tran.         : 373.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 374.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 292.7(ps)              400(ps)             
Max. Fall Sink Tran.           : 293.2(ps)              400(ps)             
Min. Rise Buffer Tran.         : 65.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 58.6(ps)               0(ps)               
Min. Rise Sink Tran.           : 270.1(ps)              0(ps)               
Min. Fall Sink Tran.           : 271.3(ps)              0(ps)               


Generating Clock Analysis Report report.ctsrpt ....
Generating Clock Routing Guide cts.rguide ....
Clock Analysis (CPU Time 0:00:00.0)


*** End ckSynthesis (cpu=0:00:01.5, real=0:00:02.0, mem=423.9M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=423.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/3

Phase 1a route (0:00:00.0 425.3M):
Est net length = 9.196e+04um = 4.942e+04H + 4.255e+04V
Usage: (26.1%H 40.0%V) = (6.559e+04um 1.172e+05um) = (5325 3905)
Obstruct: 2316 = 1156 (36.2%H) + 1160 (36.3%V)
Overflow: 91 = 0 (0.00% H) + 91 (4.50% V)

Phase 1b route (0:00:00.0 427.8M):
Usage: (26.1%H 40.0%V) = (6.550e+04um 1.172e+05um) = (5318 3905)
Overflow: 86 = 0 (0.00% H) + 86 (4.25% V)

Phase 1c route (0:00:00.0 427.8M):
Usage: (26.0%H 40.0%V) = (6.538e+04um 1.172e+05um) = (5308 3906)
Overflow: 83 = 0 (0.00% H) + 83 (4.08% V)

Phase 1d route (0:00:00.0 427.8M):
Usage: (26.1%H 40.1%V) = (6.551e+04um 1.176e+05um) = (5318 3920)
Overflow: 69 = 0 (0.00% H) + 69 (3.37% V)

Phase 1e route (0:00:00.0 428.5M):
Usage: (25.8%H 40.5%V) = (6.490e+04um 1.186e+05um) = (5268 3954)
Overflow: 63 = 0 (0.00% H) + 63 (3.09% V)

Phase 1f route (0:00:00.0 428.5M):
Usage: (26.1%H 40.6%V) = (6.555e+04um 1.190e+05um) = (5321 3965)
Overflow: 37 = 0 (0.00% H) + 37 (1.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	26	 1.28%
--------------------------------------
  0:	4	 0.20%	318	15.65%
  1:	3	 0.15%	285	14.03%
  2:	13	 0.64%	299	14.71%
  3:	117	 5.75%	270	13.29%
  4:	120	 5.89%	204	10.04%
  5:	232	11.39%	547	26.92%
  6:	286	14.05%	21	 1.03%
  7:	413	20.28%	3	 0.15%
  8:	276	13.56%	20	 0.98%
  9:	176	 8.64%	11	 0.54%
 10:	260	12.77%	20	 0.98%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 426.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.1%H 40.6%V) = (6.555e+04um 1.190e+05um) = (5321 3965)
Overflow: 37 = 0 (0.00% H) + 37 (1.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	26	 1.28%
--------------------------------------
  0:	4	 0.20%	318	15.65%
  1:	3	 0.15%	285	14.03%
  2:	13	 0.64%	299	14.71%
  3:	117	 5.75%	270	13.29%
  4:	120	 5.89%	204	10.04%
  5:	232	11.39%	547	26.92%
  6:	286	14.05%	21	 1.03%
  7:	413	20.28%	3	 0.15%
  8:	276	13.56%	20	 0.98%
  9:	176	 8.64%	11	 0.54%
 10:	260	12.77%	20	 0.98%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 424.0M) ***


Total length: 9.680e+04um, number of vias: 4785
M1(H) length: 0.000e+00um, number of vias: 2487
M2(V) length: 4.847e+04um, number of vias: 2298
M3(H) length: 4.833e+04um
*** Completed Phase 2 route (0:00:00.0 424.0M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=424.0M) ***
Peak Memory Usage was 424.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=424.0M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=424.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/3

Phase 1a route (0:00:00.0 425.2M):
Est net length = 9.196e+04um = 4.942e+04H + 4.255e+04V
Usage: (26.1%H 40.0%V) = (6.559e+04um 1.172e+05um) = (5325 3905)
Obstruct: 2316 = 1156 (36.2%H) + 1160 (36.3%V)
Overflow: 91 = 0 (0.00% H) + 91 (4.50% V)

Phase 1b route (0:00:00.0 427.8M):
Usage: (26.1%H 40.0%V) = (6.550e+04um 1.172e+05um) = (5318 3905)
Overflow: 86 = 0 (0.00% H) + 86 (4.25% V)

Phase 1c route (0:00:00.0 427.8M):
Usage: (26.0%H 40.0%V) = (6.538e+04um 1.172e+05um) = (5308 3906)
Overflow: 83 = 0 (0.00% H) + 83 (4.08% V)

Phase 1d route (0:00:00.0 427.8M):
Usage: (26.1%H 40.1%V) = (6.551e+04um 1.176e+05um) = (5318 3920)
Overflow: 69 = 0 (0.00% H) + 69 (3.37% V)

Phase 1e route (0:00:00.0 428.4M):
Usage: (25.8%H 40.5%V) = (6.490e+04um 1.186e+05um) = (5268 3954)
Overflow: 63 = 0 (0.00% H) + 63 (3.09% V)

Phase 1f route (0:00:00.0 428.4M):
Usage: (26.1%H 40.6%V) = (6.555e+04um 1.190e+05um) = (5321 3965)
Overflow: 37 = 0 (0.00% H) + 37 (1.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	26	 1.28%
--------------------------------------
  0:	4	 0.20%	318	15.65%
  1:	3	 0.15%	285	14.03%
  2:	13	 0.64%	299	14.71%
  3:	117	 5.75%	270	13.29%
  4:	120	 5.89%	204	10.04%
  5:	232	11.39%	547	26.92%
  6:	286	14.05%	21	 1.03%
  7:	413	20.28%	3	 0.15%
  8:	276	13.56%	20	 0.98%
  9:	176	 8.64%	11	 0.54%
 10:	260	12.77%	20	 0.98%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 425.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.1%H 40.6%V) = (6.555e+04um 1.190e+05um) = (5321 3965)
Overflow: 37 = 0 (0.00% H) + 37 (1.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	26	 1.28%
--------------------------------------
  0:	4	 0.20%	318	15.65%
  1:	3	 0.15%	285	14.03%
  2:	13	 0.64%	299	14.71%
  3:	117	 5.75%	270	13.29%
  4:	120	 5.89%	204	10.04%
  5:	232	11.39%	547	26.92%
  6:	286	14.05%	21	 1.03%
  7:	413	20.28%	3	 0.15%
  8:	276	13.56%	20	 0.98%
  9:	176	 8.64%	11	 0.54%
 10:	260	12.77%	20	 0.98%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 424.0M) ***


Total length: 9.680e+04um, number of vias: 4785
M1(H) length: 0.000e+00um, number of vias: 2487
M2(V) length: 4.847e+04um, number of vias: 2298
M3(H) length: 4.833e+04um
*** Completed Phase 2 route (0:00:00.0 424.0M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=424.0M) ***
Peak Memory Usage was 424.0M 
*** Finished trialRoute (cpu=0:00:00.1 mem=424.0M) ***

Extraction called for design 'lab7_layout_design' of instances=809 and nets=798 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 423.977M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 92.358  | 92.358  | 93.505  | 96.326  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.100%
Routing Overflow: 0.00% H and 1.84% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.34 sec
Total Real time: 0.0 sec
Total Memory Usage: 430.722656 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=809 and nets=798 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 430.723M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 424.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=425.0M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=425.0M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:00:09.7, mem=425.0M)
Setting analysis mode to hold ...
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 431.5M)
Number of Loop : 0
Start delay calculation (mem=431.496M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=431.727M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 431.7M) ***
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:00:09.8, mem=432.0M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.0, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.0   mem=425.0M  mem(used)=0.1M***
Ripped up 0 affected routes.
Total net length = 8.113e+04 (4.291e+04 3.822e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 9 )
*** Starting trialRoute (mem=425.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/3

Phase 1a route (0:00:00.0 426.3M):
Est net length = 9.196e+04um = 4.942e+04H + 4.255e+04V
Usage: (26.1%H 40.0%V) = (6.559e+04um 1.172e+05um) = (5325 3905)
Obstruct: 2316 = 1156 (36.2%H) + 1160 (36.3%V)
Overflow: 91 = 0 (0.00% H) + 91 (4.50% V)

Phase 1b route (0:00:00.0 428.8M):
Usage: (26.1%H 40.0%V) = (6.550e+04um 1.172e+05um) = (5318 3905)
Overflow: 86 = 0 (0.00% H) + 86 (4.25% V)

Phase 1c route (0:00:00.0 428.8M):
Usage: (26.0%H 40.0%V) = (6.538e+04um 1.172e+05um) = (5308 3906)
Overflow: 83 = 0 (0.00% H) + 83 (4.08% V)

Phase 1d route (0:00:00.0 428.8M):
Usage: (26.1%H 40.1%V) = (6.551e+04um 1.176e+05um) = (5318 3920)
Overflow: 69 = 0 (0.00% H) + 69 (3.37% V)

Phase 1e route (0:00:00.0 429.5M):
Usage: (25.8%H 40.5%V) = (6.490e+04um 1.186e+05um) = (5268 3954)
Overflow: 63 = 0 (0.00% H) + 63 (3.09% V)

Phase 1f route (0:00:00.0 429.5M):
Usage: (26.1%H 40.6%V) = (6.555e+04um 1.190e+05um) = (5321 3965)
Overflow: 37 = 0 (0.00% H) + 37 (1.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	26	 1.28%
--------------------------------------
  0:	4	 0.20%	318	15.65%
  1:	3	 0.15%	285	14.03%
  2:	13	 0.64%	299	14.71%
  3:	117	 5.75%	270	13.29%
  4:	120	 5.89%	204	10.04%
  5:	232	11.39%	547	26.92%
  6:	286	14.05%	21	 1.03%
  7:	413	20.28%	3	 0.15%
  8:	276	13.56%	20	 0.98%
  9:	176	 8.64%	11	 0.54%
 10:	260	12.77%	20	 0.98%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 427.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (26.1%H 40.6%V) = (6.555e+04um 1.190e+05um) = (5321 3965)
Overflow: 37 = 0 (0.00% H) + 37 (1.84% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	26	 1.28%
--------------------------------------
  0:	4	 0.20%	318	15.65%
  1:	3	 0.15%	285	14.03%
  2:	13	 0.64%	299	14.71%
  3:	117	 5.75%	270	13.29%
  4:	120	 5.89%	204	10.04%
  5:	232	11.39%	547	26.92%
  6:	286	14.05%	21	 1.03%
  7:	413	20.28%	3	 0.15%
  8:	276	13.56%	20	 0.98%
  9:	176	 8.64%	11	 0.54%
 10:	260	12.77%	20	 0.98%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 425.0M) ***


Total length: 9.680e+04um, number of vias: 4785
M1(H) length: 0.000e+00um, number of vias: 2487
M2(V) length: 4.847e+04um, number of vias: 2298
M3(H) length: 4.833e+04um
*** Completed Phase 2 route (0:00:00.0 425.0M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=425.0M) ***
Peak Memory Usage was 425.0M 
*** Finished trialRoute (cpu=0:00:00.1 mem=425.0M) ***

Extraction called for design 'lab7_layout_design' of instances=809 and nets=798 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 425.043M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 431.6M)
Number of Loop : 0
Start delay calculation (mem=431.559M)...
Delay calculation completed. (cpu=0:00:00.0 real=0:00:00.0 mem=431.789M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 431.8M) ***
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 431.8M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 431.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.589  | 91.589  | 92.921  | 96.210  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.185  |  0.459  |  0.185  |  3.400  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.100%
Routing Overflow: 0.00% H and 1.84% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 425.0M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 425.0M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=426.1M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=426.1M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.589  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.100%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 432.8M **
*** Starting optimizing excluded clock nets MEM= 432.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 432.8M) ***
*** Starting optimizing excluded clock nets MEM= 432.8M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 432.8M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 432.8M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.589  | 91.589  | 92.921  | 96.210  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 54.100%
Routing Overflow: 0.00% H and 1.84% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 432.8M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]/CLK 811.1(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]/CLK 770.3(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 770.3~811.1(ps)        0~100000(ps)        
Fall Phase Delay               : 734.5~776.1(ps)        0~100000(ps)        
Trig. Edge Skew                : 40.8(ps)               300(ps)             
Rise Skew                      : 40.8(ps)               
Fall Skew                      : 41.6(ps)               
Max. Rise Buffer Tran.         : 403.1(ps)              400(ps)             
Max. Fall Buffer Tran.         : 406.4(ps)              400(ps)             
Max. Rise Sink Tran.           : 364.4(ps)              400(ps)             
Max. Fall Sink Tran.           : 364.5(ps)              400(ps)             
Min. Rise Buffer Tran.         : 81(ps)                 0(ps)               
Min. Fall Buffer Tran.         : 73.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 300.6(ps)              0(ps)               
Min. Fall Sink Tran.           : 301.5(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 39.4(ps)               
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][7]/CLK(R)->
  I0/LD/T_SR_1/curr_val_reg[7]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=434.8M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 3974 filler insts (cell FILL / prefix FILLER).
*INFO: Total 3974 filler insts added - prefix FILLER (CPU: 0:00:00.0).
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Mar  6 13:46:13 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg76/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin1.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_16986.conf) srouteConnectPowerBump set to false
(from .sroute_16986.conf) routeSpecial set to true
(from .sroute_16986.conf) srouteFollowCorePinEnd set to 3
(from .sroute_16986.conf) srouteFollowPadPin set to true
(from .sroute_16986.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_16986.conf) sroutePadPinAllPorts set to true
(from .sroute_16986.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 819.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 28 used
Read in 4783 components
  4739 core components: 0 unplaced, 4595 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 9480 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 825.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.06 megs
sroute: Total Peak Memory used = 434.90 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Fri Mar  6 13:46:13 2015
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 434.00 (Mb)
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Mar  6 13:46:13 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar  6 13:46:13 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1444      85.94%
#  Metal 2        V        1444      63.43%
#  Metal 3        H        1444      63.43%
#  ------------------------------------------
#  Total                   4332      70.94%
#
#  11 nets (1.38%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 452.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 453.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 453.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 453.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 453.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)           (5)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      9(1.70%)      1(0.19%)      1(0.19%)   (2.08%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      9(0.65%)      1(0.07%)      1(0.07%)   (0.80%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 5
#
#Complete Global Routing.
#Total wire length = 103038 um.
#Total half perimeter of net bounding box = 80661 um.
#Total wire length on LAYER metal1 = 312 um.
#Total wire length on LAYER metal2 = 50193 um.
#Total wire length on LAYER metal3 = 52533 um.
#Total number of vias = 3502
#Up-Via Summary (total 3502):
#           
#-----------------------
#  Metal 1         2015
#  Metal 2         1487
#-----------------------
#                  3502 
#
#Max overcon = 5 tracks.
#Total overcon = 0.80%.
#Worst layer Gcell overcon rate = 2.08%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 2.00 (Mb)
#Total memory = 453.00 (Mb)
#Peak memory = 484.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 2
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 456.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 456.00 (Mb)
#Complete Detail Routing.
#Total wire length = 103098 um.
#Total half perimeter of net bounding box = 80661 um.
#Total wire length on LAYER metal1 = 9983 um.
#Total wire length on LAYER metal2 = 50430 um.
#Total wire length on LAYER metal3 = 42685 um.
#Total number of vias = 4870
#Up-Via Summary (total 4870):
#           
#-----------------------
#  Metal 1         2603
#  Metal 2         2267
#-----------------------
#                  4870 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 1.00 (Mb)
#Total memory = 454.00 (Mb)
#Peak memory = 484.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 11.00 (Mb)
#Total memory = 445.00 (Mb)
#Peak memory = 484.00 (Mb)
#Number of warnings = 20
#Total number of warnings = 20
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar  6 13:46:15 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=4783 and nets=798 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_qaj9Sk_16986.rcdb.d  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 445.3M)
Creating parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for storing RC.
Extracted 10.0258% (CPU Time= 0:00:00.0  MEM= 449.3M)
Extracted 20.0331% (CPU Time= 0:00:00.0  MEM= 449.3M)
Extracted 30.0221% (CPU Time= 0:00:00.0  MEM= 449.3M)
Extracted 40.0294% (CPU Time= 0:00:00.0  MEM= 449.3M)
Extracted 50.0368% (CPU Time= 0:00:00.0  MEM= 449.3M)
Extracted 60.0258% (CPU Time= 0:00:00.0  MEM= 449.3M)
Extracted 70.0331% (CPU Time= 0:00:00.0  MEM= 449.3M)
Extracted 80.0221% (CPU Time= 0:00:00.0  MEM= 449.3M)
Extracted 90.0294% (CPU Time= 0:00:00.0  MEM= 449.3M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 449.3M)
Nr. Extracted Resistors     : 10324
Nr. Extracted Ground Cap.   : 11079
Nr. Extracted Coupling Cap. : 26288
Opening parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for reading.
Filtering XCap in 'relativeOnly' mode using values relative_c_threshold=0.03 and total_c_threshold=5fF.
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 449.3M)
Creating parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb_Filter.rcdb.d/header.seq' for storing RC.
Closing parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq'. 793 times net's RC data read were performed.
Opening parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:01.0  MEM: 445.262M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 445.3M **
Info: DRVs not fixed with -incr option
#Created 41 library cell signatures
#Created 798 NETS and 0 SPECIALNETS signatures
#Created 4784 instance signatures
Begin checking placement ...
*info: Placed = 4595
*info: Unplaced = 0
Placement Density:100.00%(623376/623376)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=4783 and nets=798 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_qaj9Sk_16986.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 455.4M)
Creating parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for storing RC.
Extracted 10.0258% (CPU Time= 0:00:00.0  MEM= 459.4M)
Extracted 20.0331% (CPU Time= 0:00:00.0  MEM= 459.4M)
Extracted 30.0221% (CPU Time= 0:00:00.0  MEM= 459.4M)
Extracted 40.0294% (CPU Time= 0:00:00.0  MEM= 459.4M)
Extracted 50.0368% (CPU Time= 0:00:00.0  MEM= 459.4M)
Extracted 60.0258% (CPU Time= 0:00:00.0  MEM= 459.4M)
Extracted 70.0331% (CPU Time= 0:00:00.0  MEM= 459.4M)
Extracted 80.0221% (CPU Time= 0:00:00.0  MEM= 459.4M)
Extracted 90.0294% (CPU Time= 0:00:00.1  MEM= 459.4M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 459.4M)
Nr. Extracted Resistors     : 10324
Nr. Extracted Ground Cap.   : 11079
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 455.406M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 461.9M)
Number of Loop : 0
Start delay calculation (mem=461.922M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 467.1M)
Closing parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq'. 793 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=463.266M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 463.3M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.817  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 463.3M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 463.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.817  | 91.817  | 93.149  | 96.272  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 463.4M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Mar  6 13:46:16 2015

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1500.0000, 1500.0000)
Error Limit = 1000; Warning Limit = 50
Check all nets

VC Elapsed Time: 0:00:00.0

Begin Summary 
  Found no problems or warnings.
End Summary

End Time: Fri Mar  6 13:46:16 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 0 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.0  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 463.4) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 1
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
VG: elapsed time: 1.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 0
  Antenna     : 0
  Short       : 0
  Overlap     : 0
End Summary

  Verification Complete : 0 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.3  MEM: 19.1M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           4783

Ports/Pins                             0

Nets                                5508
    metal layer metal1              1221
    metal layer metal2              2979
    metal layer metal3              1308

    Via Instances                   4870

Special Nets                          93
    metal layer metal1                88
    metal layer metal2                 5

    Via Instances                     64

Metal Fills                            0

    Via Instances                      0

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 28 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 483.6M)
Closing parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq'. 793 times net's RC data read were performed.
<CMD> selectInst U225
<CMD> fit
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 1.0 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }



<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 481.5M)
Number of Loop : 0
Start delay calculation (mem=481.477M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=481.707M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 481.7M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 9 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=481.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=481.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=481.7M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=4730 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=784 #term=2517 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 4730 single + 0 double + 0 multi
Total standard cell length = 20.7144 (mm), area = 0.6214 (mm^2)
Average module density = 0.998.
Density for the design = 0.998.
       = stdcell_area 8631 (621432 um^2) / alloc_area 8651 (622872 um^2).
Pin Density = 0.292.
            = total # of pins 2517 / total Instance area 8631.
Identified 3974 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 6.767e+04 (3.57e+04 3.19e+04)
              Est.  stn bbox = 6.767e+04 (3.57e+04 3.19e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 482.4M
Iteration  2: Total net bbox = 6.767e+04 (3.57e+04 3.19e+04)
              Est.  stn bbox = 6.767e+04 (3.57e+04 3.19e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 482.4M
Iteration  3: Total net bbox = 6.767e+04 (3.57e+04 3.19e+04)
              Est.  stn bbox = 6.767e+04 (3.57e+04 3.19e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 482.4M
Iteration  4: Total net bbox = 6.767e+04 (3.57e+04 3.19e+04)
              Est.  stn bbox = 6.767e+04 (3.57e+04 3.19e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 482.4M
Iteration  5: Total net bbox = 5.439e+04 (2.86e+04 2.58e+04)
              Est.  stn bbox = 5.439e+04 (2.86e+04 2.58e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 482.4M
Iteration  6: Total net bbox = 5.630e+04 (3.01e+04 2.62e+04)
              Est.  stn bbox = 5.630e+04 (3.01e+04 2.62e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 482.4M
Iteration  7: Total net bbox = 6.493e+04 (3.43e+04 3.06e+04)
              Est.  stn bbox = 7.706e+04 (4.07e+04 3.64e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 481.8M
Iteration  8: Total net bbox = 6.493e+04 (3.43e+04 3.06e+04)
              Est.  stn bbox = 7.706e+04 (4.07e+04 3.64e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 481.8M
Iteration  9: Total net bbox = 6.829e+04 (3.45e+04 3.38e+04)
              Est.  stn bbox = 8.074e+04 (4.09e+04 3.98e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 481.8M
Iteration 10: Total net bbox = 7.121e+04 (3.57e+04 3.55e+04)
              Est.  stn bbox = 8.373e+04 (4.22e+04 4.15e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 481.8M
*** cost = 7.121e+04 (3.57e+04 3.55e+04) (cpu for global=0:00:00.7) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.5 real: 0:00:00.0
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (99.6%). Stopping detail placement.
Total net length = 7.121e+04 (3.570e+04 3.551e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:00.9, real=0:00:01.0, mem=481.8M) ***
default core: bins with density >  0.75 = 77.8 % ( 7 / 9 )
*** Free Virtual Timing Model ...(mem=475.0M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 475.0M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=475.0M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/13

Phase 1a route (0:00:00.0 476.4M):
Est net length = 8.486e+04um = 4.423e+04H + 4.063e+04V
Usage: (23.9%H 38.5%V) = (6.013e+04um 1.141e+05um) = (4874 3802)
Obstruct: 2319 = 1156 (36.2%H) + 1163 (36.4%V)
Overflow: 165 = 6 (0.32% H) + 159 (7.82% V)

Phase 1b route (0:00:00.0 478.9M):
Usage: (23.9%H 38.5%V) = (6.007e+04um 1.141e+05um) = (4869 3802)
Overflow: 163 = 4 (0.20% H) + 159 (7.83% V)

Phase 1c route (0:00:00.0 478.9M):
Usage: (23.8%H 38.5%V) = (5.995e+04um 1.141e+05um) = (4859 3804)
Overflow: 155 = 2 (0.10% H) + 153 (7.56% V)

Phase 1d route (0:00:00.0 478.9M):
Usage: (23.9%H 38.6%V) = (6.012e+04um 1.145e+05um) = (4873 3817)
Overflow: 144 = 0 (0.00% H) + 144 (7.12% V)

Phase 1e route (0:00:00.0 479.6M):
Usage: (24.0%H 38.7%V) = (6.043e+04um 1.147e+05um) = (4899 3824)
Overflow: 109 = 0 (0.00% H) + 109 (5.38% V)

Phase 1f route (0:00:00.0 479.6M):
Usage: (24.7%H 39.1%V) = (6.201e+04um 1.159e+05um) = (5029 3862)
Overflow: 59 = 0 (0.00% H) + 59 (2.91% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	12	 0.59%
 -1:	0	 0.00%	42	 2.07%
--------------------------------------
  0:	10	 0.49%	399	19.66%
  1:	27	 1.33%	221	10.89%
  2:	33	 1.62%	175	 8.62%
  3:	129	 6.34%	201	 9.91%
  4:	134	 6.58%	206	10.15%
  5:	167	 8.20%	697	34.35%
  6:	196	 9.63%	21	 1.03%
  7:	349	17.14%	6	 0.30%
  8:	240	11.79%	19	 0.94%
  9:	229	11.25%	10	 0.49%
 10:	386	18.96%	20	 0.99%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 477.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (24.7%H 39.1%V) = (6.201e+04um 1.159e+05um) = (5029 3862)
Overflow: 59 = 0 (0.00% H) + 59 (2.91% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	12	 0.59%
 -1:	0	 0.00%	42	 2.07%
--------------------------------------
  0:	10	 0.49%	399	19.66%
  1:	27	 1.33%	221	10.89%
  2:	33	 1.62%	175	 8.62%
  3:	129	 6.34%	201	 9.91%
  4:	134	 6.58%	206	10.15%
  5:	167	 8.20%	697	34.35%
  6:	196	 9.63%	21	 1.03%
  7:	349	17.14%	6	 0.30%
  8:	240	11.79%	19	 0.94%
  9:	229	11.25%	10	 0.49%
 10:	386	18.96%	20	 0.99%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 475.1M) ***


Total length: 9.176e+04um, number of vias: 4740
M1(H) length: 0.000e+00um, number of vias: 2466
M2(V) length: 4.734e+04um, number of vias: 2274
M3(H) length: 4.442e+04um
*** Completed Phase 2 route (0:00:00.1 475.1M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=475.1M) ***
Peak Memory Usage was 475.2M 
*** Finished trialRoute (cpu=0:00:00.1 mem=475.1M) ***

Extraction called for design 'lab7_layout_design' of instances=4774 and nets=789 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 475.098M)
************ Recovering area ***************
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 481.6M)
Number of Loop : 0
Start delay calculation (mem=481.613M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=481.844M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 481.8M) ***
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 99.688% **

*** starting 1-st reclaim pass: 612 instances 
*** starting 2-nd reclaim pass: 610 instances 
*** starting 3-rd reclaim pass: 28 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 2 Downsize = 2 **
** Density Change = 0.069% **
** Density after area reclaim = 99.619% **
*** Finished Area Reclaim (0:00:00.2) ***
*** Starting sequential cell resizing ***
density before resizing = 99.619%
*summary:      0 instances changed cell type
*info: stop 'seqResize' prematurely due to density 0.996 > 0.950
density after resizing = 99.619%
*** Finish sequential cell resizing (cpu=0:00:00.1 mem=481.8M) ***
Re-routed 0 nets
Extraction called for design 'lab7_layout_design' of instances=4772 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 481.844M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 481.6M)
Number of Loop : 0
Start delay calculation (mem=481.613M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=481.844M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 481.8M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 481.8M **
*info: Start fixing DRV (Mem = 481.84M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (481.8M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=481.8M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.996188
Start fixing design rules ... (0:00:00.0 481.8M)
Done fixing design rule (0:00:00.0 481.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.996188 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.1 481.8M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    7
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    7
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 481.84M).
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 481.8M **
*** Starting optFanout (481.8M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=481.8M) ***
Start fixing timing ... (0:00:00.0 481.8M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 481.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.996188 (> 0.950000); stop prematurally!
*** Completed optFanout (0:00:00.1 481.8M)

**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 481.8M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 99.619% **

*** starting 1-st reclaim pass: 610 instances 
*** starting 2-nd reclaim pass: 610 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 99.619% **
*** Finished Area Reclaim (0:00:00.1) ***
*** Starting trialRoute (mem=481.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/13

Phase 1a route (0:00:00.0 483.1M):
Est net length = 8.494e+04um = 4.426e+04H + 4.069e+04V
Usage: (23.9%H 38.4%V) = (6.014e+04um 1.140e+05um) = (4875 3801)
Obstruct: 2319 = 1156 (36.2%H) + 1163 (36.4%V)
Overflow: 166 = 6 (0.32% H) + 160 (7.89% V)

Phase 1b route (0:00:00.0 485.6M):
Usage: (23.9%H 38.4%V) = (6.008e+04um 1.140e+05um) = (4870 3801)
Overflow: 165 = 4 (0.20% H) + 161 (7.93% V)

Phase 1c route (0:00:00.0 485.6M):
Usage: (23.8%H 38.5%V) = (5.996e+04um 1.141e+05um) = (4860 3803)
Overflow: 157 = 2 (0.10% H) + 155 (7.66% V)

Phase 1d route (0:00:00.0 485.6M):
Usage: (23.9%H 38.6%V) = (6.013e+04um 1.145e+05um) = (4874 3816)
Overflow: 145 = 0 (0.00% H) + 145 (7.17% V)

Phase 1e route (0:00:00.0 486.3M):
Usage: (24.0%H 38.7%V) = (6.036e+04um 1.147e+05um) = (4893 3824)
Overflow: 112 = 0 (0.00% H) + 112 (5.50% V)

Phase 1f route (0:00:00.0 486.3M):
Usage: (24.7%H 39.0%V) = (6.206e+04um 1.158e+05um) = (5033 3860)
Overflow: 58 = 0 (0.00% H) + 58 (2.86% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	12	 0.59%
 -1:	0	 0.00%	41	 2.02%
--------------------------------------
  0:	10	 0.49%	399	19.66%
  1:	27	 1.33%	224	11.04%
  2:	33	 1.62%	171	 8.43%
  3:	133	 6.53%	204	10.05%
  4:	131	 6.43%	206	10.15%
  5:	166	 8.15%	696	34.30%
  6:	196	 9.63%	21	 1.03%
  7:	348	17.09%	6	 0.30%
  8:	241	11.84%	19	 0.94%
  9:	229	11.25%	10	 0.49%
 10:	386	18.96%	20	 0.99%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 483.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (24.7%H 39.0%V) = (6.206e+04um 1.158e+05um) = (5033 3860)
Overflow: 58 = 0 (0.00% H) + 58 (2.86% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	12	 0.59%
 -1:	0	 0.00%	41	 2.02%
--------------------------------------
  0:	10	 0.49%	399	19.66%
  1:	27	 1.33%	224	11.04%
  2:	33	 1.62%	171	 8.43%
  3:	133	 6.53%	204	10.05%
  4:	131	 6.43%	206	10.15%
  5:	166	 8.15%	696	34.30%
  6:	196	 9.63%	21	 1.03%
  7:	348	17.09%	6	 0.30%
  8:	241	11.84%	19	 0.94%
  9:	229	11.25%	10	 0.49%
 10:	386	18.96%	20	 0.99%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 481.8M) ***


Total length: 9.173e+04um, number of vias: 4736
M1(H) length: 0.000e+00um, number of vias: 2462
M2(V) length: 4.725e+04um, number of vias: 2274
M3(H) length: 4.448e+04um
*** Completed Phase 2 route (0:00:00.0 481.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=481.8M) ***
Peak Memory Usage was 481.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=481.8M) ***

Extraction called for design 'lab7_layout_design' of instances=4772 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 475.098M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 481.6M)
Number of Loop : 0
Start delay calculation (mem=481.613M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=481.844M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 481.8M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 481.8M **
*info: Start fixing DRV (Mem = 481.84M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -secondPreCtsDrv -maxIter 1
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (481.8M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=481.8M) ***
Start fixing design rules ... (0:00:00.0 481.8M)
Done fixing design rule (0:00:00.0 481.8M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.996188 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.1 481.8M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    7
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    7
*info:   Prev Max tran violations:   0
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (481.8M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=481.8M) ***
Start fixing design rules ... (0:00:00.0 481.8M)
Done fixing design rule (0:00:00.0 481.9M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.996188 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.1 481.9M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    7
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    7
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 481.91M).
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 481.9M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 481.9M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=481.9M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=475.2M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=475.2M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=4728 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=782 #term=2513 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 4728 single + 0 double + 0 multi
Total standard cell length = 20.7000 (mm), area = 0.6210 (mm^2)
Average module density = 0.997.
Density for the design = 0.997.
       = stdcell_area 8625 (621000 um^2) / alloc_area 8651 (622872 um^2).
Pin Density = 0.291.
            = total # of pins 2513 / total Instance area 8625.
Identified 3974 spare or floating instances, with no clusters.
Iteration 10: Total net bbox = 6.824e+04 (3.41e+04 3.42e+04)
              Est.  stn bbox = 8.068e+04 (4.05e+04 4.02e+04)
              cpu = 0:00:00.2 real = 0:00:01.0 mem = 481.9M
Iteration 11: Total net bbox = 7.066e+04 (3.51e+04 3.56e+04)
              Est.  stn bbox = 8.313e+04 (4.15e+04 4.16e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 481.9M
*** cost = 7.066e+04 (3.51e+04 3.56e+04) (cpu for global=0:00:00.3) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.2 real: 0:00:01.0
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (99.5%). Stopping detail placement.
Total net length = 7.066e+04 (3.509e+04 3.557e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:00.5, real=0:00:01.0, mem=481.9M) ***
default core: bins with density >  0.75 = 66.7 % ( 6 / 9 )
*** Free Virtual Timing Model ...(mem=475.2M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 3, mem = 475.2M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
Overlapping with other instance:	2305
Orientation Violation:	1960
*info: Placed = 4728
*info: Unplaced = 0
Placement Density:99.62%(621000/623376)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Mar  6 13:48:20 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg76/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin1.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_16986.conf) srouteConnectPowerBump set to false
(from .sroute_16986.conf) routeSpecial set to true
(from .sroute_16986.conf) srouteConnectBlockPin set to false
(from .sroute_16986.conf) srouteFollowCorePinEnd set to 3
(from .sroute_16986.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_16986.conf) sroutePadPinAllPorts set to true
(from .sroute_16986.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 860.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 27 used
Read in 4772 components
  4728 core components: 0 unplaced, 4584 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 9458 terminals
Begin power routing ...
**WARN: (ENCSR-480):	pin vdd of cell FILLER_1017 overlaps with a block or obstruction **WARN: (ENCSR-480):	pin vdd of cell FILLER_1685 overlaps with a block or obstruction **WARN: (ENCSR-480):	pin vdd of cell FILLER_1007 overlaps with a block or obstruction **WARN: (ENCSR-480):	pin vdd of cell FILLER_404 overlaps with a block or obstruction **WARN: (ENCSR-480):	pin vdd of cell FILLER_1816 overlaps with a block or obstruction **WARN: (ENCSR-480):	pin vdd of cell FILLER_556 overlaps with a block or obstruction **WARN: (ENCSR-480):	pin vdd of cell FILLER_801 overlaps with a block or obstruction CPU time for FollowPin 0 seconds
**WARN: (ENCSR-480):	pin gnd of cell FILLER_1017 overlaps with a block or obstruction **WARN: (ENCSR-480):	pin gnd of cell FILLER_1685 overlaps with a block or obstruction **WARN: (ENCSR-480):	pin gnd of cell FILLER_1007 overlaps with a block or obstruction **WARN: (ENCSR-480):	pin gnd of cell FILLER_404 overlaps with a block or obstruction **WARN: (ENCSR-480):	pin gnd of cell FILLER_1816 overlaps with a block or obstruction **WARN: (ENCSR-480):	pin gnd of cell FILLER_556 overlaps with a block or obstruction **WARN: (ENCSR-480):	pin gnd of cell FILLER_801 overlaps with a block or obstruction CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 866.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.10 megs
sroute: Total Peak Memory used = 475.54 megs
<CMD> trialRoute
*** Starting trialRoute (mem=475.5M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 476.8M):
Est net length = 8.403e+04um = 4.361e+04H + 4.042e+04V
Usage: (23.7%H 38.2%V) = (5.955e+04um 1.138e+05um) = (4828 3792)
Obstruct: 2320 = 1156 (36.2%H) + 1164 (36.5%V)
Overflow: 180 = 4 (0.18% H) + 176 (8.68% V)

Phase 1b route (0:00:00.0 479.3M):
Usage: (23.6%H 38.2%V) = (5.944e+04um 1.138e+05um) = (4819 3792)
Overflow: 188 = 3 (0.17% H) + 185 (9.10% V)

Phase 1c route (0:00:00.0 479.3M):
Usage: (23.6%H 38.3%V) = (5.937e+04um 1.139e+05um) = (4813 3797)
Overflow: 183 = 3 (0.17% H) + 180 (8.87% V)

Phase 1d route (0:00:00.0 479.3M):
Usage: (23.7%H 38.5%V) = (5.961e+04um 1.147e+05um) = (4833 3824)
Overflow: 159 = 1 (0.05% H) + 158 (7.79% V)

Phase 1e route (0:00:00.0 480.0M):
Usage: (23.9%H 38.7%V) = (6.014e+04um 1.152e+05um) = (4876 3840)
Overflow: 115 = 1 (0.05% H) + 114 (5.62% V)

Phase 1f route (0:00:00.0 480.0M):
Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 477.5M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 475.5M) ***


Total length: 9.103e+04um, number of vias: 4732
M1(H) length: 0.000e+00um, number of vias: 2458
M2(V) length: 4.723e+04um, number of vias: 2274
M3(H) length: 4.380e+04um
*** Completed Phase 2 route (0:00:00.1 475.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=475.5M) ***
Peak Memory Usage was 475.5M 
*** Finished trialRoute (cpu=0:00:00.1 mem=475.5M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=475.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 476.8M):
Est net length = 8.403e+04um = 4.361e+04H + 4.042e+04V
Usage: (23.7%H 38.2%V) = (5.955e+04um 1.138e+05um) = (4828 3792)
Obstruct: 2320 = 1156 (36.2%H) + 1164 (36.5%V)
Overflow: 180 = 4 (0.18% H) + 176 (8.68% V)

Phase 1b route (0:00:00.0 479.3M):
Usage: (23.6%H 38.2%V) = (5.944e+04um 1.138e+05um) = (4819 3792)
Overflow: 188 = 3 (0.17% H) + 185 (9.10% V)

Phase 1c route (0:00:00.0 479.3M):
Usage: (23.6%H 38.3%V) = (5.937e+04um 1.139e+05um) = (4813 3797)
Overflow: 183 = 3 (0.17% H) + 180 (8.87% V)

Phase 1d route (0:00:00.0 479.3M):
Usage: (23.7%H 38.5%V) = (5.961e+04um 1.147e+05um) = (4833 3824)
Overflow: 159 = 1 (0.05% H) + 158 (7.79% V)

Phase 1e route (0:00:00.0 480.0M):
Usage: (23.9%H 38.7%V) = (6.014e+04um 1.152e+05um) = (4876 3840)
Overflow: 115 = 1 (0.05% H) + 114 (5.62% V)

Phase 1f route (0:00:00.0 480.0M):
Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 477.5M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 475.5M) ***


Total length: 9.103e+04um, number of vias: 4732
M1(H) length: 0.000e+00um, number of vias: 2458
M2(V) length: 4.723e+04um, number of vias: 2274
M3(H) length: 4.380e+04um
*** Completed Phase 2 route (0:00:00.1 475.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=475.5M) ***
Peak Memory Usage was 475.5M 
*** Finished trialRoute (cpu=0:00:00.1 mem=475.5M) ***

Extraction called for design 'lab7_layout_design' of instances=4772 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 475.535M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.478  | 94.478  | 95.476  | 96.996  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.423   |      8 (8)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.619%
Routing Overflow: 0.00% H and 3.27% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.48 sec
Total Real time: 1.0 sec
Total Memory Usage: 482.28125 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 482.3M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=482.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Unconnected term at (613200 484500 1) of net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][3]
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][3] is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 483.5M):
Est net length = 8.403e+04um = 4.361e+04H + 4.042e+04V
Usage: (23.7%H 38.2%V) = (5.955e+04um 1.138e+05um) = (4828 3792)
Obstruct: 2320 = 1156 (36.2%H) + 1164 (36.5%V)
Overflow: 180 = 4 (0.18% H) + 176 (8.68% V)

Phase 1b route (0:00:00.0 486.1M):
Usage: (23.6%H 38.2%V) = (5.944e+04um 1.138e+05um) = (4819 3792)
Overflow: 188 = 3 (0.17% H) + 185 (9.10% V)

Phase 1c route (0:00:00.0 486.1M):
Usage: (23.6%H 38.3%V) = (5.937e+04um 1.139e+05um) = (4813 3797)
Overflow: 183 = 3 (0.17% H) + 180 (8.87% V)

Phase 1d route (0:00:00.0 486.1M):
Usage: (23.7%H 38.5%V) = (5.961e+04um 1.147e+05um) = (4833 3824)
Overflow: 159 = 1 (0.05% H) + 158 (7.79% V)

Phase 1e route (0:00:00.0 486.7M):
Usage: (23.9%H 38.7%V) = (6.014e+04um 1.152e+05um) = (4876 3840)
Overflow: 115 = 1 (0.05% H) + 114 (5.62% V)

Phase 1f route (0:00:00.0 486.7M):
Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 484.2M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 482.3M) ***


Total length: 9.103e+04um, number of vias: 4732
M1(H) length: 0.000e+00um, number of vias: 2458
M2(V) length: 4.723e+04um, number of vias: 2274
M3(H) length: 4.380e+04um
*** Completed Phase 2 route (0:00:00.0 482.3M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=482.3M) ***
Peak Memory Usage was 482.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=482.3M) ***

Extraction called for design 'lab7_layout_design' of instances=4772 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 475.535M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.478  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.423   |      8 (8)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.619%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 482.3M **
*info: Start fixing DRV (Mem = 482.28M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (482.3M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=482.3M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.996188
Start fixing design rules ... (0:00:00.0 482.3M)
Done fixing design rule (0:00:00.0 482.3M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.996188 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.1 482.3M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    8
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    8
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (482.3M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=482.3M) ***
Start fixing design rules ... (0:00:00.0 482.3M)
Done fixing design rule (0:00:00.0 482.3M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.996188 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.1 482.3M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    8
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    8
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 482.33M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.00min mem=482.3M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.478  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.423   |      8 (8)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.619%
Routing Overflow: 0.00% H and 3.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 482.3M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 482.3M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.478  | 94.478  | 95.476  | 96.996  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.423   |      8 (8)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.619%
Routing Overflow: 0.00% H and 3.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 482.3M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=482.3M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=482.3M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 482.457M)

Start to trace clock trees ...
*** Begin Tracer (mem=482.5M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=482.5M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:01.0, mem=482.5M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=482.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 483.7M):
Est net length = 8.403e+04um = 4.361e+04H + 4.042e+04V
Usage: (23.7%H 38.2%V) = (5.955e+04um 1.138e+05um) = (4828 3792)
Obstruct: 2320 = 1156 (36.2%H) + 1164 (36.5%V)
Overflow: 180 = 4 (0.18% H) + 176 (8.68% V)

Phase 1b route (0:00:00.0 486.2M):
Usage: (23.6%H 38.2%V) = (5.944e+04um 1.138e+05um) = (4819 3792)
Overflow: 188 = 3 (0.17% H) + 185 (9.10% V)

Phase 1c route (0:00:00.0 486.2M):
Usage: (23.6%H 38.3%V) = (5.937e+04um 1.139e+05um) = (4813 3797)
Overflow: 183 = 3 (0.17% H) + 180 (8.87% V)

Phase 1d route (0:00:00.0 486.2M):
Usage: (23.7%H 38.5%V) = (5.961e+04um 1.147e+05um) = (4833 3824)
Overflow: 159 = 1 (0.05% H) + 158 (7.79% V)

Phase 1e route (0:00:00.0 486.9M):
Usage: (23.9%H 38.7%V) = (6.014e+04um 1.152e+05um) = (4876 3840)
Overflow: 115 = 1 (0.05% H) + 114 (5.62% V)

Phase 1f route (0:00:00.0 486.9M):
Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 484.4M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 482.5M) ***


Total length: 9.103e+04um, number of vias: 4732
M1(H) length: 0.000e+00um, number of vias: 2458
M2(V) length: 4.723e+04um, number of vias: 2274
M3(H) length: 4.380e+04um
*** Completed Phase 2 route (0:00:00.0 482.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=482.5M) ***
Peak Memory Usage was 482.5M 
*** Finished trialRoute (cpu=0:00:00.1 mem=482.5M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=475.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 477.0M):
Est net length = 8.403e+04um = 4.361e+04H + 4.042e+04V
Usage: (23.7%H 38.2%V) = (5.955e+04um 1.138e+05um) = (4828 3792)
Obstruct: 2320 = 1156 (36.2%H) + 1164 (36.5%V)
Overflow: 180 = 4 (0.18% H) + 176 (8.68% V)

Phase 1b route (0:00:00.0 479.5M):
Usage: (23.6%H 38.2%V) = (5.944e+04um 1.138e+05um) = (4819 3792)
Overflow: 188 = 3 (0.17% H) + 185 (9.10% V)

Phase 1c route (0:00:00.0 479.5M):
Usage: (23.6%H 38.3%V) = (5.937e+04um 1.139e+05um) = (4813 3797)
Overflow: 183 = 3 (0.17% H) + 180 (8.87% V)

Phase 1d route (0:00:00.0 479.5M):
Usage: (23.7%H 38.5%V) = (5.961e+04um 1.147e+05um) = (4833 3824)
Overflow: 159 = 1 (0.05% H) + 158 (7.79% V)

Phase 1e route (0:00:00.0 480.2M):
Usage: (23.9%H 38.7%V) = (6.014e+04um 1.152e+05um) = (4876 3840)
Overflow: 115 = 1 (0.05% H) + 114 (5.62% V)

Phase 1f route (0:00:00.0 480.2M):
Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 477.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 475.7M) ***


Total length: 9.103e+04um, number of vias: 4732
M1(H) length: 0.000e+00um, number of vias: 2458
M2(V) length: 4.723e+04um, number of vias: 2274
M3(H) length: 4.380e+04um
*** Completed Phase 2 route (0:00:00.0 475.7M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=475.7M) ***
Peak Memory Usage was 475.7M 
*** Finished trialRoute (cpu=0:00:00.1 mem=475.7M) ***

Extraction called for design 'lab7_layout_design' of instances=4772 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 475.711M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.147  | 91.147  | 93.082  | 96.083  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.423   |      8 (8)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.619%
Routing Overflow: 0.00% H and 3.27% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.37 sec
Total Real time: 0.0 sec
Total Memory Usage: 482.457031 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=4772 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 482.457M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 475.7M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=475.7M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Unconnected term at (613200 484500 1) of net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][3]
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][3] is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 477.0M):
Est net length = 8.403e+04um = 4.361e+04H + 4.042e+04V
Usage: (23.7%H 38.2%V) = (5.955e+04um 1.138e+05um) = (4828 3792)
Obstruct: 2320 = 1156 (36.2%H) + 1164 (36.5%V)
Overflow: 180 = 4 (0.18% H) + 176 (8.68% V)

Phase 1b route (0:00:00.0 479.5M):
Usage: (23.6%H 38.2%V) = (5.944e+04um 1.138e+05um) = (4819 3792)
Overflow: 188 = 3 (0.17% H) + 185 (9.10% V)

Phase 1c route (0:00:00.0 479.5M):
Usage: (23.6%H 38.3%V) = (5.937e+04um 1.139e+05um) = (4813 3797)
Overflow: 183 = 3 (0.17% H) + 180 (8.87% V)

Phase 1d route (0:00:00.0 479.5M):
Usage: (23.7%H 38.5%V) = (5.961e+04um 1.147e+05um) = (4833 3824)
Overflow: 159 = 1 (0.05% H) + 158 (7.79% V)

Phase 1e route (0:00:00.0 480.2M):
Usage: (23.9%H 38.7%V) = (6.014e+04um 1.152e+05um) = (4876 3840)
Overflow: 115 = 1 (0.05% H) + 114 (5.62% V)

Phase 1f route (0:00:00.0 480.2M):
Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 477.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 475.7M) ***


Total length: 9.103e+04um, number of vias: 4732
M1(H) length: 0.000e+00um, number of vias: 2458
M2(V) length: 4.723e+04um, number of vias: 2274
M3(H) length: 4.380e+04um
*** Completed Phase 2 route (0:00:00.0 475.7M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=475.7M) ***
Peak Memory Usage was 475.7M 
*** Finished trialRoute (cpu=0:00:00.1 mem=475.7M) ***

Extraction called for design 'lab7_layout_design' of instances=4772 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 475.711M)
*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:00:27.1, mem=475.7M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:00:27.3, mem=482.8M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
**ERROR: (ENCSP-2002):	Density too high (99.5%). Stopping detail placement.
Total net length = 7.478e+04 (3.747e+04 3.730e+04) (ext = 0.000e+00)
**ERROR: (ENCSP-9022):	Command 'refinePlace' completed with some error(s).
*** Starting trialRoute (mem=475.8M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 477.0M):
Est net length = 8.403e+04um = 4.361e+04H + 4.042e+04V
Usage: (23.7%H 38.2%V) = (5.955e+04um 1.138e+05um) = (4828 3792)
Obstruct: 2320 = 1156 (36.2%H) + 1164 (36.5%V)
Overflow: 180 = 4 (0.18% H) + 176 (8.68% V)

Phase 1b route (0:00:00.0 479.6M):
Usage: (23.6%H 38.2%V) = (5.944e+04um 1.138e+05um) = (4819 3792)
Overflow: 188 = 3 (0.17% H) + 185 (9.10% V)

Phase 1c route (0:00:00.0 479.6M):
Usage: (23.6%H 38.3%V) = (5.937e+04um 1.139e+05um) = (4813 3797)
Overflow: 183 = 3 (0.17% H) + 180 (8.87% V)

Phase 1d route (0:00:00.0 479.6M):
Usage: (23.7%H 38.5%V) = (5.961e+04um 1.147e+05um) = (4833 3824)
Overflow: 159 = 1 (0.05% H) + 158 (7.79% V)

Phase 1e route (0:00:00.0 480.2M):
Usage: (23.9%H 38.7%V) = (6.014e+04um 1.152e+05um) = (4876 3840)
Overflow: 115 = 1 (0.05% H) + 114 (5.62% V)

Phase 1f route (0:00:00.0 480.2M):
Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 477.7M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 475.8M) ***


Total length: 9.103e+04um, number of vias: 4732
M1(H) length: 0.000e+00um, number of vias: 2458
M2(V) length: 4.723e+04um, number of vias: 2274
M3(H) length: 4.380e+04um
*** Completed Phase 2 route (0:00:00.0 475.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=475.8M) ***
Peak Memory Usage was 475.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=475.8M) ***

Extraction called for design 'lab7_layout_design' of instances=4772 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 475.773M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 482.3M)
Number of Loop : 0
Start delay calculation (mem=482.289M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=482.520M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:01.0  mem= 482.5M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 482.5M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 482.5M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.147  | 91.147  | 93.082  | 96.083  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.202  |  0.459  |  0.202  |  3.518  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.423   |      8 (8)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.619%
Routing Overflow: 0.00% H and 3.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 475.8M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 475.8M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=475.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
Unconnected term at (613200 484500 1) of net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][3]
Net I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg[7][3] is not routed.
All nets will be rerouted.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 17
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1498800 1498500)
coreBox:    (350400 351000) (1150050 1131000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/7

Phase 1a route (0:00:00.0 477.0M):
Est net length = 8.403e+04um = 4.361e+04H + 4.042e+04V
Usage: (23.7%H 38.2%V) = (5.955e+04um 1.138e+05um) = (4828 3792)
Obstruct: 2320 = 1156 (36.2%H) + 1164 (36.5%V)
Overflow: 180 = 4 (0.18% H) + 176 (8.68% V)

Phase 1b route (0:00:00.0 479.6M):
Usage: (23.6%H 38.2%V) = (5.944e+04um 1.138e+05um) = (4819 3792)
Overflow: 188 = 3 (0.17% H) + 185 (9.10% V)

Phase 1c route (0:00:00.0 479.6M):
Usage: (23.6%H 38.3%V) = (5.937e+04um 1.139e+05um) = (4813 3797)
Overflow: 183 = 3 (0.17% H) + 180 (8.87% V)

Phase 1d route (0:00:00.0 479.6M):
Usage: (23.7%H 38.5%V) = (5.961e+04um 1.147e+05um) = (4833 3824)
Overflow: 159 = 1 (0.05% H) + 158 (7.79% V)

Phase 1e route (0:00:00.0 480.2M):
Usage: (23.9%H 38.7%V) = (6.014e+04um 1.152e+05um) = (4876 3840)
Overflow: 115 = 1 (0.05% H) + 114 (5.62% V)

Phase 1f route (0:00:00.0 480.2M):
Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%


Global route (cpu=0.0s real=0.0s 477.7M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (24.5%H 39.0%V) = (6.176e+04um 1.162e+05um) = (5000 3873)
Overflow: 66 = 0 (0.00% H) + 66 (3.27% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	8	 0.39%
 -1:	0	 0.00%	55	 2.71%
--------------------------------------
  0:	9	 0.44%	402	19.82%
  1:	19	 0.93%	193	 9.52%
  2:	42	 2.06%	169	 8.33%
  3:	136	 6.68%	215	10.60%
  4:	118	 5.80%	204	10.06%
  5:	155	 7.61%	706	34.81%
  6:	219	10.76%	22	 1.08%
  7:	330	16.21%	10	 0.49%
  8:	250	12.28%	17	 0.84%
  9:	262	12.87%	8	 0.39%
 10:	360	17.68%	19	 0.94%
 14:	68	 3.34%	0	 0.00%
 16:	68	 3.34%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 475.8M) ***


Total length: 9.103e+04um, number of vias: 4732
M1(H) length: 0.000e+00um, number of vias: 2458
M2(V) length: 4.723e+04um, number of vias: 2274
M3(H) length: 4.380e+04um
*** Completed Phase 2 route (0:00:00.0 475.8M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=475.8M) ***
Peak Memory Usage was 475.8M 
*** Finished trialRoute (cpu=0:00:00.1 mem=475.8M) ***

Extraction called for design 'lab7_layout_design' of instances=4772 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 475.773M)

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.147  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.423   |      8 (8)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.619%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 482.5M **
*** Starting optimizing excluded clock nets MEM= 482.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 482.5M) ***
*** Starting optimizing excluded clock nets MEM= 482.5M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 482.5M) ***
*info: Start fixing DRV (Mem = 482.52M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (482.5M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=482.5M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.996188
Start fixing design rules ... (0:00:00.0 482.5M)
Done fixing design rule (0:00:00.0 482.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.996188 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.1 482.5M)

*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    8
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    8
*info:   Prev Max tran violations:   0
*info: early stop due to unchanged DRVs
*info: Start fixing DRV while maintaining existing placement ...
*** Starting dpFixDRCViolation (482.5M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
cannot buffer multi-driver nets; density exceeds limit.
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=482.5M) ***
Start fixing design rules ... (0:00:00.0 482.5M)
Done fixing design rule (0:00:00.0 482.6M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.996188 (> 0.950000); stop prematurally!
*** Completed dpFixDRCViolation (0:00:00.1 482.6M)

*info: DRV Fixing Iteration 2.
*info: Remaining violations:
*info:   Max cap violations:    8
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    8
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:00, Mem = 482.59M).

------------------------------------------------------------
     Summary (cpu=0.00min real=0.02min mem=482.6M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.147  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.423   |      8 (8)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.619%
Routing Overflow: 0.00% H and 3.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 482.6M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 482.6M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.147  | 91.147  | 93.082  | 96.083  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      8 (8)       |   -0.423   |      8 (8)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 99.619%
Routing Overflow: 0.00% H and 3.27% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 482.6M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_SR_1/curr_val_reg[3]/CLK 811.3(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5]/CLK 769.9(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 769.9~811.3(ps)        0~100000(ps)        
Fall Phase Delay               : 734.5~776.4(ps)        0~100000(ps)        
Trig. Edge Skew                : 41.4(ps)               300(ps)             
Rise Skew                      : 41.4(ps)               
Fall Skew                      : 41.9(ps)               
Max. Rise Buffer Tran.         : 402.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 405.5(ps)              400(ps)             
Max. Rise Sink Tran.           : 365.3(ps)              400(ps)             
Max. Fall Sink Tran.           : 365.5(ps)              400(ps)             
Min. Rise Buffer Tran.         : 81.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 73.7(ps)               0(ps)               
Min. Rise Sink Tran.           : 300.3(ps)              0(ps)               
Min. Fall Sink Tran.           : 301.1(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 39.3(ps)               
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][2]/CLK(R)->
  I0/LD/T_SR_0/curr_val_reg[2]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=482.6M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 1762 filler insts (cell FILL / prefix FILLER).
*INFO: Total 1762 filler insts added - prefix FILLER (CPU: 0:00:00.0).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 3348 DRC violations (real: 0:00:00.0).
*INFO: Iteration 0-#2, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:00.0 ).
*INFO: Deleted 2877 fillers which had DRC vio's.
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Mar  6 13:48:24 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg76/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin1.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_16986.conf) srouteConnectPowerBump set to false
(from .sroute_16986.conf) routeSpecial set to true
(from .sroute_16986.conf) srouteFollowCorePinEnd set to 3
(from .sroute_16986.conf) srouteFollowPadPin set to true
(from .sroute_16986.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_16986.conf) sroutePadPinAllPorts set to true
(from .sroute_16986.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 867.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 27 used
Read in 3657 components
  3613 core components: 0 unplaced, 3469 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 7228 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 873.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 6 via definition ...


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.04 megs
sroute: Total Peak Memory used = 482.63 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Fri Mar  6 13:48:24 2015
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Mar  6 13:48:25 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar  6 13:48:25 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1444      82.13%
#  Metal 2        V        1444      63.43%
#  Metal 3        H        1444      63.43%
#  ------------------------------------------
#  Total                   4332      69.67%
#
#  11 nets (1.40%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 484.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 484.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 484.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 484.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 484.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell        #Gcell    %Gcell
#     Layer         (1-2)         (3-4)         (5-6)         (7-8)   OverCon
#  --------------------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2     12(2.27%)      5(0.95%)      0(0.00%)      1(0.19%)   (3.41%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  --------------------------------------------------------------------------
#     Total     12(0.83%)      5(0.35%)      0(0.00%)      1(0.07%)   (1.25%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 8
#
#Complete Global Routing.
#Total wire length = 102336 um.
#Total half perimeter of net bounding box = 73926 um.
#Total wire length on LAYER metal1 = 1287 um.
#Total wire length on LAYER metal2 = 55107 um.
#Total wire length on LAYER metal3 = 45942 um.
#Total number of vias = 3278
#Up-Via Summary (total 3278):
#           
#-----------------------
#  Metal 1         1922
#  Metal 2         1356
#-----------------------
#                  3278 
#
#Max overcon = 8 tracks.
#Total overcon = 1.25%.
#Worst layer Gcell overcon rate = 3.41%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 484.00 (Mb)
#Peak memory = 518.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 408
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 486.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 392
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 486.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 389
#cpu time = 00:00:06, elapsed time = 00:00:06, memory = 486.00 (Mb)
#start 3rd optimization iteration ...
#    number of violations = 387
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 486.00 (Mb)
#start 4th optimization iteration ...
#    number of violations = 381
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 486.00 (Mb)
#start 5th optimization iteration ...
#    number of violations = 388
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 486.00 (Mb)
#start 6th optimization iteration ...
#    number of violations = 388
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 486.00 (Mb)
#start 7th optimization iteration ...
#    number of violations = 385
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 486.00 (Mb)
#start 8th optimization iteration ...
#    number of violations = 382
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 486.00 (Mb)
#start 9th optimization iteration ...
#    number of violations = 384
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 486.00 (Mb)
#start 10th optimization iteration ...
#    number of violations = 380
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 486.00 (Mb)
#start 11th optimization iteration ...
#    number of violations = 391
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 486.00 (Mb)
#start 12th optimization iteration ...
#    number of violations = 391
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 486.00 (Mb)
#start 13th optimization iteration ...
#    number of violations = 382
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 486.00 (Mb)
#start 14th optimization iteration ...
#    number of violations = 386
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 486.00 (Mb)
#start 15th optimization iteration ...
#    number of violations = 389
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 486.00 (Mb)
#start 16th optimization iteration ...
#    number of violations = 383
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 486.00 (Mb)
#start 17th optimization iteration ...
#    number of violations = 377
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 486.00 (Mb)
#start 18th optimization iteration ...
#    number of violations = 382
#cpu time = 00:00:05, elapsed time = 00:00:05, memory = 486.00 (Mb)
#start 19th optimization iteration ...
#    number of violations = 376
#cpu time = 00:00:03, elapsed time = 00:00:03, memory = 486.00 (Mb)
#start 20th optimization iteration ...
#    number of violations = 383
#cpu time = 00:00:04, elapsed time = 00:00:04, memory = 486.00 (Mb)
#Complete Detail Routing.
#Total wire length = 95918 um.
#Total half perimeter of net bounding box = 73926 um.
#Total wire length on LAYER metal1 = 5871 um.
#Total wire length on LAYER metal2 = 50052 um.
#Total wire length on LAYER metal3 = 39994 um.
#Total number of vias = 4989
#Up-Via Summary (total 4989):
#           
#-----------------------
#  Metal 1         2600
#  Metal 2         2389
#-----------------------
#                  4989 
#
#Total number of DRC violations = 383
#Total number of violations on LAYER metal1 = 301
#Total number of violations on LAYER metal2 = 82
#Total number of violations on LAYER metal3 = 0
#Cpu time = 00:01:06
#Elapsed time = 00:01:06
#Increased memory = 0.00 (Mb)
#Total memory = 484.00 (Mb)
#Peak memory = 532.00 (Mb)
#
#Start Post Routing Optimization.
#start 1st post routing optimization iteration ...
#    number of DRC violations = 379
#cpu time = 00:00:38, elapsed time = 00:00:38, memory = 484.00 (Mb)
#start 2nd post routing optimization iteration ...
#    number of DRC violations = 378
#cpu time = 00:00:34, elapsed time = 00:00:34, memory = 484.00 (Mb)
#start 3rd post routing optimization iteration ...
#    number of DRC violations = 378
#cpu time = 00:01:56, elapsed time = 00:01:56, memory = 484.00 (Mb)
#start 4th post routing optimization iteration ...
#    number of DRC violations = 378
#cpu time = 00:00:38, elapsed time = 00:00:38, memory = 484.00 (Mb)
#start 5th post routing optimization iteration ...
#    number of DRC violations = 378
#cpu time = 00:00:42, elapsed time = 00:00:43, memory = 484.00 (Mb)
#start 6th post routing optimization iteration ...
#    number of DRC violations = 378
#cpu time = 00:00:43, elapsed time = 00:00:43, memory = 484.00 (Mb)
#Complete Post Routing Optimization.
#Cpu time = 00:05:12
#Elapsed time = 00:05:12
#Increased memory = 0.00 (Mb)
#Total memory = 484.00 (Mb)
#Peak memory = 532.00 (Mb)
#Total wire length = 95877 um.
#Total half perimeter of net bounding box = 73926 um.
#Total wire length on LAYER metal1 = 5864 um.
#Total wire length on LAYER metal2 = 50222 um.
#Total wire length on LAYER metal3 = 39791 um.
#Total number of vias = 4959
#Up-Via Summary (total 4959):
#           
#-----------------------
#  Metal 1         2592
#  Metal 2         2367
#-----------------------
#                  4959 
#
#Total number of DRC violations = 378
#Total number of violations on LAYER metal1 = 297
#Total number of violations on LAYER metal2 = 81
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:06:18
#Elapsed time = 00:06:18
#Increased memory = 0.00 (Mb)
#Total memory = 484.00 (Mb)
#Peak memory = 532.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:06:18
#Elapsed time = 00:06:19
#Increased memory = -7.00 (Mb)
#Total memory = 475.00 (Mb)
#Peak memory = 532.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 41
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar  6 13:54:43 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=3657 and nets=787 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_qaj9Sk_16986.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 475.9M)
Creating parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for storing RC.
Extracted 10.0375% (CPU Time= 0:00:00.0  MEM= 479.9M)
Extracted 20.0375% (CPU Time= 0:00:00.0  MEM= 479.9M)
Extracted 30.0375% (CPU Time= 0:00:00.0  MEM= 479.9M)
Extracted 40.0375% (CPU Time= 0:00:00.0  MEM= 479.9M)
Extracted 50.0375% (CPU Time= 0:00:00.0  MEM= 479.9M)
Extracted 60.0375% (CPU Time= 0:00:00.0  MEM= 479.9M)
Extracted 70.0375% (CPU Time= 0:00:00.0  MEM= 479.9M)
Extracted 80.0375% (CPU Time= 0:00:00.0  MEM= 479.9M)
Extracted 90.0375% (CPU Time= 0:00:00.0  MEM= 479.9M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 479.9M)
Nr. Extracted Resistors     : 10279
Nr. Extracted Ground Cap.   : 11005
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 475.883M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 475.9M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
Overlapping with other instance:	267
Orientation Violation:	294
Placement Blockage Violation:	31
*info: Placed = 3469
*info: Unplaced = 0
Placement Density:86.74%(540720/623376)
**ERROR: (ENCOPT-306):	Found placement violations in postRoute mode
*Info*: Fix the placement violations and reroute the design
*Info*: Command refinePlace may be used to fix the placement violations
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.6 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 482.2M)
Number of Loop : 0
Start delay calculation (mem=482.191M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=482.422M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 482.4M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 0 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=482.4M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=482.4M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=482.4M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=3613 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=782 #term=2513 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 3613 single + 0 double + 0 multi
Total standard cell length = 18.0240 (mm), area = 0.5407 (mm^2)
Average module density = 0.602.
Density for the design = 0.602.
       = stdcell_area 7510 (540720 um^2) / alloc_area 12482 (898722 um^2).
Pin Density = 0.335.
            = total # of pins 2513 / total Instance area 7510.
Identified 2859 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 9.699e+04 (5.36e+04 4.34e+04)
              Est.  stn bbox = 9.699e+04 (5.36e+04 4.34e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 482.9M
Iteration  2: Total net bbox = 9.699e+04 (5.36e+04 4.34e+04)
              Est.  stn bbox = 9.699e+04 (5.36e+04 4.34e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 482.9M
Iteration  3: Total net bbox = 9.670e+04 (5.33e+04 4.34e+04)
              Est.  stn bbox = 9.670e+04 (5.33e+04 4.34e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 482.9M
Iteration  4: Total net bbox = 6.617e+04 (3.44e+04 3.18e+04)
              Est.  stn bbox = 6.617e+04 (3.44e+04 3.18e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 482.9M
Iteration  5: Total net bbox = 6.784e+04 (3.46e+04 3.33e+04)
              Est.  stn bbox = 6.784e+04 (3.46e+04 3.33e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 482.9M
Iteration  6: Total net bbox = 7.570e+04 (3.81e+04 3.76e+04)
              Est.  stn bbox = 7.570e+04 (3.81e+04 3.76e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 482.9M
Iteration  7: Total net bbox = 8.939e+04 (4.51e+04 4.43e+04)
              Est.  stn bbox = 1.049e+05 (5.30e+04 5.19e+04)
              cpu = 0:00:00.3 real = 0:00:00.0 mem = 482.4M
Iteration  8: Total net bbox = 8.939e+04 (4.51e+04 4.43e+04)
              Est.  stn bbox = 1.049e+05 (5.30e+04 5.19e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 482.4M
Iteration  9: Total net bbox = 7.918e+04 (4.15e+04 3.77e+04)
              Est.  stn bbox = 9.300e+04 (4.87e+04 4.43e+04)
              cpu = 0:00:00.3 real = 0:00:01.0 mem = 482.4M
Iteration 10: Total net bbox = 8.128e+04 (4.16e+04 3.97e+04)
              Est.  stn bbox = 9.514e+04 (4.89e+04 4.63e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 482.4M
*** cost = 8.128e+04 (4.16e+04 3.97e+04) (cpu for global=0:00:00.8) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.6 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.2, real=0:00:00.0)
move report: preRPlace moves 1868 insts, mean move: 10.06 um, max move: 61.20 um
	max move on inst (FILLER_5032): (828.00, 471.00) --> (796.80, 441.00)
Placement tweakage begins.
wire length = 8.290e+04 = 4.245e+04 H + 4.046e+04 V
wire length = 7.741e+04 = 3.734e+04 H + 4.007e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 855 insts, mean move: 13.72 um, max move: 74.40 um
	max move on inst (FILLER_860): (652.80, 801.00) --> (727.20, 801.00)
move report: rPlace moves 2064 insts, mean move: 13.47 um, max move: 74.40 um
	max move on inst (FILLER_860): (652.80, 801.00) --> (727.20, 801.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        66.00 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U250) with max move: (453.6, 561) -> (489.6, 531)
  mean    (X+Y) =        14.11 um
Total instances flipped for WireLenOpt: 18
Total instances flipped, including legalization: 81
Total instances moved : 498
*** cpu=0:00:00.3   mem=482.5M  mem(used)=0.1M***
Total net length = 7.694e+04 (3.734e+04 3.960e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:01.1, real=0:00:01.0, mem=482.4M) ***
default core: bins with density >  0.75 = 6.25 % ( 1 / 16 )
*** Free Virtual Timing Model ...(mem=475.7M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 475.7M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=475.7M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1669200 1630500)
coreBox:    (350400 351000) (1319550 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 477.2M):
Est net length = 9.274e+04um = 4.631e+04H + 4.643e+04V
Usage: (17.0%H 26.6%V) = (6.165e+04um 1.171e+05um) = (4997 3903)
Obstruct: 2288 = 1160 (27.4%H) + 1128 (26.7%V)
Overflow: 134 = 6 (0.19% H) + 128 (4.14% V)

Phase 1b route (0:00:00.0 479.7M):
Usage: (17.0%H 26.6%V) = (6.158e+04um 1.171e+05um) = (4992 3903)
Overflow: 134 = 6 (0.19% H) + 128 (4.13% V)

Phase 1c route (0:00:00.0 479.7M):
Usage: (17.0%H 26.6%V) = (6.135e+04um 1.172e+05um) = (4973 3906)
Overflow: 122 = 6 (0.19% H) + 117 (3.76% V)

Phase 1d route (0:00:00.0 479.7M):
Usage: (17.0%H 26.8%V) = (6.156e+04um 1.177e+05um) = (4990 3924)
Overflow: 96 = 2 (0.07% H) + 94 (3.03% V)

Phase 1e route (0:00:00.0 480.4M):
Usage: (17.0%H 26.8%V) = (6.158e+04um 1.182e+05um) = (4991 3938)
Overflow: 76 = 0 (0.00% H) + 76 (2.47% V)

Phase 1f route (0:00:00.0 480.4M):
Usage: (17.2%H 27.0%V) = (6.241e+04um 1.186e+05um) = (5041 3954)
Overflow: 53 = 0 (0.00% H) + 53 (1.71% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.16%
 -1:	0	 0.00%	46	 1.48%
--------------------------------------
  0:	8	 0.26%	326	10.51%
  1:	139	 4.53%	331	10.67%
  2:	38	 1.24%	329	10.61%
  3:	178	 5.80%	286	 9.22%
  4:	104	 3.39%	252	 8.12%
  5:	168	 5.47%	1388	44.75%
  6:	277	 9.02%	80	 2.58%
  7:	370	12.05%	13	 0.42%
  8:	297	 9.67%	21	 0.68%
  9:	326	10.62%	11	 0.35%
 10:	927	30.20%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%


Global route (cpu=0.0s real=0.0s 477.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (17.2%H 27.0%V) = (6.241e+04um 1.186e+05um) = (5041 3954)
Overflow: 53 = 0 (0.00% H) + 53 (1.71% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.16%
 -1:	0	 0.00%	46	 1.48%
--------------------------------------
  0:	8	 0.26%	326	10.51%
  1:	139	 4.53%	331	10.67%
  2:	38	 1.24%	329	10.61%
  3:	178	 5.80%	286	 9.22%
  4:	104	 3.39%	252	 8.12%
  5:	168	 5.47%	1388	44.75%
  6:	277	 9.02%	80	 2.58%
  7:	370	12.05%	13	 0.42%
  8:	297	 9.67%	21	 0.68%
  9:	326	10.62%	11	 0.35%
 10:	927	30.20%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 475.8M) ***


Total length: 9.680e+04um, number of vias: 4588
M1(H) length: 0.000e+00um, number of vias: 2465
M2(V) length: 5.128e+04um, number of vias: 2123
M3(H) length: 4.551e+04um
*** Completed Phase 2 route (0:00:00.0 475.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=475.9M) ***
Peak Memory Usage was 475.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=475.9M) ***

Extraction called for design 'lab7_layout_design' of instances=3657 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 475.910M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 482.4M)
Number of Loop : 0
Start delay calculation (mem=482.426M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=482.656M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 482.7M) ***
*** Starting optFanout (482.7M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=482.7M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.601137
Start fixing timing ... (0:00:00.0 482.7M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.0 482.7M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.601137
*** Completed optFanout (0:00:00.1 482.7M)

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 482.7M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 60.114% **

*** starting 1-st reclaim pass: 610 instances 
*** starting 2-nd reclaim pass: 610 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 60.114% **
*** Finished Area Reclaim (0:00:00.1) ***
*** Starting trialRoute (mem=482.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1669200 1630500)
coreBox:    (350400 351000) (1319550 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 484.0M):
Est net length = 9.274e+04um = 4.631e+04H + 4.643e+04V
Usage: (17.0%H 26.6%V) = (6.165e+04um 1.171e+05um) = (4997 3903)
Obstruct: 2288 = 1160 (27.4%H) + 1128 (26.7%V)
Overflow: 134 = 6 (0.19% H) + 128 (4.14% V)

Phase 1b route (0:00:00.0 486.5M):
Usage: (17.0%H 26.6%V) = (6.158e+04um 1.171e+05um) = (4992 3903)
Overflow: 134 = 6 (0.19% H) + 128 (4.13% V)

Phase 1c route (0:00:00.0 486.5M):
Usage: (17.0%H 26.6%V) = (6.135e+04um 1.172e+05um) = (4973 3906)
Overflow: 122 = 6 (0.19% H) + 117 (3.76% V)

Phase 1d route (0:00:00.0 486.5M):
Usage: (17.0%H 26.8%V) = (6.156e+04um 1.177e+05um) = (4990 3924)
Overflow: 96 = 2 (0.07% H) + 94 (3.03% V)

Phase 1e route (0:00:00.0 487.2M):
Usage: (17.0%H 26.8%V) = (6.158e+04um 1.182e+05um) = (4991 3938)
Overflow: 76 = 0 (0.00% H) + 76 (2.47% V)

Phase 1f route (0:00:00.0 487.2M):
Usage: (17.2%H 27.0%V) = (6.241e+04um 1.186e+05um) = (5041 3954)
Overflow: 53 = 0 (0.00% H) + 53 (1.71% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.16%
 -1:	0	 0.00%	46	 1.48%
--------------------------------------
  0:	8	 0.26%	326	10.51%
  1:	139	 4.53%	331	10.67%
  2:	38	 1.24%	329	10.61%
  3:	178	 5.80%	286	 9.22%
  4:	104	 3.39%	252	 8.12%
  5:	168	 5.47%	1388	44.75%
  6:	277	 9.02%	80	 2.58%
  7:	370	12.05%	13	 0.42%
  8:	297	 9.67%	21	 0.68%
  9:	326	10.62%	11	 0.35%
 10:	927	30.20%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%


Global route (cpu=0.0s real=0.0s 484.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (17.2%H 27.0%V) = (6.241e+04um 1.186e+05um) = (5041 3954)
Overflow: 53 = 0 (0.00% H) + 53 (1.71% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	5	 0.16%
 -1:	0	 0.00%	46	 1.48%
--------------------------------------
  0:	8	 0.26%	326	10.51%
  1:	139	 4.53%	331	10.67%
  2:	38	 1.24%	329	10.61%
  3:	178	 5.80%	286	 9.22%
  4:	104	 3.39%	252	 8.12%
  5:	168	 5.47%	1388	44.75%
  6:	277	 9.02%	80	 2.58%
  7:	370	12.05%	13	 0.42%
  8:	297	 9.67%	21	 0.68%
  9:	326	10.62%	11	 0.35%
 10:	927	30.20%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 482.7M) ***


Total length: 9.680e+04um, number of vias: 4588
M1(H) length: 0.000e+00um, number of vias: 2465
M2(V) length: 5.128e+04um, number of vias: 2123
M3(H) length: 4.551e+04um
*** Completed Phase 2 route (0:00:00.0 482.7M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=482.7M) ***
Peak Memory Usage was 482.7M 
*** Finished trialRoute (cpu=0:00:00.1 mem=482.7M) ***

Extraction called for design 'lab7_layout_design' of instances=3657 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 475.973M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 482.5M)
Number of Loop : 0
Start delay calculation (mem=482.488M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=482.719M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 482.7M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 482.7M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 482.7M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=482.7M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=476.0M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=476.0M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=3613 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=782 #term=2513 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 3613 single + 0 double + 0 multi
Total standard cell length = 18.0240 (mm), area = 0.5407 (mm^2)
Average module density = 0.602.
Density for the design = 0.602.
       = stdcell_area 7510 (540720 um^2) / alloc_area 12482 (898722 um^2).
Pin Density = 0.335.
            = total # of pins 2513 / total Instance area 7510.
Identified 2859 spare or floating instances, with no clusters.
Iteration 10: Total net bbox = 7.668e+04 (4.05e+04 3.62e+04)
              Est.  stn bbox = 9.022e+04 (4.76e+04 4.26e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 482.7M
Iteration 11: Total net bbox = 7.902e+04 (4.06e+04 3.84e+04)
              Est.  stn bbox = 9.270e+04 (4.77e+04 4.50e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 482.7M
*** cost = 7.902e+04 (4.06e+04 3.84e+04) (cpu for global=0:00:00.2) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.2 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.2, real=0:00:00.0)
move report: preRPlace moves 923 insts, mean move: 7.93 um, max move: 56.40 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/U13): (825.60, 471.00) --> (799.20, 441.00)
Placement tweakage begins.
wire length = 8.043e+04 = 4.138e+04 H + 3.905e+04 V
wire length = 7.606e+04 = 3.717e+04 H + 3.889e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 676 insts, mean move: 13.96 um, max move: 55.20 um
	max move on inst (FILLER_4820): (1034.40, 861.00) --> (1089.60, 861.00)
move report: rPlace moves 1207 insts, mean move: 12.27 um, max move: 75.60 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/URFC/U31): (976.80, 531.00) --> (1022.40, 561.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        75.60 um
  inst (I0/LD/T_FIFO/IP_FIFO/URFC/U31) with max move: (976.8, 531) -> (1022.4, 561)
  mean    (X+Y) =        13.38 um
Total instances flipped for WireLenOpt: 26
Total instances flipped, including legalization: 116
Total instances moved : 425
*** cpu=0:00:00.3   mem=482.7M  mem(used)=0.0M***
Total net length = 7.558e+04 (3.717e+04 3.840e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:00.7, real=0:00:01.0, mem=482.7M) ***
default core: bins with density >  0.75 = 12.5 % ( 2 / 16 )
*** Free Virtual Timing Model ...(mem=476.0M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 3, real = 0: 0: 2, mem = 476.0M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 3613
*info: Unplaced = 0
Placement Density:60.11%(540720/899496)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Mar  6 13:58:09 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg76/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin1.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_16986.conf) srouteConnectPowerBump set to false
(from .sroute_16986.conf) routeSpecial set to true
(from .sroute_16986.conf) srouteConnectBlockPin set to false
(from .sroute_16986.conf) srouteFollowCorePinEnd set to 3
(from .sroute_16986.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_16986.conf) sroutePadPinAllPorts set to true
(from .sroute_16986.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 873.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 27 used
Read in 3657 components
  3613 core components: 0 unplaced, 3469 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 7228 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 64
  Number of Followpin connections: 32
End power routing: cpu: 0:00:00, real: 0:00:00, peak: 873.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Fri Mar  6 13:58:09 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Fri Mar  6 13:58:09 2015

sroute post-processing starts at Fri Mar  6 13:58:09 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Fri Mar  6 13:58:09 2015


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:0
sroute: Total Memory used = 0.11 megs
sroute: Total Peak Memory used = 476.09 megs
<CMD> trialRoute
*** Starting trialRoute (mem=476.1M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1669200 1630500)
coreBox:    (350400 351000) (1319550 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 477.4M):
Est net length = 9.064e+04um = 4.598e+04H + 4.466e+04V
Usage: (16.9%H 26.2%V) = (6.105e+04um 1.153e+05um) = (4946 3841)
Obstruct: 2285 = 1160 (27.4%H) + 1125 (26.6%V)
Overflow: 136 = 2 (0.07% H) + 134 (4.31% V)

Phase 1b route (0:00:00.0 479.9M):
Usage: (16.8%H 26.2%V) = (6.097e+04um 1.153e+05um) = (4940 3841)
Overflow: 135 = 2 (0.07% H) + 133 (4.28% V)

Phase 1c route (0:00:00.0 479.9M):
Usage: (16.8%H 26.3%V) = (6.080e+04um 1.156e+05um) = (4926 3853)
Overflow: 122 = 2 (0.07% H) + 120 (3.88% V)

Phase 1d route (0:00:00.0 479.9M):
Usage: (16.9%H 26.4%V) = (6.101e+04um 1.161e+05um) = (4943 3870)
Overflow: 105 = 0 (0.00% H) + 105 (3.37% V)

Phase 1e route (0:00:00.0 480.5M):
Usage: (16.9%H 26.4%V) = (6.115e+04um 1.165e+05um) = (4955 3881)
Overflow: 92 = 0 (0.00% H) + 92 (2.97% V)

Phase 1f route (0:00:00.0 480.5M):
Usage: (17.1%H 26.7%V) = (6.207e+04um 1.177e+05um) = (5021 3923)
Overflow: 53 = 0 (0.00% H) + 53 (1.70% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	9	 0.29%
 -1:	0	 0.00%	40	 1.29%
--------------------------------------
  0:	5	 0.16%	346	11.14%
  1:	139	 4.53%	329	10.60%
  2:	45	 1.47%	298	 9.60%
  3:	182	 5.93%	264	 8.50%
  4:	113	 3.68%	286	 9.21%
  5:	174	 5.67%	1394	44.90%
  6:	238	 7.75%	78	 2.51%
  7:	364	11.86%	14	 0.45%
  8:	300	 9.77%	19	 0.61%
  9:	336	10.94%	14	 0.45%
 10:	936	30.49%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%


Global route (cpu=0.0s real=0.0s 478.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (17.1%H 26.7%V) = (6.207e+04um 1.177e+05um) = (5021 3923)
Overflow: 53 = 0 (0.00% H) + 53 (1.70% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	9	 0.29%
 -1:	0	 0.00%	40	 1.29%
--------------------------------------
  0:	5	 0.16%	346	11.14%
  1:	139	 4.53%	329	10.60%
  2:	45	 1.47%	298	 9.60%
  3:	182	 5.93%	264	 8.50%
  4:	113	 3.68%	286	 9.21%
  5:	174	 5.67%	1394	44.90%
  6:	238	 7.75%	78	 2.51%
  7:	364	11.86%	14	 0.45%
  8:	300	 9.77%	19	 0.61%
  9:	336	10.94%	14	 0.45%
 10:	936	30.49%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 476.1M) ***


Total length: 9.556e+04um, number of vias: 4558
M1(H) length: 0.000e+00um, number of vias: 2465
M2(V) length: 5.001e+04um, number of vias: 2093
M3(H) length: 4.555e+04um
*** Completed Phase 2 route (0:00:00.0 476.1M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=476.1M) ***
Peak Memory Usage was 476.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=476.1M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=476.1M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1669200 1630500)
coreBox:    (350400 351000) (1319550 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 477.4M):
Est net length = 9.064e+04um = 4.598e+04H + 4.466e+04V
Usage: (16.9%H 26.2%V) = (6.105e+04um 1.153e+05um) = (4946 3841)
Obstruct: 2285 = 1160 (27.4%H) + 1125 (26.6%V)
Overflow: 136 = 2 (0.07% H) + 134 (4.31% V)

Phase 1b route (0:00:00.0 479.9M):
Usage: (16.8%H 26.2%V) = (6.097e+04um 1.153e+05um) = (4940 3841)
Overflow: 135 = 2 (0.07% H) + 133 (4.28% V)

Phase 1c route (0:00:00.0 479.9M):
Usage: (16.8%H 26.3%V) = (6.080e+04um 1.156e+05um) = (4926 3853)
Overflow: 122 = 2 (0.07% H) + 120 (3.88% V)

Phase 1d route (0:00:00.0 479.9M):
Usage: (16.9%H 26.4%V) = (6.101e+04um 1.161e+05um) = (4943 3870)
Overflow: 105 = 0 (0.00% H) + 105 (3.37% V)

Phase 1e route (0:00:00.0 480.5M):
Usage: (16.9%H 26.4%V) = (6.115e+04um 1.165e+05um) = (4955 3881)
Overflow: 92 = 0 (0.00% H) + 92 (2.97% V)

Phase 1f route (0:00:00.0 480.5M):
Usage: (17.1%H 26.7%V) = (6.207e+04um 1.177e+05um) = (5021 3923)
Overflow: 53 = 0 (0.00% H) + 53 (1.70% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	9	 0.29%
 -1:	0	 0.00%	40	 1.29%
--------------------------------------
  0:	5	 0.16%	346	11.14%
  1:	139	 4.53%	329	10.60%
  2:	45	 1.47%	298	 9.60%
  3:	182	 5.93%	264	 8.50%
  4:	113	 3.68%	286	 9.21%
  5:	174	 5.67%	1394	44.90%
  6:	238	 7.75%	78	 2.51%
  7:	364	11.86%	14	 0.45%
  8:	300	 9.77%	19	 0.61%
  9:	336	10.94%	14	 0.45%
 10:	936	30.49%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%


Global route (cpu=0.0s real=0.0s 478.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (17.1%H 26.7%V) = (6.207e+04um 1.177e+05um) = (5021 3923)
Overflow: 53 = 0 (0.00% H) + 53 (1.70% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	9	 0.29%
 -1:	0	 0.00%	40	 1.29%
--------------------------------------
  0:	5	 0.16%	346	11.14%
  1:	139	 4.53%	329	10.60%
  2:	45	 1.47%	298	 9.60%
  3:	182	 5.93%	264	 8.50%
  4:	113	 3.68%	286	 9.21%
  5:	174	 5.67%	1394	44.90%
  6:	238	 7.75%	78	 2.51%
  7:	364	11.86%	14	 0.45%
  8:	300	 9.77%	19	 0.61%
  9:	336	10.94%	14	 0.45%
 10:	936	30.49%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 476.1M) ***


Total length: 9.556e+04um, number of vias: 4558
M1(H) length: 0.000e+00um, number of vias: 2465
M2(V) length: 5.001e+04um, number of vias: 2093
M3(H) length: 4.555e+04um
*** Completed Phase 2 route (0:00:00.0 476.1M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=476.1M) ***
Peak Memory Usage was 476.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=476.1M) ***

Extraction called for design 'lab7_layout_design' of instances=3657 and nets=787 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 476.086M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.306  | 94.306  | 95.341  | 96.923  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.433   |     10 (10)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.114%
Routing Overflow: 0.00% H and 1.70% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.47 sec
Total Real time: 0.0 sec
Total Memory Usage: 482.832031 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 482.8M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=482.8M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=482.8M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.306  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     10 (10)      |   -0.433   |     10 (10)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.114%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 482.8M **
*info: Start fixing DRV (Mem = 482.83M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (482.8M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 2 special nets excluded.
*info: 5 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=482.8M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.601137
Start fixing design rules ... (0:00:00.0 482.8M)
Done fixing design rule (0:00:00.2 482.8M)

Summary:
17 buffers added on 17 nets (with 3 drivers resized)

Density after buffering = 0.605379
default core: bins with density >  0.75 = 12.5 % ( 2 / 16 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.3, real=0:00:01.0)
move report: preRPlace moves 430 insts, mean move: 3.53 um, max move: 32.40 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U206): (472.80, 411.00) --> (470.40, 441.00)
move report: rPlace moves 430 insts, mean move: 3.53 um, max move: 32.40 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U206): (472.80, 411.00) --> (470.40, 441.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        32.40 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U206) with max move: (472.8, 411) -> (470.4, 441)
  mean    (X+Y) =         4.37 um
Total instances moved : 100
*** cpu=0:00:00.3   mem=483.0M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:00.6 482.9M)

*** Starting trialRoute (mem=482.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1669200 1630500)
coreBox:    (350400 351000) (1319550 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 484.2M):
Est net length = 9.085e+04um = 4.598e+04H + 4.487e+04V
Usage: (16.9%H 26.5%V) = (6.132e+04um 1.167e+05um) = (4968 3890)
Obstruct: 2287 = 1160 (27.4%H) + 1127 (26.6%V)
Overflow: 132 = 0 (0.00% H) + 132 (4.25% V)

Phase 1b route (0:00:00.0 486.7M):
Usage: (16.9%H 26.5%V) = (6.124e+04um 1.167e+05um) = (4962 3890)
Overflow: 130 = 0 (0.00% H) + 130 (4.19% V)

Phase 1c route (0:00:00.0 486.7M):
Usage: (16.9%H 26.6%V) = (6.108e+04um 1.169e+05um) = (4949 3897)
Overflow: 120 = 0 (0.00% H) + 120 (3.86% V)

Phase 1d route (0:00:00.0 486.7M):
Usage: (16.9%H 26.7%V) = (6.126e+04um 1.174e+05um) = (4964 3913)
Overflow: 104 = 0 (0.00% H) + 104 (3.35% V)

Phase 1e route (0:00:00.0 487.3M):
Usage: (16.9%H 26.8%V) = (6.123e+04um 1.179e+05um) = (4961 3930)
Overflow: 95 = 0 (0.00% H) + 95 (3.05% V)

Phase 1f route (0:00:00.0 487.3M):
Usage: (17.2%H 27.0%V) = (6.254e+04um 1.188e+05um) = (5059 3959)
Overflow: 53 = 0 (0.00% H) + 53 (1.70% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	9	 0.29%
 -1:	0	 0.00%	40	 1.29%
--------------------------------------
  0:	5	 0.16%	360	11.60%
  1:	133	 4.33%	320	10.31%
  2:	47	 1.53%	304	 9.80%
  3:	192	 6.25%	259	 8.35%
  4:	128	 4.17%	281	 9.06%
  5:	168	 5.47%	1391	44.83%
  6:	234	 7.62%	78	 2.51%
  7:	363	11.82%	13	 0.42%
  8:	286	 9.32%	17	 0.55%
  9:	329	10.72%	17	 0.55%
 10:	947	30.85%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%


Global route (cpu=0.0s real=0.0s 484.8M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (17.2%H 27.0%V) = (6.254e+04um 1.188e+05um) = (5059 3959)
Overflow: 53 = 0 (0.00% H) + 53 (1.70% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	9	 0.29%
 -1:	0	 0.00%	40	 1.29%
--------------------------------------
  0:	5	 0.16%	360	11.60%
  1:	133	 4.33%	320	10.31%
  2:	47	 1.53%	304	 9.80%
  3:	192	 6.25%	259	 8.35%
  4:	128	 4.17%	281	 9.06%
  5:	168	 5.47%	1391	44.83%
  6:	234	 7.62%	78	 2.51%
  7:	363	11.82%	13	 0.42%
  8:	286	 9.32%	17	 0.55%
  9:	329	10.72%	17	 0.55%
 10:	947	30.85%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 482.9M) ***


Total length: 9.589e+04um, number of vias: 4629
M1(H) length: 0.000e+00um, number of vias: 2499
M2(V) length: 5.022e+04um, number of vias: 2130
M3(H) length: 4.567e+04um
*** Completed Phase 2 route (0:00:00.0 482.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=482.9M) ***
Peak Memory Usage was 482.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=482.9M) ***

Extraction called for design 'lab7_layout_design' of instances=3674 and nets=804 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 482.891M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 482.7M)
Number of Loop : 0
Start delay calculation (mem=482.660M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=482.891M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 482.9M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    10
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 482.89M).

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=482.9M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.972  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.538%
Routing Overflow: 0.00% H and 1.70% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 482.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 482.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.972  | 94.972  | 95.585  | 97.429  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.538%
Routing Overflow: 0.00% H and 1.70% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 482.9M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=482.9M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=483.0M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 483.020M)

Start to trace clock trees ...
*** Begin Tracer (mem=483.0M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=483.0M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=483.0M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=483.0M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1669200 1630500)
coreBox:    (350400 351000) (1319550 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 484.5M):
Est net length = 9.085e+04um = 4.598e+04H + 4.487e+04V
Usage: (16.9%H 26.5%V) = (6.132e+04um 1.167e+05um) = (4968 3890)
Obstruct: 2287 = 1160 (27.4%H) + 1127 (26.6%V)
Overflow: 132 = 0 (0.00% H) + 132 (4.25% V)

Phase 1b route (0:00:00.0 487.0M):
Usage: (16.9%H 26.5%V) = (6.124e+04um 1.167e+05um) = (4962 3890)
Overflow: 130 = 0 (0.00% H) + 130 (4.19% V)

Phase 1c route (0:00:00.0 487.0M):
Usage: (16.9%H 26.6%V) = (6.108e+04um 1.169e+05um) = (4949 3897)
Overflow: 120 = 0 (0.00% H) + 120 (3.86% V)

Phase 1d route (0:00:00.0 487.0M):
Usage: (16.9%H 26.7%V) = (6.126e+04um 1.174e+05um) = (4964 3913)
Overflow: 104 = 0 (0.00% H) + 104 (3.35% V)

Phase 1e route (0:00:00.0 487.6M):
Usage: (16.9%H 26.8%V) = (6.123e+04um 1.179e+05um) = (4961 3930)
Overflow: 95 = 0 (0.00% H) + 95 (3.05% V)

Phase 1f route (0:00:00.0 487.6M):
Usage: (17.2%H 27.0%V) = (6.254e+04um 1.188e+05um) = (5059 3959)
Overflow: 53 = 0 (0.00% H) + 53 (1.70% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	9	 0.29%
 -1:	0	 0.00%	40	 1.29%
--------------------------------------
  0:	5	 0.16%	360	11.60%
  1:	133	 4.33%	320	10.31%
  2:	47	 1.53%	304	 9.80%
  3:	192	 6.25%	259	 8.35%
  4:	128	 4.17%	281	 9.06%
  5:	168	 5.47%	1391	44.83%
  6:	234	 7.62%	78	 2.51%
  7:	363	11.82%	13	 0.42%
  8:	286	 9.32%	17	 0.55%
  9:	329	10.72%	17	 0.55%
 10:	947	30.85%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%


Global route (cpu=0.0s real=0.0s 485.1M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (17.2%H 27.0%V) = (6.254e+04um 1.188e+05um) = (5059 3959)
Overflow: 53 = 0 (0.00% H) + 53 (1.70% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	9	 0.29%
 -1:	0	 0.00%	40	 1.29%
--------------------------------------
  0:	5	 0.16%	360	11.60%
  1:	133	 4.33%	320	10.31%
  2:	47	 1.53%	304	 9.80%
  3:	192	 6.25%	259	 8.35%
  4:	128	 4.17%	281	 9.06%
  5:	168	 5.47%	1391	44.83%
  6:	234	 7.62%	78	 2.51%
  7:	363	11.82%	13	 0.42%
  8:	286	 9.32%	17	 0.55%
  9:	329	10.72%	17	 0.55%
 10:	947	30.85%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 483.1M) ***


Total length: 9.589e+04um, number of vias: 4629
M1(H) length: 0.000e+00um, number of vias: 2499
M2(V) length: 5.022e+04um, number of vias: 2130
M3(H) length: 4.567e+04um
*** Completed Phase 2 route (0:00:00.0 483.1M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=483.1M) ***
Peak Memory Usage was 483.2M 
*** Finished trialRoute (cpu=0:00:00.1 mem=483.1M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=476.3M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1669200 1630500)
coreBox:    (350400 351000) (1319550 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 477.6M):
Est net length = 9.085e+04um = 4.598e+04H + 4.487e+04V
Usage: (16.9%H 26.5%V) = (6.132e+04um 1.167e+05um) = (4968 3890)
Obstruct: 2287 = 1160 (27.4%H) + 1127 (26.6%V)
Overflow: 132 = 0 (0.00% H) + 132 (4.25% V)

Phase 1b route (0:00:00.0 480.1M):
Usage: (16.9%H 26.5%V) = (6.124e+04um 1.167e+05um) = (4962 3890)
Overflow: 130 = 0 (0.00% H) + 130 (4.19% V)

Phase 1c route (0:00:00.0 480.1M):
Usage: (16.9%H 26.6%V) = (6.108e+04um 1.169e+05um) = (4949 3897)
Overflow: 120 = 0 (0.00% H) + 120 (3.86% V)

Phase 1d route (0:00:00.0 480.1M):
Usage: (16.9%H 26.7%V) = (6.126e+04um 1.174e+05um) = (4964 3913)
Overflow: 104 = 0 (0.00% H) + 104 (3.35% V)

Phase 1e route (0:00:00.0 480.8M):
Usage: (16.9%H 26.8%V) = (6.123e+04um 1.179e+05um) = (4961 3930)
Overflow: 95 = 0 (0.00% H) + 95 (3.05% V)

Phase 1f route (0:00:00.0 480.8M):
Usage: (17.2%H 27.0%V) = (6.254e+04um 1.188e+05um) = (5059 3959)
Overflow: 53 = 0 (0.00% H) + 53 (1.70% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	9	 0.29%
 -1:	0	 0.00%	40	 1.29%
--------------------------------------
  0:	5	 0.16%	360	11.60%
  1:	133	 4.33%	320	10.31%
  2:	47	 1.53%	304	 9.80%
  3:	192	 6.25%	259	 8.35%
  4:	128	 4.17%	281	 9.06%
  5:	168	 5.47%	1391	44.83%
  6:	234	 7.62%	78	 2.51%
  7:	363	11.82%	13	 0.42%
  8:	286	 9.32%	17	 0.55%
  9:	329	10.72%	17	 0.55%
 10:	947	30.85%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%


Global route (cpu=0.0s real=0.0s 478.2M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (17.2%H 27.0%V) = (6.254e+04um 1.188e+05um) = (5059 3959)
Overflow: 53 = 0 (0.00% H) + 53 (1.70% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	9	 0.29%
 -1:	0	 0.00%	40	 1.29%
--------------------------------------
  0:	5	 0.16%	360	11.60%
  1:	133	 4.33%	320	10.31%
  2:	47	 1.53%	304	 9.80%
  3:	192	 6.25%	259	 8.35%
  4:	128	 4.17%	281	 9.06%
  5:	168	 5.47%	1391	44.83%
  6:	234	 7.62%	78	 2.51%
  7:	363	11.82%	13	 0.42%
  8:	286	 9.32%	17	 0.55%
  9:	329	10.72%	17	 0.55%
 10:	947	30.85%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%



*** Completed Phase 1 route (0:00:00.0 476.3M) ***


Total length: 9.589e+04um, number of vias: 4629
M1(H) length: 0.000e+00um, number of vias: 2499
M2(V) length: 5.022e+04um, number of vias: 2130
M3(H) length: 4.567e+04um
*** Completed Phase 2 route (0:00:00.0 476.3M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=476.3M) ***
Peak Memory Usage was 476.3M 
*** Finished trialRoute (cpu=0:00:00.1 mem=476.3M) ***

Extraction called for design 'lab7_layout_design' of instances=3674 and nets=804 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 476.316M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.987  | 91.987  | 93.565  | 96.503  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.538%
Routing Overflow: 0.00% H and 1.70% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.4 sec
Total Real time: 1.0 sec
Total Memory Usage: 483.0625 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=3674 and nets=804 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 483.062M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 476.3M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=476.3M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=476.3M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:07:06, mem=476.3M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.1, REAL=0:00:00.0, totSessionCpu=0:07:06, mem=483.3M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.3, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.3   mem=476.5M  mem(used)=0.1M***
Ripped up 0 affected routes.
Total net length = 7.997e+04 (3.962e+04 4.034e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 = 12.5 % ( 2 / 16 )
*** Starting trialRoute (mem=476.4M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (1669200 1630500)
coreBox:    (350400 351000) (1319550 1281000)
There are 1 prerouted nets with extraSpace.

Phase 1a route (0:00:00.0 477.7M):
Est net length = 9.085e+04um = 4.598e+04H + 4.487e+04V
Usage: (16.9%H 26.5%V) = (6.132e+04um 1.167e+05um) = (4968 3890)
Obstruct: 2287 = 1160 (27.4%H) + 1127 (26.6%V)
Overflow: 132 = 0 (0.00% H) + 132 (4.25% V)

Phase 1b route (0:00:00.0 480.2M):
Usage: (16.9%H 26.5%V) = (6.124e+04um 1.167e+05um) = (4962 3890)
Overflow: 130 = 0 (0.00% H) + 130 (4.19% V)

Phase 1c route (0:00:00.0 480.2M):
Usage: (16.9%H 26.6%V) = (6.108e+04um 1.169e+05um) = (4949 3897)
Overflow: 120 = 0 (0.00% H) + 120 (3.86% V)

Phase 1d route (0:00:00.0 480.2M):
Usage: (16.9%H 26.7%V) = (6.126e+04um 1.174e+05um) = (4964 3913)
Overflow: 104 = 0 (0.00% H) + 104 (3.35% V)

Phase 1e route (0:00:00.0 480.9M):
Usage: (16.9%H 26.8%V) = (6.123e+04um 1.179e+05um) = (4961 3930)
Overflow: 95 = 0 (0.00% H) + 95 (3.05% V)

Phase 1f route (0:00:00.0 480.9M):
Usage: (17.2%H 27.0%V) = (6.254e+04um 1.188e+05um) = (5059 3959)
Overflow: 53 = 0 (0.00% H) + 53 (1.70% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	9	 0.29%
 -1:	0	 0.00%	40	 1.29%
--------------------------------------
  0:	5	 0.16%	360	11.60%
  1:	133	 4.33%	320	10.31%
  2:	47	 1.53%	304	 9.80%
  3:	192	 6.25%	259	 8.35%
  4:	128	 4.17%	281	 9.06%
  5:	168	 5.47%	1391	44.83%
  6:	234	 7.62%	78	 2.51%
  7:	363	11.82%	13	 0.42%
  8:	286	 9.32%	17	 0.55%
  9:	329	10.72%	17	 0.55%
 10:	947	30.85%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%


Global route (cpu=0.0s real=0.0s 478.3M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (17.2%H 27.0%V) = (6.254e+04um 1.188e+05um) = (5059 3959)
Overflow: 53 = 0 (0.00% H) + 53 (1.70% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	9	 0.29%
 -1:	0	 0.00%	40	 1.29%
--------------------------------------
  0:	5	 0.16%	360	11.60%
  1:	133	 4.33%	320	10.31%
  2:	47	 1.53%	304	 9.80%
  3:	192	 6.25%	259	 8.35%
  4:	128	 4.17%	281	 9.06%
  5:	168	 5.47%	1391	44.83%
  6:	234	 7.62%	78	 2.51%
  7:	363	11.82%	13	 0.42%
  8:	286	 9.32%	17	 0.55%
  9:	329	10.72%	17	 0.55%
 10:	947	30.85%	14	 0.45%
 14:	116	 3.78%	0	 0.00%
 15:	122	 3.97%	0	 0.00%



*** Completed Phase 1 route (0:00:00.1 476.4M) ***


Total length: 9.589e+04um, number of vias: 4629
M1(H) length: 0.000e+00um, number of vias: 2499
M2(V) length: 5.022e+04um, number of vias: 2130
M3(H) length: 4.567e+04um
*** Completed Phase 2 route (0:00:00.1 476.4M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=476.4M) ***
Peak Memory Usage was 476.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=476.4M) ***

Extraction called for design 'lab7_layout_design' of instances=3674 and nets=804 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 476.410M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 482.9M)
Number of Loop : 0
Start delay calculation (mem=482.926M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=483.156M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 483.2M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 483.2M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 483.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.987  | 91.987  | 93.565  | 96.503  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.157  |  0.459  |  0.157  |  3.389  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.538%
Routing Overflow: 0.00% H and 1.70% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 476.4M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 476.4M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=476.4M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=476.4M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.987  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.538%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 483.2M **
*** Starting optimizing excluded clock nets MEM= 483.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 483.2M) ***
*** Starting optimizing excluded clock nets MEM= 483.2M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 483.2M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 483.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.987  | 91.987  | 93.565  | 96.503  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 60.538%
Routing Overflow: 0.00% H and 1.70% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:01, mem = 483.2M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]/CLK 813.4(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]/CLK 773.5(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 773.5~813.4(ps)        0~100000(ps)        
Fall Phase Delay               : 736.3~777.3(ps)        0~100000(ps)        
Trig. Edge Skew                : 39.9(ps)               300(ps)             
Rise Skew                      : 39.9(ps)               
Fall Skew                      : 41(ps)                 
Max. Rise Buffer Tran.         : 408.2(ps)              400(ps)             
Max. Fall Buffer Tran.         : 410.8(ps)              400(ps)             
Max. Rise Sink Tran.           : 365.8(ps)              400(ps)             
Max. Fall Sink Tran.           : 366.4(ps)              400(ps)             
Min. Rise Buffer Tran.         : 80.6(ps)               0(ps)               
Min. Fall Buffer Tran.         : 72.9(ps)               0(ps)               
Min. Rise Sink Tran.           : 303.9(ps)              0(ps)               
Min. Fall Sink Tran.           : 305(ps)                0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 39.6(ps)               
  I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg/CLK(R)->
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=483.2M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 4930 filler insts (cell FILL / prefix FILLER).
*INFO: Total 4930 filler insts added - prefix FILLER (CPU: 0:00:00.1).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> addMetalFill -layer {1 2 3} -nets {gnd vdd}
**WARN: (ENCMF-126):	Layer [1] has smaller min_width(800) than the value in LEF file. Program default change to (900)
**WARN: (ENCMF-139):	Layer [1] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-126):	Layer [2] has smaller min_width(800) than the value in LEF file. Program default change to (900)
**WARN: (ENCMF-139):	Layer [2] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-126):	Layer [3] has smaller min_width(800) than the value in LEF file. Program default change to (1500)
**WARN: (ENCMF-139):	Layer [3] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-5033):	Layer  0 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  0 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  0 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  0 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
**WARN: (ENCMF-5033):	Layer  1 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  1 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  1 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  1 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
**WARN: (ENCMF-5033):	Layer  2 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  2 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  2 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  2 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
************************
Timing Aware on 
P/G Nets: 2
Signal Nets: 791
Clock Nets: 11
************************
Density calculation ...... Slot :   1 of   4
Density calculation ...... Slot :   2 of   4
Density calculation ...... Slot :   3 of   4
Density calculation ...... Slot :   4 of   4
Density calculation ...... Slot :   1 of   4
Density calculation ...... Slot :   2 of   4
Density calculation ...... Slot :   3 of   4
Density calculation ...... Slot :   4 of   4
End of Density Calculation : cpu: 0:00:00, real: 0:00:00, peak: 873.00 megs
process data during iteration   1 in region   1 of 36.
process data during iteration   1 in region   6 of 36.
process data during iteration   1 in region  11 of 36.
process data during iteration   1 in region  16 of 36.
process data during iteration   1 in region  21 of 36.
process data during iteration   1 in region  26 of 36.
process data during iteration   1 in region  31 of 36.
process data during iteration   1 in region  36 of 36.
process data during iteration   2 in region   1 of 36.
process data during iteration   2 in region   6 of 36.
process data during iteration   2 in region  11 of 36.
process data during iteration   2 in region  16 of 36.
process data during iteration   2 in region  21 of 36.
process data during iteration   2 in region  26 of 36.
process data during iteration   2 in region  31 of 36.
process data during iteration   2 in region  36 of 36.
End metal filling: cpu:  0:00:01.9,  real:  0:00:02.0,  mem  486.70  megs.
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Mar  6 13:58:16 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg76/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin1.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_16986.conf) srouteConnectPowerBump set to false
(from .sroute_16986.conf) routeSpecial set to true
(from .sroute_16986.conf) srouteFollowCorePinEnd set to 3
(from .sroute_16986.conf) srouteFollowPadPin set to true
(from .sroute_16986.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_16986.conf) sroutePadPinAllPorts set to true
(from .sroute_16986.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 879.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 28 used
Read in 8604 components
  8560 core components: 0 unplaced, 8416 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 17122 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:01, real: 0:00:01, peak: 888.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:1
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.12 megs
sroute: Total Peak Memory used = 486.18 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Fri Mar  6 13:58:18 2015
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Mar  6 13:58:18 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar  6 13:58:18 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        1806      64.12%
#  Metal 2        V        1806      45.02%
#  Metal 3        H        1806      45.74%
#  ------------------------------------------
#  Total                   5418      51.62%
#
#  11 nets (1.37%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 488.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 488.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 488.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 488.00 (Mb)
#
#start global routing iteration 4...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 488.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon       OverCon       OverCon          
#                  #Gcell        #Gcell        #Gcell    %Gcell
#     Layer           (1)           (2)           (3)   OverCon
#  ------------------------------------------------------------
#   Metal 1      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#   Metal 2      6(0.60%)      2(0.20%)      1(0.10%)   (0.91%)
#   Metal 3      0(0.00%)      0(0.00%)      0(0.00%)   (0.00%)
#  ------------------------------------------------------------
#     Total      6(0.22%)      2(0.07%)      1(0.04%)   (0.33%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 3
#
#Complete Global Routing.
#Total wire length = 103701 um.
#Total half perimeter of net bounding box = 79515 um.
#Total wire length on LAYER metal1 = 1638 um.
#Total wire length on LAYER metal2 = 55809 um.
#Total wire length on LAYER metal3 = 46254 um.
#Total number of vias = 3312
#Up-Via Summary (total 3312):
#           
#-----------------------
#  Metal 1         1996
#  Metal 2         1316
#-----------------------
#                  3312 
#
#Max overcon = 3 tracks.
#Total overcon = 0.33%.
#Worst layer Gcell overcon rate = 0.91%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 0.00 (Mb)
#Total memory = 488.00 (Mb)
#Peak memory = 532.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 8
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 490.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 2
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#start 2nd optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 490.00 (Mb)
#Complete Detail Routing.
#Total wire length = 102234 um.
#Total half perimeter of net bounding box = 79515 um.
#Total wire length on LAYER metal1 = 7946 um.
#Total wire length on LAYER metal2 = 52363 um.
#Total wire length on LAYER metal3 = 41925 um.
#Total number of vias = 4833
#Up-Via Summary (total 4833):
#           
#-----------------------
#  Metal 1         2607
#  Metal 2         2226
#-----------------------
#                  4833 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 488.00 (Mb)
#Peak memory = 532.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = -7.00 (Mb)
#Total memory = 479.00 (Mb)
#Peak memory = 532.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 62
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar  6 13:58:20 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=8604 and nets=805 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_qaj9Sk_16986.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 479.4M)
Creating parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for storing RC.
Extracted 10.0343% (CPU Time= 0:00:00.0  MEM= 483.5M)
Extracted 20.0305% (CPU Time= 0:00:00.0  MEM= 483.5M)
Extracted 30.0267% (CPU Time= 0:00:00.0  MEM= 483.5M)
Extracted 40.0228% (CPU Time= 0:00:00.0  MEM= 483.5M)
Extracted 50.0381% (CPU Time= 0:00:00.0  MEM= 483.5M)
Extracted 60.0343% (CPU Time= 0:00:00.1  MEM= 483.5M)
Extracted 70.0305% (CPU Time= 0:00:00.1  MEM= 483.5M)
Extracted 80.0267% (CPU Time= 0:00:00.1  MEM= 483.5M)
Extracted 90.0228% (CPU Time= 0:00:00.1  MEM= 483.5M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 483.5M)
Nr. Extracted Resistors     : 10089
Nr. Extracted Ground Cap.   : 10853
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 479.430M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 479.4M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 8416
*info: Unplaced = 0
Placement Density:100.00%(899496/899496)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=8604 and nets=805 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_qaj9Sk_16986.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 479.4M)
Creating parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for storing RC.
Extracted 10.0343% (CPU Time= 0:00:00.0  MEM= 483.5M)
Extracted 20.0305% (CPU Time= 0:00:00.0  MEM= 483.5M)
Extracted 30.0267% (CPU Time= 0:00:00.0  MEM= 483.5M)
Extracted 40.0228% (CPU Time= 0:00:00.0  MEM= 483.5M)
Extracted 50.0381% (CPU Time= 0:00:00.1  MEM= 483.5M)
Extracted 60.0343% (CPU Time= 0:00:00.1  MEM= 483.5M)
Extracted 70.0305% (CPU Time= 0:00:00.1  MEM= 483.5M)
Extracted 80.0267% (CPU Time= 0:00:00.1  MEM= 483.5M)
Extracted 90.0228% (CPU Time= 0:00:00.1  MEM= 483.5M)
Extracted 100% (CPU Time= 0:00:00.1  MEM= 483.5M)
Nr. Extracted Resistors     : 10089
Nr. Extracted Ground Cap.   : 10853
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.2  Real Time: 0:00:00.0  MEM: 479.430M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 485.9M)
Number of Loop : 0
Start delay calculation (mem=485.945M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 491.0M)
Closing parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq'. 799 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=487.180M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 487.2M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 91.920  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 487.2M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 487.2M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 91.920  | 91.920  | 93.491  | 96.551  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 487.2M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Mar  6 13:58:21 2015

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (1669.5000, 1630.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {322.050 322.500 1350.750 1307.550} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:01.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Fri Mar  6 13:58:22 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.5  MEM: 1.000M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 490.2) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  28 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 28 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  100 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 100 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  19 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 19 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  65 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 65 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  561 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 561 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 16
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
**WARN: (ENCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 241
  Antenna     : 0
  Short       : 759
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.8  MEM: 54.5M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                           8604

Ports/Pins                             0

Nets                                5324
    metal layer metal1              1019
    metal layer metal2              3003
    metal layer metal3              1302

    Via Instances                   4833

Special Nets                         105
    metal layer metal1               101
    metal layer metal2                 4

    Via Instances                     72

Metal Fills                        29688
    metal layer metal1              9346
    metal layer metal2             13506
    metal layer metal3              6836

    Via Instances                  29688

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 56 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.2  MEM= 495.2M)
Closing parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq'. 799 times net's RC data read were performed.
<CMD> setMetalFill -layer metal1 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
<CMD> setMetalFill -layer metal2 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
<CMD> setMetalFill -layer metal3 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
<CMD> verifyMetalDensity -reportfile lab7_layout_design.density.rpt
**WARN: (ENCTCM-77):	Option "-reportfile" for command verifyMetalDensity is obsolete and will be removed in future release. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

******** Start: VERIFY DENSITY ********
Density calculation ...... Slot :   1 of   4
Density calculation ...... Slot :   2 of   4
Density calculation ...... Slot :   3 of   4
Density calculation ...... Slot :   4 of   4

A total of 431 density violation(s).
Windows < Min. Density = 431
Windows > Max. Density = 0

******** End: VERIFY DENSITY ********
VMD: elapsed time: 0.00
     (CPU Time: 0:00:00.2  MEM: 0.000M)

<CMD> selectMarker 900.0000 1050.0000 1000.0000 1150.0000 3 6 0
<CMD> loadConfig ./encounter.conf
**WARN: (ENCSYT-3033):	Cannot loadConfig after commitConfig.  This command is skipped.
<CMD> floorPlan -r 1.0 0.4 50 50 50 50
Snap core to left to manufacture grid: 49.9500.
Snap core to bottom to manufacture grid: 49.9500.
Snap core to right to manufacture grid: 49.9500.
Snap core to top to manufacture grid: 49.9500.
Adjusting Core to Left to: 50.4000. Core to Bottom to: 51.0000.
Horizontal Layer M1 offset = 1500 (derived)
Vertical Layer M2 offset = 1200 (derived)
Flip instance I0/LD/OCTRL/d_minus_reg_reg to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[5] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[4] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[3] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[2] to match row orient.
Flip instance I0/LD/T_SR_0/curr_val_reg[1] to match row orient.
Flip instance I0/LD/T_SR_1/curr_val_reg[7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][7] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][6] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][5] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][4] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[4][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[0][2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[6][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[3][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[1][1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[5][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[2][0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/binary_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/WPU1/gray_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/wrptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/full_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/UWFC/waddr_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/binary_r_reg[3] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/RPU1/gray_r_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r1_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[1] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/rwptr_r2_reg[0] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/empty_flag_r_reg to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[2] to match row orient.
Flip instance I0/LD/T_FIFO/IP_FIFO/URFC/raddr_reg[0] to match row orient.
Flip instance I0/LD/TIM/curr_state_reg[0] to match row orient.
Flip instance I0/LD/TIM/clk_cnt_reg[2] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[0] to match row orient.
Flip instance I0/LD/CTRL/bit_cnt_reg[1] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[0] to match row orient.
Flip instance I0/LD/CTRL/curr_state_reg[2] to match row orient.
**WARN: (ENCFP-317):	After resize, ROUTED pre-routed wires will be removed and FIXED pre-routed wires will be retained.
<CMD> addRing -spacing_bottom 9.9 -width_left 9.9 -width_bottom 9.9 -width_top 9.9 -spacing_top 9.9 -layer_bottom metal1 -width_right 9.9 -around core -center 1 -layer_top metal1 -spacing_right 9.9 -spacing_left 9.9 -layer_right metal2 -layer_left metal2 -offset_top 9.9 -offset_bottom 9.9 -offset_left 9.9 -offset_right 9.9 -nets { gnd vdd }


The power planner created 8 wires.

<CMD> setPlaceMode -congEffort medium
<CMD> placeDesign -inPlaceOpt
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** Starting placeDesign concurrent flow ***
*** Start deleteBufferTree ***
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 489.9M)
Number of Loop : 0
Start delay calculation (mem=489.895M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=490.125M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 490.1M) ***
Info: Detect buffers to remove automatically.
Analyzing netlist ...
Updating netlist
*summary: 17 instances (buffers/inverters) removed
*** Finish deleteBufferTree (0:00:00.1) ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=490.1M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=490.1M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=490.1M) ***
Options: timingDriven ignoreScan ignoreSpare pinGuide gpeffort=medium 
**WARN: (ENCDB-2082):	Scan chains were not defined, -ignoreScan option will be ignored. 
Please first define the scan chains before using this option.
#std cell=8543 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=782 #term=2513 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 8543 single + 0 double + 0 multi
Total standard cell length = 29.8608 (mm), area = 0.8958 (mm^2)
Average module density = 0.429.
Density for the design = 0.429.
       = stdcell_area 12442 (895824 um^2) / alloc_area 28981 (2086646 um^2).
Pin Density = 0.202.
            = total # of pins 2513 / total Instance area 12442.
Identified 7789 spare or floating instances, with no clusters.
Iteration  1: Total net bbox = 1.505e+05 (8.39e+04 6.66e+04)
              Est.  stn bbox = 1.505e+05 (8.39e+04 6.66e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 491.4M
Iteration  2: Total net bbox = 1.505e+05 (8.39e+04 6.66e+04)
              Est.  stn bbox = 1.505e+05 (8.39e+04 6.66e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 491.4M
Iteration  3: Total net bbox = 1.504e+05 (8.38e+04 6.66e+04)
              Est.  stn bbox = 1.504e+05 (8.38e+04 6.66e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 491.4M
Iteration  4: Total net bbox = 1.504e+05 (8.38e+04 6.66e+04)
              Est.  stn bbox = 1.504e+05 (8.38e+04 6.66e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 491.4M
Iteration  5: Total net bbox = 8.646e+04 (4.64e+04 4.00e+04)
              Est.  stn bbox = 8.646e+04 (4.64e+04 4.00e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 491.4M
Iteration  6: Total net bbox = 8.855e+04 (4.82e+04 4.04e+04)
              Est.  stn bbox = 8.855e+04 (4.82e+04 4.04e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 491.3M
Iteration  7: Total net bbox = 1.013e+05 (5.45e+04 4.68e+04)
              Est.  stn bbox = 1.206e+05 (6.47e+04 5.59e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 490.3M
Iteration  8: Total net bbox = 1.013e+05 (5.45e+04 4.68e+04)
              Est.  stn bbox = 1.206e+05 (6.47e+04 5.59e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 490.3M
Iteration  9: Total net bbox = 1.041e+05 (5.49e+04 4.92e+04)
              Est.  stn bbox = 1.243e+05 (6.54e+04 5.89e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 490.3M
Iteration 10: Total net bbox = 1.041e+05 (5.49e+04 4.92e+04)
              Est.  stn bbox = 1.243e+05 (6.54e+04 5.89e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 490.3M
Iteration 11: Total net bbox = 1.167e+05 (6.03e+04 5.64e+04)
              Est.  stn bbox = 1.376e+05 (7.10e+04 6.66e+04)
              cpu = 0:00:00.5 real = 0:00:01.0 mem = 490.3M
Iteration 12: Total net bbox = 1.165e+05 (5.91e+04 5.74e+04)
              Est.  stn bbox = 1.375e+05 (6.99e+04 6.76e+04)
              cpu = 0:00:00.0 real = 0:00:00.0 mem = 490.3M
*** cost = 1.165e+05 (5.91e+04 5.74e+04) (cpu for global=0:00:01.2) real=0:00:01.0***
Core Placement runtime cpu: 0:00:00.8 real: 0:00:01.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.6, real=0:00:00.0)
move report: preRPlace moves 1194 insts, mean move: 8.86 um, max move: 49.20 um
	max move on inst (FILLER_5742): (436.80, 771.00) --> (456.00, 741.00)
Placement tweakage begins.
wire length = 1.166e+05 = 5.914e+04 H + 5.745e+04 V
wire length = 1.106e+05 = 5.323e+04 H + 5.739e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 1003 insts, mean move: 14.39 um, max move: 57.60 um
	max move on inst (FILLER_9684): (1382.40, 1221.00) --> (1440.00, 1221.00)
move report: rPlace moves 2064 insts, mean move: 11.98 um, max move: 57.60 um
	max move on inst (FILLER_9684): (1382.40, 1221.00) --> (1440.00, 1221.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        55.20 um
  inst (I0/LD/U11) with max move: (698.4, 1131) -> (753.6, 1131)
  mean    (X+Y) =        12.91 um
Total instances flipped for WireLenOpt: 17
Total instances flipped, including legalization: 166
Total instances moved : 363
*** cpu=0:00:00.9   mem=490.4M  mem(used)=0.1M***
Total net length = 1.104e+05 (5.323e+04 5.720e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:02.2, real=0:00:03.0, mem=490.3M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 30 )
*** Free Virtual Timing Model ...(mem=483.5M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
setAnalysisMode  -domain allClockDomain -checkType setup -skew true -usefulSkew false -log true -warn true -caseAnalysis true -sequentialConstProp false -moduleIOCstr true -clockPropagation forcedIdeal -clkSrcPath false -timingSelfLoopsNoSkew false -asyncChecks async -useOutputPinCap true -latch true -latchDelayCalIteration 2 -timeBorrowing true -latchFullDelayCal false -clockGatingCheck true -enableMultipleDriveNet true -analysisType single -cppr false -clkNetsMarking beforeConstProp -honorVirtualPartition false -honorClockDomains true
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 483.5M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=483.5M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2228400 2170500)
coreBox:    (350400 351000) (1880250 1821000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 485.2M):
Est net length = 1.344e+05um = 6.616e+04H + 6.823e+04V
Usage: (8.5%H 10.4%V) = (8.394e+04um 1.411e+05um) = (6897 4703)
Obstruct: 2061 = 1028 (11.5%H) + 1033 (11.6%V)
Overflow: 34 = 1 (0.01% H) + 33 (0.41% V)

Phase 1b route (0:00:00.0 487.7M):
Usage: (8.5%H 10.4%V) = (8.380e+04um 1.411e+05um) = (6886 4703)
Overflow: 31 = 0 (0.00% H) + 31 (0.39% V)

Phase 1c route (0:00:00.0 487.7M):
Usage: (8.4%H 10.4%V) = (8.364e+04um 1.413e+05um) = (6873 4709)
Overflow: 24 = 0 (0.00% H) + 24 (0.30% V)

Phase 1d route (0:00:00.0 487.7M):
Usage: (8.4%H 10.4%V) = (8.365e+04um 1.413e+05um) = (6874 4709)
Overflow: 22 = 0 (0.00% H) + 22 (0.28% V)

Phase 1e route (0:00:00.0 488.4M):
Usage: (8.4%H 10.4%V) = (8.369e+04um 1.414e+05um) = (6877 4714)
Overflow: 16 = 0 (0.00% H) + 16 (0.20% V)

Phase 1f route (0:00:00.0 488.4M):
Usage: (8.4%H 10.4%V) = (8.373e+04um 1.417e+05um) = (6880 4721)
Overflow: 12 = 0 (0.00% H) + 12 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.03%
 -1:	0	 0.00%	9	 0.11%
--------------------------------------
  0:	0	 0.00%	211	 2.68%
  1:	90	 1.14%	446	 5.67%
  2:	1	 0.01%	405	 5.14%
  3:	138	 1.75%	634	 8.05%
  4:	110	 1.40%	801	10.18%
  5:	181	 2.30%	4909	62.36%
  6:	380	 4.82%	61	 0.77%
  7:	598	 7.59%	4	 0.05%
  8:	781	 9.91%	3	 0.04%
  9:	1091	13.85%	24	 0.30%
 10:	3363	42.69%	41	 0.52%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 16:	0	 0.00%	1	 0.01%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%


Global route (cpu=0.0s real=0.0s 485.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.4%H 10.4%V) = (8.373e+04um 1.417e+05um) = (6880 4721)
Overflow: 12 = 0 (0.00% H) + 12 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.03%
 -1:	0	 0.00%	9	 0.11%
--------------------------------------
  0:	0	 0.00%	211	 2.68%
  1:	90	 1.14%	446	 5.67%
  2:	1	 0.01%	405	 5.14%
  3:	138	 1.75%	634	 8.05%
  4:	110	 1.40%	801	10.18%
  5:	181	 2.30%	4909	62.36%
  6:	380	 4.82%	61	 0.77%
  7:	598	 7.59%	4	 0.05%
  8:	781	 9.91%	3	 0.04%
  9:	1091	13.85%	24	 0.30%
 10:	3363	42.69%	41	 0.52%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 16:	0	 0.00%	1	 0.01%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%



*** Completed Phase 1 route (0:00:00.1 483.7M) ***


Total length: 1.372e+05um, number of vias: 4585
M1(H) length: 0.000e+00um, number of vias: 2465
M2(V) length: 7.203e+04um, number of vias: 2120
M3(H) length: 6.518e+04um
*** Completed Phase 2 route (0:00:00.0 483.7M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=483.7M) ***
Peak Memory Usage was 483.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=483.7M) ***

Extraction called for design 'lab7_layout_design' of instances=8587 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 483.738M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 490.3M)
Number of Loop : 0
Start delay calculation (mem=490.254M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=490.484M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 490.5M) ***
*** Starting optFanout (490.5M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 3 special nets excluded.
*info: 6 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=490.5M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.398616
Start fixing timing ... (0:00:00.1 490.5M)
*info: Buffered 0 large fanout net (> 100 terms)
Done fixing timing (0:00:00.1 490.5M)

Summary:
0 buffer added on 0 net (with 0 driver resized)

Density after buffering = 0.398616
*** Completed optFanout (0:00:00.1 490.5M)

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 490.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
************ Recovering area ***************
Info: 16 io nets excluded
Info: 11 clock nets excluded from IPO operation.
*** Starting Area Reclaim ***
** Density before area reclaim = 39.862% **

*** starting 1-st reclaim pass: 610 instances 
*** starting 2-nd reclaim pass: 610 instances 


** Area Reclaim Summary: Buffer Deletion = 0 Declone = 0 Downsize = 0 **
** Density Change = 0.000% **
** Density after area reclaim = 39.862% **
*** Finished Area Reclaim (0:00:00.1) ***
*** Starting trialRoute (mem=490.5M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2228400 2170500)
coreBox:    (350400 351000) (1880250 1821000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 492.0M):
Est net length = 1.344e+05um = 6.616e+04H + 6.823e+04V
Usage: (8.5%H 10.4%V) = (8.394e+04um 1.411e+05um) = (6897 4703)
Obstruct: 2061 = 1028 (11.5%H) + 1033 (11.6%V)
Overflow: 34 = 1 (0.01% H) + 33 (0.41% V)

Phase 1b route (0:00:00.0 494.5M):
Usage: (8.5%H 10.4%V) = (8.380e+04um 1.411e+05um) = (6886 4703)
Overflow: 31 = 0 (0.00% H) + 31 (0.39% V)

Phase 1c route (0:00:00.0 494.5M):
Usage: (8.4%H 10.4%V) = (8.364e+04um 1.413e+05um) = (6873 4709)
Overflow: 24 = 0 (0.00% H) + 24 (0.30% V)

Phase 1d route (0:00:00.0 494.5M):
Usage: (8.4%H 10.4%V) = (8.365e+04um 1.413e+05um) = (6874 4709)
Overflow: 22 = 0 (0.00% H) + 22 (0.28% V)

Phase 1e route (0:00:00.0 495.1M):
Usage: (8.4%H 10.4%V) = (8.369e+04um 1.414e+05um) = (6877 4714)
Overflow: 16 = 0 (0.00% H) + 16 (0.20% V)

Phase 1f route (0:00:00.0 495.1M):
Usage: (8.4%H 10.4%V) = (8.373e+04um 1.417e+05um) = (6880 4721)
Overflow: 12 = 0 (0.00% H) + 12 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.03%
 -1:	0	 0.00%	9	 0.11%
--------------------------------------
  0:	0	 0.00%	211	 2.68%
  1:	90	 1.14%	446	 5.67%
  2:	1	 0.01%	405	 5.14%
  3:	138	 1.75%	634	 8.05%
  4:	110	 1.40%	801	10.18%
  5:	181	 2.30%	4909	62.36%
  6:	380	 4.82%	61	 0.77%
  7:	598	 7.59%	4	 0.05%
  8:	781	 9.91%	3	 0.04%
  9:	1091	13.85%	24	 0.30%
 10:	3363	42.69%	41	 0.52%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 16:	0	 0.00%	1	 0.01%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%


Global route (cpu=0.0s real=0.0s 492.6M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.4%H 10.4%V) = (8.373e+04um 1.417e+05um) = (6880 4721)
Overflow: 12 = 0 (0.00% H) + 12 (0.15% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	2	 0.03%
 -1:	0	 0.00%	9	 0.11%
--------------------------------------
  0:	0	 0.00%	211	 2.68%
  1:	90	 1.14%	446	 5.67%
  2:	1	 0.01%	405	 5.14%
  3:	138	 1.75%	634	 8.05%
  4:	110	 1.40%	801	10.18%
  5:	181	 2.30%	4909	62.36%
  6:	380	 4.82%	61	 0.77%
  7:	598	 7.59%	4	 0.05%
  8:	781	 9.91%	3	 0.04%
  9:	1091	13.85%	24	 0.30%
 10:	3363	42.69%	41	 0.52%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 16:	0	 0.00%	1	 0.01%
 17:	0	 0.00%	1	 0.01%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%



*** Completed Phase 1 route (0:00:00.0 490.5M) ***


Total length: 1.372e+05um, number of vias: 4585
M1(H) length: 0.000e+00um, number of vias: 2465
M2(V) length: 7.203e+04um, number of vias: 2120
M3(H) length: 6.518e+04um
*** Completed Phase 2 route (0:00:00.0 490.5M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=490.5M) ***
Peak Memory Usage was 490.7M 
*** Finished trialRoute (cpu=0:00:00.1 mem=490.5M) ***

Extraction called for design 'lab7_layout_design' of instances=8587 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 483.738M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 490.3M)
Number of Loop : 0
Start delay calculation (mem=490.254M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=490.484M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 490.5M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 490.5M **
*** Timing Is met
*** Check timing (0:00:00.0)
setClockDomains -fromType register -toType register 
**WARN: (ENCCTE-318):	Paths not in the reg2reg domain will be added 1000ns slack adjustment
*** Timing Is met
*** Check timing (0:00:00.0)
**optDesign ... cpu = 0:00:01, real = 0:00:00, mem = 490.5M **
*** Finished optDesign ***
*** Starting "NanoPlace(TM) placement v0.892.2.8.2.1 (mem=490.5M)" ...
*** Build Buffered Sizing Timing Model
(cpu=0:00:00.0 mem=483.7M) ***
*** Build Virtual Sizing Timing Model
(cpu=0:00:00.0 mem=483.7M) ***
Options: timingDriven ignoreSpare pinGuide gpeffort=medium 
#std cell=8543 #block=0 (0 floating + 0 preplaced) #ioInst=44 #net=782 #term=2513 #term/net=3.21, #fixedIo=44, #floatIo=0, #fixedPin=16, #floatPin=0
stdCell: 8543 single + 0 double + 0 multi
Total standard cell length = 29.8608 (mm), area = 0.8958 (mm^2)
Average module density = 0.429.
Density for the design = 0.429.
       = stdcell_area 12442 (895824 um^2) / alloc_area 28981 (2086646 um^2).
Pin Density = 0.202.
            = total # of pins 2513 / total Instance area 12442.
Identified 7789 spare or floating instances, with no clusters.
Iteration 12: Total net bbox = 1.132e+05 (5.50e+04 5.83e+04)
              Est.  stn bbox = 1.340e+05 (6.55e+04 6.85e+04)
              cpu = 0:00:00.2 real = 0:00:00.0 mem = 490.5M
Iteration 13: Total net bbox = 1.181e+05 (6.08e+04 5.73e+04)
              Est.  stn bbox = 1.389e+05 (7.16e+04 6.73e+04)
              cpu = 0:00:00.4 real = 0:00:00.0 mem = 490.5M
Iteration 14: Total net bbox = 1.168e+05 (5.94e+04 5.74e+04)
              Est.  stn bbox = 1.376e+05 (7.01e+04 6.74e+04)
              cpu = 0:00:00.1 real = 0:00:00.0 mem = 490.5M
*** cost = 1.168e+05 (5.94e+04 5.74e+04) (cpu for global=0:00:00.6) real=0:00:00.0***
Core Placement runtime cpu: 0:00:00.4 real: 0:00:00.0
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.4, real=0:00:01.0)
move report: preRPlace moves 127 insts, mean move: 3.59 um, max move: 14.40 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/U261): (537.60, 831.00) --> (523.20, 831.00)
Placement tweakage begins.
wire length = 1.168e+05 = 5.939e+04 H + 5.744e+04 V
wire length = 1.108e+05 = 5.347e+04 H + 5.737e+04 V
Placement tweakage ends.
move report: wireLenOpt moves 927 insts, mean move: 14.72 um, max move: 66.00 um
	max move on inst (I0/LD/CTRL/U62): (1142.40, 1191.00) --> (1178.40, 1161.00)
move report: rPlace moves 999 insts, mean move: 13.91 um, max move: 66.00 um
	max move on inst (I0/LD/CTRL/U62): (1142.40, 1191.00) --> (1178.40, 1161.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =        66.00 um
  inst (I0/LD/CTRL/U62) with max move: (1142.4, 1191) -> (1178.4, 1161)
  mean    (X+Y) =        14.46 um
Total instances flipped for WireLenOpt: 17
Total instances flipped, including legalization: 170
Total instances moved : 341
*** cpu=0:00:00.7   mem=490.6M  mem(used)=0.1M***
Total net length = 1.105e+05 (5.344e+04 5.704e+04) (ext = 0.000e+00)
*** End of Placement (cpu=0:00:01.5, real=0:00:02.0, mem=490.5M) ***
default core: bins with density >  0.75 =    0 % ( 0 / 30 )
*** Free Virtual Timing Model ...(mem=483.7M)
Starting IO pin assignment...
**WARN: (ENCSP-9025):	No scan chain specified/traced.
*** Finishing placeDesign concurrent flow ***
**placeDesign ... cpu = 0: 0: 5, real = 0: 0: 5, mem = 483.7M **
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> checkPlace
Begin checking placement ...
*info: Placed = 8543
*info: Unplaced = 0
Placement Density:39.86%(895824/2247336)
<CMD> sroute -noBlockPins -noPadRings
**WARN: (ENCSR-4053):	SRoute option "-noBlockPins" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
**WARN: (ENCSR-4053):	SRoute option "-noPadRings" is obsolete and has been replaced by "-connect". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-connect".
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Mar  6 14:02:46 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg76/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin1.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_16986.conf) srouteConnectPowerBump set to false
(from .sroute_16986.conf) routeSpecial set to true
(from .sroute_16986.conf) srouteConnectBlockPin set to false
(from .sroute_16986.conf) srouteFollowCorePinEnd set to 3
(from .sroute_16986.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_16986.conf) sroutePadPinAllPorts set to true
(from .sroute_16986.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 888.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 27 used
Read in 8587 components
  8543 core components: 0 unplaced, 8399 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 17088 terminals
Begin power routing ...
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 1  open: 1
  Number of Stripe ports routed: 0
  Number of Core ports routed: 100
  Number of Followpin connections: 50
End power routing: cpu: 0:00:00, real: 0:00:01, peak: 888.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...

sroute post-processing starts at Fri Mar  6 14:02:47 2015
The viaGen is rebuilding shadow vias for net gnd.
sroute post-processing ends at Fri Mar  6 14:02:47 2015

sroute post-processing starts at Fri Mar  6 14:02:47 2015
The viaGen is rebuilding shadow vias for net vdd.
sroute post-processing ends at Fri Mar  6 14:02:47 2015


sroute: Total CPU time used = 0:0:0
sroute: Total Real time used = 0:0:1
sroute: Total Memory used = 0.11 megs
sroute: Total Peak Memory used = 483.85 megs
<CMD> trialRoute
*** Starting trialRoute (mem=483.9M) ***

There are 0 pin guide points passed to trialRoute.
**WARN: (ENCTR-2325):	15 nets connect a pad term to a fterm without geometry and will not be routed.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2228400 2170500)
coreBox:    (350400 351000) (1880250 1821000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 485.3M):
Est net length = 1.343e+05um = 6.677e+04H + 6.754e+04V
Usage: (8.5%H 10.3%V) = (8.474e+04um 1.409e+05um) = (6963 4696)
Obstruct: 2061 = 1028 (11.5%H) + 1033 (11.6%V)
Overflow: 35 = 0 (0.00% H) + 35 (0.45% V)

Phase 1b route (0:00:00.0 487.8M):
Usage: (8.5%H 10.3%V) = (8.457e+04um 1.409e+05um) = (6949 4696)
Overflow: 35 = 0 (0.00% H) + 35 (0.45% V)

Phase 1c route (0:00:00.0 487.8M):
Usage: (8.5%H 10.4%V) = (8.435e+04um 1.411e+05um) = (6931 4701)
Overflow: 34 = 0 (0.00% H) + 34 (0.44% V)

Phase 1d route (0:00:00.0 487.8M):
Usage: (8.5%H 10.4%V) = (8.438e+04um 1.411e+05um) = (6934 4703)
Overflow: 28 = 0 (0.00% H) + 28 (0.36% V)

Phase 1e route (0:00:00.0 488.5M):
Usage: (8.5%H 10.4%V) = (8.441e+04um 1.412e+05um) = (6936 4706)
Overflow: 25 = 0 (0.00% H) + 25 (0.31% V)

Phase 1f route (0:00:00.0 488.5M):
Usage: (8.5%H 10.4%V) = (8.457e+04um 1.415e+05um) = (6949 4717)
Overflow: 17 = 0 (0.00% H) + 17 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.04%
 -1:	0	 0.00%	13	 0.17%
--------------------------------------
  0:	0	 0.00%	201	 2.55%
  1:	90	 1.14%	461	 5.86%
  2:	2	 0.03%	395	 5.02%
  3:	130	 1.65%	655	 8.32%
  4:	112	 1.42%	743	 9.44%
  5:	192	 2.44%	4951	62.89%
  6:	390	 4.95%	56	 0.71%
  7:	577	 7.33%	4	 0.05%
  8:	817	10.37%	4	 0.05%
  9:	1092	13.86%	24	 0.30%
 10:	3331	42.29%	40	 0.51%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 17:	0	 0.00%	2	 0.03%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%


Global route (cpu=0.0s real=0.0s 486.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.5%H 10.4%V) = (8.457e+04um 1.415e+05um) = (6949 4717)
Overflow: 17 = 0 (0.00% H) + 17 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.04%
 -1:	0	 0.00%	13	 0.17%
--------------------------------------
  0:	0	 0.00%	201	 2.55%
  1:	90	 1.14%	461	 5.86%
  2:	2	 0.03%	395	 5.02%
  3:	130	 1.65%	655	 8.32%
  4:	112	 1.42%	743	 9.44%
  5:	192	 2.44%	4951	62.89%
  6:	390	 4.95%	56	 0.71%
  7:	577	 7.33%	4	 0.05%
  8:	817	10.37%	4	 0.05%
  9:	1092	13.86%	24	 0.30%
 10:	3331	42.29%	40	 0.51%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 17:	0	 0.00%	2	 0.03%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%



*** Completed Phase 1 route (0:00:00.0 483.9M) ***


Total length: 1.373e+05um, number of vias: 4636
M1(H) length: 0.000e+00um, number of vias: 2465
M2(V) length: 7.106e+04um, number of vias: 2171
M3(H) length: 6.620e+04um
*** Completed Phase 2 route (0:00:00.0 483.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=483.9M) ***
Peak Memory Usage was 484.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=483.9M) ***

<CMD> timeDesign -preCTS
*** Starting trialRoute (mem=483.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2228400 2170500)
coreBox:    (350400 351000) (1880250 1821000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 485.3M):
Est net length = 1.343e+05um = 6.677e+04H + 6.754e+04V
Usage: (8.5%H 10.3%V) = (8.474e+04um 1.409e+05um) = (6963 4696)
Obstruct: 2061 = 1028 (11.5%H) + 1033 (11.6%V)
Overflow: 35 = 0 (0.00% H) + 35 (0.45% V)

Phase 1b route (0:00:00.0 487.8M):
Usage: (8.5%H 10.3%V) = (8.457e+04um 1.409e+05um) = (6949 4696)
Overflow: 35 = 0 (0.00% H) + 35 (0.45% V)

Phase 1c route (0:00:00.0 487.8M):
Usage: (8.5%H 10.4%V) = (8.435e+04um 1.411e+05um) = (6931 4701)
Overflow: 34 = 0 (0.00% H) + 34 (0.44% V)

Phase 1d route (0:00:00.0 487.8M):
Usage: (8.5%H 10.4%V) = (8.438e+04um 1.411e+05um) = (6934 4703)
Overflow: 28 = 0 (0.00% H) + 28 (0.36% V)

Phase 1e route (0:00:00.0 488.5M):
Usage: (8.5%H 10.4%V) = (8.441e+04um 1.412e+05um) = (6936 4706)
Overflow: 25 = 0 (0.00% H) + 25 (0.31% V)

Phase 1f route (0:00:00.0 488.5M):
Usage: (8.5%H 10.4%V) = (8.457e+04um 1.415e+05um) = (6949 4717)
Overflow: 17 = 0 (0.00% H) + 17 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.04%
 -1:	0	 0.00%	13	 0.17%
--------------------------------------
  0:	0	 0.00%	201	 2.55%
  1:	90	 1.14%	461	 5.86%
  2:	2	 0.03%	395	 5.02%
  3:	130	 1.65%	655	 8.32%
  4:	112	 1.42%	743	 9.44%
  5:	192	 2.44%	4951	62.89%
  6:	390	 4.95%	56	 0.71%
  7:	577	 7.33%	4	 0.05%
  8:	817	10.37%	4	 0.05%
  9:	1092	13.86%	24	 0.30%
 10:	3331	42.29%	40	 0.51%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 17:	0	 0.00%	2	 0.03%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%


Global route (cpu=0.0s real=0.0s 486.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.5%H 10.4%V) = (8.457e+04um 1.415e+05um) = (6949 4717)
Overflow: 17 = 0 (0.00% H) + 17 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.04%
 -1:	0	 0.00%	13	 0.17%
--------------------------------------
  0:	0	 0.00%	201	 2.55%
  1:	90	 1.14%	461	 5.86%
  2:	2	 0.03%	395	 5.02%
  3:	130	 1.65%	655	 8.32%
  4:	112	 1.42%	743	 9.44%
  5:	192	 2.44%	4951	62.89%
  6:	390	 4.95%	56	 0.71%
  7:	577	 7.33%	4	 0.05%
  8:	817	10.37%	4	 0.05%
  9:	1092	13.86%	24	 0.30%
 10:	3331	42.29%	40	 0.51%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 17:	0	 0.00%	2	 0.03%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%



*** Completed Phase 1 route (0:00:00.0 483.9M) ***


Total length: 1.373e+05um, number of vias: 4636
M1(H) length: 0.000e+00um, number of vias: 2465
M2(V) length: 7.106e+04um, number of vias: 2171
M3(H) length: 6.620e+04um
*** Completed Phase 2 route (0:00:00.0 483.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=483.9M) ***
Peak Memory Usage was 484.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=483.9M) ***

Extraction called for design 'lab7_layout_design' of instances=8587 and nets=788 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 483.852M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 93.830  | 93.830  | 94.972  | 96.653  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     13 (13)      |   -0.545   |     13 (13)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.862%
Routing Overflow: 0.00% H and 0.22% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.39 sec
Total Real time: 0.0 sec
Total Memory Usage: 490.597656 Mbytes
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -preCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 490.6M **
*** optDesign -preCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Setup Target Slack: user slack 0.0; extra slack 0.1
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=490.6M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=490.6M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 93.830  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |     13 (13)      |   -0.545   |     13 (13)      |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 39.862%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 490.6M **
*info: Start fixing DRV (Mem = 490.61M) ...
*info: Options = -maxCap -maxTran -noMaxFanout -sensitivity -backward -reduceBuffer -maxIter 2
*info: Start fixing DRV iteration 1 ...
*** Starting dpFixDRCViolation (490.6M)
*info: 16 io nets excluded
*info: 11 clock nets excluded
*info: 3 special nets excluded.
*info: 6 no-driver nets excluded.
*** Starting multi-driver net buffering ***
*summary: 0 non-ignored multi-driver nets.
*** Finished buffering multi-driver nets (CPU=0:00:00.0, MEM=490.6M) ***
*info: There are 3 candidate Buffer cells
*info: There are 4 candidate Inverter cells
Initializing placement sections/sites ...
Density before buffering = 0.398616
Start fixing design rules ... (0:00:00.0 490.6M)
Done fixing design rule (0:00:00.1 490.6M)

Summary:
20 buffers added on 20 nets (with 2 drivers resized)

Density after buffering = 0.400570
default core: bins with density >  0.75 =    0 % ( 0 / 30 )
Starting refinePlace ...
move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um
  Spread Effort: high, pre-route mode. (cpu=0:00:00.4, real=0:00:00.0)
move report: preRPlace moves 88 insts, mean move: 4.09 um, max move: 7.20 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n278): (420.00, 1011.00) --> (412.80, 1011.00)
move report: rPlace moves 88 insts, mean move: 4.09 um, max move: 7.20 um
	max move on inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n278): (420.00, 1011.00) --> (412.80, 1011.00)
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         7.20 um
  inst (I0/LD/T_FIFO/IP_FIFO/UFIFORAM/FE_OFC33_n278) with max move: (420, 1011) -> (412.8, 1011)
  mean    (X+Y) =         3.68 um
Total instances moved : 32
*** cpu=0:00:00.4   mem=490.9M  mem(used)=0.0M***
*** Completed dpFixDRCViolation (0:00:00.6 490.7M)

*** Starting trialRoute (mem=490.7M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2228400 2170500)
coreBox:    (350400 351000) (1880250 1821000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 492.2M):
Est net length = 1.345e+05um = 6.679e+04H + 6.769e+04V
Usage: (8.6%H 10.5%V) = (8.492e+04um 1.423e+05um) = (6978 4743)
Obstruct: 2061 = 1028 (11.5%H) + 1033 (11.6%V)
Overflow: 34 = 0 (0.00% H) + 34 (0.43% V)

Phase 1b route (0:00:00.0 494.7M):
Usage: (8.5%H 10.5%V) = (8.474e+04um 1.423e+05um) = (6963 4743)
Overflow: 34 = 0 (0.00% H) + 34 (0.43% V)

Phase 1c route (0:00:00.0 494.7M):
Usage: (8.5%H 10.5%V) = (8.459e+04um 1.426e+05um) = (6951 4753)
Overflow: 33 = 0 (0.00% H) + 33 (0.42% V)

Phase 1d route (0:00:00.0 494.7M):
Usage: (8.5%H 10.5%V) = (8.461e+04um 1.426e+05um) = (6953 4754)
Overflow: 28 = 0 (0.00% H) + 28 (0.36% V)

Phase 1e route (0:00:00.0 495.4M):
Usage: (8.5%H 10.5%V) = (8.464e+04um 1.427e+05um) = (6955 4755)
Overflow: 25 = 0 (0.00% H) + 25 (0.31% V)

Phase 1f route (0:00:00.0 495.4M):
Usage: (8.6%H 10.5%V) = (8.477e+04um 1.430e+05um) = (6966 4766)
Overflow: 17 = 0 (0.00% H) + 17 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.04%
 -1:	0	 0.00%	13	 0.17%
--------------------------------------
  0:	0	 0.00%	210	 2.67%
  1:	90	 1.14%	455	 5.78%
  2:	2	 0.03%	410	 5.21%
  3:	127	 1.61%	649	 8.24%
  4:	115	 1.46%	739	 9.39%
  5:	193	 2.45%	4942	62.78%
  6:	394	 5.00%	57	 0.72%
  7:	571	 7.25%	4	 0.05%
  8:	838	10.64%	4	 0.05%
  9:	1067	13.55%	24	 0.30%
 10:	3336	42.35%	40	 0.51%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 17:	0	 0.00%	2	 0.03%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%


Global route (cpu=0.0s real=0.0s 492.9M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.6%H 10.5%V) = (8.477e+04um 1.430e+05um) = (6966 4766)
Overflow: 17 = 0 (0.00% H) + 17 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.04%
 -1:	0	 0.00%	13	 0.17%
--------------------------------------
  0:	0	 0.00%	210	 2.67%
  1:	90	 1.14%	455	 5.78%
  2:	2	 0.03%	410	 5.21%
  3:	127	 1.61%	649	 8.24%
  4:	115	 1.46%	739	 9.39%
  5:	193	 2.45%	4942	62.78%
  6:	394	 5.00%	57	 0.72%
  7:	571	 7.25%	4	 0.05%
  8:	838	10.64%	4	 0.05%
  9:	1067	13.55%	24	 0.30%
 10:	3336	42.35%	40	 0.51%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 17:	0	 0.00%	2	 0.03%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%



*** Completed Phase 1 route (0:00:00.0 490.7M) ***


Total length: 1.374e+05um, number of vias: 4706
M1(H) length: 0.000e+00um, number of vias: 2505
M2(V) length: 7.120e+04um, number of vias: 2201
M3(H) length: 6.618e+04um
*** Completed Phase 2 route (0:00:00.0 490.7M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=490.7M) ***
Peak Memory Usage was 490.9M 
*** Finished trialRoute (cpu=0:00:00.1 mem=490.7M) ***

Extraction called for design 'lab7_layout_design' of instances=8607 and nets=808 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 490.734M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 490.5M)
Number of Loop : 0
Start delay calculation (mem=490.504M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=490.734M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 490.7M) ***
*info: DRV Fixing Iteration 1.
*info: Remaining violations:
*info:   Max cap violations:    0
*info:   Max tran violations:   0
*info:   Prev Max cap violations:    13
*info:   Prev Max tran violations:   0
*info:
*info: Completed fixing DRV (CPU Time = 0:00:01, Mem = 490.73M).

------------------------------------------------------------
     Summary (cpu=0.01min real=0.02min mem=490.7M)                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 95.106  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.057%
Routing Overflow: 0.00% H and 0.22% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 490.7M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 490.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 95.106  | 95.106  | 95.680  | 97.300  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.057%
Routing Overflow: 0.00% H and 0.22% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 490.7M **
*** Finished optDesign ***
<CMD> createClockTreeSpec -output encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

******* createClockTreeSpec begin *******
Options:  -output encounter.cts 
createClockTreeSpec extracts the buffer list automatically.
CTE Mode
Total 1 clock roots are extracted.
*** End createClockTreeSpec (cpu=0:00:00.0, real=0:00:00.0, mem=490.7M) ***
<CMD> specifyClockTree -file encounter.cts
Redoing specifyClockTree ...
Checking spec file integrity...

Reading clock tree spec file 'encounter.cts' ...

**WARN: (ENCCK-661):	Clock clk has multiple definitions in the clock tree specification file.

****** AutoClockRootPin ******
AutoClockRootPin 1: clk
# NoGating         NO
# SetDPinAsSync    NO
# SetIoPinAsSync   NO
# SetAsyncSRPinAsSync   NO
# SetTriStEnPinAsSync   NO
# SetBBoxPinAsSync   NO
# RouteClkNet      NO
# PostOpt          YES
# RouteType        FE_CTS_DEFAULT
# LeafRouteType    FE_CTS_DEFAULT_LEAF

***** !! NOTE !! *****

CTS treats D-pins and I/O pins as non-synchronous pins by default.
If you want to change the behavior, you need to use the SetDPinAsSync
or SetIoPinAsSync statement in the clock tree specification file,
or use the setCTSMode -traceDPinAsLeaf {true|false} command,
or use the setCTSMode -traceIoPinAsLeaf {true|false} command
before specifyClockTree command.

*** End specifyClockTree (cpu=0:00:00.0, real=0:00:01.0, mem=490.9M) ***
<CMD> ckSynthesis -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers
Redoing specifyClockTree ...
Checking spec file integrity...


ckSynthesis Option :  -rguide cts.rguide -report report.ctsrpt -macromodel report.ctsmdl -fix_added_buffers 
***** Allocate Placement Memory Finished (MEM: 490.863M)

Start to trace clock trees ...
*** Begin Tracer (mem=490.9M) ***
**WARN: (ENCCK-767):	Find clock buffer nclk__L1_I0 in the clock tree.
**WARN: (ENCCK-209):	Clock clk has been synthesized.
*** End Tracer (mem=490.9M) ***
**WARN: (ENCCK-719):	No clock tree has been synthesized.
*** End ckSynthesis (cpu=0:00:00.0, real=0:00:00.0, mem=490.9M) ***
<CMD> trialRoute
*** Starting trialRoute (mem=490.9M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2228400 2170500)
coreBox:    (350400 351000) (1880250 1821000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 492.3M):
Est net length = 1.345e+05um = 6.679e+04H + 6.769e+04V
Usage: (8.6%H 10.5%V) = (8.492e+04um 1.423e+05um) = (6978 4743)
Obstruct: 2061 = 1028 (11.5%H) + 1033 (11.6%V)
Overflow: 34 = 0 (0.00% H) + 34 (0.43% V)

Phase 1b route (0:00:00.0 494.9M):
Usage: (8.5%H 10.5%V) = (8.474e+04um 1.423e+05um) = (6963 4743)
Overflow: 34 = 0 (0.00% H) + 34 (0.43% V)

Phase 1c route (0:00:00.0 494.9M):
Usage: (8.5%H 10.5%V) = (8.459e+04um 1.426e+05um) = (6951 4753)
Overflow: 33 = 0 (0.00% H) + 33 (0.42% V)

Phase 1d route (0:00:00.0 494.9M):
Usage: (8.5%H 10.5%V) = (8.461e+04um 1.426e+05um) = (6953 4754)
Overflow: 28 = 0 (0.00% H) + 28 (0.36% V)

Phase 1e route (0:00:00.0 495.5M):
Usage: (8.5%H 10.5%V) = (8.464e+04um 1.427e+05um) = (6955 4755)
Overflow: 25 = 0 (0.00% H) + 25 (0.31% V)

Phase 1f route (0:00:00.0 495.5M):
Usage: (8.6%H 10.5%V) = (8.477e+04um 1.430e+05um) = (6966 4766)
Overflow: 17 = 0 (0.00% H) + 17 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.04%
 -1:	0	 0.00%	13	 0.17%
--------------------------------------
  0:	0	 0.00%	210	 2.67%
  1:	90	 1.14%	455	 5.78%
  2:	2	 0.03%	410	 5.21%
  3:	127	 1.61%	649	 8.24%
  4:	115	 1.46%	739	 9.39%
  5:	193	 2.45%	4942	62.78%
  6:	394	 5.00%	57	 0.72%
  7:	571	 7.25%	4	 0.05%
  8:	838	10.64%	4	 0.05%
  9:	1067	13.55%	24	 0.30%
 10:	3336	42.35%	40	 0.51%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 17:	0	 0.00%	2	 0.03%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%


Global route (cpu=0.0s real=0.0s 493.0M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.6%H 10.5%V) = (8.477e+04um 1.430e+05um) = (6966 4766)
Overflow: 17 = 0 (0.00% H) + 17 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.04%
 -1:	0	 0.00%	13	 0.17%
--------------------------------------
  0:	0	 0.00%	210	 2.67%
  1:	90	 1.14%	455	 5.78%
  2:	2	 0.03%	410	 5.21%
  3:	127	 1.61%	649	 8.24%
  4:	115	 1.46%	739	 9.39%
  5:	193	 2.45%	4942	62.78%
  6:	394	 5.00%	57	 0.72%
  7:	571	 7.25%	4	 0.05%
  8:	838	10.64%	4	 0.05%
  9:	1067	13.55%	24	 0.30%
 10:	3336	42.35%	40	 0.51%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 17:	0	 0.00%	2	 0.03%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%



*** Completed Phase 1 route (0:00:00.0 490.9M) ***


Total length: 1.374e+05um, number of vias: 4706
M1(H) length: 0.000e+00um, number of vias: 2505
M2(V) length: 7.120e+04um, number of vias: 2201
M3(H) length: 6.618e+04um
*** Completed Phase 2 route (0:00:00.0 490.9M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=490.9M) ***
Peak Memory Usage was 491.1M 
*** Finished trialRoute (cpu=0:00:00.1 mem=490.9M) ***

<CMD> timeDesign -postCTS
*** Starting trialRoute (mem=484.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2228400 2170500)
coreBox:    (350400 351000) (1880250 1821000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 485.6M):
Est net length = 1.345e+05um = 6.679e+04H + 6.769e+04V
Usage: (8.6%H 10.5%V) = (8.492e+04um 1.423e+05um) = (6978 4743)
Obstruct: 2061 = 1028 (11.5%H) + 1033 (11.6%V)
Overflow: 34 = 0 (0.00% H) + 34 (0.43% V)

Phase 1b route (0:00:00.0 488.1M):
Usage: (8.5%H 10.5%V) = (8.474e+04um 1.423e+05um) = (6963 4743)
Overflow: 34 = 0 (0.00% H) + 34 (0.43% V)

Phase 1c route (0:00:00.0 488.1M):
Usage: (8.5%H 10.5%V) = (8.459e+04um 1.426e+05um) = (6951 4753)
Overflow: 33 = 0 (0.00% H) + 33 (0.42% V)

Phase 1d route (0:00:00.0 488.1M):
Usage: (8.5%H 10.5%V) = (8.461e+04um 1.426e+05um) = (6953 4754)
Overflow: 28 = 0 (0.00% H) + 28 (0.36% V)

Phase 1e route (0:00:00.0 488.8M):
Usage: (8.5%H 10.5%V) = (8.464e+04um 1.427e+05um) = (6955 4755)
Overflow: 25 = 0 (0.00% H) + 25 (0.31% V)

Phase 1f route (0:00:00.0 488.8M):
Usage: (8.6%H 10.5%V) = (8.477e+04um 1.430e+05um) = (6966 4766)
Overflow: 17 = 0 (0.00% H) + 17 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.04%
 -1:	0	 0.00%	13	 0.17%
--------------------------------------
  0:	0	 0.00%	210	 2.67%
  1:	90	 1.14%	455	 5.78%
  2:	2	 0.03%	410	 5.21%
  3:	127	 1.61%	649	 8.24%
  4:	115	 1.46%	739	 9.39%
  5:	193	 2.45%	4942	62.78%
  6:	394	 5.00%	57	 0.72%
  7:	571	 7.25%	4	 0.05%
  8:	838	10.64%	4	 0.05%
  9:	1067	13.55%	24	 0.30%
 10:	3336	42.35%	40	 0.51%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 17:	0	 0.00%	2	 0.03%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%


Global route (cpu=0.1s real=0.0s 486.3M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.6%H 10.5%V) = (8.477e+04um 1.430e+05um) = (6966 4766)
Overflow: 17 = 0 (0.00% H) + 17 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.04%
 -1:	0	 0.00%	13	 0.17%
--------------------------------------
  0:	0	 0.00%	210	 2.67%
  1:	90	 1.14%	455	 5.78%
  2:	2	 0.03%	410	 5.21%
  3:	127	 1.61%	649	 8.24%
  4:	115	 1.46%	739	 9.39%
  5:	193	 2.45%	4942	62.78%
  6:	394	 5.00%	57	 0.72%
  7:	571	 7.25%	4	 0.05%
  8:	838	10.64%	4	 0.05%
  9:	1067	13.55%	24	 0.30%
 10:	3336	42.35%	40	 0.51%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 17:	0	 0.00%	2	 0.03%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%



*** Completed Phase 1 route (0:00:00.1 484.2M) ***


Total length: 1.374e+05um, number of vias: 4706
M1(H) length: 0.000e+00um, number of vias: 2505
M2(V) length: 7.120e+04um, number of vias: 2201
M3(H) length: 6.618e+04um
*** Completed Phase 2 route (0:00:00.0 484.2M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=484.2M) ***
Peak Memory Usage was 484.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=484.2M) ***

Extraction called for design 'lab7_layout_design' of instances=8607 and nets=808 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 484.160M)

------------------------------------------------------------
          timeDesign Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.245  | 94.245  | 95.681  | 96.288  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.057%
Routing Overflow: 0.00% H and 0.22% V
------------------------------------------------------------
Reported timing to dir ./timingReports
Total CPU time: 0.49 sec
Total Real time: 0.0 sec
Total Memory Usage: 490.90625 Mbytes
<CMD> setExtractRCMode -default -assumeMetFill
**WARN: (ENCEXT-1086):	Option '-default' is obsolete. Use '-engine preRoute' to set extraction engine. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
<CMD> extractRC -outfile encounter.cap
Extraction called for design 'lab7_layout_design' of instances=8607 and nets=808 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 490.906M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -highEffort
**WARN: (ENCTCM-70):	Option "-highEffort" for command setOptMode is obsolete and has been replaced by "-effort high". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-effort high".
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -noSimplifyNetlist
**WARN: (ENCTCM-70):	Option "-noSimplifyNetlist" for command setOptMode is obsolete and has been replaced by "-simplifyNetlist false". The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script to use "-simplifyNetlist false".
<CMD> optDesign -postCTS -hold
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 484.2M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0;
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=484.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=484.2M) ***

*info: All cells identified as Buffer and Delay cells:
*info: --------------------------------------------------
*info:           CLKBUF3         -   osu05_stdcells
*info:           CLKBUF2         -   osu05_stdcells
*info:             BUFX2         -   osu05_stdcells
*info:             BUFX4         -   osu05_stdcells
*info:           CLKBUF1         -   osu05_stdcells
*** Started fixing hold violations - preprocessing (CPU=0:00:00.0, REAL=0:00:00.0, totSessionCpu=0:07:41, mem=484.2M)
Setting analysis mode to hold ...
--------------------------------------------------- 
   Hold Violation Summary with Target Slack 
--------------------------------------------------- 
 Target slack: 0.000 ns
 Worst Slack : 0.000 ns 
 TNS         : 0.000 ns 
 Viol paths  : 0 
 Max Local density  : 0.980 

 TNS and Viol paths do not include clock gating violations.
--------------------------------------------------- 
*** Started fixing hold violations, collecting hold timing for buffering (CPU=0:00:00.2, REAL=0:00:00.0, totSessionCpu=0:07:41, mem=491.3M)
*** Hold timing met, No need to fix hold violation 
Starting refinePlace ...
  Spread Effort: high, pre-route mode. (cpu=0:00:00.4, real=0:00:00.0)
move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
move report: rPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um
Statistics of distance of Instance movement in detailed placement:
  maximum (X+Y) =         0.00 um
  mean    (X+Y) =         0.00 um
Total instances moved : 0
*** cpu=0:00:00.4   mem=484.4M  mem(used)=0.2M***
Ripped up 0 affected routes.
Total net length = 1.145e+05 (5.583e+04 5.869e+04) (ext = 0.000e+00)
default core: bins with density >  0.75 =    0 % ( 0 / 30 )
*** Starting trialRoute (mem=484.2M) ***

There are 0 pin guide points passed to trialRoute.
Options:  -handlePreroute -keepMarkedOptRoutes -noPinGuide

Nr of prerouted/Fixed nets = 16
There are 11 nets with 1 extra space.
routingBox: (1200 1500) (2228400 2170500)
coreBox:    (350400 351000) (1880250 1821000)
There are 1 prerouted nets with extraSpace.
Number of multi-gpin terms=0, multi-gpins=0, moved blk term=1/6

Phase 1a route (0:00:00.0 485.6M):
Est net length = 1.345e+05um = 6.679e+04H + 6.769e+04V
Usage: (8.6%H 10.5%V) = (8.492e+04um 1.423e+05um) = (6978 4743)
Obstruct: 2061 = 1028 (11.5%H) + 1033 (11.6%V)
Overflow: 34 = 0 (0.00% H) + 34 (0.43% V)

Phase 1b route (0:00:00.0 488.1M):
Usage: (8.5%H 10.5%V) = (8.474e+04um 1.423e+05um) = (6963 4743)
Overflow: 34 = 0 (0.00% H) + 34 (0.43% V)

Phase 1c route (0:00:00.0 488.1M):
Usage: (8.5%H 10.5%V) = (8.459e+04um 1.426e+05um) = (6951 4753)
Overflow: 33 = 0 (0.00% H) + 33 (0.42% V)

Phase 1d route (0:00:00.0 488.1M):
Usage: (8.5%H 10.5%V) = (8.461e+04um 1.426e+05um) = (6953 4754)
Overflow: 28 = 0 (0.00% H) + 28 (0.36% V)

Phase 1e route (0:00:00.0 488.8M):
Usage: (8.5%H 10.5%V) = (8.464e+04um 1.427e+05um) = (6955 4755)
Overflow: 25 = 0 (0.00% H) + 25 (0.31% V)

Phase 1f route (0:00:00.0 488.8M):
Usage: (8.6%H 10.5%V) = (8.477e+04um 1.430e+05um) = (6966 4766)
Overflow: 17 = 0 (0.00% H) + 17 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.04%
 -1:	0	 0.00%	13	 0.17%
--------------------------------------
  0:	0	 0.00%	210	 2.67%
  1:	90	 1.14%	455	 5.78%
  2:	2	 0.03%	410	 5.21%
  3:	127	 1.61%	649	 8.24%
  4:	115	 1.46%	739	 9.39%
  5:	193	 2.45%	4942	62.78%
  6:	394	 5.00%	57	 0.72%
  7:	571	 7.25%	4	 0.05%
  8:	838	10.64%	4	 0.05%
  9:	1067	13.55%	24	 0.30%
 10:	3336	42.35%	40	 0.51%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 17:	0	 0.00%	2	 0.03%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%


Global route (cpu=0.0s real=0.0s 486.3M)
There are 1 prerouted nets with extraSpace.


*** After '-updateRemainTrks' operation: 

Usage: (8.6%H 10.5%V) = (8.477e+04um 1.430e+05um) = (6966 4766)
Overflow: 17 = 0 (0.00% H) + 17 (0.22% V)

Congestion distribution:

Remain	cntH		cntV
--------------------------------------
 -2:	0	 0.00%	3	 0.04%
 -1:	0	 0.00%	13	 0.17%
--------------------------------------
  0:	0	 0.00%	210	 2.67%
  1:	90	 1.14%	455	 5.78%
  2:	2	 0.03%	410	 5.21%
  3:	127	 1.61%	649	 8.24%
  4:	115	 1.46%	739	 9.39%
  5:	193	 2.45%	4942	62.78%
  6:	394	 5.00%	57	 0.72%
  7:	571	 7.25%	4	 0.05%
  8:	838	10.64%	4	 0.05%
  9:	1067	13.55%	24	 0.30%
 10:	3336	42.35%	40	 0.51%
 11:	0	 0.00%	8	 0.10%
 12:	37	 0.47%	0	 0.00%
 14:	488	 6.20%	0	 0.00%
 15:	619	 7.86%	0	 0.00%
 17:	0	 0.00%	2	 0.03%
 18:	0	 0.00%	7	 0.09%
 19:	0	 0.00%	10	 0.13%
 20:	0	 0.00%	295	 3.75%



*** Completed Phase 1 route (0:00:00.1 484.2M) ***


Total length: 1.374e+05um, number of vias: 4706
M1(H) length: 0.000e+00um, number of vias: 2505
M2(V) length: 7.120e+04um, number of vias: 2201
M3(H) length: 6.618e+04um
*** Completed Phase 2 route (0:00:00.0 484.2M) ***

*** Finished all Phases (cpu=0:00:00.1 mem=484.2M) ***
Peak Memory Usage was 484.4M 
*** Finished trialRoute (cpu=0:00:00.1 mem=484.2M) ***

Extraction called for design 'lab7_layout_design' of instances=8607 and nets=808 using extraction engine 'preRoute' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Default RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
RCMode: Default, with Assume Metal Fill 1.00
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res Scaling Factor     : 1.00000
Shrink Factor                : 1.00000
Default RC extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
Default RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 484.160M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 490.7M)
Number of Loop : 0
Start delay calculation (mem=490.676M)...
Delay calculation completed. (cpu=0:00:00.1 real=0:00:00.0 mem=490.906M 0)
*** CDM Built up (cpu=0:00:00.1  real=0:00:00.0  mem= 490.9M) ***
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 490.9M **
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:01, real = 0:00:01, mem = 490.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.245  | 94.245  | 95.681  | 96.288  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):|  0.037  |  0.463  |  0.037  |  3.561  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.057%
Routing Overflow: 0.00% H and 0.22% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:01, real = 0:00:02, mem = 484.2M **
*** Finished optDesign ***
<CMD> optDesign -postCTS -drv
*info: Enabling Trial Route flow for DRV Fixing.
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 484.2M **
*** optDesign -postCTS ***
DRC Margin: user margin 0.0; extra margin 0.2
Hold Target Slack: user slack 0.0
Setup Target Slack: user slack 0.0; extra slack 0.1
*info: Setting setup target slack to 0.100
*info: Hold target slack is 0.000
*** CTE mode ***
*** Starting trialRoute (mem=484.2M) ***

There are 0 pin guide points passed to trialRoute.
Start to check current routing status for nets...
All nets are already routed correctly.
*** Finishing trialRoute (mem=484.2M) ***


------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.245  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.057%
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 490.9M **
*** Starting optimizing excluded clock nets MEM= 490.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 490.9M) ***
*** Starting optimizing excluded clock nets MEM= 490.9M) ***
*info: No excluded clock nets to be optimized.
*** Completed optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 490.9M) ***
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 490.9M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.245  | 94.245  | 95.681  | 96.288  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 40.057%
Routing Overflow: 0.00% H and 0.22% V
------------------------------------------------------------
**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 490.9M **
*** Finished optDesign ***
<CMD> reportClockTree -postRoute -localSkew -report skew.post_troute_local.ctsrpt
Redoing specifyClockTree ...
Checking spec file integrity...


reportClockTree Option :  -postRoute -localSkew -report skew.post_troute_local.ctsrpt 
*** Look For Reconvergent Clock Component ***
The clock tree clk has no reconvergent cell.

Searching for sequentially adjacent registers for clock tree 'clk' ...

Total number of adjacent register pair is 1398.

#
# Mode                : Setup
# Library Name        : osu05_stdcells
# Operating Condition : typical
# Process             : 1
# Voltage             : 5
# Temperature         : 25
#
********** Clock clk Post-Route Timing Analysis **********
Nr. of Subtrees                : 2
Nr. of Sinks                   : 135
Nr. of Buffer                  : 9
Nr. of Level (including gates) : 3
Root Rise Input Tran           : 120(ps)
Root Fall Input Tran           : 120(ps)
Max trig. edge delay at sink(R): I0/LD/CTRL/bit_cnt_reg[2]/CLK 895.8(ps)
Min trig. edge delay at sink(R): I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]/CLK 823.6(ps)


                                 (Actual)               (Required)          
Rise Phase Delay               : 823.6~895.8(ps)        0~100000(ps)        
Fall Phase Delay               : 786.3~862.9(ps)        0~100000(ps)        
Trig. Edge Skew                : 72.2(ps)               300(ps)             
Rise Skew                      : 72.2(ps)               
Fall Skew                      : 76.6(ps)               
Max. Rise Buffer Tran.         : 429.6(ps)              400(ps)             
Max. Fall Buffer Tran.         : 432.9(ps)              400(ps)             
Max. Rise Sink Tran.           : 399(ps)                400(ps)             
Max. Fall Sink Tran.           : 398.8(ps)              400(ps)             
Min. Rise Buffer Tran.         : 94.2(ps)               0(ps)               
Min. Fall Buffer Tran.         : 84.3(ps)               0(ps)               
Min. Rise Sink Tran.           : 332.9(ps)              0(ps)               
Min. Fall Sink Tran.           : 333.3(ps)              0(ps)               


**** Local Skew Report ****
Total number of adjacent register pair : 1398                   

Max. Local Skew                : 61.8(ps)               
  I0/LD/T_FIFO/IP_FIFO/UFIFORAM/fiforeg_reg[7][0]/CLK(R)->
  I0/LD/T_SR_0/curr_val_reg[0]/CLK(R)


Generating Clock Analysis Report skew.post_troute_local.ctsrpt ....
Clock Analysis (CPU Time 0:00:00.0)


*** End reportClockTree (cpu=0:00:00.0, real=0:00:00.0, mem=490.9M) ***
<CMD> addFiller -cell FILL
*INFO: Adding fillers to top-module.
*INFO:   Added 18710 filler insts (cell FILL / prefix FILLER).
*INFO: Total 18710 filler insts added - prefix FILLER (CPU: 0:00:00.2).
*INFO: Checking for DRC violations on added fillers.
*INFO: Iteration 0-#1, Found 0 DRC violation  (real: 0:00:00.0).
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
*INFO: End DRC Checks. (real: 0:00:00.0 ).
<CMD> addMetalFill -layer {1 2 3} -nets {gnd vdd}
**WARN: (ENCMF-126):	Layer [1] has smaller min_width(800) than the value in LEF file. Program default change to (900)
**WARN: (ENCMF-139):	Layer [1] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-126):	Layer [2] has smaller min_width(800) than the value in LEF file. Program default change to (900)
**WARN: (ENCMF-139):	Layer [2] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-126):	Layer [3] has smaller min_width(800) than the value in LEF file. Program default change to (1500)
**WARN: (ENCMF-139):	Layer [3] Active spacing(800) should be greater than min_space in LEF File. Program default change to (900).
**WARN: (ENCMF-5033):	Layer  0 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  0 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  0 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  0 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
**WARN: (ENCMF-5033):	Layer  1 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  1 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  1 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  1 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
**WARN: (ENCMF-5033):	Layer  2 : Max width is not on manufacturing grid. Program default change to 1950
**WARN: (ENCMF-5034):	Layer  2 : Min length is not on manufacturing grid. Program default change to 1050
**WARN: (ENCMF-5035):	Layer  2 : Max length is not on manufacturing grid. Program default change to 9900
**WARN: (ENCMF-5037):	Layer  2 : Gap spacing ( 0.80) is not on manufacturing grid( 0.15). Program default change to  0.90
************************
Timing Aware on 
P/G Nets: 2
Signal Nets: 795
Clock Nets: 11
************************
Density calculation ...... Slot :   1 of   7
Density calculation ...... Slot :   2 of   7
Density calculation ...... Slot :   3 of   7
Density calculation ...... Slot :   4 of   7
Density calculation ...... Slot :   5 of   7
Density calculation ...... Slot :   6 of   7
Density calculation ...... Slot :   7 of   7
Density calculation ...... Slot :   1 of   7
Density calculation ...... Slot :   2 of   7
Density calculation ...... Slot :   3 of   7
Density calculation ...... Slot :   4 of   7
Density calculation ...... Slot :   5 of   7
Density calculation ...... Slot :   6 of   7
Density calculation ...... Slot :   7 of   7
End of Density Calculation : cpu: 0:00:00, real: 0:00:00, peak: 888.00 megs
process data during iteration   1 in region   1 of 64.
process data during iteration   1 in region   6 of 64.
process data during iteration   1 in region  11 of 64.
process data during iteration   1 in region  16 of 64.
process data during iteration   1 in region  21 of 64.
process data during iteration   1 in region  26 of 64.
process data during iteration   1 in region  31 of 64.
process data during iteration   1 in region  36 of 64.
process data during iteration   1 in region  41 of 64.
process data during iteration   1 in region  46 of 64.
process data during iteration   1 in region  51 of 64.
process data during iteration   1 in region  56 of 64.
process data during iteration   1 in region  61 of 64.
process data during iteration   2 in region   1 of 64.
process data during iteration   2 in region   6 of 64.
process data during iteration   2 in region  11 of 64.
process data during iteration   2 in region  16 of 64.
process data during iteration   2 in region  21 of 64.
process data during iteration   2 in region  26 of 64.
process data during iteration   2 in region  31 of 64.
process data during iteration   2 in region  36 of 64.
process data during iteration   2 in region  41 of 64.
process data during iteration   2 in region  46 of 64.
process data during iteration   2 in region  51 of 64.
process data during iteration   2 in region  56 of 64.
process data during iteration   2 in region  61 of 64.
End metal filling: cpu:  0:00:03.5,  real:  0:00:04.0,  mem  504.36  megs.
<CMD> globalNetConnect vdd -type tiehi
<CMD> globalNetConnect vdd -type pgpin -pin vdd -all -override
<CMD> globalNetConnect gnd -type tielo
<CMD> globalNetConnect gnd -type pgpin -pin gnd -all -override
<CMD> sroute
No routing obstructions were found in the design.
*** Begin SPECIAL ROUTE on Fri Mar  6 14:02:56 2015 ***
Sroute/fcroute version 8.1.46 promoted on 02/17/2009.
SPECIAL ROUTE ran on directory: /home/ecegrid/a/mg76/ece337/Lab7
SPECIAL ROUTE ran on machine: ecegrid-thin1.ecn.purdue.edu (Linux 2.6.32-504.8.1.el6.x86_64 Xeon 3.06Ghz)

Begin option processing ...
(from .sroute_16986.conf) srouteConnectPowerBump set to false
(from .sroute_16986.conf) routeSpecial set to true
(from .sroute_16986.conf) srouteFollowCorePinEnd set to 3
(from .sroute_16986.conf) srouteFollowPadPin set to true
(from .sroute_16986.conf) srouteJogControl set to "preferWithChanges differentLayer"
(from .sroute_16986.conf) sroutePadPinAllPorts set to true
(from .sroute_16986.conf) sroutePreserveExistingRoutes set to true
End option processing: cpu: 0:00:00, real: 0:00:00, peak: 894.00 megs.

Reading DB technology information...
Finished reading DB technology information.
Reading floorplan and netlist information...
Finished reading floorplan and netlist information.
Read in 10 layers, 3 routing layers, 0 overlap layer
Read in 40 macros, 29 used
Read in 27317 components
  27273 core components: 0 unplaced, 27129 placed, 144 fixed
  40 pad components: 0 unplaced, 0 placed, 40 fixed
  4 other components: 0 unplaced, 0 placed, 4 fixed
Read in 16 logical pins
Read in 16 nets
Read in 2 special nets, 2 routed
Read in 54548 terminals
Begin power routing ...
**WARN: (ENCSR-1254):	Net vdd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net vdd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
**WARN: (ENCSR-1254):	Net gnd does not have block pins to be routed. Please check net list.
**WARN: (ENCSR-1255):	Net gnd does not have pad pins to create pad ring. Please check net list or port class. (must NOT be CORE class and must not be AREAIO subclass). 
CPU time for FollowPin 0 seconds
CPU time for FollowPin 0 seconds
  Number of IO ports routed: 0  open: 1
  Number of Block ports routed: 0
  Number of Stripe ports routed: 0
  Number of Core ports routed: 0
  Number of Pad ports routed: 0
  Number of Power Bump ports routed: 0
End power routing: cpu: 0:00:01, real: 0:00:02, peak: 927.00 megs.



 Begin updating DB with routing results ...
 Updating DB with 4 via definition ...


sroute: Total CPU time used = 0:0:4
sroute: Total Real time used = 0:0:5
sroute: Total Memory used = 0.00 megs
sroute: Total Peak Memory used = 503.71 megs
<CMD> globalDetailRoute

globalDetailRoute

#Start globalDetailRoute on Fri Mar  6 14:03:01 2015
#
#WARNING (NRDB-733) PIN clk in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_minus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN d_plus in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_empty in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN fifo_full in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN n_rst in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN transmit in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[0] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[1] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[2] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[3] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[4] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[5] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[6] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_data[7] in CELL_VIEW lab7_layout_design,init does not have physical port
#WARNING (NRDB-733) PIN write_enable in CELL_VIEW lab7_layout_design,init does not have physical port
#NanoRoute Version v09.11-s008 NR100226-1806/USR63-UB
#WARNING (NREX-28) The height of the first routing layer metal1 is 0.000000. It should be larger than 0.000000
#WARNING (NREX-29) The metal thickness of routing layer metal1 is 0.000000. It should be larger than 0.0. Add this to the technology information for better accuracy.
#WARNING (NREX-30) Please also check the height and metal thickness values for the routing layers heigher than routing layer metal1
#WARNING (NREX-4) No Extended Cap Table was imported. Not enough process information was provided either and default Extended Cap Table database will be used.
#Merging special wires...
#Number of eco nets is 0
#
#Start data preparation...
#WARNING (NRGR-149) The Ggrids in congestion map do not match with the Ggrids saved in FE DB. This problem is often caused by loading the FE DB generated by older (< 5.2) version Encounter into a newer version FE DB. The Ggrids will be automatically regenerated, and the congestion map will be re-calculated.
#Auto generating G-grids with size=20 tracks, using layer metal2's pitch = 1.950.
#Using automatically generated G-grids.
#
#Data preparation is done on Fri Mar  6 14:03:01 2015
#
#Analyzing routing resource...
#Routing resource analysis is done on Fri Mar  6 14:03:01 2015
#
#  Resource Analysis:
#
#               Routing  #Total     %Gcell
#  Layer      Direction   Gcell     Blocked
#  ------------------------------------------
#  Metal 1        H        3192      36.78%
#  Metal 2        V        3192      26.94%
#  Metal 3        H        3192      28.13%
#  ------------------------------------------
#  Total                   9576      30.62%
#
#  11 nets (1.36%) with 1 preferred extra spacing.
#
#
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 506.00 (Mb)
#
#start global routing iteration 1...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 508.00 (Mb)
#
#start global routing iteration 2...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 508.00 (Mb)
#
#start global routing iteration 3...
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 508.00 (Mb)
#
#
#  Congestion Analysis: (blocked Gcells are excluded)
#
#                 OverCon          
#                  #Gcell    %Gcell
#     Layer           (1)   OverCon
#  --------------------------------
#   Metal 1      0(0.00%)   (0.00%)
#   Metal 2      0(0.00%)   (0.00%)
#   Metal 3      0(0.00%)   (0.00%)
#  --------------------------------
#     Total      0(0.00%)   (0.00%)
#
#  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
#
#Complete Global Routing.
#Total wire length = 142662 um.
#Total half perimeter of net bounding box = 115028 um.
#Total wire length on LAYER metal1 = 2496 um.
#Total wire length on LAYER metal2 = 76986 um.
#Total wire length on LAYER metal3 = 63180 um.
#Total number of vias = 3657
#Up-Via Summary (total 3657):
#           
#-----------------------
#  Metal 1         2239
#  Metal 2         1418
#-----------------------
#                  3657 
#
#Max overcon = 0 track.
#Total overcon = 0.00%.
#Worst layer Gcell overcon rate = 0.00%.
#Cpu time = 00:00:00
#Elapsed time = 00:00:00
#Increased memory = 3.00 (Mb)
#Total memory = 508.00 (Mb)
#Peak memory = 540.00 (Mb)
#
#Start Detail Routing.
#start initial detail routing ...
#    number of violations = 0
#cpu time = 00:00:02, elapsed time = 00:00:02, memory = 510.00 (Mb)
#start 1st optimization iteration ...
#    number of violations = 0
#cpu time = 00:00:00, elapsed time = 00:00:00, memory = 510.00 (Mb)
#Complete Detail Routing.
#Total wire length = 144871 um.
#Total half perimeter of net bounding box = 115028 um.
#Total wire length on LAYER metal1 = 18955 um.
#Total wire length on LAYER metal2 = 75321 um.
#Total wire length on LAYER metal3 = 50596 um.
#Total number of vias = 4535
#Up-Via Summary (total 4535):
#           
#-----------------------
#  Metal 1         2755
#  Metal 2         1780
#-----------------------
#                  4535 
#
#Total number of DRC violations = 0
#Total number of violations on LAYER metal1 = 0
#Total number of violations on LAYER metal2 = 0
#Total number of violations on LAYER metal3 = 0
#detailRoute Statistics:
#Cpu time = 00:00:02
#Elapsed time = 00:00:02
#Increased memory = 0.00 (Mb)
#Total memory = 508.00 (Mb)
#Peak memory = 540.00 (Mb)
#
#globalDetailRoute statistics:
#Cpu time = 00:00:03
#Elapsed time = 00:00:03
#Increased memory = -4.00 (Mb)
#Total memory = 499.00 (Mb)
#Peak memory = 540.00 (Mb)
#Number of warnings = 21
#Total number of warnings = 83
#Number of fails = 0
#Total number of fails = 0
#Complete globalDetailRoute on Fri Mar  6 14:03:04 2015
#
<CMD> setExtractRCMode -engine detail -reduce 0.0
**WARN: (ENCEXT-1082):	Option '-engine detail' is obsolete. Use '-engine postRoute [-effortLevel low]' to set extraction engine, which is based on recommended convention '-engine postRoute [-effortLevel <low|medium|high|signoff>]'. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, update your script and configuration file to use recommended convention.
<CMD> extractRC
Extraction called for design 'lab7_layout_design' of instances=27317 and nets=808 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_qaj9Sk_16986.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 500.0M)
Creating parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for storing RC.
Extracted 10.0258% (CPU Time= 0:00:00.1  MEM= 504.0M)
Extracted 20.0318% (CPU Time= 0:00:00.1  MEM= 504.0M)
Extracted 30.0377% (CPU Time= 0:00:00.1  MEM= 504.0M)
Extracted 40.0238% (CPU Time= 0:00:00.1  MEM= 504.0M)
Extracted 50.0298% (CPU Time= 0:00:00.1  MEM= 504.0M)
Extracted 60.0357% (CPU Time= 0:00:00.1  MEM= 504.0M)
Extracted 70.0218% (CPU Time= 0:00:00.2  MEM= 504.0M)
Extracted 80.0278% (CPU Time= 0:00:00.2  MEM= 504.0M)
Extracted 90.0338% (CPU Time= 0:00:00.2  MEM= 504.0M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 504.0M)
Nr. Extracted Resistors     : 9642
Nr. Extracted Ground Cap.   : 10409
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.5  Real Time: 0:00:00.0  MEM: 499.973M)
<CMD> setOptMode -yieldEffort none
<CMD> setOptMode -effort high
<CMD> setOptMode -maxDensity 0.95
<CMD> setOptMode -drcMargin 0.0
<CMD> setOptMode -holdTargetSlack 0.0 -setupTargetSlack 0.0
*info: Setting hold target slack to 0.000
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
<CMD> setOptMode -simplifyNetlist false
<CMD> setOptMode -usefulSkew false
<CMD> optDesign -postRoute -incr
**WARN: (ENCOPT-6055):	The following cells have a dont_touch property but without being dont_use.
			Such configuration can impact the timing closure because they can be inserted in the netlist but never transformed again.
			It is recommended that you apply a dont_use attribute on them.
			Cell PADVDD is dont_touch but not dont_use
			Cell PADNC is dont_touch but not dont_use
			Cell PADGND is dont_touch but not dont_use
			Cell PADFC is dont_touch but not dont_use
	...
	Reporting only the 20 first cells found...

**optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 500.0M **
Info: DRVs not fixed with -incr option
Begin checking placement ...
*info: Placed = 27129
*info: Unplaced = 0
Placement Density:100.00%(2247336/2247336)
setExtractRCMode -coupled false
**WARN: (ENCEXT-3493):	Extraction mode changed by calling extraction setup command 'setExtractRCMode'. Therefore, parasitic data in the tool generated as per previous mode is deleted. Call of extractRC/spefIn will generate/bring parasitic data in the tool as per current mode.
*** optDesign -postRoute ***
DRC Margin: user margin 0.0; extra margin 0
Setup Target Slack: user slack 0.0
Hold Target Slack: user slack 0.0
*info: Setting setup target slack to 0.000
*info: Hold target slack is 0.000
*** CTE mode ***
Library does not have enough HVT buffers
Include MVT Delays for Hold Opt
Library does not have enough HVT delays
Deleting the dont_use list
Extraction called for design 'lab7_layout_design' of instances=27317 and nets=808 using extraction engine 'postRoute' at effort level 'low' .
**WARN: (ENCEXT-3530):	Use of command 'setDesignMode -process <process_node>' prior to extraction is recommended for maximum accuracy and optimal automatic threshold setting.
Detail RC Extraction called for design lab7_layout_design.
**WARN: (ENCEXT-6166):	Using capacitance table file without EXTENDED section is not recommended and will result in lower accuracy for clock nets in preRoute extraction and for all nets when using postRoute extraction -effortLevel low. Regeneration of full capacitance table is recommended.
**WARN: (ENCEXT-3032):	Since cap. table file was not provided, it will be created internally with the following process info:
* Layer Id             : 1 - M1
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 2 - M2
      Thickness        : 0.6
      Min Width        : 0.9
      Layer Dielectric : 4.1
* Layer Id             : 3 - M3
      Thickness        : 1
      Min Width        : 1.5
      Layer Dielectric : 4.1
extractDetailRC Option : -outfile ./lab7_layout_design_qaj9Sk_16986.rcdb.d -maxResLength 200  -basic -newAssumeMetFill
Assumed metal fill uses the following parameters:
              Active Spacing      Min. Width
                [microns]         [microns]
**WARN: (ENCEXT-3087):	Fill active spacing for layer M1 is not specified, it will use  0.600 microns.
  Layer M1        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M2 is not specified, it will use  0.600 microns.
  Layer M2        0.600             0.400 
**WARN: (ENCEXT-3087):	Fill active spacing for layer M3 is not specified, it will use  0.600 microns.
  Layer M3        0.600             0.400 
RC Mode: Detail [Assume Metal Fill, LEF Resistances]
Capacitance Scaling Factor   : 1.00000
Resistance Scaling Factor    : 1.00000
Coupling Cap. Scaling Factor : 1.00000
Clock Cap. Scaling Factor    : 1.00000
Clock Res. Scaling Factor    : 1.00000
Shrink Factor                : 1.00000
Checking LVS Completed (CPU Time= 0:00:00.0  MEM= 500.0M)
Creating parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for storing RC.
Extracted 10.0258% (CPU Time= 0:00:00.1  MEM= 504.0M)
Extracted 20.0318% (CPU Time= 0:00:00.1  MEM= 504.0M)
Extracted 30.0377% (CPU Time= 0:00:00.1  MEM= 504.0M)
Extracted 40.0238% (CPU Time= 0:00:00.1  MEM= 504.0M)
Extracted 50.0298% (CPU Time= 0:00:00.1  MEM= 504.0M)
Extracted 60.0357% (CPU Time= 0:00:00.1  MEM= 504.0M)
Extracted 70.0218% (CPU Time= 0:00:00.1  MEM= 504.0M)
Extracted 80.0278% (CPU Time= 0:00:00.2  MEM= 504.0M)
Extracted 90.0338% (CPU Time= 0:00:00.2  MEM= 504.0M)
Extracted 100% (CPU Time= 0:00:00.3  MEM= 504.0M)
Nr. Extracted Resistors     : 9642
Nr. Extracted Ground Cap.   : 10409
Nr. Extracted Coupling Cap. : 0
Opening parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for reading.
Detail RC Extraction DONE (CPU Time: 0:00:00.4  Real Time: 0:00:01.0  MEM: 499.973M)
Calculate delays in Single mode...
Topological Sorting (CPU = 0:00:00.0, MEM = 506.5M)
Number of Loop : 0
Start delay calculation (mem=506.488M)...
delayCal using detail RC...
Opening parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for reading.
RC Database In Completed (CPU Time= 0:00:00.0  MEM= 511.5M)
Closing parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq'. 802 times net's RC data read were performed.
Delay calculation completed. (cpu=0:00:00.4 real=0:00:00.0 mem=507.723M 0)
*** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 507.7M) ***
-holdSdfFile {}                            # string, default=""
-holdSdfScript {}                          # string, default="", private

------------------------------------------------------------
             Initial Summary                             
------------------------------------------------------------

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 94.617  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   210   |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 507.7M **
*** Timing Is met
*** Check timing (0:00:00.0)
*** Setup timing is met (target slack 0.0ns)
*** Timing Is met
*** Check timing (0:00:00.0)
Reported timing to dir ./timingReports
**optDesign ... cpu = 0:00:02, real = 0:00:03, mem = 507.7M **

------------------------------------------------------------
     optDesign Final Summary                             
------------------------------------------------------------

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 94.617  | 94.617  | 95.973  | 96.352  |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |  0.000  |   N/A   |   N/A   |
|    Violating Paths:|    0    |    0    |    0    |    0    |   N/A   |   N/A   |
|          All Paths:|   210   |   135   |   151   |    4    |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 100.000%
------------------------------------------------------------
**optDesign ... cpu = 0:00:03, real = 0:00:03, mem = 507.7M **
*** Finished optDesign ***
<CMD> addFiller -cell FILL -prefix FIL -fillBoundary
*INFO: Adding fillers to top-module.
*INFO:   Added 0 filler inst of any cell-type.
<CMD> verifyConnectivity -type all -error 1000 -warning 50

******** Start: VERIFY CONNECTIVITY ********
Start Time: Fri Mar  6 14:03:08 2015

Design Name: lab7_layout_design
Database Units: 1000
Design Boundary: (0.0000, 0.0000) (2230.2000, 2170.9500)
Error Limit = 1000; Warning Limit = 50
Check all nets
Open violation {322.050 322.500 1912.950 1851.900} is too complicated to show its polygon outline. It will be marked with its bounding box.
Net gnd: unconnected terminal, special open.

VC Elapsed Time: 0:00:01.0

Begin Summary 
    1 Problem(s) (ENCVFC-96): Terminal(s) are not connected.
    1 Problem(s) (ENCVFC-200): Special Wires: Pieces of the net are not connected together.
    2 total info(s) created.
End Summary

End Time: Fri Mar  6 14:03:09 2015
******** End: VERIFY CONNECTIVITY ********
  Verification Complete : 2 Viols.  0 Wrngs.
  (CPU Time: 0:00:00.9  MEM: 14.051M)

<CMD> verifyGeometry
 *** Starting Verify Geometry (MEM: 505.7) ***

  VERIFY GEOMETRY ...... Starting Verification
  VERIFY GEOMETRY ...... Initializing
  VERIFY GEOMETRY ...... Deleting Existing Violations
  VERIFY GEOMETRY ...... Creating Sub-Areas
                  ...... bin size: 9600
  VERIFY GEOMETRY ...... SubArea : 1 of 36
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 1 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 2 of 36
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  30 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 2 complete 30 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 3 of 36
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  8 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 3 complete 8 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 4 of 36
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  12 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 4 complete 12 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 5 of 36
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 5 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 6 of 36
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  0 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 6 complete 0 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 7 of 36
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  4 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 7 complete 4 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 8 of 36
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
  VERIFY GEOMETRY ...... SameNet        :  0 Viols.
  VERIFY GEOMETRY ...... Wiring         :  699 Viols.
  VERIFY GEOMETRY ...... Antenna        :  0 Viols.
  VERIFY GEOMETRY ...... Sub-Area : 8 complete 699 Viols. 0 Wrngs.
  VERIFY GEOMETRY ...... SubArea : 9 of 36
  VERIFY GEOMETRY ...... Cells          :  0 Viols.
**WARN: (ENCVFG-103):	VERIFY GEOMETRY did not complete: Number of violations exceeds the Error Limit [1000]
VG: elapsed time: 0.00
Begin Summary ...
  Cells       : 0
  SameNet     : 0
  Wiring      : 238
  Antenna     : 0
  Short       : 762
  Overlap     : 0
End Summary

  Verification Complete : 1000 Viols.  0 Wrngs.

**********End: VERIFY GEOMETRY**********
 *** verify geometry (CPU: 0:00:00.8  MEM: 55.5M)

<CMD> streamOut final.gds2 -mapFile gds2_encounter.map -outputMacros -stripes 1 -units 1000 -mode ALL
Parse map file...
Writing GDSII file ...
	****** db unit per micron = 1000 ******
	****** output gds2 file unit per micron = 1000 ******
	****** unit scaling factor = 1 ******
Output for instance
Output for bump
Output for tile
Output for physical terminals
Output for logical terminals
Output for regular nets
Output for special nets and metal fills
Output for via structure generation
Statistics for GDS generated (version 3)
----------------------------------------
Stream Out Layer Mapping Information:
GDS Layer Number          GDS Layer Name
----------------------------------------
    49                            metal1
    50                               via
    51                            metal2
    61                              via2
    62                            metal3
    49                            metal1
    51                            metal2
    62                            metal3


Stream Out Information Processed for GDS version 3:
Units: 1000 DBU

Object                             Count
----------------------------------------
Instances                          27317

Ports/Pins                             0

Nets                                5110
    metal layer metal1              1337
    metal layer metal2              2752
    metal layer metal3              1021

    Via Instances                   4535

Special Nets                         159
    metal layer metal1               155
    metal layer metal2                 4

    Via Instances                    108

Metal Fills                        89651
    metal layer metal1             29277
    metal layer metal2             40705
    metal layer metal3             19669

    Via Instances                  89651

Metal FillOPCs                         0

    Via Instances                      0

Text                                  18
    metal layer metal1                 2
    metal layer metal3                16


Blockages                              0


Custom Text                            0


Custom Box                             0

Output for cells
**WARN: The GDSII cell 'PADVDD' is empty.
**WARN: The GDSII cell 'PADNC' is empty.
**WARN: The GDSII cell 'PADOUT' is empty.
**WARN: The GDSII cell 'PADINC' is empty.
**WARN: The GDSII cell 'PADGND' is empty.
**WARN: The GDSII cell 'PADFC' is empty.
**WARN: The GDSII cell 'DFFSR' is empty.
**WARN: The GDSII cell 'XNOR2X1' is empty.
**WARN: The GDSII cell 'MUX2X1' is empty.
**WARN: The GDSII cell 'XOR2X1' is empty.
**WARN: The GDSII cell 'OR2X2' is empty.
**WARN: The GDSII cell 'OAI22X1' is empty.
**WARN: The GDSII cell 'OAI21X1' is empty.
**WARN: The GDSII cell 'NOR2X1' is empty.
**WARN: The GDSII cell 'NAND3X1' is empty.
**WARN: The GDSII cell 'NAND2X1' is empty.
**WARN: The GDSII cell 'INVX8' is empty.
**WARN: The GDSII cell 'INVX4' is empty.
**WARN: The GDSII cell 'INVX2' is empty.
**WARN: The GDSII cell 'INVX1' is empty.
**WARN: The GDSII cell 'DFFPOSX1' is empty.
**WARN: The GDSII cell 'NOR3X1' is empty.
**WARN: The GDSII cell 'BUFX4' is empty.
**WARN: The GDSII cell 'BUFX2' is empty.
**WARN: The GDSII cell 'AOI22X1' is empty.
**WARN: The GDSII cell 'AOI21X1' is empty.
**WARN: The GDSII cell 'AND2X2' is empty.
**WARN: The GDSII cell 'AND2X1' is empty.
**WARN: The GDSII cell 'FILL' is empty.
**WARN: (ENCOGDS-1176):	There are 85 empty cells. Check encounter.log# for the details.
  It's propably because your mapping file does not contain corresponding rules.
  Use default mapping file(without option -mapFile) to output all information of a cell.
######Streamout is finished!
<CMD> saveNetlist -excludeLeafCell final.v
Writing Netlist "final.v" ...
<CMD> rcOut -spf final.dspf
Opening parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq' for reading.
RC Out has the following PVT Info:
   RC-typical 
Printing *|NET...
Detail RC Out Completed (CPU Time= 0:00:00.1  MEM= 511.8M)
Closing parasitic data file './lab7_layout_design_qaj9Sk_16986.rcdb.d/header.seq'. 802 times net's RC data read were performed.
<CMD> zoomSelected
<CMD> fit
<CMD> setMetalFill -layer metal1 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
<CMD> setMetalFill -layer metal2 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
<CMD> setMetalFill -layer metal3 -windowSize 100.000 100.000 -windowStep 50.000 50.000 -minDensity 20.000 -maxDensity 80.000
<CMD> verifyMetalDensity -reportfile lab7_layout_design.density.rpt
**WARN: (ENCTCM-77):	Option "-reportfile" for command verifyMetalDensity is obsolete and will be removed in future release. The obsolete option still works in this release, but to avoid this warning and to ensure compatibility with future releases, remove the obsolete option from your script.

******** Start: VERIFY DENSITY ********
Density calculation ...... Slot :   1 of   7
Density calculation ...... Slot :   2 of   7
Density calculation ...... Slot :   3 of   7
Density calculation ...... Slot :   4 of   7
Density calculation ...... Slot :   5 of   7
Density calculation ...... Slot :   6 of   7
Density calculation ...... Slot :   7 of   7

A total of 2070 density violation(s).
Windows < Min. Density = 2070
Windows > Max. Density = 0

******** End: VERIFY DENSITY ********
VMD: elapsed time: 0.00
     (CPU Time: 0:00:00.6  MEM: 0.098M)


*** Memory Usage v0.159.2.6.2.1 (Current mem = 509.316M, initial mem = 59.918M) ***
--- Ending "Encounter" (totcpu=0:08:56, real=0:32:34, mem=509.3M) ---
