{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695816365027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695816365027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 20:06:04 2023 " "Processing started: Wed Sep 27 20:06:04 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695816365027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695816365027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off NCO_quartus -c NCO_quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off NCO_quartus -c NCO_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695816365027 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1695816365253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/pll_mclk.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/pll_mclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_MCLK " "Found entity 1: pll_MCLK" {  } { { "../hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_MCLK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/auout_cs4334.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/auout_cs4334.v" { { "Info" "ISGN_ENTITY_NAME" "1 auout_cs4334 " "Found entity 1: auout_cs4334" {  } { { "../hdlsrc/auout_cs4334.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/auout_cs4334.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/fir/hdlsrc/fir/fir.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/fir/hdlsrc/fir/fir.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR " "Found entity 1: FIR" {  } { { "../../FIR/hdlsrc/FIR/FIR.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/FIR/hdlsrc/FIR/FIR.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365282 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365282 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux ../hdlsrc/mux.v " "Entity \"mux\" obtained from \"../hdlsrc/mux.v\" instead of from Quartus II megafunction library" {  } { { "../hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1695816365284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/mux.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "../hdlsrc/mux.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/rtl_module.v 9 9 " "Found 9 design units, including 9 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/rtl_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_interface " "Found entity 1: ADC_interface" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365285 ""} { "Info" "ISGN_ENTITY_NAME" "2 DAC_interface " "Found entity 2: DAC_interface" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365285 ""} { "Info" "ISGN_ENTITY_NAME" "3 bus_LSB_staff_zero " "Found entity 3: bus_LSB_staff_zero" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365285 ""} { "Info" "ISGN_ENTITY_NAME" "4 shift_reg_SIPO " "Found entity 4: shift_reg_SIPO" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365285 ""} { "Info" "ISGN_ENTITY_NAME" "5 cnt_sync " "Found entity 5: cnt_sync" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365285 ""} { "Info" "ISGN_ENTITY_NAME" "6 cnt_incr " "Found entity 6: cnt_incr" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 133 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365285 ""} { "Info" "ISGN_ENTITY_NAME" "7 cnt_en_0to9 " "Found entity 7: cnt_en_0to9" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365285 ""} { "Info" "ISGN_ENTITY_NAME" "8 cnt_0to9 " "Found entity 8: cnt_0to9" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 179 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365285 ""} { "Info" "ISGN_ENTITY_NAME" "9 dec_2to4 " "Found entity 9: dec_2to4" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 203 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/pll_dac_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/pll_dac_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC " "Found entity 1: pll_DAC_ADC" {  } { { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365287 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365287 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/fre_sel.v 3 3 " "Found 3 design units, including 3 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/fre_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 fre_sel " "Found entity 1: fre_sel" {  } { { "../hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_sel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365289 ""} { "Info" "ISGN_ENTITY_NAME" "2 fre_sel_32b " "Found entity 2: fre_sel_32b" {  } { { "../hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_sel.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365289 ""} { "Info" "ISGN_ENTITY_NAME" "3 fre_sel_audio " "Found entity 3: fre_sel_audio" {  } { { "../hdlsrc/fre_sel.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_sel.v" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/fre_div.v 2 2 " "Found 2 design units, including 2 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/fre_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_div_even " "Found entity 1: clk_div_even" {  } { { "../hdlsrc/fre_div.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_div.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365290 ""} { "Info" "ISGN_ENTITY_NAME" "2 clk_odd_div " "Found entity 2: clk_odd_div" {  } { { "../hdlsrc/fre_div.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/fre_div.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365290 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filtercoef.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filtercoef.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterCoef " "Found entity 1: FilterCoef" {  } { { "../hdlsrc/NCO/FilterCoef.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterCoef.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filtertapsystolicpreaddwvlin.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filtertapsystolicpreaddwvlin.v" { { "Info" "ISGN_ENTITY_NAME" "1 FilterTapSystolicPreAddWvlIn " "Found entity 1: FilterTapSystolicPreAddWvlIn" {  } { { "../hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/FilterTapSystolicPreAddWvlIn.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/subfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/subfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 subFilter " "Found entity 1: subFilter" {  } { { "../hdlsrc/NCO/subFilter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/subFilter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Filter " "Found entity 1: Filter" {  } { { "../hdlsrc/NCO/Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Filter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/discrete_fir_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/discrete_fir_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Discrete_FIR_Filter " "Found entity 1: Discrete_FIR_Filter" {  } { { "../hdlsrc/NCO/Discrete_FIR_Filter.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Discrete_FIR_Filter.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/dithergen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/dithergen.v" { { "Info" "ISGN_ENTITY_NAME" "1 DitherGen " "Found entity 1: DitherGen" {  } { { "../hdlsrc/NCO/DitherGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/DitherGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365300 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/lookuptablegen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/lookuptablegen.v" { { "Info" "ISGN_ENTITY_NAME" "1 LookUpTableGen " "Found entity 1: LookUpTableGen" {  } { { "../hdlsrc/NCO/LookUpTableGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/LookUpTableGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365303 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365303 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/waveformgen.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/waveformgen.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveformGen " "Found entity 1: WaveformGen" {  } { { "../hdlsrc/NCO/WaveformGen.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/WaveformGen.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365305 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365305 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/nco_block.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/nco_block.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_block " "Found entity 1: NCO_block" {  } { { "../hdlsrc/NCO/NCO_block.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/NCO_block.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/subsystem.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/subsystem.v" { { "Info" "ISGN_ENTITY_NAME" "1 Subsystem " "Found entity 1: Subsystem" {  } { { "../hdlsrc/NCO/Subsystem.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Subsystem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365308 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365308 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file /git_repository/fpga_myself/dds/dds_csdn/dds_32bit/hdlsrc/nco/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_32 " "Found entity 1: NCO_32" {  } { { "../hdlsrc/NCO/NCO.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/NCO.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nco_quartus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file nco_quartus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_quartus " "Found entity 1: NCO_quartus" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365311 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "NCO_quartus " "Elaborating entity \"NCO_quartus\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1695816365403 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_DAC_ADC pll_DAC_ADC:inst2 " "Elaborating entity \"pll_DAC_ADC\" for hierarchy \"pll_DAC_ADC:inst2\"" {  } { { "NCO_quartus.bdf" "inst2" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 264 1088 1224 344 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365405 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_DAC_ADC:inst2\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_DAC_ADC:inst2\|altpll:altpll_component\"" {  } { { "../hdlsrc/pll_DAC_ADC.v" "altpll_component" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365429 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_DAC_ADC:inst2\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_DAC_ADC:inst2\|altpll:altpll_component\"" {  } { { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_DAC_ADC:inst2\|altpll:altpll_component " "Instantiated megafunction \"pll_DAC_ADC:inst2\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 5 " "Parameter \"clk0_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 8 " "Parameter \"clk0_multiply_by\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 5 " "Parameter \"clk1_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 2 " "Parameter \"clk1_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_DAC_ADC " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_DAC_ADC\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365432 ""}  } { { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695816365432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_dac_adc_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_dac_adc_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_DAC_ADC_altpll " "Found entity 1: pll_DAC_ADC_altpll" {  } { { "db/pll_dac_adc_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_dac_adc_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365480 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365480 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_DAC_ADC_altpll pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated " "Elaborating entity \"pll_DAC_ADC_altpll\" for hierarchy \"pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365481 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auout_cs4334 auout_cs4334:inst9 " "Elaborating entity \"auout_cs4334\" for hierarchy \"auout_cs4334:inst9\"" {  } { { "NCO_quartus.bdf" "inst9" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 496 1728 1936 640 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365483 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SCLK_H2L_W auout_cs4334.v(77) " "Verilog HDL or VHDL warning at auout_cs4334.v(77): object \"SCLK_H2L_W\" assigned a value but never read" {  } { { "../hdlsrc/auout_cs4334.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/auout_cs4334.v" 77 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1695816365484 "|NCO_quartus|auout_cs4334:inst9"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_32 NCO_32:inst " "Elaborating entity \"NCO_32\" for hierarchy \"NCO_32:inst\"" {  } { { "NCO_quartus.bdf" "inst" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 448 1280 1520 560 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Subsystem NCO_32:inst\|Subsystem:u_Sub " "Elaborating entity \"Subsystem\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\"" {  } { { "../hdlsrc/NCO/NCO.v" "u_Sub" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/NCO.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_block NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO " "Elaborating entity \"NCO_block\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO\"" {  } { { "../hdlsrc/NCO/Subsystem.v" "u_NCO" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Subsystem.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DitherGen NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO\|DitherGen:u_dither_inst " "Elaborating entity \"DitherGen\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO\|DitherGen:u_dither_inst\"" {  } { { "../hdlsrc/NCO/NCO_block.v" "u_dither_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/NCO_block.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365488 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveformGen NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst " "Elaborating entity \"WaveformGen\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\"" {  } { { "../hdlsrc/NCO/NCO_block.v" "u_Wave_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/NCO_block.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LookUpTableGen NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst " "Elaborating entity \"LookUpTableGen\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|NCO_block:u_NCO\|WaveformGen:u_Wave_inst\|LookUpTableGen:u_SineWave_inst\"" {  } { { "../hdlsrc/NCO/WaveformGen.v" "u_SineWave_inst" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/WaveformGen.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365491 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Discrete_FIR_Filter NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter " "Elaborating entity \"Discrete_FIR_Filter\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\"" {  } { { "../hdlsrc/NCO/Subsystem.v" "u_Discrete_FIR_Filter" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Subsystem.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Filter NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank " "Elaborating entity \"Filter\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\"" {  } { { "../hdlsrc/NCO/Discrete_FIR_Filter.v" "u_FilterBank" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Discrete_FIR_Filter.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilterCoef NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|FilterCoef:u_CoefTable_1 " "Elaborating entity \"FilterCoef\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|FilterCoef:u_CoefTable_1\"" {  } { { "../hdlsrc/NCO/Filter.v" "u_CoefTable_1" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Filter.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subFilter NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re " "Elaborating entity \"subFilter\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\"" {  } { { "../hdlsrc/NCO/Filter.v" "u_subFilter_1_re" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/Filter.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FilterTapSystolicPreAddWvlIn NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1 " "Elaborating entity \"FilterTapSystolicPreAddWvlIn\" for hierarchy \"NCO_32:inst\|Subsystem:u_Sub\|Discrete_FIR_Filter:u_Discrete_FIR_Filter\|Filter:u_FilterBank\|subFilter:u_subFilter_1_re\|FilterTapSystolicPreAddWvlIn:u_FilterTap_1\"" {  } { { "../hdlsrc/NCO/subFilter.v" "u_FilterTap_1" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/subFilter.v" 433 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365511 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cnt_sync cnt_sync:inst5 " "Elaborating entity \"cnt_sync\" for hierarchy \"cnt_sync:inst5\"" {  } { { "NCO_quartus.bdf" "inst5" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 696 888 568 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_MCLK pll_MCLK:inst1 " "Elaborating entity \"pll_MCLK\" for hierarchy \"pll_MCLK:inst1\"" {  } { { "NCO_quartus.bdf" "inst1" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 488 624 568 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll_MCLK:inst1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll_MCLK:inst1\|altpll:altpll_component\"" {  } { { "../hdlsrc/pll_MCLK.v" "altpll_component" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_MCLK.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll_MCLK:inst1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll_MCLK:inst1\|altpll:altpll_component\"" {  } { { "../hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_MCLK.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695816365565 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll_MCLK:inst1\|altpll:altpll_component " "Instantiated megafunction \"pll_MCLK:inst1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 3125 " "Parameter \"clk0_divide_by\" = \"3125\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1536 " "Parameter \"clk0_multiply_by\" = \"1536\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone III " "Parameter \"intended_device_family\" = \"Cyclone III\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll_MCLK " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll_MCLK\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type Fast " "Parameter \"pll_type\" = \"Fast\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365566 ""}  } { { "../hdlsrc/pll_MCLK.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_MCLK.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1695816365566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_mclk_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_mclk_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll_MCLK_altpll " "Found entity 1: pll_MCLK_altpll" {  } { { "db/pll_mclk_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_mclk_altpll.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816365620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816365620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll_MCLK_altpll pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated " "Elaborating entity \"pll_MCLK_altpll\" for hierarchy \"pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fre_sel_audio fre_sel_audio:inst14 " "Elaborating entity \"fre_sel_audio\" for hierarchy \"fre_sel_audio:inst14\"" {  } { { "NCO_quartus.bdf" "inst14" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 736 912 1096 816 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365622 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DAC_interface DAC_interface:inst12 " "Elaborating entity \"DAC_interface\" for hierarchy \"DAC_interface:inst12\"" {  } { { "NCO_quartus.bdf" "inst12" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 184 1448 1672 296 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1695816365676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5t14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5t14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5t14 " "Found entity 1: altsyncram_5t14" {  } { { "db/altsyncram_5t14.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/altsyncram_5t14.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816366898 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816366898 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_jrc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_jrc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_jrc " "Found entity 1: mux_jrc" {  } { { "db/mux_jrc.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/mux_jrc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816367001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816367001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_4uf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_4uf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_4uf " "Found entity 1: decode_4uf" {  } { { "db/decode_4uf.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/decode_4uf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816367057 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816367057 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_6fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_6fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_6fi " "Found entity 1: cntr_6fi" {  } { { "db/cntr_6fi.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cntr_6fi.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816367133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816367133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_95j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_95j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_95j " "Found entity 1: cntr_95j" {  } { { "db/cntr_95j.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cntr_95j.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816367188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816367188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_5fi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_5fi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_5fi " "Found entity 1: cntr_5fi" {  } { { "db/cntr_5fi.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cntr_5fi.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816367248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816367248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hfc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hfc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hfc " "Found entity 1: cmpr_hfc" {  } { { "db/cmpr_hfc.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cmpr_hfc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816367293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816367293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_p1j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_p1j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_p1j " "Found entity 1: cntr_p1j" {  } { { "db/cntr_p1j.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cntr_p1j.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816367349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816367349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_efc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_efc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_efc " "Found entity 1: cmpr_efc" {  } { { "db/cmpr_efc.tdf" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/cmpr_efc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1695816367394 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1695816367394 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695816367447 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions require synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_PARAMETER_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" requires synthesis because there were changes made to the parameters on the partition's root instance" {  } {  } 0 12217 "Partition \"%1!s!\" requires synthesis because there were changes made to the parameters on the partition's root instance" 0 0 "Quartus II" 0 -1 1695816367667 ""} { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1695816367667 ""}  } {  } 0 12206 "%1!d! design partitions require synthesis" 0 0 "Quartus II" 0 -1 1695816367667 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_ONE" "" "1 design partition does not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "Top " "Partition \"Top\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1695816367667 ""}  } {  } 0 12207 "1 design partition does not require synthesis" 0 0 "Quartus II" 0 -1 1695816367667 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS" "6 2 " "Using 6 processors to synthesize 2 partitions in parallel" {  } {  } 0 281037 "Using %1!d! processors to synthesize %2!d! partitions in parallel" 0 0 "Quartus II" 0 -1 1695816368328 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 1 1695816368863 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 2 1695816368863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 2 1695816368863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 20:06:08 2023 " "Processing started: Wed Sep 27 20:06:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 2 1695816368863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 2 1695816368863 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 1 1695816368863 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 20:06:08 2023 " "Processing started: Wed Sep 27 20:06:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 1 1695816368863 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 1 1695816368863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub NCO_quartus -c NCO_quartus " "Command: quartus_map --parallel=1 --helper=2 --helper_type=user_partition --partition=sld_hub:auto_hub NCO_quartus -c NCO_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 2 1695816368863 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 NCO_quartus -c NCO_quartus " "Command: quartus_map --parallel=1 --helper=1 --helper_type=user_partition --partition=sld_signaltap:auto_signaltap_0 NCO_quartus -c NCO_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 1 1695816368863 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_hub:auto_hub " "Starting Logic Optimization and Technology Mapping for Partition sld_hub:auto_hub" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 2 1695816369514 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 257 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 389 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 2 1695816369519 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 2 1695816369519 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/sld_hub.vhd" 326 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 2 1695816369567 "|NCO_quartus|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 2 1695816369567 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 2 1695816369659 ""}
{ "Info" "IQSYN_SYNTHESIZE_PARTITION" "sld_signaltap:auto_signaltap_0 " "Starting Logic Optimization and Technology Mapping for Partition sld_signaltap:auto_signaltap_0" {  } {  } 0 281019 "Starting Logic Optimization and Technology Mapping for Partition %1!s!" 0 0 "Quartus II" 0 1 1695816369703 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 350 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 1 1695816369719 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 1 1695816369719 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "211 " "Implemented 211 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 2 1695816369821 ""} { "Info" "ICUT_CUT_TM_OPINS" "39 " "Implemented 39 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 2 1695816369821 ""} { "Info" "ICUT_CUT_TM_LCELLS" "151 " "Implemented 151 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 2 1695816369821 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 2 1695816369821 ""}
{ "Warning" "WFTM_IGNORED_NOT_GATE_PUSH_ASSIGNMENT" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff " "The assignment to disallow NOT gate push-back on register \"sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|trigger_out_mode_ff\" is ignored" {  } { { "sld_signaltap_impl.vhd" "" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 975 -1 0 } }  } 0 18057 "The assignment to disallow NOT gate push-back on register \"%1!s!\" is ignored" 0 0 "Quartus II" 0 1 1695816369834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4631 " "Peak virtual memory: 4631 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 2 1695816369843 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 20:06:09 2023 " "Processing ended: Wed Sep 27 20:06:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 2 1695816369843 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 2 1695816369843 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 2 1695816369843 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 2 1695816369843 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_signaltap:auto_signaltap_0 " "Timing-Driven Synthesis is running on partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 1 1695816369933 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "737 " "Implemented 737 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "91 " "Implemented 91 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 1 1695816370135 ""} { "Info" "ICUT_CUT_TM_OPINS" "44 " "Implemented 44 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 1 1695816370135 ""} { "Info" "ICUT_CUT_TM_LCELLS" "586 " "Implemented 586 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 1 1695816370135 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 1 1695816370135 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 1 1695816370135 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4639 " "Peak virtual memory: 4639 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 1 1695816370172 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 20:06:10 2023 " "Processing ended: Wed Sep 27 20:06:10 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 1 1695816370172 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 1 1695816370172 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 1 1695816370172 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 1 1695816370172 ""}
{ "Info" "IQSYN_PARALLEL_SYNTHESIS_SUCCESS" "" "Finished parallel synthesis of all partitions" {  } {  } 0 281038 "Finished parallel synthesis of all partitions" 0 0 "Quartus II" 0 -1 1695816370734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4795 " "Peak virtual memory: 4795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695816371028 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 20:06:11 2023 " "Processing ended: Wed Sep 27 20:06:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695816371028 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695816371028 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695816371028 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695816371028 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695816372069 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus II 64-Bit " "Running Quartus II 64-Bit Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695816372069 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 20:06:11 2023 " "Processing started: Wed Sep 27 20:06:11 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695816372069 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695816372069 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off NCO_quartus -c NCO_quartus --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off NCO_quartus -c NCO_quartus --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695816372069 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_POST_FIT" "Top " "Using previously generated Fitter netlist for partition \"Top\"" {  } {  } 0 35006 "Using previously generated Fitter netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695816372271 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695816372373 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_signaltap:auto_signaltap_0 " "Using synthesis netlist for partition \"sld_signaltap:auto_signaltap_0\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695816372399 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 33 " "Succesfully connected in-system debug instance \"auto_signaltap_0\" to all 33 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Succesfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Quartus II" 0 -1 1695816372486 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "3 " "Resolved and merged 3 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Quartus II" 0 -1 1695816372488 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1695816372549 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695816372549 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/pll_dac_adc_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_dac_adc_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } } { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 264 1088 1224 344 "inst2" "" } } } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Quartus II" 0 -1 1695816373053 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 816 480 648 832 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695816373185 "|NCO_quartus|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 816 480 648 832 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695816373185 "|NCO_quartus|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 816 480 648 832 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695816373185 "|NCO_quartus|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 816 480 648 832 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695816373185 "|NCO_quartus|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 816 480 648 832 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695816373185 "|NCO_quartus|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 816 480 648 832 "SW" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1695816373185 "|NCO_quartus|SW[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1695816373185 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4457 " "Implemented 4457 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1695816373185 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1695816373185 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4316 " "Implemented 4316 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1695816373185 ""} { "Info" "ICUT_CUT_TM_RAMS" "19 " "Implemented 19 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1695816373185 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1695816373185 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "80 " "Implemented 80 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1695816373185 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1695816373185 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Partition Merge was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4695 " "Peak virtual memory: 4695 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695816373330 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 20:06:13 2023 " "Processing ended: Wed Sep 27 20:06:13 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695816373330 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695816373330 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695816373330 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695816373330 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1695816374471 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695816374471 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 20:06:14 2023 " "Processing started: Wed Sep 27 20:06:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695816374471 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1695816374471 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off NCO_quartus -c NCO_quartus " "Command: quartus_fit --read_settings_files=off --write_settings_files=off NCO_quartus -c NCO_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1695816374471 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1695816374516 ""}
{ "Info" "0" "" "Project  = NCO_quartus" {  } {  } 0 0 "Project  = NCO_quartus" 0 0 "Fitter" 0 0 1695816374516 ""}
{ "Info" "0" "" "Revision = NCO_quartus" {  } {  } 0 0 "Revision = NCO_quartus" 0 0 "Fitter" 0 0 1695816374516 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1695816374634 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "NCO_quartus EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"NCO_quartus\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1695816374671 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1695816374703 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1695816374703 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|wire_pll1_clk\[0\] 8 5 0 0 " "Implementing clock multiplication of 8, clock division of 5, and phase shift of 0 degrees (0 ps) for pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_dac_adc_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_dac_adc_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 564 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1695816374741 ""}  } { { "db/pll_dac_adc_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_dac_adc_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 564 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1695816374741 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 Cyclone III PLL " "Implemented PLL \"pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1\" as Cyclone III PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|wire_pll1_clk\[0\] 115 234 0 0 " "Implementing clock multiplication of 115, clock division of 234, and phase shift of 0 degrees (0 ps) for pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_mclk_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_mclk_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 441 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1695816374743 ""}  } { { "db/pll_mclk_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_mclk_altpll.v" 43 -1 0 } } { "" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 441 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1695816374743 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1695816374961 ""}
{ "Info" "IFITCC_FITCC_QIC_PARTITION_SUMMARY" "84.83 1 0 4 " "Fitter is preserving placement for 84.83 percent of the design from 1 Post-Fit partitions and 0 imported partitions of 4 total partitions" {  } {  } 0 171122 "Fitter is preserving placement for %1!s! percent of the design from %2!d! Post-Fit partitions and %3!d! imported partitions of %4!d! total partitions" 0 0 "Fitter" 0 -1 1695816375102 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1695816375199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1695816375199 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1695816375199 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1695816375199 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 13955 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1695816375214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 13957 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1695816375214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 13959 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1695816375214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 13961 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1695816375214 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" "" { PinPlanner "f:/fpga/quartus13/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 13963 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1695816375214 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1695816375214 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1695816375215 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1695816375231 ""}
{ "Warning" "WFSAC_FSAC_PLL_MERGING_PARAMETERS_MISMATCH_WARNING" "pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 " "The parameters of the PLL pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 and the PLL pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 do not have the same values - hence these PLLs cannot be merged" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "M pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 " "The values of the parameter \"M\" do not match for the PLL atoms pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 and PLL pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 8 " "The value of the parameter \"M\" for the PLL atom pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 is 8" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "M pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 115 " "The value of the parameter \"M\" for the PLL atom pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 is 115" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "N pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 " "The values of the parameter \"N\" do not match for the PLL atoms pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 and PLL pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 1 " "The value of the parameter \"N\" for the PLL atom pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 is 1" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "N pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 9 " "The value of the parameter \"N\" for the PLL atom pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 is 9" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "LOOP FILTER R pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 " "The values of the parameter \"LOOP FILTER R\" do not match for the PLL atoms pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 and PLL pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 4000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 is 4000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "LOOP FILTER R pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 14000 " "The value of the parameter \"LOOP FILTER R\" for the PLL atom pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 is 14000" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Min Lock Period pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 " "The values of the parameter \"Min Lock Period\" do not match for the PLL atoms pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 and PLL pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 12304 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 is 12304" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Min Lock Period pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 19652 " "The value of the parameter \"Min Lock Period\" for the PLL atom pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 is 19652" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUES_MISMATCH" "Max Lock Period pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 " "The values of the parameter \"Max Lock Period\" do not match for the PLL atoms pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 and PLL pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1" { { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 26664 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 is 26664" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""} { "Info" "IFSAC_FSAC_PLL_MERGING_PARAMETER_VALUE" "Max Lock Period pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 22222 " "The value of the parameter \"Max Lock Period\" for the PLL atom pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 is 22222" {  } {  } 0 176121 "The value of the parameter \"%1!s!\" for the PLL atom %2!s! is %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""}  } {  } 0 176120 "The values of the parameter \"%1!s!\" do not match for the PLL atoms %2!s! and PLL %3!s!" 0 0 "Quartus II" 0 -1 1695816375759 ""}  } { { "db/pll_mclk_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_mclk_altpll.v" 77 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 441 9662 10382 0} { 0 { 0 ""} 0 564 9662 10382 0}  }  } } { "db/pll_dac_adc_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_dac_adc_altpll.v" 77 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } }  } 0 176127 "The parameters of the PLL %1!s! and the PLL %2!s! do not have the same values - hence these PLLs cannot be merged" 0 0 "Fitter" 0 -1 1695816375759 ""}
{ "Critical Warning" "WFSAC_FSAC_PLL_FED_BY_REMOTE_CLOCK_PIN_NOT_COMPENSATED" "pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1 0 Pin_G21 " "PLL \"pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|pll1\" input clock inclk\[0\] is not fully compensated because it is fed by a remote clock pin \"Pin_G21\"" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 488 488 624 568 "inst1" "" } } } } { "db/pll_mclk_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_mclk_altpll.v" 77 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 441 9662 10382 0}  }  } }  } 1 176598 "PLL \"%1!s!\" input clock inclk\[%2!d!\] is not fully compensated because it is fed by a remote clock pin \"%3!s!\"" 0 0 "Fitter" 0 -1 1695816375775 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1695816376158 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1695816376158 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1695816376158 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1695816376158 ""}
{ "Info" "ISTA_SDC_FOUND" "../hdlsrc/NCO/clock_constraint.sdc " "Reading SDC File: '../hdlsrc/NCO/clock_constraint.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1695816376187 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clock_constraint.sdc 4 clk port " "Ignored filter at clock_constraint.sdc(4): clk could not be matched with a port" {  } { { "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/clock_constraint.sdc" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/clock_constraint.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Fitter" 0 -1 1695816376188 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock clock_constraint.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at clock_constraint.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clk -period 20.000000ns -waveform \{0.0ns 10.000000ns\} \[get_ports \{clk\}\] " "create_clock -name clk -period 20.000000ns -waveform \{0.0ns 10.000000ns\} \[get_ports \{clk\}\]" {  } { { "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/clock_constraint.sdc" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/clock_constraint.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1695816376188 ""}  } { { "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/clock_constraint.sdc" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/clock_constraint.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Fitter" 0 -1 1695816376188 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 234 -multiply_by 115 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 234 -multiply_by 115 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1695816376189 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1695816376189 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1695816376189 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1695816376189 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1695816376195 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1695816376195 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1695816376197 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Fitter" 0 -1 1695816376197 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1695816376198 "|NCO_quartus|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "button\[2\] " "Node: button\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1695816376198 "|NCO_quartus|button[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt_sync:inst5\|CNTVAL\[0\] " "Node: cnt_sync:inst5\|CNTVAL\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1695816376198 "|NCO_quartus|cnt_sync:inst5|CNTVAL[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1695816376209 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1695816376218 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1695816376218 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1695816376218 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1695816376218 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1695816376219 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1695816376219 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1695816376219 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1695816376219 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p)) " "Promoted node CLOCK_50~input (placed in PIN G21 (CLK4, DIFFCLK_2p))" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "CLOCK_50~inputclkctrl Global Clock CLKCTRL_G9 " "Promoted CLOCK_50~inputclkctrl to use location or clock signal Global Clock CLKCTRL_G9" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 512 272 440 528 "CLOCK_50" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~inputclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 10688 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1695816376322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "MCLK_CS4334~output " "Destination node MCLK_CS4334~output" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 520 1960 2136 536 "MCLK_CS4334" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MCLK_CS4334~output } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 9956 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695816376322 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1695816376322 ""}  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 512 272 440 528 "CLOCK_50" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_50~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 9981 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695816376322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "cnt_sync:inst5\|Equal0  " "Promoted node cnt_sync:inst5\|Equal0 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "cnt_sync:inst5\|Equal0~clkctrl Global Clock " "Promoted cnt_sync:inst5\|Equal0~clkctrl to use location or clock signal Global Clock" {  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 127 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_sync:inst5|Equal0~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 10684 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1695816376322 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst7 " "Destination node inst7" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 520 1000 1064 568 "inst7" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 584 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695816376322 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1695816376322 ""}  } { { "../hdlsrc/rtl_module.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/rtl_module.v" 127 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { cnt_sync:inst5|Equal0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 495 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695816376322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "inst7  " "Promoted node inst7 " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "inst7~clkctrl Global Clock " "Promoted inst7~clkctrl to use location or clock signal Global Clock" {  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 520 1000 1064 568 "inst7" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst7~clkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 10685 9662 10382 0}  }  } }  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1695816376322 ""}  } { { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 520 1000 1064 568 "inst7" "" } } } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { inst7 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 584 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695816376322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2) " "Promoted node pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_2)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G8 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G8" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1695816376322 ""}  } { { "db/pll_dac_adc_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_dac_adc_altpll.v" 77 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_DAC_ADC:inst2|altpll:altpll_component|pll_DAC_ADC_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 564 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695816376322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Promoted node pll_MCLK:inst1\|altpll:altpll_component\|pll_MCLK_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1695816376322 ""}  } { { "db/pll_mclk_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_mclk_altpll.v" 77 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll_MCLK:inst1|altpll:altpll_component|pll_MCLK_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 441 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695816376322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "altera_internal_jtag~TCKUTAPclkctrl Global Clock " "Automatically promoted altera_internal_jtag~TCKUTAPclkctrl to use location or clock signal Global Clock" {  } { { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TCKUTAPclkctrl } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 12193 9662 10382 0}  }  } }  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1695816376322 ""}  } { { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 12177 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695816376322 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1695816376323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 13522 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695816376323 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 627 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|acq_buf_read_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 12668 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1695816376323 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1695816376323 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 864 -1 0 } } { "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "f:/fpga/quartus13/quartus/bin64/TimingClosureFloorplan.fld" "" "" { sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|reset_all } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 0 { 0 ""} 0 13061 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1695816376323 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1695816377661 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695816377666 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1695816377667 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695816377675 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1695816377683 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1695816377688 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1695816377690 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1695816377697 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1695816377697 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1 clk\[0\] CLK_DAC~output " "PLL \"pll_DAC_ADC:inst2\|altpll:altpll_component\|pll_DAC_ADC_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"CLK_DAC~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll_dac_adc_altpll.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/db/pll_dac_adc_altpll.v" 43 -1 0 } } { "altpll.tdf" "" { Text "f:/fpga/quartus13/quartus/libraries/megafunctions/altpll.tdf" 897 0 0 } } { "../hdlsrc/pll_DAC_ADC.v" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/pll_DAC_ADC.v" 92 0 0 } } { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 264 1088 1224 344 "inst2" "" } } } } { "NCO_quartus.bdf" "" { Schematic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.bdf" { { 160 1336 1512 176 "CLK_DAC" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1695816377872 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON \[0\] " "Node \"BUTTON \[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON \[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON \[1\] " "Node \"BUTTON \[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON \[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON \[2\] " "Node \"BUTTON \[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON \[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[0\] " "Node \"BUTTON\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "BUTTON\[1\] " "Node \"BUTTON\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "BUTTON\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK_50_2 " "Node \"CLOCK_50_2\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_50_2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA0 " "Node \"DATA0\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DATA1_ASDO " "Node \"DATA1_ASDO\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DATA1_ASDO" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DCLK " "Node \"DCLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_0 " "Node \"DRAM_BA_0\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_0" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA_1 " "Node \"DRAM_BA_1\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA_1" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FLASH_nCE " "Node \"FLASH_nCE\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_nCE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_DP " "Node \"HEX0_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[0\] " "Node \"HEX0_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[1\] " "Node \"HEX0_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[2\] " "Node \"HEX0_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[3\] " "Node \"HEX0_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[4\] " "Node \"HEX0_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[5\] " "Node \"HEX0_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX0_D\[6\] " "Node \"HEX0_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX0_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_DP " "Node \"HEX1_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[0\] " "Node \"HEX1_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[1\] " "Node \"HEX1_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[2\] " "Node \"HEX1_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[3\] " "Node \"HEX1_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[4\] " "Node \"HEX1_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[5\] " "Node \"HEX1_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX1_D\[6\] " "Node \"HEX1_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX1_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_DP " "Node \"HEX2_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[0\] " "Node \"HEX2_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[1\] " "Node \"HEX2_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[2\] " "Node \"HEX2_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[3\] " "Node \"HEX2_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[4\] " "Node \"HEX2_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[5\] " "Node \"HEX2_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX2_D\[6\] " "Node \"HEX2_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX2_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_DP " "Node \"HEX3_DP\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_DP" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[0\] " "Node \"HEX3_D\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[1\] " "Node \"HEX3_D\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[2\] " "Node \"HEX3_D\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[3\] " "Node \"HEX3_D\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[4\] " "Node \"HEX3_D\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[5\] " "Node \"HEX3_D\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "HEX3_D\[6\] " "Node \"HEX3_D\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "HEX3_D\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[3\] " "Node \"LEDG\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[4\] " "Node \"LEDG\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[5\] " "Node \"LEDG\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[6\] " "Node \"LEDG\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[7\] " "Node \"LEDG\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[8\] " "Node \"LEDG\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "LEDG\[9\] " "Node \"LEDG\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LEDG\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[0\] " "Node \"VGA_B\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[1\] " "Node \"VGA_B\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[2\] " "Node \"VGA_B\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_B\[3\] " "Node \"VGA_B\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_B\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[0\] " "Node \"VGA_G\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[1\] " "Node \"VGA_G\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[2\] " "Node \"VGA_G\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_G\[3\] " "Node \"VGA_G\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_G\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_HS " "Node \"VGA_HS\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[0\] " "Node \"VGA_R\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[1\] " "Node \"VGA_R\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[2\] " "Node \"VGA_R\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_R\[3\] " "Node \"VGA_R\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_R\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "VGA_VS " "Node \"VGA_VS\" is assigned to location or region, but does not exist in design" {  } { { "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" "" { Assignment "f:/fpga/quartus13/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VGA_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1695816377936 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1695816377936 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695816377941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1695816378765 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695816378902 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1695816378911 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1695816379394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695816379394 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1695816379571 ""}
{ "Info" "IFITAPI_FITAPI_VPR_RCF_NUM_ROUTES_CONSTRAINED" "93.01 " "Router is attempting to preserve 93.01 percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." {  } {  } 0 170239 "Router is attempting to preserve %1!s! percent of routes from an earlier compilation, a user specified Routing Constraints File, or internal routing requirements." 0 0 "Fitter" 0 -1 1695816379873 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X21_Y20 X30_Y29 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29" {  } { { "loc" "" { Generic "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X21_Y20 to location X30_Y29"} 21 20 10 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1695816380091 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1695816380091 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695816380205 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1695816380205 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1695816380205 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1695816380205 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.13 " "Total time spent on timing analysis during the Fitter is 0.13 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1695816380224 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695816380529 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695816380949 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1695816380985 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1695816381433 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1695816382473 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1695816383279 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.fit.smsg " "Generated suppressed messages file F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/quartus_prj/NCO_quartus.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1695816383585 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 120 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 120 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5599 " "Peak virtual memory: 5599 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695816384335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 20:06:24 2023 " "Processing ended: Wed Sep 27 20:06:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695816384335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695816384335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:05 " "Total CPU time (on all processors): 00:00:05" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695816384335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1695816384335 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1695816385419 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695816385419 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 20:06:25 2023 " "Processing started: Wed Sep 27 20:06:25 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695816385419 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1695816385419 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off NCO_quartus -c NCO_quartus " "Command: quartus_asm --read_settings_files=off --write_settings_files=off NCO_quartus -c NCO_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1695816385419 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1695816386125 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1695816386145 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4618 " "Peak virtual memory: 4618 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695816386345 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 20:06:26 2023 " "Processing ended: Wed Sep 27 20:06:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695816386345 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695816386345 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695816386345 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1695816386345 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1695816386955 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1695816387548 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1695816387549 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Sep 27 20:06:27 2023 " "Processing started: Wed Sep 27 20:06:27 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1695816387549 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1695816387549 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta NCO_quartus -c NCO_quartus " "Command: quartus_sta NCO_quartus -c NCO_quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1695816387549 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1695816387601 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1695816387792 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1695816387834 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Quartus II" 0 -1 1695816387834 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388209 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388209 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1695816388209 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1695816388209 ""}
{ "Info" "ISTA_SDC_FOUND" "../hdlsrc/NCO/clock_constraint.sdc " "Reading SDC File: '../hdlsrc/NCO/clock_constraint.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1695816388238 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "clock_constraint.sdc 4 clk port " "Ignored filter at clock_constraint.sdc(4): clk could not be matched with a port" {  } { { "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/clock_constraint.sdc" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/clock_constraint.sdc" 4 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1695816388238 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock clock_constraint.sdc 4 Argument <targets> is an empty collection " "Ignored create_clock at clock_constraint.sdc(4): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -name clk -period 20.000000ns -waveform \{0.0ns 10.000000ns\} \[get_ports \{clk\}\] " "create_clock -name clk -period 20.000000ns -waveform \{0.0ns 10.000000ns\} \[get_ports \{clk\}\]" {  } { { "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/clock_constraint.sdc" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/clock_constraint.sdc" 4 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388239 ""}  } { { "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/clock_constraint.sdc" "" { Text "F:/Git_Repository/FPGA_myself/DDS/DDS_CSDN/DDS_32BIT/hdlsrc/NCO/clock_constraint.sdc" 4 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1695816388239 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 234 -multiply_by 115 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 234 -multiply_by 115 -duty_cycle 50.00 -name \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388239 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 8 -duty_cycle 50.00 -name \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388239 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388239 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1695816388239 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1695816388248 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Quartus II" 0 -1 1695816388248 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1695816388248 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Quartus II" 0 -1 1695816388248 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1695816388248 "|NCO_quartus|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "button\[2\] " "Node: button\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1695816388248 "|NCO_quartus|button[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt_sync:inst5\|CNTVAL\[0\] " "Node: cnt_sync:inst5\|CNTVAL\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1695816388249 "|NCO_quartus|cnt_sync:inst5|CNTVAL[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388329 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388338 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388338 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388338 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1695816388339 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1695816388345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 43.247 " "Worst-case setup slack is 43.247" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388359 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   43.247               0.000 altera_reserved_tck  " "   43.247               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388359 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816388359 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.359 " "Worst-case hold slack is 0.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388363 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.359               0.000 altera_reserved_tck  " "    0.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388363 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816388363 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.525 " "Worst-case recovery slack is 48.525" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388365 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.525               0.000 altera_reserved_tck  " "   48.525               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388365 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816388365 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.223 " "Worst-case removal slack is 1.223" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388366 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.223               0.000 altera_reserved_tck  " "    1.223               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388366 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816388366 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.580 " "Worst-case minimum pulse width slack is 49.580" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388368 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.580               0.000 altera_reserved_tck  " "   49.580               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816388368 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816388368 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1695816388444 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1695816388463 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1695816388876 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1695816389004 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Quartus II" 0 -1 1695816389004 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1695816389004 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Quartus II" 0 -1 1695816389004 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1695816389005 "|NCO_quartus|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "button\[2\] " "Node: button\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1695816389005 "|NCO_quartus|button[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt_sync:inst5\|CNTVAL\[0\] " "Node: cnt_sync:inst5\|CNTVAL\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1695816389005 "|NCO_quartus|cnt_sync:inst5|CNTVAL[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389006 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389014 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389014 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389014 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.062 " "Worst-case setup slack is 44.062" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389023 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.062               0.000 altera_reserved_tck  " "   44.062               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389023 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816389023 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.311 " "Worst-case hold slack is 0.311" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389026 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.311               0.000 altera_reserved_tck  " "    0.311               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389026 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816389026 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 48.756 " "Worst-case recovery slack is 48.756" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389029 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.756               0.000 altera_reserved_tck  " "   48.756               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389029 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816389029 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.114 " "Worst-case removal slack is 1.114" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.114               0.000 altera_reserved_tck  " "    1.114               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816389031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.520 " "Worst-case minimum pulse width slack is 49.520" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389034 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.520               0.000 altera_reserved_tck  " "   49.520               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389034 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816389034 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1695816389081 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1695816389208 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Quartus II" 0 -1 1695816389208 ""}
{ "Warning" "WSTA_INVALID_MASTER_CLOCK" "inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "The master clock for this clock assignment could not be derived.  Clock: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was not created." { { "Warning" "WSTA_NO_POTENTIAL_MASTER_CLOCKS_FOUND" "inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "No clocks found on or feeding the specified source node: inst2\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332035 "No clocks found on or feeding the specified source node: %1!s!" 0 0 "Quartus II" 0 -1 1695816389208 ""}  } {  } 0 332087 "The master clock for this clock assignment could not be derived.  Clock: %1!s! was not created." 0 0 "Quartus II" 0 -1 1695816389208 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "CLOCK_50 " "Node: CLOCK_50 was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1695816389209 "|NCO_quartus|CLOCK_50"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "button\[2\] " "Node: button\[2\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1695816389209 "|NCO_quartus|button[2]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "cnt_sync:inst5\|CNTVAL\[0\] " "Node: cnt_sync:inst5\|CNTVAL\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Quartus II" 0 -1 1695816389209 "|NCO_quartus|cnt_sync:inst5|CNTVAL[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389211 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst1\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389219 ""} { "Warning" "WSTA_GENERIC_WARNING" "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000 " "Node: inst2\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000" {  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389219 ""}  } {  } 0 332056 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389219 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 46.260 " "Worst-case setup slack is 46.260" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389224 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   46.260               0.000 altera_reserved_tck  " "   46.260               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389224 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816389224 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.187 " "Worst-case hold slack is 0.187" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389228 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 altera_reserved_tck  " "    0.187               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389228 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816389228 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 49.359 " "Worst-case recovery slack is 49.359" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389232 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.359               0.000 altera_reserved_tck  " "   49.359               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389232 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816389232 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.671 " "Worst-case removal slack is 0.671" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389234 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.671               0.000 altera_reserved_tck  " "    0.671               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389234 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816389234 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 49.463 " "Worst-case minimum pulse width slack is 49.463" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389238 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.463               0.000 altera_reserved_tck  " "   49.463               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1695816389238 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1695816389238 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1695816389381 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1695816389381 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 32 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4759 " "Peak virtual memory: 4759 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1695816389472 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Sep 27 20:06:29 2023 " "Processing ended: Wed Sep 27 20:06:29 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1695816389472 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1695816389472 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1695816389472 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695816389472 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 165 s " "Quartus II Full Compilation was successful. 0 errors, 165 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1695816390139 ""}
