#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Thu Dec 11 14:45:42 2025
# Process ID         : 29232
# Current directory  : C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8
# Command line       : vivado.exe -gui_launcher_event rodinguilauncherevent10636 C:\master_thesis\MX-tensorcore-with-RISC-V-extension\mxfp8\mxfp8.xpr
# Log file           : C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/vivado.log
# Journal file       : C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8\vivado.jou
# Running On         : DESKTOP-A60D5EN
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 22631
# Processor Detail   : Intel(R) Core(TM) i7-8665U CPU @ 1.90GHz
# CPU Frequency      : 2112 MHz
# CPU Physical cores : 4
# CPU Logical cores  : 8
# Host memory        : 34095 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36242 MB
# Available Virtual  : 26384 MB
#-----------------------------------------------------------
start_gui
open_project C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kd240_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kd240_som\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.0\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kr260_som:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kr260_som\1.1\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kv260_som:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kv260_som\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_mpsoc\1.0\board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vermeo_t1_rfsoc\1.0\board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc702\1.4\board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zc706\1.4\board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.3\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu102\3.4\board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu104\1.1\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.4\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.5\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu106\2.6\board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.2\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.3\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu111\1.4\board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1275\1.0\board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu1285\1.0\board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208\production\2.0\board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216\production\2.0\board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670\2.0\board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.0\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24c:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24c\1.1\board.xml as part xck24-ubva530-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k24i:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k24i\1.0\board.xml as part xck24-ubva530-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.2\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.3\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26c:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26c\1.4\board.xml as part xck26-sfvc784-2lv-c specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.2\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.3\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:k26i:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\k26i\1.4\board.xml as part xck26-sfvc784-2lvi-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
INFO: [Common 17-14] Message 'Board 49-26' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Project 1-5713] Board part '' set for the project  is not found. BoardPart property will be unset. Please select board from latest repo build 
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
open_project: Time (s): cpu = 00:00:46 ; elapsed = 00:00:24 . Memory (MB): peak = 1619.918 ; gain = 201.074
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mxfp8_dotp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
WARNING: [VRFC 10-8772] attribute 'keep_hierarchy' is already specified; last one will take precedence [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:2]
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-311] analyzing module leading_one_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
ERROR: [VRFC 10-2989] 'OutDataWidth' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:75]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:75]
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:261]
ERROR: [VRFC 10-3638] port 'scale_i' is not connected on function call 'mac_pe_golden' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:261]
ERROR: [VRFC 10-1280] procedural assignment to a non-register a_valid_i is not permitted, left-hand side should be reg/integer/time/genvar [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:264]
ERROR: [VRFC 10-1280] procedural assignment to a non-register b_valid_i is not permitted, left-hand side should be reg/integer/time/genvar [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:265]
ERROR: [VRFC 10-1280] procedural assignment to a non-register init_save_i is not permitted, left-hand side should be reg/integer/time/genvar [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:266]
ERROR: [VRFC 10-8530] module 'mxfp8_dotp_tb' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1634.242 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mxfp8_dotp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
WARNING: [VRFC 10-8772] attribute 'keep_hierarchy' is already specified; last one will take precedence [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:2]
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-311] analyzing module leading_one_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-2649] an enum variable may only be assigned the same enum typed variable or one of its values [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:261]
ERROR: [VRFC 10-3638] port 'scale_i' is not connected on function call 'mac_pe_golden' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:261]
ERROR: [VRFC 10-1280] procedural assignment to a non-register a_valid_i is not permitted, left-hand side should be reg/integer/time/genvar [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:264]
ERROR: [VRFC 10-1280] procedural assignment to a non-register b_valid_i is not permitted, left-hand side should be reg/integer/time/genvar [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:265]
ERROR: [VRFC 10-1280] procedural assignment to a non-register init_save_i is not permitted, left-hand side should be reg/integer/time/genvar [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:266]
ERROR: [VRFC 10-8530] module 'mxfp8_dotp_tb' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mxfp8_dotp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
WARNING: [VRFC 10-8772] attribute 'keep_hierarchy' is already specified; last one will take precedence [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:2]
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-311] analyzing module leading_one_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
ERROR: [VRFC 10-2989] 'clr' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:235]
ERROR: [VRFC 10-2989] 'clr' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:248]
ERROR: [VRFC 10-8530] module 'mxfp8_dotp_tb' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mxfp8_dotp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
WARNING: [VRFC 10-8772] attribute 'keep_hierarchy' is already specified; last one will take precedence [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:2]
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-311] analyzing module leading_one_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:46]
Completed static elaboration
ERROR: [XSIM 43-4286] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 149. Undefined system function '$inff'
ERROR: [XSIM 43-4286] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 149. Undefined system function '$inff'
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 246. Module leading_one_detector(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 246. Module leading_one_detector(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1651.062 ; gain = 10.699
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mxfp8_dotp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
WARNING: [VRFC 10-8772] attribute 'keep_hierarchy' is already specified; last one will take precedence [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:2]
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-311] analyzing module leading_one_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 246. Module leading_one_detector(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 246. Module leading_one_detector(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.leading_one_detector(ACC_WIDTH=3...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1651.062 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mxfp8_dotp_tb_behav -key {Behavioral:sim_1:Functional:mxfp8_dotp_tb} -tclbatch {mxfp8_dotp_tb.tcl} -view {C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/fp8_fma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/fp8_fma_tb_behav.wcfg
WARNING: Simulation object /fp8_fma_tb/clk_i was not found in the design.
WARNING: Simulation object /fp8_fma_tb/rst_ni was not found in the design.
WARNING: Simulation object /fp8_fma_tb/clr was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_a_i was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_a_i[3] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_a_i[2] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_a_i[1] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_a_i[0] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_b_i was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_b_i[3] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_b_i[2] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_b_i[1] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_b_i[0] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/dut/u_mxfp8_mult/A_mant was not found in the design.
WARNING: Simulation object /fp8_fma_tb/dut/u_mxfp8_mult/B_mant was not found in the design.
WARNING: Simulation object /fp8_fma_tb/dut/u_mxfp8_mult/A_exp was not found in the design.
WARNING: Simulation object /fp8_fma_tb/dut/u_mxfp8_mult/B_exp was not found in the design.
WARNING: Simulation object /fp8_fma_tb/dut/u_mxfp8_mult/bias was not found in the design.
WARNING: Simulation object /fp8_fma_tb/dut/u_mxfp8_mult/man_prod was not found in the design.
WARNING: Simulation object /fp8_fma_tb/dut/u_mxfp8_mult/exp_sum was not found in the design.
source mxfp8_dotp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]:   57, B[0]:  -35
A[1]:   28, B[1]:   16
A[2]:  -23, B[2]: -111
A[3]: -117, B[3]:   34
OUT:           0, GOLDEN:  -817467392
Fatal: 
Time: 15 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_48  Scope: mxfp8_dotp_tb.Block249_50  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 15 ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mxfp8_dotp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1663.430 ; gain = 12.367
run all
Test 0 passed.
Error in test 1
A[0]:   50, B[0]:   87
A[1]:   57, B[1]:  -67
A[2]:  121, B[2]:  -89
A[3]:  101, B[3]:  -85
OUT:  1264975872, GOLDEN:    -8388608
Fatal: 
Time: 25 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_48  Scope: mxfp8_dotp_tb.Block249_50  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 25 ns
run all
Test 1 passed.
All tests passed!
$finish called at time : 45 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 285
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mxfp8_dotp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
WARNING: [VRFC 10-8772] attribute 'keep_hierarchy' is already specified; last one will take precedence [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:2]
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-311] analyzing module leading_one_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 246. Module leading_one_detector(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 246. Module leading_one_detector(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.leading_one_detector(ACC_WIDTH=3...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1668.199 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 1668.199 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 00111001, B[0]: 11011101
A[1]: 00011100, B[1]: 00010000
A[2]: 11101001, B[2]: 10010001
A[3]: 10001011, B[3]: 00100010
OUT: 00000000000000000000000000000000, GOLDEN: 11001111010001100111000000000000
Fatal: 
Time: 15 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_48  Scope: mxfp8_dotp_tb.Block249_50  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 15 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1668.199 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 00111001, B[0]: 11011101
A[1]: 00011100, B[1]: 00010000
A[2]: 11101001, B[2]: 10010001
A[3]: 10001011, B[3]: 00100010
OUT: 00000000000000000000000000000000, GOLDEN: 11001111010001100111000000000000
Fatal: 
Time: 15 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_48  Scope: mxfp8_dotp_tb.Block249_50  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 15 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 00111001, B[0]: 11011101
A[1]: 00011100, B[1]: 00010000
A[2]: 11101001, B[2]: 10010001
A[3]: 10001011, B[3]: 00100010
OUT: 00000000000000000000000000000000, GOLDEN: 11001111010001100111000000000000
Fatal: 
Time: 15 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_48  Scope: mxfp8_dotp_tb.Block249_50  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 15 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 00111001, B[0]: 11011101
A[1]: 00011100, B[1]: 00010000
A[2]: 11101001, B[2]: 10010001
A[3]: 10001011, B[3]: 00100010
OUT: 00000000000000000000000000000000, GOLDEN: 11001111010001100111000000000000
Fatal: 
Time: 15 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_48  Scope: mxfp8_dotp_tb.Block249_50  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 15 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 00111001, B[0]: 11011101
A[1]: 00011100, B[1]: 00010000
A[2]: 11101001, B[2]: 10010001
A[3]: 10001011, B[3]: 00100010
OUT: 00000000000000000000000000000000, GOLDEN: 11001111010001100111000000000000
Fatal: 
Time: 15 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_48  Scope: mxfp8_dotp_tb.Block249_50  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 15 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 00111001, B[0]: 11011101
A[1]: 00011100, B[1]: 00010000
A[2]: 11101001, B[2]: 10010001
A[3]: 10001011, B[3]: 00100010
OUT: 00000000000000000000000000000000, GOLDEN: 11001111010001100111000000000000
Fatal: 
Time: 15 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_48  Scope: mxfp8_dotp_tb.Block249_50  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 15 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
WARNING: [VRFC 10-8772] attribute 'keep_hierarchy' is already specified; last one will take precedence [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:2]
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-311] analyzing module leading_one_detector
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 246. Module leading_one_detector(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 246. Module leading_one_detector(ACC_WIDTH=32'b011101) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.leading_one_detector(ACC_WIDTH=3...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 00111001, B[0]: 11011101
A[1]: 00011100, B[1]: 00010000
A[2]: 11101001, B[2]: 10010001
A[3]: 10001011, B[3]: 00100010
OUT: 00000000000000000000000000000000, GOLDEN: 11001111010001100111000000000000
Fatal: 
Time: 15 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_48  Scope: mxfp8_dotp_tb.Block249_50  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 15 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3313.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:304]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'else' used in incorrect context [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:304]
ERROR: [VRFC 10-2989] 'NORM_MAN_WIDTH' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:323]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:323]
ERROR: [VRFC 10-2989] 'NORM_MAN_WIDTH' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:333]
ERROR: [VRFC 10-2989] 'NORM_MAN_WIDTH' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:338]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:338]
ERROR: [VRFC 10-2989] 'NORM_MAN_WIDTH' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:342]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:342]
ERROR: [VRFC 10-2989] 'NORM_MAN_WIDTH' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:345]
ERROR: [VRFC 10-2989] 'NORM_MAN_WIDTH' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:347]
ERROR: [VRFC 10-2989] 'NORM_MAN_WIDTH' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:353]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:353]
ERROR: [VRFC 10-2989] 'NORM_MAN_WIDTH' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:355]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:355]
ERROR: [VRFC 10-2989] 'NORM_MAN_WIDTH' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:369]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:369]
ERROR: [VRFC 10-8530] module 'stage8_fp32_accumulator' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:272]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
ERROR: [VRFC 10-4982] syntax error near 'else' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:30]
ERROR: [VRFC 10-8549] SystemVerilog keyword 'else' used in incorrect context [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:30]
ERROR: [VRFC 10-8530] module 'stage8_fp32_accumulator' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:2]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:46]
WARNING: [VRFC 10-3091] actual bit length 23 differs from formal bit length 29 for port 'b_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:202]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11101001, B[0]: 01010010
A[1]: 00000001, B[1]: 10011011
A[2]: 10101111, B[2]: 01001001
A[3]: 11100010, B[3]: 10011000
OUT: 00000000000000000000000000000000, GOLDEN: 11111111100000000000000000000000
Fatal: 
Time: 15 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 15 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3313.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11101001, B[0]: 01010010
A[1]: 00000001, B[1]: 10011011
A[2]: 10101111, B[2]: 01001001
A[3]: 11100010, B[3]: 10011000
OUT: 00000000000000000000000000000000, GOLDEN: 11111111100000000000000000000000
Fatal: 
Time: 15 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 15 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3313.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11101001, B[0]: 01010010
A[1]: 00000001, B[1]: 10011011
A[2]: 10101111, B[2]: 01001001
A[3]: 11100010, B[3]: 10011000
OUT: 00000000000000000000000000000000, GOLDEN: 11111111100000000000000000000000
Fatal: 
Time: 15 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 15 ns
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3313.109 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11101001, B[0]: 01010010
A[1]: 00000001, B[1]: 10011011
A[2]: 10101111, B[2]: 01001001
A[3]: 11100010, B[3]: 10011000
OUT: 00000000000000000000000000000000, GOLDEN: 11111111100000000000000000000000
Fatal: 
Time: 15 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 15 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11101001, B[0]: 01010010
A[1]: 00000001, B[1]: 10011011
A[2]: 10101111, B[2]: 01001001
A[3]: 11100010, B[3]: 10011000
OUT: 00000000010100000000000000000000, GOLDEN: 11111111100000000000000000000000
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3313.109 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11101001, B[0]: 01010010
A[1]: 00000001, B[1]: 10011011
A[2]: 10101111, B[2]: 01001001
A[3]: 11100010, B[3]: 10011000
OUT: 00000000010100000000000000000000, GOLDEN: 11111111100000000000000000000000
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 276
$finish called at time : 105 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
ERROR: [VRFC 10-4982] syntax error near 'operands_b_i' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:254]
ERROR: [VRFC 10-4982] syntax error near 'scale_i' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:260]
ERROR: [VRFC 10-8530] module 'mxfp8_dotp_tb' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 00111111001010000000000000000000, GOLDEN: 01000000100000000000000000000000
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 280
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3313.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:46]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 3f280000, GOLDEN: 40800000
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 280
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3313.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:280]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:46]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:280]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 3f280000, GOLDEN: 40800000
OUT:                327681, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 281
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 3313.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:31]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'exp_max' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:46]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 00111111001010000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 3f280000, GOLDEN: 40800000
OUT:                327681, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3313.109 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 00111111001010000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 3f280000, GOLDEN: 40800000
OUT:                327681, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 00111111001010000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 3f280000, GOLDEN: 40800000
OUT:                327681, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
ERROR: [VRFC 10-2445] single value range is not allowed in packed dimension [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:25]
ERROR: [VRFC 10-8530] module 'adder_tree' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:2]
INFO: [VRFC 10-311] analyzing module align_unit
ERROR: [VRFC 10-8530] module 'align_unit' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:108]
INFO: [VRFC 10-311] analyzing module exp_max
ERROR: [VRFC 10-8530] module 'exp_max' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:162]
INFO: [VRFC 10-311] analyzing module exp_diff
ERROR: [VRFC 10-8530] module 'exp_diff' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:177]
INFO: [VRFC 10-311] analyzing module barrel_shifter
ERROR: [VRFC 10-8530] module 'barrel_shifter' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:192]
INFO: [VRFC 10-311] analyzing module csa_tree
ERROR: [VRFC 10-8530] module 'csa_tree' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:213]
INFO: [VRFC 10-311] analyzing module compressor_4to2
ERROR: [VRFC 10-8530] module 'compressor_4to2' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:301]
INFO: [VRFC 10-311] analyzing module counter_5to3
ERROR: [VRFC 10-8530] module 'counter_5to3' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:347]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 01000000001000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 40200000, GOLDEN: 40800000
OUT:               1048578, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3313.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 29 differs from formal bit length 26 for port 'sum_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:177]
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 00000000000000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 00000000, GOLDEN: 40800000
OUT:                     0, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3313.109 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 00000000000000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 00000000, GOLDEN: 40800000
OUT:                     0, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 00000000000000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 00000000, GOLDEN: 40800000
OUT:                     0, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 01000000000000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 40000000, GOLDEN: 40800000
OUT:                     2, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3313.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
ERROR: [VRFC 10-2989] 'EXP_WIDTH' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:82]
ERROR: [VRFC 10-1775] range must be bounded by constant expressions [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:82]
ERROR: [VRFC 10-2989] 'mant_norm_abs' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:101]
ERROR: [VRFC 10-2989] 'mant_norm_abs' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:102]
ERROR: [VRFC 10-8530] module 'adder_tree' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:2]
INFO: [VRFC 10-311] analyzing module align_unit
ERROR: [VRFC 10-8530] module 'align_unit' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:110]
INFO: [VRFC 10-311] analyzing module exp_max
ERROR: [VRFC 10-8530] module 'exp_max' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:164]
INFO: [VRFC 10-311] analyzing module exp_diff
ERROR: [VRFC 10-8530] module 'exp_diff' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:179]
INFO: [VRFC 10-311] analyzing module barrel_shifter
ERROR: [VRFC 10-8530] module 'barrel_shifter' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:194]
INFO: [VRFC 10-311] analyzing module csa_tree
ERROR: [VRFC 10-8530] module 'csa_tree' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:215]
INFO: [VRFC 10-311] analyzing module compressor_4to2
ERROR: [VRFC 10-8530] module 'compressor_4to2' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:303]
INFO: [VRFC 10-311] analyzing module counter_5to3
ERROR: [VRFC 10-8530] module 'counter_5to3' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:349]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
WARNING: [VRFC 10-3823] variable 'scale_aligned' might have multiple concurrent drivers [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:97]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: x0111100000000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: Xc000000, GOLDEN: 40800000
OUT:                     0, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3313.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
WARNING: [VRFC 10-3823] variable 'scale_aligned' might have multiple concurrent drivers [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:97]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 00111100000000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 3c000000, GOLDEN: 40800000
OUT:                     0, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3313.109 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 00111100000000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 3c000000, GOLDEN: 40800000
OUT:                     0, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 00111100000000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 3c000000, GOLDEN: 40800000
OUT:                     0, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
WARNING: [VRFC 10-3823] variable 'scale_aligned' might have multiple concurrent drivers [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:97]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 00111111000000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 3f000000, GOLDEN: 40800000
OUT:                     1, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3313.109 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
WARNING: [VRFC 10-3823] variable 'scale_aligned' might have multiple concurrent drivers [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv:97]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3313.109 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 00111111000000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 3f000000, GOLDEN: 40800000
OUT:                     1, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 3313.109 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 00111111000000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 3f000000, GOLDEN: 40800000
OUT:                     1, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3327.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3327.168 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Test 0 passed.
Test 1 passed.
All tests passed!
$finish called at time : 225 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 291
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3327.168 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3327.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3327.168 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 01000001100000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 41800000, GOLDEN: 40800000
OUT:                    16, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3327.168 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3327.168 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3327.168 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Error in test 0
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 01000000000000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 40000000, GOLDEN: 40800000
OUT:                     2, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 282
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3327.168 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:281]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3348.207 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3348.207 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Test 0 passed.
Test 1 passed.
All tests passed!
$finish called at time : 225 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 291
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3360.375 ; gain = 33.207
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:295]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:295]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3360.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 3360.375 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
Test 0 passed.
Test 1 passed.
All tests passed!
$finish called at time : 225 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 305
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3360.375 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:296]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:296]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3360.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3360.375 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 01000000100000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 40800000, GOLDEN: 40800000
OUT:                     4, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 297
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3360.375 ; gain = 0.000
run all
Test 0 passed.
A[0]: 10111100, B[0]: 00111100
A[1]: 00111100, B[1]: 00111100
A[2]: 11000000, B[2]: 01000000
A[3]: 01000000, B[3]: 00111100
OUT: 11011110100000000000000000000000, GOLDEN: 11011110100000000000000000000000
OUT: de800000, GOLDEN: de800000
OUT:  -4611686018427387904, GOLDEN:  -4611686018427387904
Fatal: 
Time: 205 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 297
$finish called at time : 205 ns
run all
Test 1 passed.
All tests passed!
$finish called at time : 225 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 305
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:303]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:303]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3360.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3360.375 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 01000000100000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 40800000, GOLDEN: 40800000
OUT:                     4, GOLDEN:                     4
Fatal: 
Time: 105 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 304
$finish called at time : 105 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3360.375 ; gain = 0.000
run all
Test 0 passed.
A[0]: 10111100, B[0]: 00111100
A[1]: 00111100, B[1]: 00111100
A[2]: 11000000, B[2]: 01000000
A[3]: 01000000, B[3]: 00111100
OUT: 11011110100000000000000000000000, GOLDEN: 11011110100000000000000000000000
OUT: de800000, GOLDEN: de800000
OUT:  -4611686018427387904, GOLDEN:  -4611686018427387904
Fatal: 
Time: 205 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 304
$finish called at time : 205 ns
run all
Test 1 passed.
Error in test 2
A[0]: 00000001, B[0]: 10011011
A[1]: 10101111, B[1]: 01001001
A[2]: 11100010, B[2]: 10011000
A[3]: 10011100, B[3]: 11100011
OUT: 00000000010011111111111111111000, GOLDEN: 00000000011111010000000000000000
OUT: 004ffff8, GOLDEN: 007d0000
OUT:               1310718, GOLDEN:               2048000
Fatal: 
Time: 305 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 304
$finish called at time : 305 ns
run all
Test 2 passed.
Error in test 3
A[0]: 00101100, B[0]: 00010101
A[1]: 11100011, B[1]: 11001000
A[2]: 11111000, B[2]: 00010110
A[3]: 00010011, B[3]: 00100100
OUT: 01010111011101000000000000000000, GOLDEN: 01010111010111101000000000000000
OUT: 57740000, GOLDEN: 575e8000
OUT:  -9223231299366420480, GOLDEN:  -3458623776332185600
Fatal: 
Time: 405 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 304
$finish called at time : 405 ns
run all
Test 3 passed.
Error in test 4
A[0]: 11101101, B[0]: 00100011
A[1]: 00001100, B[1]: 00000000
A[2]: 01000111, B[2]: 00110111
A[3]: 11110111, B[3]: 00110100
OUT: 11110101000100001011110000000000, GOLDEN: 10000000000000000000000000000010
OUT: f510bc00, GOLDEN: 80000002
OUT:                     0, GOLDEN:                    -1
Fatal: 
Time: 505 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 304
$finish called at time : 505 ns
run all
Test 4 passed.
Error in test 5
A[0]: 00110101, B[0]: 10100010
A[1]: 00111011, B[1]: 00101100
A[2]: 11010110, B[2]: 10010101
A[3]: 00101111, B[3]: 00001011
OUT: 00001111111000100011000100000000, GOLDEN: 00001111101011000100011000100000
OUT: 0fe23100, GOLDEN: 0fac4620
OUT:                     0, GOLDEN:                     0
Fatal: 
Time: 605 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 304
$finish called at time : 605 ns
run all
Test 5 passed.
Error in test 6
A[0]: 00110111, B[0]: 00001110
A[1]: 00000000, B[1]: 01100111
A[2]: 00011001, B[2]: 00110111
A[3]: 11010001, B[3]: 01010001
OUT: 11010000101111111111111110111000, GOLDEN: 11010000110001111111111111110110
OUT: d0bfffb8, GOLDEN: d0c7fff6
OUT:    -18014106451705856, GOLDEN:    -20266172553363456
Fatal: 
Time: 705 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 304
$finish called at time : 705 ns
run all
Test 6 passed.
Error in test 7
A[0]: 10111000, B[0]: 01011111
A[1]: 00001001, B[1]: 10001001
A[2]: 10110000, B[2]: 01001110
A[3]: 01011011, B[3]: 01101000
OUT: 01010010011111110001110100000000, GOLDEN: 01010010010111111110001110100000
OUT: 527f1d00, GOLDEN: 525fe3a0
OUT:    286233800474624000, GOLDEN:    215923330413232128
Fatal: 
Time: 805 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 304
$finish called at time : 805 ns
run all
Test 7 passed.
Error in test 8
A[0]: 11110001, B[0]: 01011101
A[1]: 10110010, B[1]: 01001100
A[2]: 11000101, B[2]: 01100000
A[3]: 10110000, B[3]: 10110111
OUT: 11011011010000010100000001100000, GOLDEN: 11011011010010000010100000001100
OUT: db414060, GOLDEN: db48280c
OUT:   -900719925474099200, GOLDEN:   -144115188075855872
Fatal: 
Time: 905 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 304
$finish called at time : 905 ns
run all
Test 8 passed.
Error in test 9
A[0]: 00000011, B[0]: 10000011
A[1]: 11000011, B[1]: 10110100
A[2]: 00111010, B[2]: 10000000
A[3]: 00010111, B[3]: 00111101
OUT: 00101110100001000110000000000000, GOLDEN: 00101110111000001000110000000000
OUT: 2e846000, GOLDEN: 2ee08c00
OUT:                     0, GOLDEN:                     0
Fatal: 
Time: 1005 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 304
$finish called at time : 1005 ns
run all
Test 9 passed.
All tests passed!
$finish called at time : 1025 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 312
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:303]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:315]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:303]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:315]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3360.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3360.375 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
OOOOOOOOOOOOTest 0 passed. OOOOOOOOOOOOOO
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 01000000100000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 40800000, GOLDEN: 40800000
OUT:                     4, GOLDEN:                     4
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO
OOOOOOOOOOOOTest 1 passed. OOOOOOOOOOOOOO
A[0]: 10111100, B[0]: 00111100
A[1]: 00111100, B[1]: 00111100
A[2]: 11000000, B[2]: 01000000
A[3]: 01000000, B[3]: 00111100
OUT: 11000000000000000000000000000000, GOLDEN: 11000000000000000000000000000000
OUT: c0000000, GOLDEN: c0000000
OUT:                    -2, GOLDEN:                    -2
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO
XXXXXXXXXXXXXXError in test 2XXXXXXXXXXXXXXX
A[0]: 11101001, B[0]: 01010010
A[1]: 00000001, B[1]: 10011011
A[2]: 10101111, B[2]: 01001001
A[3]: 11100010, B[3]: 10011000
OUT: 11000111111111111111111001100000, GOLDEN: 11000111111011111111111111001100
OUT: c7fffe60, GOLDEN: c7efffcc
OUT:         -137432203264, GOLDEN:         -120258297856
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Fatal: 
Time: 305 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 305
$finish called at time : 305 ns
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 3360.375 ; gain = 0.000
run all
XXXXXXXXXXXXXXError in test 3XXXXXXXXXXXXXXX
A[0]: 10011100, B[0]: 11100011
A[1]: 00110011, B[1]: 01001011
A[2]: 00101100, B[2]: 00010101
A[3]: 11100011, B[3]: 11001000
OUT: 01000101100000011010010000000000, GOLDEN: 01000101111000000011010010000000
OUT: 4581a400, GOLDEN: 45e03480
OUT:             110104576, GOLDEN:            6456217600
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Fatal: 
Time: 405 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 305
$finish called at time : 405 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
OOOOOOOOOOOOTest 0 passed. OOOOOOOOOOOOOO
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 01000000100000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 40800000, GOLDEN: 40800000
OUT:                     4, GOLDEN:                     4
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO
OOOOOOOOOOOOTest 1 passed. OOOOOOOOOOOOOO
A[0]: 10111100, B[0]: 00111100
A[1]: 00111100, B[1]: 00111100
A[2]: 11000000, B[2]: 01000000
A[3]: 01000000, B[3]: 00111100
OUT: 11000000000000000000000000000000, GOLDEN: 11000000000000000000000000000000
OUT: c0000000, GOLDEN: c0000000
OUT:                    -2, GOLDEN:                    -2
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO
XXXXXXXXXXXXXXError in test 2XXXXXXXXXXXXXXX
A[0]: 11101001, B[0]: 01010010
A[1]: 00000001, B[1]: 10011011
A[2]: 10101111, B[2]: 01001001
A[3]: 11100010, B[3]: 10011000
OUT: 11000111111111111111111001100000, GOLDEN: 11000111111011111111111111001100
OUT: c7fffe60, GOLDEN: c7efffcc
OUT:         -137432203264, GOLDEN:         -120258297856
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Fatal: 
Time: 305 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 305
$finish called at time : 305 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:303]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:315]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:303]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:315]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3360.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3360.375 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
OOOOOOOOOOOOTest 0 passed. OOOOOOOOOOOOOO
A[0]: 11000100, B[0]: 00110100
A[1]: 00111110, B[1]: 01000000
A[2]: 01000000, B[2]: 00111000
A[3]: 00111100, B[3]: 00111100
OUT: 01000000100000000000000000000000, GOLDEN: 01000000100000000000000000000000
OUT: 40800000, GOLDEN: 40800000
OUT:                     4, GOLDEN:                     4
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO
OOOOOOOOOOOOTest 1 passed. OOOOOOOOOOOOOO
A[0]: 10111100, B[0]: 00111100
A[1]: 00111100, B[1]: 00111100
A[2]: 11000000, B[2]: 01000000
A[3]: 01000000, B[3]: 00111100
OUT: 11000000000000000000000000000000, GOLDEN: 11000000000000000000000000000000
OUT: c0000000, GOLDEN: c0000000
OUT:                    -2, GOLDEN:                    -2
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO
OOOOOOOOOOOOTest 2 passed. OOOOOOOOOOOOOO
A[0]: 11101001, B[0]: 01010010
A[1]: 00000001, B[1]: 10011011
A[2]: 10101111, B[2]: 01001001
A[3]: 11100010, B[3]: 10011000
OUT: 11000111111011111111111111001100, GOLDEN: 11000111111011111111111111001100
OUT: c7efffcc, GOLDEN: c7efffcc
OUT:         -120258297856, GOLDEN:         -120258297856
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO
OOOOOOOOOOOOTest 3 passed. OOOOOOOOOOOOOO
A[0]: 10011100, B[0]: 11100011
A[1]: 00110011, B[1]: 01001011
A[2]: 00101100, B[2]: 00010101
A[3]: 11100011, B[3]: 11001000
OUT: 01000101111000000011010010000000, GOLDEN: 01000101111000000011010010000000
OUT: 45e03480, GOLDEN: 45e03480
OUT:            6456217600, GOLDEN:            6456217600
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO
OOOOOOOOOOOOTest 4 passed. OOOOOOOOOOOOOO
A[0]: 11111000, B[0]: 00010110
A[1]: 00010011, B[1]: 00100100
A[2]: 00101011, B[2]: 11110110
A[3]: 11101101, B[3]: 00100011
OUT: 11000100101101101100000000000000, GOLDEN: 11000100101101101100000000000000
OUT: c4b6c000, GOLDEN: c4b6c000
OUT:            -918553600, GOLDEN:            -918553600
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO
OOOOOOOOOOOOTest 5 passed. OOOOOOOOOOOOOO
A[0]: 00001100, B[0]: 00000000
A[1]: 01000111, B[1]: 00110111
A[2]: 11110111, B[2]: 00110100
A[3]: 01011010, B[3]: 00000011
OUT: 11000101110111111110011101101110, GOLDEN: 11000101110111111110011101101110
OUT: c5dfe76e, GOLDEN: c5dfe76e
OUT:           -6436014080, GOLDEN:           -6436014080
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO
OOOOOOOOOOOOTest 6 passed. OOOOOOOOOOOOOO
A[0]: 00110101, B[0]: 10100010
A[1]: 00111011, B[1]: 00101100
A[2]: 11010110, B[2]: 10010101
A[3]: 00101111, B[3]: 00001011
OUT: 00111110001011000100011000100000, GOLDEN: 00111110001011000100011000100000
OUT: 3e2c4620, GOLDEN: 3e2c4620
OUT:                 90673, GOLDEN:                 90673
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO
XXXXXXXXXXXXXXError in test 7XXXXXXXXXXXXXXX
A[0]: 00110111, B[0]: 01101010
A[1]: 00110111, B[1]: 00001110
A[2]: 00000000, B[2]: 01100111
A[3]: 00011001, B[3]: 00110111
OUT: 01000100101010000000000000001001, GOLDEN: 01000100101010000000000000001010
OUT: 44a80009, GOLDEN: 44a8000a
OUT:             671091968, GOLDEN:             671092224
XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX
Fatal: 
Time: 805 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial223_41  Scope: mxfp8_dotp_tb.Block249_43  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 305
$finish called at time : 805 ns
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3360.375 ; gain = 0.000
run all
OOOOOOOOOOOOTest 8 passed. OOOOOOOOOOOOOO
A[0]: 11010001, B[0]: 01010001
A[1]: 01000101, B[1]: 11010001
A[2]: 10111000, B[2]: 01011111
A[3]: 00001001, B[3]: 10001001
OUT: 11000100111111010000000000000000, GOLDEN: 11000100111111010000000000000000
OUT: c4fd0000, GOLDEN: c4fd0000
OUT:           -2097153024, GOLDEN:           -2097153024
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO
OOOOOOOOOOOOTest 9 passed. OOOOOOOOOOOOOO
A[0]: 10110000, B[0]: 01001110
A[1]: 01011011, B[1]: 01101000
A[2]: 10101101, B[2]: 01100100
A[3]: 11110001, B[3]: 01011101
OUT: 11001010001011000000000101001100, GOLDEN: 11001010001011000000000101001100
OUT: ca2c014c, GOLDEN: ca2c014c
OUT:        -1512004648960, GOLDEN:        -1512004648960
OOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOOO
All tests passed!
$finish called at time : 1025 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 325
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
ERROR: [VRFC 10-4982] syntax error near '[' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:325]
ERROR: [VRFC 10-2989] 'expected_final' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:325]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:397]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:409]
ERROR: [VRFC 10-8530] module 'mxfp8_dotp_tb' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:397]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:409]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2989] 'mac_pe_golden' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:379]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
ERROR: [VRFC 10-8616] 'mac_pe_golden_task' requires 6 arguments [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:379]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:397]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:409]
ERROR: [VRFC 10-8530] module 'mxfp8_dotp_tb' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:397]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:409]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-3091] actual bit length 26 differs from formal bit length 29 for port 'a_man' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:199]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:299]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:397]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:409]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 299, File C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011101,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3360.375 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 3360.375 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
--- Step 1: Execute Test 0 (Dot Product = 4.0) ---
Test 0 (4.0) - Golden: 40800000, DUT: 40800000
--- Step 2: Execute Test 1 (Dot Product = -2.0) ---
--- Final Check: Total Accumulation (2.0) ---
XXXXXXXXXXXXXXError in Sequential AccumulationXXXXXXXXXXXXXXX
OUT: XfXxxxxx, GOLDEN: 40000000
Expected 2.0 (0x40000000). DUT Value: 1.000000, Golden Value: 2.000000
Fatal: 
Time: 215 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial251_42  Scope: mxfp8_dotp_tb  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 332
$finish called at time : 215 ns
relaunch_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 3360.375 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
--- Step 1: Execute Test 0 (Dot Product = 4.0) ---
Test 0 (4.0) - Golden: 40800000, DUT: 40800000
--- Step 2: Execute Test 1 (Dot Product = -2.0) ---
--- Final Check: Total Accumulation (2.0) ---
XXXXXXXXXXXXXXError in Sequential AccumulationXXXXXXXXXXXXXXX
OUT: XfXxxxxx, GOLDEN: 40000000
Expected 2.0 (0x40000000). DUT Value: 1.000000, Golden Value: 2.000000
Fatal: 
Time: 215 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial251_42  Scope: mxfp8_dotp_tb  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 332
$finish called at time : 215 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:397]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:409]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
WARNING: [VRFC 10-8967] first argument of $fatal is invalid; expected 0, 1 or 2 [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:299]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:397]
WARNING: [VRFC 10-5024] signed/unsigned conversion for real expression [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:409]
Completed static elaboration
INFO: [XSIM 43-4329] Assuming default value 1 for the first arguement of $fatal at Line 299, File C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011010,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011010,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3385.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3385.367 ; gain = 0.000
Time resolution is 1 ps
---- MXFP8 DOTP TESTBENCH START ----
--- Step 1: Execute Test 0 (Dot Product = 4.0) ---
Test 0 (4.0) - Golden: 40800000, DUT: 40800000
--- Step 2: Execute Test 1 (Dot Product = -2.0) ---
--- Final Check: Total Accumulation (2.0) ---
XXXXXXXXXXXXXXError in Sequential AccumulationXXXXXXXXXXXXXXX
OUT: 3f800000, GOLDEN: 40000000
Expected 2.0 (0x40000000). DUT Value: 1.000000, Golden Value: 2.000000
Fatal: 
Time: 215 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial251_42  Scope: mxfp8_dotp_tb  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 332
$finish called at time : 215 ns
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.367 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
--- Step 1: Execute Test 0 (Dot Product = 4.0) ---
Test 0 (4.0) - Golden: 40800000, DUT: 40800000
--- Step 2: Execute Test 1 (Dot Product = -2.0) ---
--- Final Check: Total Accumulation (2.0) ---
XXXXXXXXXXXXXXError in Sequential AccumulationXXXXXXXXXXXXXXX
OUT: 3f800000, GOLDEN: 40000000
Expected 2.0 (0x40000000). DUT Value: 1.000000, Golden Value: 2.000000
Fatal: 
Time: 215 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial251_42  Scope: mxfp8_dotp_tb  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 332
$finish called at time : 215 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
---- MXFP8 DOTP TESTBENCH START ----
--- Step 1: Execute Test 0 (Dot Product = 4.0) ---
Test 0 (4.0) - Golden: 40800000, DUT: 40800000
--- Step 2: Execute Test 1 (Dot Product = -2.0) ---
--- Final Check: Total Accumulation (2.0) ---
XXXXXXXXXXXXXXError in Sequential AccumulationXXXXXXXXXXXXXXX
OUT: 3f800000, GOLDEN: 40000000
Expected 2.0 (0x40000000). DUT Value: 1.000000, Golden Value: 2.000000
Fatal: 
Time: 215 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Initial251_42  Scope: mxfp8_dotp_tb  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 332
$finish called at time : 215 ns
close [ open C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv w ]
add_files C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv
update_compile_order -fileset sources_1
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
ERROR: [VRFC 10-4982] syntax error near 'mxfp8_dotp' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:86]
ERROR: [VRFC 10-8530] module 'mxfp8_dotp_tb' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:3]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <controller> not found while processing module instance <controller_i> [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:69]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <controller> not found while processing module instance <controller_i> [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:69]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <controller> not found while processing module instance <controller_i> [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:69]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <controller> not found while processing module instance <controller_i> [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:69]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/2025.1/Vivado/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'mxfp8_dotp_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" Line 23. Module controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" Line 125. Module ceiling_counter(Width=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011010,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 3. Module mxfp8_dotp_tb has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" Line 23. Module controller has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" Line 125. Module ceiling_counter(Width=5) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" Line 23. Module mxfp8_dotp_default has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" Line 21. Module mxfp8_mult has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" Line 1. Module stage8_fp32_accumulator(ACC_WIDTH=32'b011010,EXP_WIDTH=32'b01000,DST_MAN_WIDTH=32'b010111,SCALE_WIDTH=32'b01000) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3385.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "mxfp8_dotp_tb_behav -key {Behavioral:sim_1:Functional:mxfp8_dotp_tb} -tclbatch {mxfp8_dotp_tb.tcl} -view {C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/fp8_fma_tb_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/fp8_fma_tb_behav.wcfg
WARNING: Simulation object /fp8_fma_tb/clk_i was not found in the design.
WARNING: Simulation object /fp8_fma_tb/rst_ni was not found in the design.
WARNING: Simulation object /fp8_fma_tb/clr was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_a_i was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_a_i[3] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_a_i[2] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_a_i[1] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_a_i[0] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_b_i was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_b_i[3] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_b_i[2] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_b_i[1] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/operands_b_i[0] was not found in the design.
WARNING: Simulation object /fp8_fma_tb/dut/u_mxfp8_mult/A_mant was not found in the design.
WARNING: Simulation object /fp8_fma_tb/dut/u_mxfp8_mult/B_mant was not found in the design.
WARNING: Simulation object /fp8_fma_tb/dut/u_mxfp8_mult/A_exp was not found in the design.
WARNING: Simulation object /fp8_fma_tb/dut/u_mxfp8_mult/B_exp was not found in the design.
WARNING: Simulation object /fp8_fma_tb/dut/u_mxfp8_mult/bias was not found in the design.
WARNING: Simulation object /fp8_fma_tb/dut/u_mxfp8_mult/man_prod was not found in the design.
WARNING: Simulation object /fp8_fma_tb/dut/u_mxfp8_mult/exp_sum was not found in the design.
source mxfp8_dotp_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
=== Starting FSM Controlled Accumulation Test ===
INFO: [USF-XSim-96] XSim completed. Design snapshot 'mxfp8_dotp_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3385.367 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:01 ; elapsed = 00:00:17 . Memory (MB): peak = 3385.367 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
run: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 3385.367 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
relaunch_sim
INFO: xsimkernel Simulation Memory Usage: 10756 KB (Peak: 10756 KB), Simulation CPU Usage: 17734 ms
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3385.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3385.367 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.367 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3385.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3385.367 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.367 ; gain = 0.000
run all
---------------------------------------------------
CHECK: FSM Done. Comparing Results...
DUT Result    : 3f800000 (1.000000)
Golden Result : 40000000 (2.000000)
FAIL: Mismatch!
Fatal: 
Time: 55 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Always207_47  Scope: mxfp8_dotp_tb  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 222
$finish called at time : 55 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3385.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3385.367 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3385.367 ; gain = 0.000
run all
---------------------------------------------------
CHECK: FSM Done. Comparing Results...
DUT Result    : 3f800000 (1.000000)
Golden Result : 40000000 (2.000000)
FAIL: Mismatch!
Fatal: 
Time: 55 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Always207_48  Scope: mxfp8_dotp_tb  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 222
$finish called at time : 55 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3385.367 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3385.367 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 3385.367 ; gain = 0.000
run all
---------------------------------------------------
CHECK: FSM Done. Comparing Results...
DUT Result    : 40800000 (4.000000)
Golden Result : 40000000 (2.000000)
FAIL: Mismatch!
Fatal: 
Time: 55 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Always207_48  Scope: mxfp8_dotp_tb  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 222
$finish called at time : 55 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-311] analyzing module csa_tree
INFO: [VRFC 10-311] analyzing module compressor_4to2
INFO: [VRFC 10-311] analyzing module counter_5to3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3397.441 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3397.441 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3397.441 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
ERROR: [VRFC 10-4982] syntax error near '[' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:98]
ERROR: [VRFC 10-2934] 'INTERNAL_WIDTH' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:98]
ERROR: [VRFC 10-4982] syntax error near '[' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:109]
ERROR: [VRFC 10-2934] 'INTERNAL_WIDTH' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:109]
ERROR: [VRFC 10-4982] syntax error near '[' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:143]
ERROR: [VRFC 10-2934] 'INTERNAL_WIDTH' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:143]
ERROR: [VRFC 10-2989] 'val_b_tmp' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:100]
ERROR: [VRFC 10-2989] 'b_shifter_in' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:110]
ERROR: [VRFC 10-2989] 'b_shifter_in' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:112]
ERROR: [VRFC 10-2989] 'b_shifter_in' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:117]
ERROR: [VRFC 10-2989] 'a_shifter_in' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:166]
ERROR: [VRFC 10-2989] 'a_shifter_in' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:168]
ERROR: [VRFC 10-2989] 'a_shifter_in' is not declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:169]
ERROR: [VRFC 10-8530] module 'stage8_fp32_accumulator' is ignored due to previous errors [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:2]
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-99] Step results log file:'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3398.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3398.258 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3398.258 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3398.258 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3398.258 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3398.258 ; gain = 0.000
run all
---------------------------------------------------
CHECK: FSM Done. Comparing Results...
DUT Result    : 32800000 (0.000000)
Golden Result : 40000000 (2.000000)
FAIL: Mismatch!
Fatal: 
Time: 55 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Always207_51  Scope: mxfp8_dotp_tb  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 222
$finish called at time : 55 ns
save_wave_config {C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/fp8_fma_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3400.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3400.070 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 3400.070 ; gain = 0.000
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3400.070 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3400.070 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3400.070 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
run all
---------------------------------------------------
CHECK: FSM Done. Comparing Results...
DUT Result    : 3f800000 (1.000000)
Golden Result : 40000000 (2.000000)
FAIL: Mismatch!
Fatal: 
Time: 55 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Always207_48  Scope: mxfp8_dotp_tb  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 222
$finish called at time : 55 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3400.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3400.930 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3400.930 ; gain = 0.000
run all
---------------------------------------------------
CHECK: FSM Done. Comparing Results...
DUT Result    : 3f800000 (1.000000)
Golden Result : 40000000 (2.000000)
FAIL: Mismatch!
Fatal: 
Time: 55 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Always207_48  Scope: mxfp8_dotp_tb  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 222
$finish called at time : 55 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3400.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 3400.930 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 3400.930 ; gain = 0.000
run all
---------------------------------------------------
CHECK: FSM Done. Comparing Results...
DUT Result    : 3f800000 (1.000000)
Golden Result : 40000000 (2.000000)
FAIL: Mismatch!
Fatal: 
Time: 55 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Always207_48  Scope: mxfp8_dotp_tb  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 222
$finish called at time : 55 ns
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3400.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 3400.930 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3400.930 ; gain = 0.000
save_wave_config {C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/fp8_fma_tb_behav.wcfg}
save_wave_config {C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/fp8_fma_tb_behav.wcfg}
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3400.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3400.930 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3400.930 ; gain = 0.000
restart
INFO: [Wavedata 42-604] Simulation restarted
run all
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 3400.930 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 3400.930 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 3400.930 ; gain = 0.000
run all
---------------------------------------------------
CHECK: FSM Done. Comparing Results...
DUT Result    : c0000000 (-2.000000)
Golden Result : 40000000 (2.000000)
FAIL: Mismatch!
Fatal: 
Time: 55 ns  Iteration: 0  Process: /mxfp8_dotp_tb/Always207_48  Scope: mxfp8_dotp_tb  File: C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv Line: 222
$finish called at time : 55 ns
relaunch_sim
Command: launch_simulation -step compile -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L uvm -prj mxfp8_dotp_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder_tree
INFO: [VRFC 10-311] analyzing module align_unit
INFO: [VRFC 10-311] analyzing module exp_max
INFO: [VRFC 10-311] analyzing module exp_diff
INFO: [VRFC 10-311] analyzing module barrel_shifter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module controller
INFO: [VRFC 10-311] analyzing module ceiling_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv" into library xil_defaultlib
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:31]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:32]
WARNING: [VRFC 10-9547] assignment pattern cannot be used in static casting [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_pkg.sv:33]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_classifier.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_classifier
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_mult.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_mult
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module stage8_fp32_accumulator
WARNING: [VRFC 10-3380] identifier 'mant_abs' is used before its declaration [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:91]
WARNING: [VRFC 10-3380] identifier 'mant_abs' is used before its declaration [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/stage8_fp32_accumulation.sv:93]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mxfp8_dotp_tb
WARNING: [VRFC 10-3248] data object 'acc_golden' is already declared [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
WARNING: [VRFC 10-9364] second declaration of 'acc_golden' is ignored [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv:58]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -step elaborate -simset sim_1 -mode behavioral
INFO: [Vivado 12-12493] Simulation top is 'mxfp8_dotp_tb'
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator v2025.1.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/2025.1/Vivado/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L uvm -L unisims_ver -L unimacro_ver -L secureip --snapshot mxfp8_dotp_tb_behav xil_defaultlib.mxfp8_dotp_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 1 differs from formal bit length 6 for port 'sum_sgn' [C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/mxfp8_dotp.sv:178]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 1. Module adder_tree(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 166. Module exp_max(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 181. Module exp_diff(VectorSize=4) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 112. Module align_unit(VectorSize=4,NORM_MAN_WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sources_1/new/adder_tree.sv" Line 196. Module barrel_shifter(WIDTH=26) doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.mxfp8_pkg
Compiling module xil_defaultlib.ceiling_counter(Width=5)
Compiling module xil_defaultlib.controller
Compiling module xil_defaultlib.mxfp8_classifier(NumOperands=32'...
Compiling module xil_defaultlib.mxfp8_mult
Compiling module xil_defaultlib.exp_max(VectorSize=4)
Compiling module xil_defaultlib.exp_diff(VectorSize=4)
Compiling module xil_defaultlib.barrel_shifter(WIDTH=26)
Compiling module xil_defaultlib.align_unit(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.adder_tree(VectorSize=4,NORM_MAN...
Compiling module xil_defaultlib.stage8_fp32_accumulator(ACC_WIDT...
Compiling module xil_defaultlib.mxfp8_dotp_default
Compiling module xil_defaultlib.mxfp8_dotp_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot mxfp8_dotp_tb_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3403.898 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 3403.898 ; gain = 0.000
Time resolution is 1 ps
=== Starting FSM Controlled Accumulation Test ===
=== WAIT FOR DONE ===
[Time                35000] Golden: Init Accumulator
[Time                35000] Step 0 Processed. Current Acc: 4.000000
[Time                45000] Step 1 Processed. Current Acc: 2.000000
=== Test Finished ===
$finish called at time : 55 ns : File "C:/master_thesis/MX-tensorcore-with-RISC-V-extension/mxfp8/mxfp8.srcs/sim_1/new/tb_top.sv" Line 179
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:11 . Memory (MB): peak = 3403.898 ; gain = 0.000
run all
---------------------------------------------------
CHECK: FSM Done. Comparing Results...
DUT Result    : 40000000 (2.000000)
Golden Result : 40000000 (2.000000)
PASS: Sequential Accumulation matches!
---------------------------------------------------
run: Time (s): cpu = 00:00:03 ; elapsed = 00:00:17 . Memory (MB): peak = 3403.898 ; gain = 0.000
close_sim
INFO: xsimkernel Simulation Memory Usage: 18752 KB (Peak: 18752 KB), Simulation CPU Usage: 10092 ms
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Fri Dec 12 02:58:54 2025...
