
---------- Begin Simulation Statistics ----------
sim_seconds                                  1.053776                       # Number of seconds simulated
sim_ticks                                1053776159500                       # Number of ticks simulated
final_tick                               1631631844500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  70159                       # Simulator instruction rate (inst/s)
host_op_rate                                    71435                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               36965952                       # Simulator tick rate (ticks/s)
host_mem_usage                                8643784                       # Number of bytes of host memory used
host_seconds                                 28506.67                       # Real time elapsed on the host
sim_insts                                  2000000001                       # Number of instructions simulated
sim_ops                                    2036370190                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::switch_cpus.inst          896                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::switch_cpus.data        35648                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              36544                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::switch_cpus.inst          896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total           896                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks        28928                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           28928                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::switch_cpus.inst           14                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::switch_cpus.data          557                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 571                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks           452                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                452                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::switch_cpus.inst          850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::switch_cpus.data        33829                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                 34679                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::switch_cpus.inst          850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total              850                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks           27452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total                27452                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks           27452                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.inst          850                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::switch_cpus.data        33829                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                62131                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         571                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        452                       # Number of write requests accepted
system.mem_ctrls.readBursts                       571                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      452                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  36416                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     128                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   27648                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   36544                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                28928                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      2                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                29                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                24                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 5                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 3                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                16                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                49                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               43                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              122                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               26                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14               54                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                3                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                17                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                30                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                25                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                73                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 2                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                12                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                36                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               37                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               87                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               31                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                2                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  1002872769000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   571                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  452                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          420                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    152.533333                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   110.860859                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   138.677633                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127          254     60.48%     60.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191           39      9.29%     69.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255           24      5.71%     75.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319           26      6.19%     81.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::320-383           24      5.71%     87.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447           21      5.00%     92.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::448-511           21      5.00%     97.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            5      1.19%     98.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::576-639            2      0.48%     99.05% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            3      0.71%     99.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-831            1      0.24%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          420                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           24                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.458333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.072106                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      4.662330                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18-19             4     16.67%     16.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-21             5     20.83%     37.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22-23             5     20.83%     58.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-25             4     16.67%     75.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26-27             3     12.50%     87.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-29             1      4.17%     91.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30-31             1      4.17%     95.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38-39             1      4.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            24                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           24                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean             18                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.000000                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               24    100.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            24                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     56898000                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                67566750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    2845000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     99996.49                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat               118746.49                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.03                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.03                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.03                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.03                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.12                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.65                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      389                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     192                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 68.37                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                42.48                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                  980325287.39                       # Average gap between requests
system.mem_ctrls.pageHitRate                    56.90                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  1235220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                   656535                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                 1549380                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                 939600                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         91581360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             33288000                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy             11851680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       170271540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy       137046720                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy     252730931100                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           253179351135                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            240.259137                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         999273228250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE     27600500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      39016000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF 1052942003500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN    356891750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      37244250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    373403500                       # Time in different power states
system.mem_ctrls_1.actEnergy                  1763580                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                   937365                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                 2513280                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                1315440                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         124157280.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             56178060                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy             10274880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy       281278470                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy       164844480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy     252647936580                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           253291199415                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            240.365278                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         1014507212250                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE     22141750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      52838000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF 1052580084000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN    429280750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT      74977500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    616837500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    1631631844500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements          17012636                       # number of replacements
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           478625416                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs          17013660                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             28.131831                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data     1.053916                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::switch_cpus.data  1022.946084                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.001029                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::switch_cpus.data     0.998971                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          209                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          472                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          230                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         993149538                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        993149538                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::switch_cpus.data    379229052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379229052                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::switch_cpus.data     73794767                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       73794767                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::switch_cpus.data          358                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          358                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::switch_cpus.data          460                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          460                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::switch_cpus.data    453023819                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        453023819                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::switch_cpus.data    453023819                       # number of overall hits
system.cpu.dcache.overall_hits::total       453023819                       # number of overall hits
system.cpu.dcache.ReadReq_misses::switch_cpus.data     34865530                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total      34865530                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::switch_cpus.data       178182                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       178182                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::switch_cpus.data          102                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          102                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::switch_cpus.data     35043712                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       35043712                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::switch_cpus.data     35043712                       # number of overall misses
system.cpu.dcache.overall_misses::total      35043712                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::switch_cpus.data 409412609000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 409412609000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::switch_cpus.data   2336001321                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2336001321                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::switch_cpus.data      1326000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1326000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::switch_cpus.data 411748610321                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 411748610321                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::switch_cpus.data 411748610321                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 411748610321                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::switch_cpus.data    414094582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    414094582                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::switch_cpus.data     73972949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     73972949                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::switch_cpus.data          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          460                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::switch_cpus.data          460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          460                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::switch_cpus.data    488067531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    488067531                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::switch_cpus.data    488067531                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    488067531                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::switch_cpus.data     0.084197                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.084197                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::switch_cpus.data     0.002409                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.002409                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::switch_cpus.data     0.221739                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.221739                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::switch_cpus.data     0.071801                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.071801                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::switch_cpus.data     0.071801                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.071801                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::switch_cpus.data 11742.618254                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 11742.618254                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::switch_cpus.data 13110.198118                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13110.198118                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::switch_cpus.data        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        13000                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::switch_cpus.data 11749.571801                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11749.571801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::switch_cpus.data 11749.571801                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11749.571801                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      3585066                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            554111                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs     6.469942                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks     10986725                       # number of writebacks
system.cpu.dcache.writebacks::total          10986725                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::switch_cpus.data     18008807                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total     18008807                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::switch_cpus.data        22371                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        22371                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::switch_cpus.data     18031178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total     18031178                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::switch_cpus.data     18031178                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total     18031178                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::switch_cpus.data     16856723                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total     16856723                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::switch_cpus.data       155811                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       155811                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::switch_cpus.data          102                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total          102                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::switch_cpus.data     17012534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total     17012534                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::switch_cpus.data     17012534                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total     17012534                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::switch_cpus.data 204993266500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 204993266500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::switch_cpus.data   1913002401                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1913002401                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::switch_cpus.data      1224000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1224000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::switch_cpus.data 206906268901                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 206906268901                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::switch_cpus.data 206906268901                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 206906268901                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::switch_cpus.data     0.040707                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.040707                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::switch_cpus.data     0.002106                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002106                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::switch_cpus.data     0.221739                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.221739                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::switch_cpus.data     0.034857                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034857                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::switch_cpus.data     0.034857                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034857                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus.data 12160.920394                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12160.920394                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus.data 12277.710823                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 12277.710823                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::switch_cpus.data        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        12000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::switch_cpus.data 12161.990030                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 12161.990030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::switch_cpus.data 12161.990030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 12161.990030                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements                 9                       # number of replacements
system.cpu.icache.tags.tagsinuse           448.243650                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1951325293                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               458                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          4260535.574236                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   433.734103                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::switch_cpus.inst    14.509547                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.847137                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::switch_cpus.inst     0.028339                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.875476                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          449                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        1636760654                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       1636760654                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::switch_cpus.inst    818380303                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       818380303                       # number of ReadReq hits
system.cpu.icache.demand_hits::switch_cpus.inst    818380303                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        818380303                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::switch_cpus.inst    818380303                       # number of overall hits
system.cpu.icache.overall_hits::total       818380303                       # number of overall hits
system.cpu.icache.ReadReq_misses::switch_cpus.inst           16                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            16                       # number of ReadReq misses
system.cpu.icache.demand_misses::switch_cpus.inst           16                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             16                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::switch_cpus.inst           16                       # number of overall misses
system.cpu.icache.overall_misses::total            16                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::switch_cpus.inst      7402500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      7402500                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::switch_cpus.inst      7402500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      7402500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::switch_cpus.inst      7402500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      7402500                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::switch_cpus.inst    818380319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    818380319                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::switch_cpus.inst    818380319                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    818380319                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::switch_cpus.inst    818380319                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    818380319                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::switch_cpus.inst 462656.250000                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 462656.250000                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::switch_cpus.inst 462656.250000                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 462656.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::switch_cpus.inst 462656.250000                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 462656.250000                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks            9                       # number of writebacks
system.cpu.icache.writebacks::total                 9                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::switch_cpus.inst           16                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::switch_cpus.inst           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::switch_cpus.inst           16                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::switch_cpus.inst      7386500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      7386500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::switch_cpus.inst      7386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      7386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::switch_cpus.inst      7386500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      7386500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::switch_cpus.inst 461656.250000                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 461656.250000                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::switch_cpus.inst 461656.250000                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 461656.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::switch_cpus.inst 461656.250000                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 461656.250000                       # average overall mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.l2.tags.replacements                       580                       # number of replacements
system.l2.tags.tagsinuse                        32768                       # Cycle average of tags in use
system.l2.tags.total_refs                    58865669                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     33348                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                   1765.193385                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks       24.629210                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst                59                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data      32311.773995                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.inst    12.266424                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::switch_cpus.data   360.330371                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000752                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.001801                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.986077                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.inst     0.000374                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::switch_cpus.data     0.010996                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32768                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32768                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                 272163460                       # Number of tag accesses
system.l2.tags.data_accesses                272163460                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks     10986725                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10986725                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks            9                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total                9                       # number of WritebackClean hits
system.l2.ReadExReq_hits::switch_cpus.data       155342                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                155342                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::switch_cpus.inst            2                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                  2                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::switch_cpus.data     16856736                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          16856736                       # number of ReadSharedReq hits
system.l2.demand_hits::switch_cpus.inst             2                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus.data      17012078                       # number of demand (read+write) hits
system.l2.demand_hits::total                 17012080                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus.inst            2                       # number of overall hits
system.l2.overall_hits::switch_cpus.data     17012078                       # number of overall hits
system.l2.overall_hits::total                17012080                       # number of overall hits
system.l2.ReadExReq_misses::switch_cpus.data          469                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 469                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::switch_cpus.inst           14                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               14                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::switch_cpus.data           89                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total              89                       # number of ReadSharedReq misses
system.l2.demand_misses::switch_cpus.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus.data          558                       # number of demand (read+write) misses
system.l2.demand_misses::total                    572                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus.data          558                       # number of overall misses
system.l2.overall_misses::total                   572                       # number of overall misses
system.l2.ReadExReq_miss_latency::switch_cpus.data     46605000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      46605000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::switch_cpus.inst      7337500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      7337500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::switch_cpus.data     40291500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     40291500                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::switch_cpus.inst      7337500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus.data     86896500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         94234000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus.inst      7337500                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus.data     86896500                       # number of overall miss cycles
system.l2.overall_miss_latency::total        94234000                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks     10986725                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10986725                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks            9                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total            9                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus.data       155811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            155811                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::switch_cpus.inst           16                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             16                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::switch_cpus.data     16856825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      16856825                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus.data     17012636                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             17012652                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus.data     17012636                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            17012652                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::switch_cpus.data     0.003010                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003010                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::switch_cpus.inst     0.875000                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.875000                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::switch_cpus.data     0.000005                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.000005                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::switch_cpus.inst     0.875000                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus.data     0.000033                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.000034                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus.inst     0.875000                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus.data     0.000033                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.000034                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::switch_cpus.data 99371.002132                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 99371.002132                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::switch_cpus.inst 524107.142857                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 524107.142857                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::switch_cpus.data 452713.483146                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 452713.483146                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus.inst 524107.142857                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus.data 155728.494624                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 164744.755245                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.inst 524107.142857                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus.data 155728.494624                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 164744.755245                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks                  452                       # number of writebacks
system.l2.writebacks::total                       452                       # number of writebacks
system.l2.ReadSharedReq_mshr_hits::switch_cpus.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.demand_mshr_hits::switch_cpus.data            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::switch_cpus.data            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.ReadExReq_mshr_misses::switch_cpus.data          469                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            469                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::switch_cpus.inst           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           14                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::switch_cpus.data           88                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total           88                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus.data          557                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total               571                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus.data          557                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total              571                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::switch_cpus.data     41915000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     41915000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::switch_cpus.inst      7197500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      7197500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::switch_cpus.data     38804000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     38804000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.inst      7197500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus.data     80719000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     87916500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.inst      7197500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus.data     80719000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     87916500                       # number of overall MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::switch_cpus.data     0.003010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003010                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::switch_cpus.inst     0.875000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.875000                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::switch_cpus.data     0.000005                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.000005                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus.inst     0.875000                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus.data     0.000033                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.000034                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus.inst     0.875000                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus.data     0.000033                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.000034                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus.data 89371.002132                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 89371.002132                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::switch_cpus.inst 514107.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 514107.142857                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::switch_cpus.data 440954.545455                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 440954.545455                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.inst 514107.142857                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus.data 144917.414722                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 153969.352014                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.inst 514107.142857                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus.data 144917.414722                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 153969.352014                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests          1150                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests          579                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                102                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          452                       # Transaction distribution
system.membus.trans_dist::CleanEvict              127                       # Transaction distribution
system.membus.trans_dist::ReadExReq               469                       # Transaction distribution
system.membus.trans_dist::ReadExResp              469                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           102                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port         1721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1721                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        65472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   65472                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               571                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     571    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 571                       # Request fanout histogram
system.membus.reqLayer0.occupancy             1479000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1526750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups       472726062                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted    439921967                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect     85199848                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups    287681479                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits       283431521                       # Number of BTB hits
system.switch_cpus.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus.branchPred.BTBHitPct     98.522686                       # BTB Hit Percentage
system.switch_cpus.branchPred.usedRAS        14920743                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASInCorrect            2                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses.
system.switch_cpus.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dstage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.istage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.pwrStateResidencyTicks::ON 1631631844500                       # Cumulative time (in ticks) in various power states
system.switch_cpus.numCycles               2107552319                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.fetch.icacheStallCycles    872482614                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.Insts             2410434691                       # Number of instructions fetch has processed
system.switch_cpus.fetch.Branches           472726062                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches    298352264                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.Cycles            1149864692                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.SquashCycles       170407710                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.PendingTrapStallCycles           42                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.CacheLines         818380319                       # Number of cache lines fetched
system.switch_cpus.fetch.IcacheSquashes      29373872                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.rateDist::samples   2107551203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::mean      1.190518                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::stdev     1.279667                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::0       1021145056     48.45%     48.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::1        205683126      9.76%     58.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::2        338774580     16.07%     74.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::3        541948441     25.71%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::max_value            3                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.rateDist::total   2107551203                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.224301                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.143713                       # Number of inst fetches per cycle
system.switch_cpus.decode.IdleCycles        948866538                       # Number of cycles decode is idle
system.switch_cpus.decode.BlockedCycles      40159051                       # Number of cycles decode is blocked
system.switch_cpus.decode.RunCycles        1030277189                       # Number of cycles decode is running
system.switch_cpus.decode.UnblockCycles       3044668                       # Number of cycles decode is unblocking
system.switch_cpus.decode.SquashCycles       85203749                       # Number of cycles decode is squashing
system.switch_cpus.decode.BranchResolved    255933915                       # Number of times decode resolved a branch
system.switch_cpus.decode.BranchMispred           108                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.DecodedInsts     2154901371                       # Number of instructions handled by decode
system.switch_cpus.decode.SquashedInsts     241711771                       # Number of squashed instructions handled by decode
system.switch_cpus.rename.SquashCycles       85203749                       # Number of cycles rename is squashing
system.switch_cpus.rename.IdleCycles       1098006596                       # Number of cycles rename is idle
system.switch_cpus.rename.BlockCycles        40667564                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles        49546                       # count of cycles rename stalled for serializing inst
system.switch_cpus.rename.RunCycles         883504690                       # Number of cycles rename is running
system.switch_cpus.rename.UnblockCycles        119051                       # Number of cycles rename is unblocking
system.switch_cpus.rename.RenamedInsts     1949462251                       # Number of instructions processed by rename
system.switch_cpus.rename.SquashedInsts     100209355                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         62217                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents             34                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents          84274                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents          16144                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.FullRegisterEvents         1765                       # Number of times there has been no free registers
system.switch_cpus.rename.RenamedOperands   2334057784                       # Number of destination operands rename has renamed
system.switch_cpus.rename.RenameLookups    9022729216                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.int_rename_lookups   2782339079                       # Number of integer rename lookups
system.switch_cpus.rename.fp_rename_lookups        28188                       # Number of floating rename lookups
system.switch_cpus.rename.CommittedMaps    1180228958                       # Number of HB maps that are committed
system.switch_cpus.rename.UndoneMaps       1153828813                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializingInsts          829                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializingInsts          828                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            185769                       # count of insts added to the skid buffer
system.switch_cpus.memDep0.insertedLoads    510600824                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores    160162001                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.memDep0.conflictingLoads     19064689                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        34759                       # Number of conflicting stores.
system.switch_cpus.iq.iqInstsAdded         1858594921                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqNonSpecInstsAdded         2067                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqInstsIssued        1633266435                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsIssued      5193123                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined    842677998                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedOperandsExamined   1686270696                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.iqSquashedNonSpecRemoved          687                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.issued_per_cycle::samples   2107551203                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.774959                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     0.957995                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0   1106369852     52.50%     52.50% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1    512307082     24.31%     76.80% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2    353699192     16.78%     93.59% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3    127139781      6.03%     99.62% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      8034854      0.38%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          442      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total   2107551203                       # Number of insts issued each cycle
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu        29577899     29.31%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            701      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            1      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     29.31% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead       41105502     40.74%     70.05% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite      30217738     29.95%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu     997855927     61.10%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         9219      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv             0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd          980      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt         7109      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc         5223      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult         1960      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc         1960      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     61.10% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead    482533771     29.54%     90.64% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite    152847639      9.36%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead         2647      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total     1633266435                       # Type of FU issued
system.switch_cpus.iq.rate                   0.774959                       # Inst issue rate
system.switch_cpus.iq.fu_busy_cnt           100901841                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.061779                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.int_inst_queue_reads   5480139273                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_writes   2701257193                       # Number of integer instruction queue writes
system.switch_cpus.iq.int_inst_queue_wakeup_accesses   1434000148                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_reads        39761                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_writes        21836                       # Number of floating instruction queue writes
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses        19363                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.int_alu_accesses     1734148396                       # Number of integer alu accesses
system.switch_cpus.iq.fp_alu_accesses           19880                       # Number of floating point alu accesses
system.switch_cpus.iew.lsq.thread0.forwLoads     17604201                       # Number of loads that had data forwarded from stores
system.switch_cpus.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.squashedLoads    236704683                       # Number of loads squashed
system.switch_cpus.iew.lsq.thread0.ignoredResponses         9551                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.iew.lsq.thread0.memOrderViolation         4053                       # Number of memory ordering violations
system.switch_cpus.iew.lsq.thread0.squashedStores     86188472                       # Number of stores squashed
system.switch_cpus.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus.iew.lsq.thread0.rescheduledLoads          544                       # Number of loads that were rescheduled
system.switch_cpus.iew.lsq.thread0.cacheBlocked      1147695                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewSquashCycles       85203749                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewBlockCycles        41714301                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewUnblockCycles         48611                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.iewDispatchedInsts   1858596991                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispLoadInsts     510600824                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispStoreInsts    160162001                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispNonSpecInsts          739                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewIQFullEvents             21                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewLSQFullEvents         51309                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.memOrderViolationEvents         4053                       # Number of memory order violations
system.switch_cpus.iew.predictedTakenIncorrect     53687487                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.predictedNotTakenIncorrect     38127948                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.branchMispredicts     91815435                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.iewExecutedInsts    1501938725                       # Number of executed instructions
system.switch_cpus.iew.iewExecLoadInsts     432792028                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts    131327707                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.exec_nop                     3                       # number of nop insts executed
system.switch_cpus.iew.exec_refs            569916271                       # number of memory reference insts executed
system.switch_cpus.iew.exec_branches        248290122                       # Number of branches executed
system.switch_cpus.iew.exec_stores          137124243                       # Number of stores executed
system.switch_cpus.iew.exec_rate             0.712646                       # Inst execution rate
system.switch_cpus.iew.wb_sent             1435680730                       # cumulative count of insts sent to commit
system.switch_cpus.iew.wb_count            1434019511                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_producers         759439064                       # num instructions producing a value
system.switch_cpus.iew.wb_consumers         950721208                       # num instructions consuming a value
system.switch_cpus.iew.wb_rate               0.680419                       # insts written-back per cycle
system.switch_cpus.iew.wb_fanout             0.798803                       # average fanout of values written-back
system.switch_cpus.commit.commitSquashedInsts    714913571                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         1380                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts     85199742                       # The number of times a branch was mispredicted
system.switch_cpus.commit.committed_per_cycle::samples   1980634621                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::mean     0.512926                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::stdev     1.072852                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::0   1442383826     72.82%     72.82% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::1    242173721     12.23%     85.05% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::2    215078898     10.86%     95.91% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::3     41886211      2.11%     98.03% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::4     15431092      0.78%     98.80% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::5      8426599      0.43%     99.23% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::6      3482266      0.18%     99.41% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::7       998193      0.05%     99.46% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::8     10773815      0.54%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.committed_per_cycle::total   1980634621                       # Number of insts commited each cycle
system.switch_cpus.commit.committedInsts   1000000000                       # Number of instructions committed
system.switch_cpus.commit.committedOps     1015918980                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.swp_count                 0                       # Number of s/w prefetches committed
system.switch_cpus.commit.refs              347869665                       # Number of memory references committed
system.switch_cpus.commit.loads             273896138                       # Number of loads committed
system.switch_cpus.commit.membars                 920                       # Number of memory barriers committed
system.switch_cpus.commit.branches          200032094                       # Number of branches committed
system.switch_cpus.commit.vec_insts                 0                       # Number of committed Vector instructions.
system.switch_cpus.commit.fp_insts              18476                       # Number of committed floating point instructions.
system.switch_cpus.commit.int_insts         855316031                       # Number of committed integer instructions.
system.switch_cpus.commit.function_calls       121017                       # Number of function calls committed.
system.switch_cpus.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntAlu    668024080     65.76%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntMult         8820      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IntDiv            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatAdd            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCmp            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatCvt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMult            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMultAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatDiv            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMisc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatSqrt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAdd            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAddAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdAlu            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCmp            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdCvt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMisc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMult            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdMultAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShift            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdShiftAcc            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdSqrt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAdd          980      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatAlu            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCmp            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatCvt         6860      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatDiv            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMisc         4655      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMult         1960      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatMultAcc         1960      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::SimdFloatSqrt            0      0.00%     65.76% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemRead    273894077     26.96%     92.72% # Class of committed instruction
system.switch_cpus.commit.op_class_0::MemWrite     73973527      7.28%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemRead         2061      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.op_class_0::total   1015918980                       # Class of committed instruction
system.switch_cpus.commit.bw_lim_events      10773815                       # number cycles where commit BW limit reached
system.switch_cpus.rob.rob_reads           3700693357                       # The number of ROB reads
system.switch_cpus.rob.rob_writes          3589896688                       # The number of ROB writes
system.switch_cpus.timesIdled                       9                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.idleCycles                    1116                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.committedInsts          1000000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps            1015918980                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.107552                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.107552                       # CPI: Total CPI of All Threads
system.switch_cpus.ipc                       0.474484                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.474484                       # IPC: Total IPC of All Threads
system.switch_cpus.int_regfile_reads       2202445174                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes       832157435                       # number of integer regfile writes
system.switch_cpus.fp_regfile_reads             27375                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes            17864                       # number of floating regfile writes
system.switch_cpus.cc_regfile_reads        5377731678                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes        870222153                       # number of cc regfile writes
system.switch_cpus.misc_regfile_reads       503815441                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes          13600                       # number of misc regfile writes
system.tol2bus.snoop_filter.tot_requests     34025297                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests     17012645                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests         4937                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops              1                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops            1                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1631631844500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          16856841                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     10987177                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean            9                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         6026039                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           155811                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          155811                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            16                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     16856825                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side           41                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side     51037908                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              51037949                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side         1600                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side   1791959104                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             1791960704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                             580                       # Total snoops (count)
system.tol2bus.snoopTraffic                     28928                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         17013232                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000290                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.017034                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               17008294     99.97%     99.97% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   4938      0.03%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           17013232                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy        27999382500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             24000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       25518954499                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
