
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000356                       # Number of seconds simulated
sim_ticks                                   355942500                       # Number of ticks simulated
final_tick                               2263604271500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               41243353                       # Simulator instruction rate (inst/s)
host_op_rate                                 41242324                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              105600735                       # Simulator tick rate (ticks/s)
host_mem_usage                                 777624                       # Number of bytes of host memory used
host_seconds                                     3.37                       # Real time elapsed on the host
sim_insts                                   139009985                       # Number of instructions simulated
sim_ops                                     139009985                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus4.inst        91392                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data        27776                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst        30272                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data        19008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst        97664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data        56768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            322880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst        91392                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst        30272                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst        97664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       219328                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       103744                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         103744                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         1428                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data          434                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst          473                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data          297                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst         1526                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data          887                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               5045                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              1621                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus4.inst    256760572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data     78035076                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst     85047444                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data     53401884                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst    274381396                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data    159486434                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            907112806                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst    256760572                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst     85047444                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst    274381396                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       616189413                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      291462806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           291462806                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      291462806                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst    256760572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data     78035076                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst     85047444                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data     53401884                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst    274381396                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data    159486434                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          1198575613                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus4.inst        28864                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data       150784                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst         3264                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data        59904                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst        11200                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data       516992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            771008                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst        28864                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst         3264                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst        11200                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        43328                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       484480                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         484480                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst          451                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data         2356                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst           51                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data          936                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst          175                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data         8078                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              12047                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         7570                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              7570                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus4.inst     81091749                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data    423618983                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst      9170020                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data    168296846                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst     31465756                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data   1452459316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           2166102671                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst     81091749                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst      9170020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst     31465756                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total       121727526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks     1361118720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total          1361118720                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks     1361118720                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst     81091749                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data    423618983                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst      9170020                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data    168296846                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst     31465756                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data   1452459316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          3527221391                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               358578000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           358742500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                     1                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements                1                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          376.602243                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs                  1                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs                    1                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::cpu0.data   376.024120                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data     0.578123                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::cpu0.data     0.734422                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.001129                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.735551                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          281                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           76                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3          205                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.548828                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data           75                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data           54                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data            3                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data            2                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data          129                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data          129                       # number of overall hits
system.cpu0.dcache.overall_hits::total            129                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data            3                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data            1                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data            2                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data            3                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data            3                       # number of overall misses
system.cpu0.dcache.overall_misses::total            3                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data          132                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data          132                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu0.dcache.writebacks::total                1                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements                0                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 511                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst          511                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998047                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          136                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3          375                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst          370                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst          370                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst          370                       # number of overall hits
system.cpu0.icache.overall_hits::total            370                       # number of overall hits
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst          370                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst          370                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               358578000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           358742500                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                     1                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel                0                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  1                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                  0                      
system.cpu1.kern.mode_good::user                    0                      
system.cpu1.kern.mode_good::idle                    0                      
system.cpu1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle             0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu1.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements                0                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          409.898058                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data   409.320293                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data     0.577765                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.799454                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.001128                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.800582                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          409                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          408                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.798828                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data           75                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data           54                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data            3                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data            2                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data          129                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data          129                       # number of overall hits
system.cpu1.dcache.overall_hits::total            129                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data            3                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data            1                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data            2                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data            3                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data            3                       # number of overall misses
system.cpu1.dcache.overall_misses::total            3                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data          132                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data          132                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements                0                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst          512                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst          370                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst          370                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst          370                       # number of overall hits
system.cpu1.icache.overall_hits::total            370                       # number of overall hits
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst          370                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst          370                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               358578000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           358742500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                     1                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                  0                      
system.cpu2.kern.mode_good::user                    0                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu2.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements                0                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          252.174644                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data   251.597238                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data     0.577406                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.491401                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.001128                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.492529                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          146                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.285156                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data           75                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data           54                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data            3                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data            2                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data          129                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data          129                       # number of overall hits
system.cpu2.dcache.overall_hits::total            129                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data            3                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data            1                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data            2                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data            3                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data            3                       # number of overall misses
system.cpu2.dcache.overall_misses::total            3                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data          132                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data          132                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements                0                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst          370                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst          370                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst          370                       # number of overall hits
system.cpu2.icache.overall_hits::total            370                       # number of overall hits
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst          370                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst          370                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               358524000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           358688500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                     1                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements                1                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          447.089249                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  7                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                1                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                    7                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   446.512201                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data     0.577048                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.872094                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.001127                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.873221                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          444                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          441                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.867188                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data           75                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data           54                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total            54                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data            3                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data            2                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total            2                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data          129                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total             129                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data          129                       # number of overall hits
system.cpu3.dcache.overall_hits::total            129                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data            3                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data            1                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data            2                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total            2                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data            3                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total             3                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data            3                       # number of overall misses
system.cpu3.dcache.overall_misses::total            3                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data          132                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data          132                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.500000                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.022727                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.022727                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu3.dcache.writebacks::total                1                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements                0                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst          512                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          410                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3          102                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst          370                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst          370                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst          370                       # number of overall hits
system.cpu3.icache.overall_hits::total            370                       # number of overall hits
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst          370                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst          370                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                       570                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                     162     47.65%     47.65% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      0.29%     47.94% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                    177     52.06%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                 340                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                      162     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      0.31%     50.31% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                     161     49.69%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                  324                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               139108500     91.88%     91.88% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.11%     91.99% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31               12129500      8.01%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           151402500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.909605                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.952941                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu4.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu4.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                     3                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                    1      0.28%      0.28% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   12      3.31%      3.58% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.28%      3.86% # number of callpals executed
system.cpu4.kern.callpal::swpipl                  321     88.43%     92.29% # number of callpals executed
system.cpu4.kern.callpal::rdusp                     1      0.28%     92.56% # number of callpals executed
system.cpu4.kern.callpal::rti                      18      4.96%     97.52% # number of callpals executed
system.cpu4.kern.callpal::callsys                   9      2.48%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                   363                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel               31                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                 18                      
system.cpu4.kern.mode_good::user                   17                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.580645                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.729167                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel          61848500     75.47%     75.47% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user            20102000     24.53%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements             4865                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          435.819514                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs              65216                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs             4865                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            13.405139                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::cpu4.data    24.901492                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   410.918022                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::cpu4.data     0.048636                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.802574                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.851210                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          358                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2          358                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.699219                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses           129864                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses          129864                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        30690                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          30690                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        25620                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         25620                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          500                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          500                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          585                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          585                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data        56310                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total           56310                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data        56310                       # number of overall hits
system.cpu4.dcache.overall_hits::total          56310                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         2796                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         2796                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data         2159                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total         2159                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data          111                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total          111                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data           25                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         4955                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          4955                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         4955                       # number of overall misses
system.cpu4.dcache.overall_misses::total         4955                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        33486                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        33486                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        27779                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        27779                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          611                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          610                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data        61265                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total        61265                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data        61265                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total        61265                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.083498                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.083498                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.077721                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.077721                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.181669                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.040984                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.080878                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.080878                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.080878                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.080878                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks         3041                       # number of writebacks
system.cpu4.dcache.writebacks::total             3041                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements             2453                       # number of replacements
system.cpu4.icache.tags.tagsinuse          511.999366                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs             277144                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs             2453                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs           112.981655                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst    27.561551                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   484.437815                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.053831                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.946168                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total     0.999999                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses           335910                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses          335910                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       164274                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         164274                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       164274                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          164274                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       164274                       # number of overall hits
system.cpu4.icache.overall_hits::total         164274                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst         2454                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total         2454                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst         2454                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total          2454                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst         2454                       # number of overall misses
system.cpu4.icache.overall_misses::total         2454                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       166728                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       166728                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       166728                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       166728                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       166728                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       166728                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.014719                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.014719                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.014719                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.014719                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.014719                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.014719                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks         2453                       # number of writebacks
system.cpu4.icache.writebacks::total             2453                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                       786                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                      94     47.00%     47.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      3      1.50%     48.50% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                    103     51.50%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                 200                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                       94     49.47%     49.47% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       3      1.58%     51.05% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                      93     48.95%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                  190                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               352446500     98.21%     98.21% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 361000      0.10%     98.31% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                6076500      1.69%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           358884000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.902913                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.950000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu5.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu5.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     3                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                    1      0.36%      0.36% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   58     21.17%     21.53% # number of callpals executed
system.cpu5.kern.callpal::tbi                       5      1.82%     23.36% # number of callpals executed
system.cpu5.kern.callpal::swpipl                  129     47.08%     70.44% # number of callpals executed
system.cpu5.kern.callpal::rdps                      1      0.36%     70.80% # number of callpals executed
system.cpu5.kern.callpal::rti                      69     25.18%     95.99% # number of callpals executed
system.cpu5.kern.callpal::callsys                   9      3.28%     99.27% # number of callpals executed
system.cpu5.kern.callpal::imb                       2      0.73%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                   274                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel              127                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                 67                      
system.cpu5.kern.mode_good::user                   67                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.527559                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.690722                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel        1897100500     99.57%     99.57% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user             8186500      0.43%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements             2086                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          442.606325                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs              46055                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs             2086                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            22.078140                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::cpu5.data    82.544613                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   360.061712                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::cpu5.data     0.161220                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.703246                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.864465                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          453                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          453                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.884766                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses            79593                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses           79593                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data        22646                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total          22646                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data        12693                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total         12693                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data          432                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total          432                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data          449                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total          449                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data        35339                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total           35339                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data        35339                       # number of overall hits
system.cpu5.dcache.overall_hits::total          35339                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         1653                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         1653                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data          689                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total          689                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data           41                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total           41                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data           23                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total           23                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         2342                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          2342                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         2342                       # number of overall misses
system.cpu5.dcache.overall_misses::total         2342                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total        24299                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total        13382                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total          473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total          472                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total        37681                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total        37681                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.068027                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.068027                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.051487                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.051487                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.086681                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.048729                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.062153                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.062153                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.062153                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.062153                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          987                       # number of writebacks
system.cpu5.dcache.writebacks::total              987                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements             1254                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs             104241                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs             1254                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            83.126794                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst   188.043352                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   323.956648                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.367272                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.632728                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          432                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           80                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses           277376                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses          277376                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136807                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136807                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136807                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136807                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136807                       # number of overall hits
system.cpu5.icache.overall_hits::total         136807                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst         1254                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total         1254                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst         1254                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total          1254                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst         1254                       # number of overall misses
system.cpu5.icache.overall_misses::total         1254                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       138061                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       138061                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       138061                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       138061                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       138061                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.009083                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.009083                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.009083                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.009083                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks         1254                       # number of writebacks
system.cpu5.icache.writebacks::total             1254                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                      1212                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                     250     50.20%     50.20% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      0.20%     50.40% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                    247     49.60%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                 498                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                      248     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      0.20%     50.20% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                     247     49.80%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                  496                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               553606500     98.27%     98.27% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 112000      0.02%     98.29% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                9622000      1.71%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           563340500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                 0.992000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.995984                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu6.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu6.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu6.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu6.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu6.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu6.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    12                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                    7      1.22%      1.22% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   53      9.20%     10.42% # number of callpals executed
system.cpu6.kern.callpal::swpipl                  397     68.92%     79.34% # number of callpals executed
system.cpu6.kern.callpal::rdps                      1      0.17%     79.51% # number of callpals executed
system.cpu6.kern.callpal::wrusp                     1      0.17%     79.69% # number of callpals executed
system.cpu6.kern.callpal::rti                     100     17.36%     97.05% # number of callpals executed
system.cpu6.kern.callpal::callsys                  15      2.60%     99.65% # number of callpals executed
system.cpu6.kern.callpal::imb                       2      0.35%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                   576                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel              152                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                 96                      
system.cpu6.kern.mode_good::user                   97                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.631579                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.775100                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel        1681955500     95.70%     95.70% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user            75503500      4.30%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements            12531                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          421.500629                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs             153104                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs            12531                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            12.218019                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::cpu6.data   100.198144                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   321.302485                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::cpu6.data     0.195700                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.627544                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.823243                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::0          459                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           53                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses           356221                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses          356221                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        76395                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          76395                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80033                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80033                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total         1158                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data         1250                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total         1250                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       156428                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          156428                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       156428                       # number of overall hits
system.cpu6.dcache.overall_hits::total         156428                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         5854                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         5854                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data         6869                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total         6869                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data          123                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total          123                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data           25                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total           25                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data        12723                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total         12723                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data        12723                       # number of overall misses
system.cpu6.dcache.overall_misses::total        12723                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        82249                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        86902                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total         1281                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total         1275                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       169151                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       169151                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.071174                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.071174                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.079043                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.079043                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.096019                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.019608                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.075217                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.075217                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.075217                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.075217                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks         8222                       # number of writebacks
system.cpu6.dcache.writebacks::total             8222                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements             4449                       # number of replacements
system.cpu6.icache.tags.tagsinuse          511.871704                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs             333835                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs             4449                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            75.035963                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::cpu6.inst   204.676217                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst   307.195487                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::cpu6.inst     0.399758                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst     0.599991                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total     0.999749                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          131                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          324                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses           910964                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses          910964                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       448807                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         448807                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       448807                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          448807                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       448807                       # number of overall hits
system.cpu6.icache.overall_hits::total         448807                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst         4450                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total         4450                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst         4450                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total          4450                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst         4450                       # number of overall misses
system.cpu6.icache.overall_misses::total         4450                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       453257                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       453257                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       453257                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       453257                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       453257                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.009818                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.009818                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.009818                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.009818                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks         4449                       # number of writebacks
system.cpu6.icache.writebacks::total             4449                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                         2                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       1     50.00%     50.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      1     50.00%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                   2                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        1     50.00%     50.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       1     50.00%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                    2                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               358533000     99.95%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 164500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           358697500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total                    1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::rti                       1    100.00%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                     1                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                1                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements                0                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          370.786835                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::cpu7.data   369.635282                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data     1.151553                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::cpu7.data     0.721944                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.002249                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.724193                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          370                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3          309                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.722656                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses              284                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses             284                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data           75                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total             75                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data           52                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total            52                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            3                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            3                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            1                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            1                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          127                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             127                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          127                       # number of overall hits
system.cpu7.dcache.overall_hits::total            127                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data            3                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total            3                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data            2                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total            2                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            1                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            3                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total             5                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.cpu7.dcache.overall_misses::total            5                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total           78                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total           54                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            4                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            4                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          132                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          132                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          132                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          132                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.038462                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037037                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.750000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.037879                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.037879                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements                0                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst          509                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           99                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          381                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           29                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses              740                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses             740                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst          370                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total            370                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst          370                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total             370                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst          370                       # number of overall hits
system.cpu7.icache.overall_hits::total            370                       # number of overall hits
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total          370                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst          370                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total          370                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst          370                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total          370                       # number of overall (read+write) accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::WriteReq                  18                       # Transaction distribution
system.iobus.trans_dist::WriteResp                 18                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total           36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                      36                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          144                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      144                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::2           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests            26                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests           12                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests            7                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            2707                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         1787                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops          920                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadResp                 16                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                  4                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp                 4                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty            2                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq              8                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp               8                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq            16                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side           14                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side           15                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                     58                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side          328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                    1184                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            36255                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples             35641                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.120311                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.492825                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                   32922     92.37%     92.37% # Request fanout histogram
system.l2bus0.snoop_fanout::1                    1795      5.04%     97.41% # Request fanout histogram
system.l2bus0.snoop_fanout::2                     507      1.42%     98.83% # Request fanout histogram
system.l2bus0.snoop_fanout::3                     189      0.53%     99.36% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     228      0.64%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total               35641                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests         56173                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests        25917                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests         6462                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops           12051                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops         8810                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         3241                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp              18740                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                 14                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                14                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty        12250                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean         5472                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict             5805                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq              257                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             76                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp             333                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq              9462                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp             9462                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq           8158                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq         10582                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side         6788                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side        14755                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         3106                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         6605                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side        11894                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side        37457                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side           20                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                  80625                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side       277376                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side       507728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side       118528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side       213016                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side       476416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side      1345920                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side          264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                 2939248                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            32186                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             88362                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.371246                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.787472                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   67570     76.47%     76.47% # Request fanout histogram
system.l2bus1.snoop_fanout::1                   13206     14.95%     91.41% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    3806      4.31%     95.72% # Request fanout histogram
system.l2bus1.snoop_fanout::3                    3134      3.55%     99.27% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     646      0.73%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               88362                       # Request fanout histogram
system.l2cache0.tags.replacements                   0                       # number of replacements
system.l2cache0.tags.tagsinuse            3083.392389                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                     0                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs                   0                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                     nan                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1008.343622                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu0.data            5                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst          176                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data    43.482575                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst          465                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data   321.437683                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst          486                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.data   578.126933                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data     0.001566                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data     0.000003                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.246178                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu0.data     0.001221                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.042969                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.010616                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.113525                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.078476                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.118652                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.data     0.141144                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.752781                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         2878                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         2801                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3           76                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.702637                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses                 169                       # Number of tag accesses
system.l2cache0.tags.data_accesses                169                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks            2                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total            2                       # number of WritebackDirty hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data            2                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data            2                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total                  6                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data            2                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data            2                       # number of overall hits
system.l2cache0.overall_hits::total                 6                       # number of overall hits
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total            5                       # number of SCUpgradeReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data            4                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data            1                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total            7                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.data            4                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data            1                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total                7                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.data            4                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data            1                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data            1                       # number of overall misses
system.l2cache0.overall_misses::total               7                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total            2                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data            3                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total           13                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.data            4                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data            3                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total             13                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data            4                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data            3                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total            13                       # number of overall (read+write) accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.333333                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.538462                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.333333                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.538462                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.333333                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.538462                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements               19151                       # number of replacements
system.l2cache1.tags.tagsinuse            3993.385974                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                 22334                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs               19151                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.166205                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1785.710484                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst    18.019318                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data    35.096702                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     4.803661                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     4.474829                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu7.inst     0.205752                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   361.091963                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   333.986997                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst   118.312309                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   119.044831                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   445.306454                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   767.332673                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.435964                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.004399                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.008569                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.001173                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.001092                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu7.inst     0.000050                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.088157                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.081540                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.028885                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.029064                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.108717                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.187337                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.974948                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         4042                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::0          984                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1         2956                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2           97                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.986816                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses              442516                       # Number of tag accesses
system.l2cache1.tags.data_accesses             442516                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks        12250                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total        12250                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks         5472                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total         5472                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data           30                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data            2                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data            4                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total             36                       # number of UpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data          220                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data           97                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data          481                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total             798                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst          575                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst          730                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst         2749                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total         4054                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data         1092                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data          844                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data         2670                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data            1                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total         4607                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst          575                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data         1312                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst          730                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data          941                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst         2749                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data         3151                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data            1                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total               9459                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst          575                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data         1312                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst          730                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data          941                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst         2749                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data         3151                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data            1                       # number of overall hits
system.l2cache1.overall_hits::total              9459                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data          124                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data           20                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total          149                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data           20                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            7                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data            1                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           33                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data         1763                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data          548                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data         6335                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total          8646                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         1879                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst          524                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst         1701                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total         4104                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data         1764                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data          770                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data         3218                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total         5752                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         1879                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data         3527                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst          524                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data         1318                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst         1701                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data         9553                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total            18502                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         1879                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data         3527                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst          524                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data         1318                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst         1701                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data         9553                       # number of overall misses
system.l2cache1.overall_misses::total           18502                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks        12250                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total        12250                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total         5472                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data          154                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data           22                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total          185                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data           20                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           33                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data         1983                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data          645                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data         6816                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total         9444                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst         2454                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst         1254                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst         4450                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total         8158                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data         2856                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data         1614                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data         5888                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data            1                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total        10359                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst         2454                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data         4839                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst         1254                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data         2259                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst         4450                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data        12704                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data            1                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total          27961                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst         2454                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data         4839                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst         1254                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data         2259                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst         4450                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data        12704                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data            1                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total         27961                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.805195                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.909091                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.805405                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.889057                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.849612                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.929431                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.915502                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.765689                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.382247                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.503064                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.617647                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.477076                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.546535                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.555266                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.765689                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.728870                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.583444                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.382247                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.751968                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.661707                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.765689                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.728870                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.417863                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.583444                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.382247                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.751968                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.661707                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks           9180                       # number of writebacks
system.l2cache1.writebacks::total                9180                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadResp              4910                       # Transaction distribution
system.membus0.trans_dist::WriteReq                18                       # Transaction distribution
system.membus0.trans_dist::WriteResp               18                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         1621                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            2497                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq              23                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq            49                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp             28                       # Transaction distribution
system.membus0.trans_dist::ReadExReq              199                       # Transaction distribution
system.membus0.trans_dist::ReadExResp             196                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq         4910                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port           18                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave            8                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total           35                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port        14406                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           28                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total        14434                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 14469                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port          320                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total          480                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port       430080                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave          112                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total       430192                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                 430672                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           26762                       # Total snoops (count)
system.membus0.snoop_fanout::samples            35630                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.710300                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.453629                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  10322     28.97%     28.97% # Request fanout histogram
system.membus0.snoop_fanout::3                  25308     71.03%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              35630                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              9858                       # Transaction distribution
system.membus1.trans_dist::WriteReq                14                       # Transaction distribution
system.membus1.trans_dist::WriteResp               14                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         9180                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            6699                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             286                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            80                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            248                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             8599                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            8581                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         9858                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port        37976                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side        15432                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total        53408                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 53417                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port      1337984                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side       429616                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total      1767600                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1767728                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           13027                       # Total snoops (count)
system.membus1.snoop_fanout::samples            48626                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.267717                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.442774                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  35608     73.23%     73.23% # Request fanout histogram
system.membus1.snoop_fanout::2                  13018     26.77%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              48626                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements            0                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse     8.671490                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     8.670794                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.541925                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.541968                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024     0.312500                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_downward0.overall_misses::total            2                       # number of overall misses
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements         6498                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.881236                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs           16                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs         6498                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.002462                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     4.775788                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.inst     0.000251                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::cpu4.data     0.002160                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     1.269147                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.483984                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.939250                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.033952                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     4.085366                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     3.291336                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.298487                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.inst     0.000016                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::cpu4.data     0.000135                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.079322                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.030249                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.058703                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.064622                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.255335                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.205709                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.992577                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses        88598                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses        88598                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total         1610                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data            1                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data            1                       # number of overall hits
system.numa_caches_downward1.overall_hits::total            1                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         1428                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data          454                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst          473                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data          293                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst         1526                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total         4904                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         1428                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data          476                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst          473                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data          300                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst         1526                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total         5100                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         1428                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data          476                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst          473                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data          300                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst         1526                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_downward1.overall_misses::total         5100                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total         1610                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         1428                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst          473                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst         1526                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data          731                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total         4905                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         1428                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data          476                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst          473                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst         1526                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data          898                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total         5101                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         1428                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data          476                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst          473                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst         1526                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data          898                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total         5101                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.998632                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.998886                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.998886                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks         1620                       # number of writebacks
system.numa_caches_downward1.writebacks::total         1620                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements         6507                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.826907                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs           17                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs         6507                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.002613                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     4.082658                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.inst     0.002269                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::cpu4.data     0.004435                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.330104                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.516374                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.957385                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.093045                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     4.400184                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     3.440455                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.255166                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.inst     0.000142                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::cpu4.data     0.000277                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.083131                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.032273                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.059837                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.068315                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.275012                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.215028                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.989182                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses        88679                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses        88679                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total         1620                       # number of WritebackDirty hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total            1                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data            1                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total            1                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data            1                       # number of overall hits
system.numa_caches_upward0.overall_hits::total            1                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            5                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            7                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data           11                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           16                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data           22                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data            7                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data          167                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total          196                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         1428                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data          454                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst          473                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data          292                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst         1526                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data          730                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total         4903                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         1428                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data          476                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst          473                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data          299                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst         1526                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data          897                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total         5099                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         1428                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data          476                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst          473                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data          299                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst         1526                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data          897                       # number of overall misses
system.numa_caches_upward0.overall_misses::total         5099                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total         1620                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            5                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           16                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data           22                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data            7                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data          167                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total          196                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         1428                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data          454                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst          473                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data          293                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst         1526                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data          730                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total         4904                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         1428                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data          476                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst          473                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data          300                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst         1526                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data          897                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total         5100                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         1428                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data          476                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst          473                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data          300                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst         1526                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data          897                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total         5100                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.996587                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.999796                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.996667                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.999804                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.996667                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.999804                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks         1621                       # number of writebacks
system.numa_caches_upward0.writebacks::total         1621                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements            0                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse     6.400147                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs            0                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     6.399451                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.000697                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.399966                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.000044                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.400009                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024            3                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024     0.187500                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses           26                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses           26                       # Number of data accesses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total            2                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data            2                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total            2                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data            2                       # number of overall misses
system.numa_caches_upward1.overall_misses::total            2                       # number of overall misses
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total            2                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total            2                       # number of overall (read+write) accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits                 141                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              4526798429                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts                370                       # Number of instructions committed
system.switch_cpus0.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                 351                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs                  142                       # number of memory refs
system.switch_cpus0.num_load_insts                 82                       # Number of load instructions
system.switch_cpus0.num_store_insts                60                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      4524451998.585526                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2346430.414474                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus0.Branches                       48                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus0.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total               370                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.data_hits                 141                       # DTB hits
system.switch_cpus1.dtb.data_misses                 0                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus1.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus1.itb.fetch_misses                0                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              4526798514                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts                370                       # Number of instructions committed
system.switch_cpus1.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                 351                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                  142                       # number of memory refs
system.switch_cpus1.num_load_insts                 82                       # Number of load instructions
system.switch_cpus1.num_store_insts                60                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      4524452083.541467                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2346430.458534                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus1.Branches                       48                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus1.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total               370                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.data_hits                 141                       # DTB hits
system.switch_cpus2.dtb.data_misses                 0                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus2.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus2.itb.fetch_misses                0                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              4526798599                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts                370                       # Number of instructions committed
system.switch_cpus2.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                 351                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                  142                       # number of memory refs
system.switch_cpus2.num_load_insts                 82                       # Number of load instructions
system.switch_cpus2.num_store_insts                60                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      4524452168.497407                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2346430.502593                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus2.Branches                       48                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus2.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total               370                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                 141                       # DTB hits
system.switch_cpus3.dtb.data_misses                 0                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus3.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              4526798684                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts                370                       # Number of instructions committed
system.switch_cpus3.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                 351                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                  142                       # number of memory refs
system.switch_cpus3.num_load_insts                 82                       # Number of load instructions
system.switch_cpus3.num_store_insts                60                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      4524452253.453348                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2346430.546652                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus3.Branches                       48                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus3.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total               370                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits               33983                       # DTB read hits
system.switch_cpus4.dtb.read_misses                90                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses            8142                       # DTB read accesses
system.switch_cpus4.dtb.write_hits              28371                       # DTB write hits
system.switch_cpus4.dtb.write_misses               15                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses           4584                       # DTB write accesses
system.switch_cpus4.dtb.data_hits               62354                       # DTB hits
system.switch_cpus4.dtb.data_misses               105                       # DTB misses
system.switch_cpus4.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus4.dtb.data_accesses           12726                       # DTB accesses
system.switch_cpus4.itb.fetch_hits              43548                       # ITB hits
system.switch_cpus4.itb.fetch_misses               94                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses          43642                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                  302111                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts             166616                       # Number of instructions committed
system.switch_cpus4.committedOps               166616                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses       160862                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses           245                       # Number of float alu accesses
system.switch_cpus4.num_func_calls               4181                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts        17256                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts              160862                       # number of integer instructions
system.switch_cpus4.num_fp_insts                  245                       # number of float instructions
system.switch_cpus4.num_int_register_reads       221907                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes       113601                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads          119                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                62618                       # number of memory refs
system.switch_cpus4.num_load_insts              34187                       # Number of load instructions
system.switch_cpus4.num_store_insts             28431                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      231315.212774                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      70795.787226                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.234337                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.765663                       # Percentage of idle cycles
system.switch_cpus4.Branches                    22728                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass         2812      1.69%      1.69% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu            96666     57.98%     59.66% # Class of executed instruction
system.switch_cpus4.op_class::IntMult             153      0.09%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     59.76% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd             30      0.02%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     59.77% # Class of executed instruction
system.switch_cpus4.op_class::MemRead           35140     21.08%     80.85% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite          28711     17.22%     98.07% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess          3216      1.93%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total            166728                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits               24226                       # DTB read hits
system.switch_cpus5.dtb.read_misses               326                       # DTB read misses
system.switch_cpus5.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus5.dtb.write_hits              13749                       # DTB write hits
system.switch_cpus5.dtb.write_misses               38                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus5.dtb.data_hits               37975                       # DTB hits
system.switch_cpus5.dtb.data_misses               364                       # DTB misses
system.switch_cpus5.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus5.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus5.itb.fetch_hits              23180                       # ITB hits
system.switch_cpus5.itb.fetch_misses              125                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses          23305                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              4526799053                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts             137676                       # Number of instructions committed
system.switch_cpus5.committedOps               137676                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses       132368                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus5.num_func_calls               2735                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts        16763                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts              132368                       # number of integer instructions
system.switch_cpus5.num_fp_insts                  296                       # number of float instructions
system.switch_cpus5.num_int_register_reads       175485                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes       100540                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                39083                       # number of memory refs
system.switch_cpus5.num_load_insts              25110                       # Number of load instructions
system.switch_cpus5.num_store_insts             13973                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      3648102074.439758                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      878696978.560242                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.194110                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.805890                       # Percentage of idle cycles
system.switch_cpus5.Branches                    20540                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass         2817      2.04%      2.04% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu            88617     64.19%     66.23% # Class of executed instruction
system.switch_cpus5.op_class::IntMult              87      0.06%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     66.29% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd             24      0.02%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              3      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     66.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead           26152     18.94%     85.25% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite          13983     10.13%     95.38% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess          6378      4.62%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total            138061                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits               83062                       # DTB read hits
system.switch_cpus6.dtb.read_misses               372                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses           34074                       # DTB read accesses
system.switch_cpus6.dtb.write_hits              88118                       # DTB write hits
system.switch_cpus6.dtb.write_misses              106                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus6.dtb.data_hits              171180                       # DTB hits
system.switch_cpus6.dtb.data_misses               478                       # DTB misses
system.switch_cpus6.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus6.dtb.data_accesses           49590                       # DTB accesses
system.switch_cpus6.itb.fetch_hits             161949                       # ITB hits
system.switch_cpus6.itb.fetch_misses              152                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses         162101                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              4527208544                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts             452774                       # Number of instructions committed
system.switch_cpus6.committedOps               452774                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses       435806                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus6.num_func_calls               8571                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts        47490                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts              435806                       # number of integer instructions
system.switch_cpus6.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus6.num_int_register_reads       626716                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes       295963                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs               172298                       # number of memory refs
system.switch_cpus6.num_load_insts              83902                       # Number of load instructions
system.switch_cpus6.num_store_insts             88396                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1643775721.556061                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2883432822.443939                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.636912                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.363088                       # Percentage of idle cycles
system.switch_cpus6.Branches                    58939                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass         9717      2.14%      2.14% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu           258002     56.92%     59.07% # Class of executed instruction
system.switch_cpus6.op_class::IntMult             513      0.11%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     59.18% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd           1172      0.26%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     59.44% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv            227      0.05%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     59.49% # Class of executed instruction
system.switch_cpus6.op_class::MemRead           86156     19.01%     78.50% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite          88467     19.52%     98.01% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess          9003      1.99%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total            453257                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                  82                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                 59                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 141                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                 79                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses             79                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              4526798939                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts                370                       # Number of instructions committed
system.switch_cpus7.committedOps                  370                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses          351                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 12                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts           31                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                 351                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads          469                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes          258                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  142                       # number of memory refs
system.switch_cpus7.num_load_insts                 82                       # Number of load instructions
system.switch_cpus7.num_store_insts                60                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      4524452508.321171                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2346430.678829                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.000518                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.999482                       # Percentage of idle cycles
system.switch_cpus7.Branches                       48                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            2      0.54%      0.54% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu              200     54.05%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     54.59% # Class of executed instruction
system.switch_cpus7.op_class::MemRead              91     24.59%     79.19% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite             60     16.22%     95.41% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            17      4.59%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total               370                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           4906                       # Transaction distribution
system.system_bus.trans_dist::WriteReq             14                       # Transaction distribution
system.system_bus.trans_dist::WriteResp            14                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         1620                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         3502                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq           23                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           45                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp           24                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq           199                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp          196                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         4906                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total            9                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side        15440                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total        15440                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              15449                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total          128                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side       430192                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total       430192                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total              430320                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        33307                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         42137                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.755346                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.429887                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               10309     24.47%     24.47% # Request fanout histogram
system.system_bus.snoop_fanout::2               31828     75.53%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           42137                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000746                       # Number of seconds simulated
sim_ticks                                   746106500                       # Number of ticks simulated
final_tick                               2264707905500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                               26004792                       # Simulator instruction rate (inst/s)
host_op_rate                                 26004398                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              137254239                       # Simulator tick rate (ticks/s)
host_mem_usage                                 788888                       # Number of bytes of host memory used
host_seconds                                     5.44                       # Real time elapsed on the host
sim_insts                                   141356571                       # Number of instructions simulated
sim_ops                                     141356571                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst        99456                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data        33216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst        49216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data        37568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       225216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data       176768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst        16768                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data         4352                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst           64                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst         2240                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data         1216                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data          640                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            648896                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst        99456                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst        49216                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       225216                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst        16768                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst           64                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst         2240                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst         1920                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       394880                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      1327552                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1327552                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst         1554                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data          519                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst          769                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data          587                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         3519                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data         2762                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst          262                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data           68                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst           35                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data           19                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data           10                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total              10139                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        20743                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             20743                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst    133300005                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data     44519114                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst     65963773                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data     50352061                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst    301855030                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data    236920600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst     22474003                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      5832947                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data        85779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst        85779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data       257336                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst      3002252                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data      1629794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst      2573359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data       857786                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            869709619                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst    133300005                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst     65963773                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst    301855030                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst     22474003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst        85779                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst      3002252                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst      2573359                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       529254202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks     1779306305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total          1779306305                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks     1779306305                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst    133300005                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data     44519114                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst     65963773                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data     50352061                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst    301855030                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data    236920600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst     22474003                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      5832947                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data        85779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst        85779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data       257336                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst      3002252                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data      1629794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst      2573359                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data       857786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2649015925                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        29696                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data       160256                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst         4032                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data        64192                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst         1216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       122880                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data        12800                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data          576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data          384                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide       131072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            527552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        29696                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst         4032                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst         1216                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        34944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       625856                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         625856                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst          464                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data         2504                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst           63                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         1003                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst           19                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data         1920                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data          200                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data            9                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data            6                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide         2048                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total               8243                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         9779                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              9779                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst     39801288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data    214789712                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst      5404054                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data     86035975                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      1629794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data    164694987                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data     17155728                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data        85779                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data       514672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data       772008                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data       514672                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide      175674652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            707073320                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst     39801288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst      5404054                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      1629794                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        46835137                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      838829309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           838829309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      838829309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst     39801288                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data    214789712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst      5404054                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data     86035975                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      1629794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data    164694987                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data     17155728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data        85779                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data       514672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data       772008                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data       514672                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide     175674652                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1545902629                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      1453                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                     537     43.73%     43.73% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                    126     10.26%     53.99% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.08%     54.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.08%     54.15% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                    563     45.85%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                1228                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                      537     44.71%     44.71% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                     126     10.49%     55.20% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.08%     55.29% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.08%     55.37% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                     536     44.63%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 1201                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               668840500     89.62%     89.62% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                9450000      1.27%     90.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.01%     90.89% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 164500      0.02%     90.92% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31               67787500      9.08%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total           746291500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.952043                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.978013                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::2                         1     33.33%     33.33% # number of syscalls executed
system.cpu0.kern.syscall::3                         1     33.33%     66.67% # number of syscalls executed
system.cpu0.kern.syscall::19                        1     33.33%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                     3                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                    1      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   12      1.07%      1.16% # number of callpals executed
system.cpu0.kern.callpal::tbi                       1      0.09%      1.24% # number of callpals executed
system.cpu0.kern.callpal::swpipl                  957     85.07%     86.31% # number of callpals executed
system.cpu0.kern.callpal::rdps                      1      0.09%     86.40% # number of callpals executed
system.cpu0.kern.callpal::rdusp                     1      0.09%     86.49% # number of callpals executed
system.cpu0.kern.callpal::rti                     143     12.71%     99.20% # number of callpals executed
system.cpu0.kern.callpal::callsys                   9      0.80%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  1125                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel              158                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                 17                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                 18                      
system.cpu0.kern.mode_good::user                   17                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.113924                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.200000                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel          61642500     61.56%     61.56% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user            38499500     38.44%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      12                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements             5101                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          500.048912                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs              79679                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs             5101                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            15.620271                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   500.048912                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.976658                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.976658                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          499                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0            3                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2          397                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.974609                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses           256617                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses          256617                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data        69646                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total          69646                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        48069                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         48069                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1382                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1382                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1321                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1321                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       117715                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          117715                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       117715                       # number of overall hits
system.cpu0.dcache.overall_hits::total         117715                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2921                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2921                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data         2241                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total         2241                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data          108                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total          108                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data           42                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total           42                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         5162                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          5162                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         5162                       # number of overall misses
system.cpu0.dcache.overall_misses::total         5162                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data        72567                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total        72567                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        50310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        50310                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1363                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1363                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       122877                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       122877                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       122877                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       122877                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.040252                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.040252                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.044544                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.044544                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.072483                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.072483                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.030814                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.030814                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.042009                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.042009                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.042009                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.042009                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         3162                       # number of writebacks
system.cpu0.dcache.writebacks::total             3162                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements             2626                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs             321022                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs             2626                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           122.247525                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::cpu0.inst     0.078338                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst   511.921662                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::cpu0.inst     0.000153                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst     0.999847                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::1          153                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2          359                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses           747090                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses          747090                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       369606                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         369606                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       369606                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          369606                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       369606                       # number of overall hits
system.cpu0.icache.overall_hits::total         369606                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst         2626                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total         2626                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst         2626                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total          2626                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst         2626                       # number of overall misses
system.cpu0.icache.overall_misses::total         2626                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       372232                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       372232                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       372232                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       372232                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       372232                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       372232                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.007055                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.007055                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.007055                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.007055                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.007055                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.007055                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks         2626                       # number of writebacks
system.cpu0.icache.writebacks::total             2626                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                       821                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                     111     46.06%     46.06% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.41%     46.47% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      2      0.83%     47.30% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                    127     52.70%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                 241                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                      111     49.78%     49.78% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.45%     50.22% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       2      0.90%     51.12% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                     109     48.88%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                  223                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               884007500     98.83%     98.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     98.83% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 321000      0.04%     98.87% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               10110500      1.13%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           894488000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.858268                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.925311                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu1.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                     3                       # number of syscalls executed
system.cpu1.kern.callpal::swpctx                   56     17.78%     17.78% # number of callpals executed
system.cpu1.kern.callpal::tbi                       5      1.59%     19.37% # number of callpals executed
system.cpu1.kern.callpal::swpipl                  169     53.65%     73.02% # number of callpals executed
system.cpu1.kern.callpal::rdps                      5      1.59%     74.60% # number of callpals executed
system.cpu1.kern.callpal::rti                      69     21.90%     96.51% # number of callpals executed
system.cpu1.kern.callpal::callsys                   9      2.86%     99.37% # number of callpals executed
system.cpu1.kern.callpal::imb                       2      0.63%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                   315                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              120                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                 66                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  5                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                 67                      
system.cpu1.kern.mode_good::user                   66                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.558333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.200000                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.701571                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel          68018000      5.46%      5.46% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user             8240500      0.66%      6.12% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle          1170395000     93.88%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      56                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements             2570                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          429.180964                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs              41882                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs             2570                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            16.296498                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data    54.112441                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   375.068523                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.105688                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.732556                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.838244                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          425                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           42                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          378                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.830078                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses            88845                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses           88845                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data        24576                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total          24576                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        14867                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         14867                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data          428                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          428                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data          453                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          453                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data        39443                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total           39443                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data        39443                       # number of overall hits
system.cpu1.dcache.overall_hits::total          39443                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         1867                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         1867                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          824                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          824                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data           43                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total           43                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data           17                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total           17                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2691                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2691                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2691                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2691                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data        26443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total        26443                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        15691                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        15691                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          471                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data          470                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          470                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data        42134                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total        42134                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data        42134                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total        42134                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.070605                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.070605                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.052514                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.052514                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.091295                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.091295                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.036170                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.036170                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.063868                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.063868                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.063868                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.063868                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1386                       # number of writebacks
system.cpu1.dcache.writebacks::total             1386                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements             1775                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs             147225                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs             1775                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            82.943662                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst    88.032190                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   423.967810                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.171938                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.828062                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          389                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           33                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses           302641                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses          302641                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       148658                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         148658                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       148658                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          148658                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       148658                       # number of overall hits
system.cpu1.icache.overall_hits::total         148658                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst         1775                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total         1775                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst         1775                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total          1775                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst         1775                       # number of overall misses
system.cpu1.icache.overall_misses::total         1775                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       150433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       150433                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       150433                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       150433                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       150433                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       150433                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.011799                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.011799                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.011799                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.011799                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.011799                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.011799                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks         1775                       # number of writebacks
system.cpu1.icache.writebacks::total             1775                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      62                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                      3863                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                     917     38.43%     38.43% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                     18      0.75%     39.19% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.04%     39.23% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                   1450     60.77%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                2386                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                      916     49.49%     49.49% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                      18      0.97%     50.46% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.05%     50.51% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                     916     49.49%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                 1851                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0               773079500     81.11%     81.11% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                1287000      0.14%     81.25% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.01%     81.25% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31              178688500     18.75%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total           953104000                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                 0.998909                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.631724                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.775775                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::4                         4     30.77%     30.77% # number of syscalls executed
system.cpu2.kern.syscall::17                        4     30.77%     61.54% # number of syscalls executed
system.cpu2.kern.syscall::54                        1      7.69%     69.23% # number of syscalls executed
system.cpu2.kern.syscall::71                        1      7.69%     76.92% # number of syscalls executed
system.cpu2.kern.syscall::144                       1      7.69%     84.62% # number of syscalls executed
system.cpu2.kern.syscall::256                       1      7.69%     92.31% # number of syscalls executed
system.cpu2.kern.syscall::257                       1      7.69%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    13                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    8      0.27%      0.27% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  108      3.62%      3.89% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.03%      3.92% # number of callpals executed
system.cpu2.kern.callpal::swpipl                 2237     75.04%     78.97% # number of callpals executed
system.cpu2.kern.callpal::rdps                     88      2.95%     81.92% # number of callpals executed
system.cpu2.kern.callpal::wrusp                     1      0.03%     81.95% # number of callpals executed
system.cpu2.kern.callpal::rti                     130      4.36%     86.31% # number of callpals executed
system.cpu2.kern.callpal::callsys                  22      0.74%     87.05% # number of callpals executed
system.cpu2.kern.callpal::rdunique                385     12.92%     99.97% # number of callpals executed
system.cpu2.kern.callpal::wrunique                  1      0.03%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                  2981                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              237                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                110                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                109                      
system.cpu2.kern.mode_good::user                  110                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.459916                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.631124                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        1657521500     95.51%     95.51% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user            77877500      4.49%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     108                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements            13293                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          437.395277                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             281809                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs            13293                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            21.199804                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::cpu2.data    30.714207                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   406.681070                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::cpu2.data     0.059989                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.794299                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.854288                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          137                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          364                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2           10                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses           651575                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses          651575                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       180337                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         180337                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       116399                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        116399                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         3963                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         3963                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         4301                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         4301                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       296736                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          296736                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       296736                       # number of overall hits
system.cpu2.dcache.overall_hits::total         296736                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         9101                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         9101                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         4326                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         4326                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data          434                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total          434                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           58                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           58                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        13427                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         13427                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        13427                       # number of overall misses
system.cpu2.dcache.overall_misses::total        13427                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       189438                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       189438                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       120725                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       120725                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         4397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         4397                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         4359                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         4359                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       310163                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       310163                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       310163                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       310163                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.048042                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.048042                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.035834                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.035834                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.098704                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.098704                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.013306                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.013306                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.043290                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.043290                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.043290                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.043290                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         7308                       # number of writebacks
system.cpu2.dcache.writebacks::total             7308                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements            22736                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs             955769                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs            22736                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs            42.037694                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::cpu2.inst    89.630174                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst   422.369826                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::cpu2.inst     0.175059                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst     0.824941                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::0          155                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::1          345                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses          2060018                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses         2060018                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       995905                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         995905                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       995905                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          995905                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       995905                       # number of overall hits
system.cpu2.icache.overall_hits::total         995905                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst        22736                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total        22736                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst        22736                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total         22736                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst        22736                       # number of overall misses
system.cpu2.icache.overall_misses::total        22736                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1018641                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1018641                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1018641                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1018641                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1018641                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1018641                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.022320                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.022320                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.022320                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.022320                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.022320                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.022320                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks        22736                       # number of writebacks
system.cpu2.icache.writebacks::total            22736                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       6                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                        86                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                      28     38.36%     38.36% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      1.37%     39.73% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      2      2.74%     42.47% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                     42     57.53%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                  73                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                       28     49.12%     49.12% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      1.75%     50.88% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       2      3.51%     54.39% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                      26     45.61%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                   57                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               889229500     99.42%     99.42% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     99.43% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 356000      0.04%     99.47% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31                4766000      0.53%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           894400500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.780822                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.callpal::swpctx                    3      3.75%      3.75% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      1.25%      5.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl                   67     83.75%     88.75% # number of callpals executed
system.cpu3.kern.callpal::rdps                      5      6.25%     95.00% # number of callpals executed
system.cpu3.kern.callpal::rti                       3      3.75%     98.75% # number of callpals executed
system.cpu3.kern.callpal::imb                       1      1.25%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                    80                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel                6                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                  0                      
system.cpu3.kern.mode_good::user                    0                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu3.kern.swap_context                       3                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements              515                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          418.821883                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs               6085                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs              515                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            11.815534                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data   184.592312                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   234.229571                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.360532                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.457480                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.818011                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          413                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2          241                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3          145                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.806641                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses            15837                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses           15837                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data         3608                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total           3608                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data         3270                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total          3270                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data           36                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total           36                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data           41                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total           41                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data         6878                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total            6878                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data         6878                       # number of overall hits
system.cpu3.dcache.overall_hits::total           6878                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data          382                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total          382                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          244                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          244                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data           20                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total           20                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           13                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           13                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data          626                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total           626                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data          626                       # number of overall misses
system.cpu3.dcache.overall_misses::total          626                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data         3990                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total         3990                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data         3514                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total         3514                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total           56                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total           54                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data         7504                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total         7504                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data         7504                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total         7504                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.095739                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.095739                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.069437                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.069437                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.357143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.357143                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.240741                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.240741                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.083422                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.083422                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.083422                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.083422                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          285                       # number of writebacks
system.cpu3.dcache.writebacks::total              285                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             1027                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs              54694                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             1027                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs            53.256086                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst   116.296826                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   395.703174                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.227142                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.772858                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1           82                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          382                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4            5                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses            44455                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses           44455                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst        20687                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total          20687                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst        20687                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total           20687                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst        20687                       # number of overall hits
system.cpu3.icache.overall_hits::total          20687                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         1027                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         1027                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         1027                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          1027                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         1027                       # number of overall misses
system.cpu3.icache.overall_misses::total         1027                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst        21714                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total        21714                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst        21714                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total        21714                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst        21714                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total        21714                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.047297                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.047297                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.047297                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.047297                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.047297                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.047297                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         1027                       # number of writebacks
system.cpu3.icache.writebacks::total             1027                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      5.26%     36.84% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                     12     63.16%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0               893573500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31                 574500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total           894361500                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.333333                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.578947                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu4.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu4.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                    19                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements                4                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          300.549212                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs                  9                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs                4                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs             2.250000                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   300.549212                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.587010                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.587010                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          301                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3          296                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.587891                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             1360                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            1360                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data          410                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            410                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data          240                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           240                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data            6                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data            4                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            4                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data          650                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             650                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data          650                       # number of overall hits
system.cpu4.dcache.overall_hits::total            650                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data            8                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total            8                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            3                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data            1                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data            3                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            3                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data           11                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data           11                       # number of overall misses
system.cpu4.dcache.overall_misses::total           11                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data          418                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          418                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data          243                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          243                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data          661                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          661                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data          661                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          661                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.019139                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.019139                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.012346                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.012346                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.428571                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.428571                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.016641                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.016641                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.016641                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.016641                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu4.dcache.writebacks::total                1                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements                0                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst            2                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          510                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.003906                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.996094                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3          512                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             3836                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            3836                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst         1918                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           1918                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst         1918                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            1918                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst         1918                       # number of overall hits
system.cpu4.icache.overall_hits::total           1918                       # number of overall hits
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst         1918                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         1918                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst         1918                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         1918                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst         1918                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         1918                       # number of overall (read+write) accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        27                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                       8     32.00%     32.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      1      4.00%     36.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      4.00%     40.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     15     60.00%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  25                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                        8     47.06%     47.06% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       1      5.88%     52.94% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      5.88%     58.82% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                       7     41.18%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   17                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               893589000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 171000      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                 609000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           894418000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.466667                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.680000                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   21     84.00%     84.00% # number of callpals executed
system.cpu5.kern.callpal::rdps                      2      8.00%     92.00% # number of callpals executed
system.cpu5.kern.callpal::rti                       2      8.00%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    25                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements                9                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          441.821625                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs                 48                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs                9                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs             5.333333                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   441.821625                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.862933                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.862933                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          446                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::1           11                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          432                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.871094                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             1512                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            1512                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          439                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            439                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          262                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           262                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data            5                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            5                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            3                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data          701                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             701                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data          701                       # number of overall hits
system.cpu5.dcache.overall_hits::total            701                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           19                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data            7                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total            7                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            4                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            5                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           26                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            26                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           26                       # number of overall misses
system.cpu5.dcache.overall_misses::total           26                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          458                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          458                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          269                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          269                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data          727                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          727                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data          727                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          727                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.041485                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.041485                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.026022                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.026022                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.444444                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.444444                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.035763                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.035763                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.035763                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.035763                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks            5                       # number of writebacks
system.cpu5.dcache.writebacks::total                5                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements                9                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs                169                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs                9                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs            18.777778                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst    79.842508                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   432.157492                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.155942                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.844058                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::1            9                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          503                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4267                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4267                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         2120                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           2120                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         2120                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            2120                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         2120                       # number of overall hits
system.cpu5.icache.overall_hits::total           2120                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst            9                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total            9                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst            9                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total             9                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst            9                       # number of overall misses
system.cpu5.icache.overall_misses::total            9                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         2129                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2129                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         2129                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2129                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         2129                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2129                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.004227                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.004227                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.004227                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.004227                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.004227                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.004227                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks            9                       # number of writebacks
system.cpu5.icache.writebacks::total                9                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        29                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                       9     33.33%     33.33% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      1      3.70%     37.04% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      3.70%     40.74% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     16     59.26%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  27                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                        9     47.37%     47.37% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       1      5.26%     52.63% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      5.26%     57.89% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                       8     42.11%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   19                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               893594500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                 614000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           894422000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.500000                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.703704                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   23     85.19%     85.19% # number of callpals executed
system.cpu6.kern.callpal::rdps                      2      7.41%     92.59% # number of callpals executed
system.cpu6.kern.callpal::rti                       2      7.41%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    27                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               37                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          427.180756                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs                213                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs               37                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs             5.756757                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   427.180756                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.834337                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.834337                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          437                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1           56                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2            9                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3          372                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.853516                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             1608                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            1608                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          419                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            419                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          271                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           271                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data            6                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            3                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data          690                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             690                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data          690                       # number of overall hits
system.cpu6.dcache.overall_hits::total            690                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           57                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            8                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            8                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            3                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            3                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            5                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           65                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            65                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           65                       # number of overall misses
system.cpu6.dcache.overall_misses::total           65                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          476                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          476                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          279                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          279                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total            9                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data          755                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          755                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data          755                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          755                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.119748                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.119748                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.028674                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.028674                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.086093                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.086093                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.086093                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.086093                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           19                       # number of writebacks
system.cpu6.dcache.writebacks::total               19                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements               78                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs               6327                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs               78                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs            81.115385                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           25                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3          409                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             4496                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            4496                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         2131                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           2131                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         2131                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            2131                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         2131                       # number of overall hits
system.cpu6.icache.overall_hits::total           2131                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           78                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           78                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           78                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            78                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           78                       # number of overall misses
system.cpu6.icache.overall_misses::total           78                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         2209                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         2209                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         2209                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         2209                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         2209                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         2209                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.035310                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.035310                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.035310                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.035310                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.035310                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.035310                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks           78                       # number of writebacks
system.cpu6.icache.writebacks::total               78                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       5     23.81%     23.81% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      1      4.76%     28.57% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2      9.52%     38.10% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0               893311500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  49000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.02%     99.93% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                 589000      0.07%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total           894144500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu7.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu7.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    21                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               38                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          451.762811                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs                209                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs               38                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs             5.500000                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   451.762811                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.882349                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.882349                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          456                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::1           46                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2          386                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.890625                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             1460                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            1460                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          384                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            384                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          243                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           243                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            6                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            3                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          627                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             627                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          627                       # number of overall hits
system.cpu7.dcache.overall_hits::total            627                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           48                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           48                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           12                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           12                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            5                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           60                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            60                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           60                       # number of overall misses
system.cpu7.dcache.overall_misses::total           60                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          432                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          432                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          255                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          255                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          687                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          687                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          687                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          687                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.111111                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.111111                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.047059                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.047059                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.087336                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.087336                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.087336                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.087336                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks           23                       # number of writebacks
system.cpu7.dcache.writebacks::total               23                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               89                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 509                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs              16034                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs               89                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs           180.157303                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst           91                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          418                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.177734                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.816406                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.994141                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          509                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::1           89                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2          287                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3          108                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4           25                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024     0.994141                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             4105                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            4105                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         1919                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           1919                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         1919                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            1919                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         1919                       # number of overall hits
system.cpu7.icache.overall_hits::total           1919                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           89                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           89                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           89                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            89                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           89                       # number of overall misses
system.cpu7.icache.overall_misses::total           89                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         2008                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         2008                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         2008                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         2008                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         2008                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         2008                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.044323                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.044323                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.044323                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.044323                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.044323                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.044323                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           89                       # number of writebacks
system.cpu7.icache.writebacks::total               89                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                 166                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                  1368064                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                        168                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  982                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 982                       # Transaction distribution
system.iobus.trans_dist::WriteReq               22214                       # Transaction distribution
system.iobus.trans_dist::WriteResp              22214                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio          412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.pchip.pio           12                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio         1006                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio         1252                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio          864                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total         3546                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side        42846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total        42846                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   46392                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio         1648                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.pchip.pio           48                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio         1385                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          626                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio          486                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total         4193                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side      1368440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total      1368440                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                  1372633                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                21423                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                21423                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::1           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses               192807                       # Number of tag accesses
system.iocache.tags.data_accesses              192807                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide           47                       # number of ReadReq misses
system.iocache.ReadReq_misses::total               47                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide        21376                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total        21376                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide           47                       # number of demand (read+write) misses
system.iocache.demand_misses::total                47                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide           47                       # number of overall misses
system.iocache.overall_misses::total               47                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide           47                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total             47                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide        21376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total        21376                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide           47                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total              47                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide           47                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total             47                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks           21376                       # number of writebacks
system.iocache.writebacks::total                21376                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests        100448                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        40431                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests        25952                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops            9305                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops         7854                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1451                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 935                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              43975                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq                830                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp               830                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        12141                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        16415                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             5467                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              313                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            130                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp             443                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq              7322                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp             7322                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          28164                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         14876                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         7246                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        17748                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side         4631                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side         7827                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side        58270                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side        39076                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side         2596                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side         1769                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 139163                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side       295680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side       535458                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side       182784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side       261228                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      2274176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side      1347879                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       100416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side        57260                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 5054881                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            87775                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            189916                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.374671                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.795883                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  148371     78.12%     78.12% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   20118     10.59%     88.72% # Request fanout histogram
system.l2bus0.snoop_fanout::2                   13349      7.03%     95.75% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    7972      4.20%     99.94% # Request fanout histogram
system.l2bus0.snoop_fanout::4                     106      0.06%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              189916                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests           630                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests          231                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests          314                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            3156                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          893                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         2263                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                318                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 8                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty           48                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean          121                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict               21                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq               20                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             18                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              38                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                10                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp               10                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq            176                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq           142                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side           37                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side           18                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side           81                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side          207                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side          174                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side          248                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side          173                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                    938                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side          720                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side          576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         1872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side         8256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side         5328                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side        10176                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side         4944                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                   31872                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            78822                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             79107                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.098537                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.511898                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   75618     95.59%     95.59% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     969      1.22%     96.81% # Request fanout histogram
system.l2bus1.snoop_fanout::2                    1493      1.89%     98.70% # Request fanout histogram
system.l2bus1.snoop_fanout::3                     268      0.34%     99.04% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     759      0.96%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               79107                       # Request fanout histogram
system.l2cache0.tags.replacements               18537                       # number of replacements
system.l2cache0.tags.tagsinuse            3990.733747                       # Cycle average of tags in use
system.l2cache0.tags.total_refs                 24701                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               18537                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs                1.332524                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1503.752088                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data            1                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst     1.791873                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data     2.655607                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst     1.391920                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst   245.255042                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   214.620705                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   299.970574                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   162.931842                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst   925.077665                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data   537.023018                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst    72.123741                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data    22.139672                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.367127                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000244                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.000437                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.000648                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.000340                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.059877                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.052398                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.073235                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.039778                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.225849                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.131109                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.017608                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.005405                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.974300                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3858                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          152                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         1778                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2         1923                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.941895                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              696720                       # Number of tag accesses
system.l2cache0.tags.data_accesses             696720                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        12141                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        12141                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        16415                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        16415                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            2                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            3                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total              9                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            5                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data          204                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          100                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data         1234                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data           15                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            1553                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst          608                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst          943                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst        19198                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst          765                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        21514                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data         1121                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data          880                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data         7283                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data          228                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         9512                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst          608                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data         1325                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst          943                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data          980                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst        19198                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data         8517                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst          765                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data          243                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              32579                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst          608                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data         1325                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst          943                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data          980                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst        19198                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data         8517                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst          765                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data          243                       # number of overall hits
system.l2cache0.overall_hits::total             32579                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          100                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data           22                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data           22                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data            6                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          150                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data           24                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data            2                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data           24                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           54                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data         1924                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data          683                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data         2913                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data          167                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          5687                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst         2018                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst          832                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst         3538                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst          262                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         6650                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data         1782                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data          959                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data         1854                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data          104                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         4699                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst         2018                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data         3706                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst          832                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         1642                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst         3538                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data         4767                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst          262                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data          271                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            17036                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst         2018                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data         3706                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst          832                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         1642                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst         3538                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data         4767                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst          262                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data          271                       # number of overall misses
system.l2cache0.overall_misses::total           17036                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        12141                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        12141                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        16415                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        16415                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          102                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data           25                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data           26                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          159                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data           27                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           59                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data         2128                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data          783                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data         4147                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data          182                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total         7240                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst         2626                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst         1775                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst        22736                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst         1027                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        28164                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data         2903                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         1839                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data         9137                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data          332                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        14211                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst         2626                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data         5031                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst         1775                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         2622                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst        22736                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data        13284                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst         1027                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data          514                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          49615                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst         2626                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data         5031                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst         1775                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         2622                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst        22736                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data        13284                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst         1027                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data          514                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         49615                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.980392                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.880000                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.846154                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.943396                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.960000                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.888889                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.915254                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.904135                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.872286                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.702435                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.917582                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.785497                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.768469                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.468732                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.155612                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.255112                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.236117                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.613848                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.521479                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.202911                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.313253                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.330659                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.768469                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.736633                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.468732                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.626240                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.155612                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.358853                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.255112                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.527237                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.343364                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.768469                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.736633                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.468732                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.626240                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.155612                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.358853                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.255112                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.527237                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.343364                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           9149                       # number of writebacks
system.l2cache0.writebacks::total                9149                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                  84                       # number of replacements
system.l2cache1.tags.tagsinuse            3492.668635                       # Cycle average of tags in use
system.l2cache1.tags.total_refs                   124                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                  84                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs                1.476190                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1196.588327                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst            2                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data            1                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst            5                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data     6.340616                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst     9.078774                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data    14.291921                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst   489.981071                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   618.694721                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst   476.298551                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   670.394654                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.292136                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.000488                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.000244                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.001221                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.001548                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.002216                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.003489                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.119624                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.151049                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.116284                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.163671                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.852702                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3547                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1          166                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2         1264                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3         2117                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.865967                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                4548                       # Number of tag accesses
system.l2cache1.tags.data_accesses               4548                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks           48                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total           48                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks          121                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total          121                       # number of WritebackClean hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data            1                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total            1                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data            2                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total               2                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst            8                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst           43                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst           59                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total          110                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data            3                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data            8                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data           29                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data           32                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total           72                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.data            3                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst            8                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data            8                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst           43                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data           29                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst           59                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data           34                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                184                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.data            3                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst            8                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data            8                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst           43                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data           29                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst           59                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data           34                       # number of overall hits
system.l2cache1.overall_hits::total               184                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data            2                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data            8                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total           18                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            3                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           14                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total             8                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst            1                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst           35                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst           30                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total           66                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data            6                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data           14                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data           26                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data           17                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           63                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.data            7                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data           15                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data           30                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst           30                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data           19                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total              137                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.data            7                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data           15                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data           30                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst           30                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data           19                       # number of overall misses
system.l2cache1.overall_misses::total             137                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks           48                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total           48                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks          121                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total          121                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total           18                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           15                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data            4                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total           10                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst            9                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst           78                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst           89                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total          176                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data            9                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data           22                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data           55                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data           49                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total          135                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.data           10                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst            9                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data           23                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst           78                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data           59                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst           89                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data           53                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total            321                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data           10                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst            9                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data           23                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst           78                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data           59                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst           89                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data           53                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total           321                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.800000                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.933333                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.500000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.800000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.111111                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.448718                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.337079                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.375000                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.666667                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.636364                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.472727                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.346939                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.466667                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.700000                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.111111                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.652174                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.448718                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.508475                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.337079                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.358491                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.426791                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.700000                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.111111                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.652174                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.448718                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.508475                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.337079                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.358491                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.426791                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks             35                       # number of writebacks
system.l2cache1.writebacks::total                  35                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                935                       # Transaction distribution
system.membus0.trans_dist::ReadResp             12437                       # Transaction distribution
system.membus0.trans_dist::WriteReq               838                       # Transaction distribution
system.membus0.trans_dist::WriteResp              838                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty        30529                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            5776                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             341                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           135                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            248                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             5744                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            5662                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        11502                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq        21376                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp        21376                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        25151                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        24553                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave         3530                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        53234                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          265                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          281                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port        57968                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         6254                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total        64222                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                117737                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       738048                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side       936128                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave         4129                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1678305                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         7104                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total         7168                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port      1235968                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side       135104                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total      1371072                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                3056545                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           26177                       # Total snoops (count)
system.membus0.snoop_fanout::samples           104671                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.249993                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.433011                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  78504     75.00%     75.00% # Request fanout histogram
system.membus0.snoop_fanout::3                  26167     25.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total             104671                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              3447                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 8                       # Transaction distribution
system.membus1.trans_dist::WriteResp                8                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         9782                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            1619                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             299                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            59                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            190                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             5690                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            5610                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         3447                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port          146                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          287                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          433                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        29726                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        29726                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 30159                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port         3968                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         7104                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total        11072                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1194688                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      1194688                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1205760                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           56947                       # Total snoops (count)
system.membus1.snoop_fanout::samples            78641                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.722994                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.447522                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  21784     27.70%     27.70% # Request fanout histogram
system.membus1.snoop_fanout::2                  56857     72.30%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              78641                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        13044                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.884444                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           74                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        13044                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.005673                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    11.759611                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.199782                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.350435                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.091659                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.292447                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.137387                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     3.019191                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     0.033932                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.734976                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.012486                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.021902                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.005729                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.018278                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.008587                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.188699                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.002121                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.992778                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       187538                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       187538                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         9786                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         9786                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data            9                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            9                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data           15                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total           16                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data           24                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           25                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data           24                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           25                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data           92                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           19                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data           25                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          140                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            7                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data         1880                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data          473                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data         1037                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data          164                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         3554                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst          464                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data         1258                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst           63                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data          575                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst           19                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data          910                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data           37                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         3326                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide         2048                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total         2048                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst          464                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data         3138                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst           63                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         1048                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data         1947                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data          201                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total         6880                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst          464                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data         3138                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst           63                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         1048                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data         1947                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data          201                       # number of overall misses
system.numa_caches_downward0.overall_misses::total         6880                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         9786                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         9786                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data           92                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data           25                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          140                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data         1880                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data          473                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data         1046                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data          164                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         3563                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst          464                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data         1258                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst           63                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data          575                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst           19                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data          925                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data           38                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         3342                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide         2048                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total         2048                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst          464                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data         3138                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst           63                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         1048                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst           19                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data         1971                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data          202                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total         6905                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst          464                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data         3138                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst           63                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         1048                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst           19                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data         1971                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data          202                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total         6905                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.991396                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.997474                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.983784                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.973684                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.995212                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.987823                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.995050                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.996379                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.987823                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.995050                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.996379                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         9759                       # number of writebacks
system.numa_caches_downward0.writebacks::total         9759                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements          101                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    14.019635                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            8                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs          101                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.079208                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     0.000235                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.000512                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.078774                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     0.157851                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     2.021233                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     1.080006                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     9.602187                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     1.078837                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.000015                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.000032                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.004923                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.009866                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.126327                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.067500                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.600137                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.067427                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.876227                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses         1246                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses         1246                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks            3                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total            3                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_hits::switch_cpus5.data            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data            1                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total            1                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data            4                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst            1                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data            4                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst           35                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data           20                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst           30                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data           12                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total          106                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data            4                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data            4                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data           21                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst           30                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data           12                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total          107                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data            4                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data            4                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data           21                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst           30                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data           12                       # number of overall misses
system.numa_caches_downward1.overall_misses::total          107                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           10                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst           35                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data           20                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total          106                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.data            4                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst            1                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data            4                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data           21                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst           30                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data           12                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total          107                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data            4                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst            1                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data            4                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data           21                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst           30                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data           12                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total          107                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data     0.750000                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total     0.900000                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks            3                       # number of writebacks
system.numa_caches_downward1.writebacks::total            3                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements          101                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    14.019640                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            8                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs          101                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.079208                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     0.920785                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.000509                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.078774                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.157851                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     1.761066                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.419714                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     9.602104                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     1.078836                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.057549                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.000032                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.004923                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.009866                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.110067                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.026232                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.600132                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.067427                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.876227                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses         1238                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses         1238                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks            3                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total            3                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data            1                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total            9                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total            9                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total            1                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data            4                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst            1                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data            4                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst           35                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data           20                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst           30                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data           12                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total          106                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data            4                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst            1                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data            4                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst           35                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data           21                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst           30                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data           12                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total          107                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data            4                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst            1                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data            4                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst           35                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data           21                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst           30                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data           12                       # number of overall misses
system.numa_caches_upward0.overall_misses::total          107                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks            3                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total            3                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data            1                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total            9                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total            1                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst            1                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst           35                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data           20                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst           30                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total          106                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.data            4                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst            1                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data            4                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst           35                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data           21                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst           30                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data           12                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total          107                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data            4                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst            1                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data            4                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst           35                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data           21                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst           30                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data           12                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total          107                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks            4                       # number of writebacks
system.numa_caches_upward0.writebacks::total            4                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        13020                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.819190                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           52                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        13020                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.003994                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    11.724123                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.217111                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.352772                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.084949                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.302795                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.125745                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     2.975871                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     0.035825                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.732758                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.013569                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.022048                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.005309                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.018925                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.007859                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.185992                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.002239                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.988699                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           13                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       189119                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       189119                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         9759                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         9759                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data            8                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            8                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data            8                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            8                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data            8                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            8                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data           92                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           19                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data           25                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data            4                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          140                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            7                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data            9                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           18                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data         1880                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data          473                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data         1037                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data          164                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide         2048                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         5602                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst          464                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data         1258                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst           63                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data          575                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst           19                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data          902                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data           37                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         3318                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst          464                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data         3138                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst           63                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         1048                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data         1939                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data          201                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide         2048                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total         8920                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst          464                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data         3138                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst           63                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         1048                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data         1939                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data          201                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide         2048                       # number of overall misses
system.numa_caches_upward1.overall_misses::total         8920                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         9759                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         9759                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data           92                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           19                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data           25                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          140                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data            9                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           18                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data         1880                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data          473                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data         1037                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data          164                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide         2048                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         5602                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst          464                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data         1258                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst           63                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data          575                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst           19                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data          910                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data           37                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         3326                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst          464                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data         3138                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst           63                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         1048                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst           19                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data         1947                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data          201                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide         2048                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total         8928                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst          464                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data         3138                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst           63                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         1048                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst           19                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data         1947                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data          201                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide         2048                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total         8928                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.991209                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.997595                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.995891                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999104                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.995891                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999104                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         9747                       # number of writebacks
system.numa_caches_upward1.writebacks::total         9747                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits               74449                       # DTB read hits
system.switch_cpus0.dtb.read_misses                86                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses           15608                       # DTB read accesses
system.switch_cpus0.dtb.write_hits              52283                       # DTB write hits
system.switch_cpus0.dtb.write_misses               14                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   7                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses           9213                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              126732                       # DTB hits
system.switch_cpus0.dtb.data_misses               100                       # DTB misses
system.switch_cpus0.dtb.data_acv                    7                       # DTB access violations
system.switch_cpus0.dtb.data_accesses           24821                       # DTB accesses
system.switch_cpus0.itb.fetch_hits              98830                       # ITB hits
system.switch_cpus0.itb.fetch_misses               93                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses          98923                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 1492215                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts             372125                       # Number of instructions committed
system.switch_cpus0.committedOps               372125                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses       358701                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses           275                       # Number of float alu accesses
system.switch_cpus0.num_func_calls              20896                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts        32264                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts              358701                       # number of integer instructions
system.switch_cpus0.num_fp_insts                  275                       # number of float instructions
system.switch_cpus0.num_int_register_reads       476670                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes       265762                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads          149                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes          102                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               127238                       # number of memory refs
system.switch_cpus0.num_load_insts              74895                       # Number of load instructions
system.switch_cpus0.num_store_insts             52343                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      1119891.499478                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      372323.500522                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.249511                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.750489                       # Percentage of idle cycles
system.switch_cpus0.Branches                    56929                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         4399      1.18%      1.18% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu           228427     61.37%     62.55% # Class of executed instruction
system.switch_cpus0.op_class::IntMult             284      0.08%     62.62% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     62.62% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd             30      0.01%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     62.63% # Class of executed instruction
system.switch_cpus0.op_class::MemRead           78613     21.12%     83.75% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite          52625     14.14%     97.89% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess          7854      2.11%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total            372232                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits               26386                       # DTB read hits
system.switch_cpus1.dtb.read_misses               325                       # DTB read misses
system.switch_cpus1.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses            1856                       # DTB read accesses
system.switch_cpus1.dtb.write_hits              16075                       # DTB write hits
system.switch_cpus1.dtb.write_misses               34                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   8                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses            898                       # DTB write accesses
system.switch_cpus1.dtb.data_hits               42461                       # DTB hits
system.switch_cpus1.dtb.data_misses               359                       # DTB misses
system.switch_cpus1.dtb.data_acv                   20                       # DTB access violations
system.switch_cpus1.dtb.data_accesses            2754                       # DTB accesses
system.switch_cpus1.itb.fetch_hits              23604                       # ITB hits
system.switch_cpus1.itb.fetch_misses              124                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses          23728                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1788982                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts             150054                       # Number of instructions committed
system.switch_cpus1.committedOps               150054                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses       144496                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses           238                       # Number of float alu accesses
system.switch_cpus1.num_func_calls               3148                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts        18067                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts              144496                       # number of integer instructions
system.switch_cpus1.num_fp_insts                  238                       # number of float instructions
system.switch_cpus1.num_int_register_reads       191796                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       108916                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads          120                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes          121                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs                43543                       # number of memory refs
system.switch_cpus1.num_load_insts              27255                       # Number of load instructions
system.switch_cpus1.num_store_insts             16288                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      1608489.651575                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      180492.348425                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.100891                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.899109                       # Percentage of idle cycles
system.switch_cpus1.Branches                    22401                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass         2832      1.88%      1.88% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu            96263     63.99%     65.87% # Class of executed instruction
system.switch_cpus1.op_class::IntMult             201      0.13%     66.01% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.01% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd             31      0.02%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              3      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.03% # Class of executed instruction
system.switch_cpus1.op_class::MemRead           28330     18.83%     84.86% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite          16310     10.84%     95.70% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess          6463      4.30%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total            150433                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits              192776                       # DTB read hits
system.switch_cpus2.dtb.read_misses               401                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses           26058                       # DTB read accesses
system.switch_cpus2.dtb.write_hits             125173                       # DTB write hits
system.switch_cpus2.dtb.write_misses              124                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   1                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses          18699                       # DTB write accesses
system.switch_cpus2.dtb.data_hits              317949                       # DTB hits
system.switch_cpus2.dtb.data_misses               525                       # DTB misses
system.switch_cpus2.dtb.data_acv                    1                       # DTB access violations
system.switch_cpus2.dtb.data_accesses           44757                       # DTB accesses
system.switch_cpus2.itb.fetch_hits             186835                       # ITB hits
system.switch_cpus2.itb.fetch_misses              337                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses         187172                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 1906345                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts            1018115                       # Number of instructions committed
system.switch_cpus2.committedOps              1018115                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       976810                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses          8637                       # Number of float alu accesses
system.switch_cpus2.num_func_calls              34535                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts       101101                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              976810                       # number of integer instructions
system.switch_cpus2.num_fp_insts                 8637                       # number of float instructions
system.switch_cpus2.num_int_register_reads      1340757                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       734372                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads         5512                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes         4043                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs               320043                       # number of memory refs
system.switch_cpus2.num_load_insts             194411                       # Number of load instructions
system.switch_cpus2.num_store_insts            125632                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      604640.224361                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      1301704.775639                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.682827                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.317173                       # Percentage of idle cycles
system.switch_cpus2.Branches                   146356                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass        18529      1.82%      1.82% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu           649379     63.75%     65.57% # Class of executed instruction
system.switch_cpus2.op_class::IntMult            2460      0.24%     65.81% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     65.81% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd           1113      0.11%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt             11      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             1      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     65.92% # Class of executed instruction
system.switch_cpus2.op_class::MemRead          201931     19.82%     85.74% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite         126059     12.38%     98.12% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess         19155      1.88%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total           1018641                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits                4033                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 3                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses              23                       # DTB read accesses
system.switch_cpus3.dtb.write_hits               3575                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.data_hits                7608                       # DTB hits
system.switch_cpus3.dtb.data_misses                 3                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses              23                       # DTB accesses
system.switch_cpus3.itb.fetch_hits               1104                       # ITB hits
system.switch_cpus3.itb.fetch_misses                0                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses           1104                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1788807                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts              21711                       # Number of instructions committed
system.switch_cpus3.committedOps                21711                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses        20972                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses           141                       # Number of float alu accesses
system.switch_cpus3.num_func_calls                926                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts         2036                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts               20972                       # number of integer instructions
system.switch_cpus3.num_fp_insts                  141                       # number of float instructions
system.switch_cpus3.num_int_register_reads        29045                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes        14936                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads           66                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes           68                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs                 7640                       # number of memory refs
system.switch_cpus3.num_load_insts               4053                       # Number of load instructions
system.switch_cpus3.num_store_insts              3587                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1762784.292582                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      26022.707418                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.014548                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.985452                       # Percentage of idle cycles
system.switch_cpus3.Branches                     3224                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass          273      1.26%      1.26% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu            13236     60.96%     62.21% # Class of executed instruction
system.switch_cpus3.op_class::IntMult              61      0.28%     62.49% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     62.49% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd             11      0.05%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     62.54% # Class of executed instruction
system.switch_cpus3.op_class::MemRead            4159     19.15%     81.70% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite           3591     16.54%     98.24% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess           383      1.76%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total             21714                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits                 425                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits                252                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits                 677                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits                301                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 1788725                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts               1918                       # Number of instructions committed
system.switch_cpus4.committedOps                 1918                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses         1831                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls                 78                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts          139                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                1831                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads         2461                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes         1425                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                  679                       # number of memory refs
system.switch_cpus4.num_load_insts                425                       # Number of load instructions
system.switch_cpus4.num_store_insts               254                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      1786428.278892                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles       2296.721108                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.001284                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.998716                       # Percentage of idle cycles
system.switch_cpus4.Branches                      255                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass            9      0.47%      0.47% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu             1114     58.08%     58.55% # Class of executed instruction
system.switch_cpus4.op_class::IntMult               5      0.26%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     58.81% # Class of executed instruction
system.switch_cpus4.op_class::MemRead             442     23.04%     81.86% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite            254     13.24%     95.10% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess            94      4.90%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total              1918                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 467                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                279                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                 746                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                355                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            355                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 1788838                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               2129                       # Number of instructions committed
system.switch_cpus5.committedOps                 2129                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         2024                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                 84                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          155                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                2024                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         2727                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         1578                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                  748                       # number of memory refs
system.switch_cpus5.num_load_insts                467                       # Number of load instructions
system.switch_cpus5.num_store_insts               281                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1786288.190810                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       2549.809190                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.001425                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.998575                       # Percentage of idle cycles
system.switch_cpus5.Branches                      286                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass            9      0.42%      0.42% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             1229     57.73%     58.15% # Class of executed instruction
system.switch_cpus5.op_class::IntMult               5      0.23%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             487     22.87%     81.26% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            281     13.20%     94.46% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           118      5.54%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              2129                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 485                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                290                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                 775                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                373                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            373                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 1788846                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               2209                       # Number of instructions committed
system.switch_cpus6.committedOps                 2209                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         2100                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                 88                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          158                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                2100                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         2835                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         1640                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                  777                       # number of memory refs
system.switch_cpus6.num_load_insts                485                       # Number of load instructions
system.switch_cpus6.num_store_insts               292                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1786200.276423                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       2645.723577                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.001479                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.998521                       # Percentage of idle cycles
system.switch_cpus6.Branches                      295                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass            9      0.41%      0.41% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             1272     57.58%     57.99% # Class of executed instruction
system.switch_cpus6.op_class::IntMult               5      0.23%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.22% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             505     22.86%     81.08% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            292     13.22%     94.30% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           126      5.70%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              2209                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 440                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                265                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 705                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                319                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 1788291                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               2008                       # Number of instructions committed
system.switch_cpus7.committedOps                 2008                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         1913                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 82                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          144                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                1913                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         2572                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         1490                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  707                       # number of memory refs
system.switch_cpus7.num_load_insts                440                       # Number of load instructions
system.switch_cpus7.num_store_insts               267                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      1785886.978764                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       2404.021236                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.001344                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.998656                       # Percentage of idle cycles
system.switch_cpus7.Branches                      267                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             1165     58.02%     58.47% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               5      0.25%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     58.72% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             459     22.86%     81.57% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            268     13.35%     94.92% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess           102      5.08%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              2008                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           3432                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              8                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             8                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         9762                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         2473                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          290                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           52                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          176                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          5683                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         5603                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         3432                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        30634                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        30634                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          285                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total          285                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              30919                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1195968                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      1195968                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         7104                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total         7104                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1203072                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        69979                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         91579                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.763046                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.425216                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               21700     23.70%     23.70% # Request fanout histogram
system.system_bus.snoop_fanout::2               69879     76.30%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           91579                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  1.322564                       # Number of seconds simulated
sim_ticks                                1322564352500                       # Number of ticks simulated
final_tick                               3587272258000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 648105                       # Simulator instruction rate (inst/s)
host_op_rate                                   648105                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               40767153                       # Simulator tick rate (ticks/s)
host_mem_usage                                 789912                       # Number of bytes of host memory used
host_seconds                                 32441.91                       # Real time elapsed on the host
sim_insts                                 21025771227                       # Number of instructions simulated
sim_ops                                   21025771227                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst       994560                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data      1339968                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       518528                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data      1955520                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst       614464                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data      1903296                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       380096                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data      2022848                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst       429056                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data       550400                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst       255936                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data       311104                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst       180992                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data       302656                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst       272704                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.data       506496                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          12538624                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst       994560                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       518528                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst       614464                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       380096                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst       429056                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst       255936                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst       180992                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst       272704                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total      3646336                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks      6386368                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        6386368                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst        15540                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data        20937                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         8102                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data        30555                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst         9601                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data        29739                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         5939                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data        31607                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst         6704                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data         8600                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst         3999                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data         4861                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst         2828                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data         4729                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst         4261                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.data         7914                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             195916                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks        99787                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             99787                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst       751994                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      1013159                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst       392063                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data      1478582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst       464600                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data      1439095                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst       287393                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data      1529489                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst       324412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data       416161                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst       193515                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data       235228                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst       136849                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data       228840                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst       206193                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.data       382965                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total              9480540                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst       751994                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst       392063                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst       464600                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst       287393                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst       324412                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst       193515                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst       136849                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst       206193                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total         2757020                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks        4828777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total             4828777                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks        4828777                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst       751994                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      1013159                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst       392063                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data      1478582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst       464600                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data      1439095                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst       287393                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data      1529489                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst       324412                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data       416161                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst       193515                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data       235228                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst       136849                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data       228840                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst       206193                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.data       382965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total            14309317                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.inst        76352                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus0.data      1101760                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst        95104                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data      1031744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst        57088                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data       879744                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst        76544                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data       851328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.inst       113856                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data      1780928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.inst       163456                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data      1175680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.inst        41472                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data      1540992                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.inst        68096                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data      1149952                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::tsunami.ide        24576                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10228672                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus0.inst        76352                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst        95104                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst        57088                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst        76544                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus4.inst       113856                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus5.inst       163456                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus6.inst        41472                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus7.inst        68096                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total       691968                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks      7898432                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        7898432                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.inst         1193                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus0.data        17215                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst         1486                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data        16121                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst          892                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data        13746                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst         1196                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data        13302                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.inst         1779                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data        27827                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.inst         2554                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data        18370                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.inst          648                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data        24078                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.inst         1064                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data        17968                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::tsunami.ide          384                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             159823                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks       123413                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            123413                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.inst        57730                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus0.data       833048                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst        71909                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data       780109                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst        43165                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data       665180                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst        57875                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data       643695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.inst        86087                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data      1346572                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.inst       123590                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data       888940                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.inst        31357                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data      1165155                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.inst        51488                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data       869487                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::tsunami.ide          18582                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total              7733969                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus0.inst        57730                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst        71909                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst        43165                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst        57875                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus4.inst        86087                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus5.inst       123590                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus6.inst        31357                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus7.inst        51488                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total          523202                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks        5972059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total             5972059                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks        5972059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.inst        57730                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       833048                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst        71909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data       780109                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst        43165                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data       665180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst        57875                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data       643695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.inst        86087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data      1346572                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.inst       123590                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data       888940                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.inst        31357                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data      1165155                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.inst        51488                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data       869487                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::tsunami.ide         18582                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total            13706028                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                      39                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                     92930                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    6549     24.33%     24.33% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                     42      0.16%     24.49% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                   1354      5.03%     29.52% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                     66      0.25%     29.76% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                  18904     70.24%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total               26915                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     6549     45.04%     45.04% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                      42      0.29%     45.33% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                    1354      9.31%     54.64% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                      66      0.45%     55.10% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    6529     44.90%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                14540                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0            1320993100500     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21                3150000      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22               66346000      0.01%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30               11210500      0.00%     99.91% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31             1133274000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total        1322207081000                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.345377                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.540219                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.syscall::1                         1      8.33%      8.33% # number of syscalls executed
system.cpu0.kern.syscall::74                       11     91.67%    100.00% # number of syscalls executed
system.cpu0.kern.syscall::total                    12                       # number of syscalls executed
system.cpu0.kern.callpal::wripir                   77      0.09%      0.09% # number of callpals executed
system.cpu0.kern.callpal::swpctx                   44      0.05%      0.14% # number of callpals executed
system.cpu0.kern.callpal::swpipl                23193     25.96%     26.10% # number of callpals executed
system.cpu0.kern.callpal::rdps                   2723      3.05%     29.15% # number of callpals executed
system.cpu0.kern.callpal::rti                    2260      2.53%     31.68% # number of callpals executed
system.cpu0.kern.callpal::callsys                 769      0.86%     32.54% # number of callpals executed
system.cpu0.kern.callpal::rdunique              60259     67.46%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                 89325                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             2302                       # number of protection mode switches
system.cpu0.kern.mode_switch::user               2174                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel               2174                      
system.cpu0.kern.mode_good::user                 2174                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel     0.944396                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total     0.971403                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel       11863689000      0.90%      0.90% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user        1299923061500     99.10%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu0.kern.swap_context                      44                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements          8915058                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          504.131383                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          624256972                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs          8915058                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            70.022761                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   504.131383                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.984632                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.984632                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          471                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          447                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.919922                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1280178867                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1280178867                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data    504508994                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      504508994                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data    121235380                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     121235380                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data       238979                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total       238979                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data       234880                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total       234880                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data    625744374                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       625744374                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data    625744374                       # number of overall hits
system.cpu0.dcache.overall_hits::total      625744374                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data      4709518                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total      4709518                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data      4567278                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total      4567278                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data        12666                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total        12666                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data        16126                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total        16126                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data      9276796                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total       9276796                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data      9276796                       # number of overall misses
system.cpu0.dcache.overall_misses::total      9276796                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data    509218512                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    509218512                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data    125802658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    125802658                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data       251645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total       251645                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data       251006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total       251006                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data    635021170                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    635021170                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data    635021170                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    635021170                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009249                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009249                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.036305                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.036305                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.050333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.050333                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.064245                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.064245                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.014609                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.014609                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.014609                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.014609                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks      5678548                       # number of writebacks
system.cpu0.dcache.writebacks::total          5678548                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements           702583                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs         2448517558                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           702583                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3485.022493                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          458                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses       5206497151                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses      5206497151                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst   2602194701                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total     2602194701                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst   2602194701                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total      2602194701                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst   2602194701                       # number of overall hits
system.cpu0.icache.overall_hits::total     2602194701                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst       702583                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       702583                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst       702583                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        702583                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst       702583                       # number of overall misses
system.cpu0.icache.overall_misses::total       702583                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst   2602897284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total   2602897284                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst   2602897284                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total   2602897284                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst   2602897284                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total   2602897284                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000270                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000270                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000270                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000270                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000270                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000270                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks       702583                       # number of writebacks
system.cpu0.icache.writebacks::total           702583                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                      66                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                     90598                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    6458     26.92%     26.92% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                   1354      5.64%     32.57% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                     74      0.31%     32.87% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                  16102     67.13%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total               23988                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     6458     45.09%     45.09% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                    1354      9.45%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                      74      0.52%     55.07% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    6435     44.93%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                14321                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0            1321729761500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22               66346000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30               12868000      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31              813867500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total        1322622843000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.399640                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.597007                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::1                         1      5.56%      5.56% # number of syscalls executed
system.cpu1.kern.syscall::71                        2     11.11%     16.67% # number of syscalls executed
system.cpu1.kern.syscall::73                        3     16.67%     33.33% # number of syscalls executed
system.cpu1.kern.syscall::74                       12     66.67%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    18                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                   93      0.11%      0.11% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   88      0.10%      0.21% # number of callpals executed
system.cpu1.kern.callpal::swpipl                20371     23.80%     24.01% # number of callpals executed
system.cpu1.kern.callpal::rdps                   2727      3.19%     27.20% # number of callpals executed
system.cpu1.kern.callpal::rti                    2190      2.56%     29.76% # number of callpals executed
system.cpu1.kern.callpal::callsys                 740      0.86%     30.62% # number of callpals executed
system.cpu1.kern.callpal::rdunique              59382     69.38%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                 85591                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel             2199                       # number of protection mode switches
system.cpu1.kern.mode_switch::user               2121                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                 78                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel               2130                      
system.cpu1.kern.mode_good::user                 2121                      
system.cpu1.kern.mode_good::idle                    9                      
system.cpu1.kern.mode_switch_good::kernel     0.968622                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.115385                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.968622                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel        1178092000      0.09%      0.09% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user        1278711074500     96.64%     96.73% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle         43264825000      3.27%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      88                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements          8981118                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          502.719514                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          615769170                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          8981118                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            68.562641                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::cpu1.data     0.063438                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   502.656077                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::cpu1.data     0.000124                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.981750                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.981874                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          498                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          217                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::4          151                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.972656                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1259114696                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1259114696                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data    496170079                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      496170079                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data    119006237                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total     119006237                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data       232280                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total       232280                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data       228323                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total       228323                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data    615176316                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       615176316                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data    615176316                       # number of overall hits
system.cpu1.dcache.overall_hits::total      615176316                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data      4656525                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      4656525                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data      4650044                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      4650044                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data        11424                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total        11424                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data        14787                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total        14787                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data      9306569                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9306569                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data      9306569                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9306569                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data    500826604                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    500826604                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data    123656281                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total    123656281                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data       243704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total       243704                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data       243110                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total       243110                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data    624482885                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    624482885                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data    624482885                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    624482885                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009298                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009298                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.037605                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.037605                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.046877                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.046877                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.060824                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.060824                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.014903                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.014903                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.014903                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.014903                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks      5820407                       # number of writebacks
system.cpu1.dcache.writebacks::total          5820407                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements           647561                       # number of replacements
system.cpu1.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs         2446726435                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs           647561                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3778.372130                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::cpu1.inst     0.277580                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.722420                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::cpu1.inst     0.000542                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999458                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1          149                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2           17                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          301                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses       5120421391                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses      5120421391                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst   2559239354                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total     2559239354                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst   2559239354                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total      2559239354                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst   2559239354                       # number of overall hits
system.cpu1.icache.overall_hits::total     2559239354                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst       647561                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total       647561                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst       647561                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total        647561                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst       647561                       # number of overall misses
system.cpu1.icache.overall_misses::total       647561                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst   2559886915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total   2559886915                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst   2559886915                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total   2559886915                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst   2559886915                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total   2559886915                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000253                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000253                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks       647561                       # number of writebacks
system.cpu1.icache.writebacks::total           647561                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                      19                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                    337019                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                   88313     47.02%     47.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::21                      1      0.00%     47.02% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                   1354      0.72%     47.74% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                     71      0.04%     47.78% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                  98077     52.22%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total              187816                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                    88313     49.60%     49.60% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::21                       1      0.00%     49.60% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                    1354      0.76%     50.36% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                      71      0.04%     50.40% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                   88305     49.60%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total               178044                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0            1319170992500     99.77%     99.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::21                  71500      0.00%     99.77% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22               66346000      0.01%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30               12775000      0.00%     99.78% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31             2956655500      0.22%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total        1322206840500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.900364                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.947970                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::1                         1      4.76%      4.76% # number of syscalls executed
system.cpu2.kern.syscall::71                        6     28.57%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::73                        2      9.52%     42.86% # number of syscalls executed
system.cpu2.kern.syscall::74                       12     57.14%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                    21                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                  106      0.03%      0.03% # number of callpals executed
system.cpu2.kern.callpal::swpctx                  107      0.03%      0.06% # number of callpals executed
system.cpu2.kern.callpal::tbi                       1      0.00%      0.06% # number of callpals executed
system.cpu2.kern.callpal::swpipl               102371     30.81%     30.88% # number of callpals executed
system.cpu2.kern.callpal::rdps                   2722      0.82%     31.70% # number of callpals executed
system.cpu2.kern.callpal::rti                   84022     25.29%     56.99% # number of callpals executed
system.cpu2.kern.callpal::callsys               82572     24.86%     81.85% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.00%     81.85% # number of callpals executed
system.cpu2.kern.callpal::rdunique              60310     18.15%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                332212                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel            84130                       # number of protection mode switches
system.cpu2.kern.mode_switch::user              83989                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel              83990                      
system.cpu2.kern.mode_good::user                83989                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.998336                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.999167                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel        9794139000      0.75%      0.75% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user        1300873818500     99.25%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                     107                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements          9006753                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          501.791005                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          634041960                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs          9006753                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs            70.396286                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   501.791005                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.980061                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.980061                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          470                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3           43                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4          426                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1296903221                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1296903221                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data    509263760                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total      509263760                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data    124575790                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total     124575790                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data       319046                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total       319046                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data       314907                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total       314907                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data    633839550                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       633839550                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data    633839550                       # number of overall hits
system.cpu2.dcache.overall_hits::total      633839550                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data      4263591                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total      4263591                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data      5083766                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total      5083766                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data        11175                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total        11175                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data        14750                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total        14750                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data      9347357                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total       9347357                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data      9347357                       # number of overall misses
system.cpu2.dcache.overall_misses::total      9347357                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data    513527351                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total    513527351                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data    129659556                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total    129659556                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data       330221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total       330221                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data       329657                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total       329657                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data    643186907                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    643186907                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data    643186907                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    643186907                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.008303                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.008303                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.039209                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.039209                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.033841                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.033841                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.044743                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.044743                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.014533                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.014533                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.014533                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.014533                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks      6021595                       # number of writebacks
system.cpu2.dcache.writebacks::total          6021595                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements           659313                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs         2544401464                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs           659313                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs          3859.170779                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3           48                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          462                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses       5243336465                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses      5243336465                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst   2620679263                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total     2620679263                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst   2620679263                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total      2620679263                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst   2620679263                       # number of overall hits
system.cpu2.icache.overall_hits::total     2620679263                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst       659313                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total       659313                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst       659313                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total        659313                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst       659313                       # number of overall misses
system.cpu2.icache.overall_misses::total       659313                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst   2621338576                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total   2621338576                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst   2621338576                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total   2621338576                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst   2621338576                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total   2621338576                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000252                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000252                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks       659313                       # number of writebacks
system.cpu2.icache.writebacks::total           659313                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                      22                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                     92380                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                    6479     26.89%     26.89% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                   1354      5.62%     32.52% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                     82      0.34%     32.86% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                  16175     67.14%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total               24090                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                     6479     45.07%     45.07% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                    1354      9.42%     54.49% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                      82      0.57%     55.06% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                    6459     44.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                14374                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0            1321686464000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22               66346000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30               14121500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31              828112500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total        1322595044000                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.399320                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.596679                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::1                         1      9.09%      9.09% # number of syscalls executed
system.cpu3.kern.syscall::17                        2     18.18%     27.27% # number of syscalls executed
system.cpu3.kern.syscall::71                        1      9.09%     36.36% # number of syscalls executed
system.cpu3.kern.syscall::73                        1      9.09%     45.45% # number of syscalls executed
system.cpu3.kern.syscall::74                        6     54.55%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    11                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                   95      0.11%      0.11% # number of callpals executed
system.cpu3.kern.callpal::swpctx                  111      0.13%      0.24% # number of callpals executed
system.cpu3.kern.callpal::swpipl                20425     23.31%     23.54% # number of callpals executed
system.cpu3.kern.callpal::rdps                   2724      3.11%     26.65% # number of callpals executed
system.cpu3.kern.callpal::rti                    2232      2.55%     29.20% # number of callpals executed
system.cpu3.kern.callpal::callsys                 757      0.86%     30.06% # number of callpals executed
system.cpu3.kern.callpal::rdunique              61282     69.94%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                 87626                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel             2343                       # number of protection mode switches
system.cpu3.kern.mode_switch::user               2208                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel               2208                      
system.cpu3.kern.mode_good::user                 2208                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.942382                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.970336                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel        3221513500      0.24%      0.24% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user        1321005288000     99.76%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                     111                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements          9391928                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          500.772668                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          634356138                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs          9391928                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs            67.542696                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::cpu3.data     0.003921                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   500.768747                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::cpu3.data     0.000008                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.978064                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.978072                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          483                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          328                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::4           56                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024     0.943359                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1300829197                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1300829197                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data    512633671                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total      512633671                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data    122691636                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total     122691636                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data       242238                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total       242238                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data       234484                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total       234484                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data    635325307                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       635325307                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data    635325307                       # number of overall hits
system.cpu3.dcache.overall_hits::total      635325307                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data      4680377                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total      4680377                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data      5095509                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total      5095509                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data         9337                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total         9337                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data        16506                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total        16506                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data      9775886                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total       9775886                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data      9775886                       # number of overall misses
system.cpu3.dcache.overall_misses::total      9775886                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data    517314048                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total    517314048                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data    127787145                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total    127787145                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data       251575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total       251575                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data       250990                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total       250990                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data    645101193                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    645101193                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data    645101193                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    645101193                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.009047                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.009047                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.039875                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.039875                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.037114                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.037114                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.065764                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.065764                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.015154                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.015154                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.015154                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.015154                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks      6239997                       # number of writebacks
system.cpu3.dcache.writebacks::total          6239997                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements           674231                       # number of replacements
system.cpu3.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs         2474572394                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs           674231                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs          3670.214502                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     1.048456                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   510.951544                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.002048                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.997952                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          266                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          220                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses       5289621249                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses      5289621249                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst   2643799278                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total     2643799278                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst   2643799278                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total      2643799278                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst   2643799278                       # number of overall hits
system.cpu3.icache.overall_hits::total     2643799278                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst       674231                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total       674231                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst       674231                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total        674231                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst       674231                       # number of overall misses
system.cpu3.icache.overall_misses::total       674231                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst   2644473509                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total   2644473509                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst   2644473509                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total   2644473509                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst   2644473509                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total   2644473509                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000255                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000255                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000255                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000255                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000255                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000255                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks       674231                       # number of writebacks
system.cpu3.icache.writebacks::total           674231                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                      36                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                     91126                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                    6467     26.93%     26.93% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                   1354      5.64%     32.56% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                     69      0.29%     32.85% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                  16127     67.15%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total               24017                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                     6467     45.09%     45.09% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                    1354      9.44%     54.53% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                      69      0.48%     55.01% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                    6453     44.99%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                14343                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0            1321389451500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22               66346000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30               12682500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31              797018000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total        1322265498000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.400136                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.597202                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.syscall::1                         1      6.25%      6.25% # number of syscalls executed
system.cpu4.kern.syscall::71                        3     18.75%     25.00% # number of syscalls executed
system.cpu4.kern.syscall::73                        3     18.75%     43.75% # number of syscalls executed
system.cpu4.kern.syscall::74                        9     56.25%    100.00% # number of syscalls executed
system.cpu4.kern.syscall::total                    16                       # number of syscalls executed
system.cpu4.kern.callpal::wripir                   72      0.08%      0.08% # number of callpals executed
system.cpu4.kern.callpal::swpctx                   79      0.09%      0.17% # number of callpals executed
system.cpu4.kern.callpal::tbi                       1      0.00%      0.18% # number of callpals executed
system.cpu4.kern.callpal::swpipl                20404     23.59%     23.76% # number of callpals executed
system.cpu4.kern.callpal::rdps                   2721      3.15%     26.91% # number of callpals executed
system.cpu4.kern.callpal::rti                    2190      2.53%     29.44% # number of callpals executed
system.cpu4.kern.callpal::callsys                 734      0.85%     30.29% # number of callpals executed
system.cpu4.kern.callpal::imb                       1      0.00%     30.29% # number of callpals executed
system.cpu4.kern.callpal::rdunique              60303     69.71%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                 86505                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel             2269                       # number of protection mode switches
system.cpu4.kern.mode_switch::user               2154                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel               2154                      
system.cpu4.kern.mode_good::user                 2154                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel     0.949317                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total     0.974000                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel       11236217500      0.86%      0.86% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user        1299905848000     99.14%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu4.kern.swap_context                      79                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements          8501708                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          501.273836                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs          624054578                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs          8501708                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs            73.403436                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   501.273836                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.979050                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.979050                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          464                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3           29                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          434                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.906250                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses       1279344293                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses      1279344293                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data    504982828                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total      504982828                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data    120974284                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total     120974284                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data       237285                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total       237285                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data       231387                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total       231387                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data    625957112                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total       625957112                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data    625957112                       # number of overall hits
system.cpu4.dcache.overall_hits::total      625957112                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data      4113104                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total      4113104                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data      4749601                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total      4749601                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data        10115                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total        10115                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data        15418                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total        15418                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data      8862705                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total       8862705                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data      8862705                       # number of overall misses
system.cpu4.dcache.overall_misses::total      8862705                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data    509095932                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total    509095932                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data    125723885                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total    125723885                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data       247400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total       247400                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data       246805                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total       246805                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data    634819817                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total    634819817                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data    634819817                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total    634819817                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.008079                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.008079                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.037778                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.037778                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.040885                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.040885                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.062470                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.062470                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.013961                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.013961                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.013961                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.013961                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks      5530214                       # number of writebacks
system.cpu4.dcache.writebacks::total          5530214                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements           653972                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs         2465647139                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs           653972                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs          3770.264077                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::cpu4.inst     0.008041                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst   511.991959                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::cpu4.inst     0.000016                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst     0.999984                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3           44                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          466                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses       5205064038                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses      5205064038                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst   2601551061                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total     2601551061                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst   2601551061                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total      2601551061                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst   2601551061                       # number of overall hits
system.cpu4.icache.overall_hits::total     2601551061                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst       653972                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total       653972                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst       653972                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total        653972                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst       653972                       # number of overall misses
system.cpu4.icache.overall_misses::total       653972                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst   2602205033                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total   2602205033                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst   2602205033                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total   2602205033                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst   2602205033                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total   2602205033                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000251                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000251                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000251                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000251                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000251                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000251                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks       653972                       # number of writebacks
system.cpu4.icache.writebacks::total           653972                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                      26                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                    393928                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                  107365     47.54%     47.54% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                   1354      0.60%     48.14% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                     75      0.03%     48.18% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                 117033     51.82%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total              225827                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                   107365     49.67%     49.67% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                    1354      0.63%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                      75      0.03%     50.33% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                  107348     49.67%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total               216142                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0            1318925414500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22               66346000      0.01%     99.74% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30               13690000      0.00%     99.74% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31             3372811500      0.26%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total        1322378262000                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.917246                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.957113                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.syscall::1                         1     16.67%     16.67% # number of syscalls executed
system.cpu5.kern.syscall::74                        5     83.33%    100.00% # number of syscalls executed
system.cpu5.kern.syscall::total                     6                       # number of syscalls executed
system.cpu5.kern.callpal::wripir                   37      0.01%      0.01% # number of callpals executed
system.cpu5.kern.callpal::swpctx                   76      0.02%      0.03% # number of callpals executed
system.cpu5.kern.callpal::swpipl               121178     31.13%     31.16% # number of callpals executed
system.cpu5.kern.callpal::rdps                   2716      0.70%     31.85% # number of callpals executed
system.cpu5.kern.callpal::rti                  103220     26.51%     58.37% # number of callpals executed
system.cpu5.kern.callpal::callsys              101774     26.14%     84.51% # number of callpals executed
system.cpu5.kern.callpal::rdunique              60313     15.49%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                389314                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel           103296                       # number of protection mode switches
system.cpu5.kern.mode_switch::user             103186                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel             103186                      
system.cpu5.kern.mode_good::user               103186                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel     0.998935                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total     0.999467                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel       22667043000      1.71%      1.71% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user        1300982854000     98.29%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu5.kern.swap_context                      76                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements          8250864                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          501.934556                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs          633913654                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs          8250864                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs            76.829972                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   501.934556                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.980341                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.980341                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          435                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2          374                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           44                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.849609                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses       1300005792                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses      1300005792                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data    510405285                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total      510405285                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data    125991737                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total     125991737                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data       236993                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total       236993                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data       231601                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total       231601                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data    636397022                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total       636397022                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data    636397022                       # number of overall hits
system.cpu5.dcache.overall_hits::total      636397022                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data      4079051                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total      4079051                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data      4541227                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total      4541227                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data       111522                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total       111522                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data       116187                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total       116187                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data      8620278                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total       8620278                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data      8620278                       # number of overall misses
system.cpu5.dcache.overall_misses::total      8620278                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data    514484336                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total    514484336                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data    130532964                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total    130532964                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data       348515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total       348515                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data       347788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total       347788                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data    645017300                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total    645017300                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data    645017300                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total    645017300                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.007928                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.007928                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.034790                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.034790                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.319992                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.319992                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.334074                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.334074                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.013364                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.013364                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.013364                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.013364                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks      5276054                       # number of writebacks
system.cpu5.dcache.writebacks::total          5276054                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements           652459                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs         2517380404                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs           652459                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs          3858.296696                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::cpu5.inst     5.329469                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst   506.670531                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::cpu5.inst     0.010409                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst     0.989591                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          323                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          176                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses       5251317705                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses      5251317705                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst   2624680164                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total     2624680164                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst   2624680164                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total      2624680164                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst   2624680164                       # number of overall hits
system.cpu5.icache.overall_hits::total     2624680164                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst       652459                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total       652459                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst       652459                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total        652459                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst       652459                       # number of overall misses
system.cpu5.icache.overall_misses::total       652459                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst   2625332623                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total   2625332623                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst   2625332623                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total   2625332623                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst   2625332623                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total   2625332623                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000249                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000249                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks       652459                       # number of writebacks
system.cpu5.icache.writebacks::total           652459                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                      30                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                    392439                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                  106868     47.53%     47.53% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                   1354      0.60%     48.13% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                     79      0.04%     48.17% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                 116537     51.83%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total              224838                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                   106868     49.67%     49.67% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                    1354      0.63%     50.30% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                      79      0.04%     50.34% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                  106853     49.66%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total               215154                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0            1319167637500     99.74%     99.74% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22               66346000      0.01%     99.75% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30               13366500      0.00%     99.75% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31             3357149000      0.25%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total        1322604499000                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.916902                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.956929                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.syscall::1                         1     10.00%     10.00% # number of syscalls executed
system.cpu6.kern.syscall::17                        1     10.00%     20.00% # number of syscalls executed
system.cpu6.kern.syscall::74                        8     80.00%    100.00% # number of syscalls executed
system.cpu6.kern.syscall::total                    10                       # number of syscalls executed
system.cpu6.kern.callpal::wripir                   59      0.02%      0.02% # number of callpals executed
system.cpu6.kern.callpal::swpctx                   76      0.02%      0.03% # number of callpals executed
system.cpu6.kern.callpal::swpipl               120760     31.15%     31.18% # number of callpals executed
system.cpu6.kern.callpal::rdps                   2716      0.70%     31.88% # number of callpals executed
system.cpu6.kern.callpal::rti                  102651     26.47%     58.36% # number of callpals executed
system.cpu6.kern.callpal::callsys              101199     26.10%     84.46% # number of callpals executed
system.cpu6.kern.callpal::rdunique              60269     15.54%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                387730                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel           102727                       # number of protection mode switches
system.cpu6.kern.mode_switch::user             102610                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel             102610                      
system.cpu6.kern.mode_good::user               102610                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel     0.998861                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total     0.999430                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel       22356846000      1.69%      1.69% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user        1301206147500     98.31%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu6.kern.swap_context                      76                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements          8895846                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          500.828909                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs          634283319                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs          8895846                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs            71.301068                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   500.828909                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.978181                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.978181                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          474                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::1          315                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2           26                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           28                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4          105                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.925781                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses       1300812582                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses      1300812582                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data    509952808                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total      509952808                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data    125827431                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total     125827431                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data       238701                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total       238701                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data       230817                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total       230817                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data    635780239                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total       635780239                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data    635780239                       # number of overall hits
system.cpu6.dcache.overall_hits::total      635780239                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data      4560994                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total      4560994                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data      4745396                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total      4745396                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data       109301                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total       109301                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data       116604                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total       116604                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data      9306390                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total       9306390                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data      9306390                       # number of overall misses
system.cpu6.dcache.overall_misses::total      9306390                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data    514513802                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total    514513802                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data    130572827                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total    130572827                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data       348002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total       348002                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data       347421                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total       347421                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data    645086629                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total    645086629                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data    645086629                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total    645086629                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.008865                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.008865                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.036343                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.036343                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.314082                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.314082                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.335627                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.335627                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.014427                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.014427                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.014427                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.014427                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks      5710434                       # number of writebacks
system.cpu6.dcache.writebacks::total          5710434                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements           660472                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs         2528271162                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs           660472                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs          3827.976299                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::1          308                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          179                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses       5252031614                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses      5252031614                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst   2625025099                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total     2625025099                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst   2625025099                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total      2625025099                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst   2625025099                       # number of overall hits
system.cpu6.icache.overall_hits::total     2625025099                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst       660472                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total       660472                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst       660472                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total        660472                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst       660472                       # number of overall misses
system.cpu6.icache.overall_misses::total       660472                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst   2625685571                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total   2625685571                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst   2625685571                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total   2625685571                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst   2625685571                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total   2625685571                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000252                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000252                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000252                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000252                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000252                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000252                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks       660472                       # number of writebacks
system.cpu6.icache.writebacks::total           660472                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                      40                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                     90520                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                    6528     26.86%     26.86% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                   1354      5.57%     32.43% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                    135      0.56%     32.99% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                  16285     67.01%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total               24302                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                     6528     44.74%     44.74% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                    1354      9.28%     54.02% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                     135      0.93%     54.95% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                    6573     45.05%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                14590                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0            1321389591000     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22               66346000      0.01%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30               14424500      0.00%     99.94% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31              795136500      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total        1322265498000                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.403623                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.600362                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.syscall::1                         1     12.50%     12.50% # number of syscalls executed
system.cpu7.kern.syscall::17                        2     25.00%     37.50% # number of syscalls executed
system.cpu7.kern.syscall::74                        5     62.50%    100.00% # number of syscalls executed
system.cpu7.kern.syscall::total                     8                       # number of syscalls executed
system.cpu7.kern.callpal::wripir                   36      0.04%      0.04% # number of callpals executed
system.cpu7.kern.callpal::swpctx                   42      0.05%      0.09% # number of callpals executed
system.cpu7.kern.callpal::tbi                       1      0.00%      0.09% # number of callpals executed
system.cpu7.kern.callpal::swpipl                20631     23.77%     23.86% # number of callpals executed
system.cpu7.kern.callpal::rdps                   2716      3.13%     26.99% # number of callpals executed
system.cpu7.kern.callpal::rti                    2245      2.59%     29.58% # number of callpals executed
system.cpu7.kern.callpal::callsys                 798      0.92%     30.50% # number of callpals executed
system.cpu7.kern.callpal::imb                       1      0.00%     30.50% # number of callpals executed
system.cpu7.kern.callpal::rdunique              60314     69.50%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                 86784                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel             2287                       # number of protection mode switches
system.cpu7.kern.mode_switch::user               2205                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel               2205                      
system.cpu7.kern.mode_good::user                 2205                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel     0.964145                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total     0.981745                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel       11878101500      0.91%      0.91% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user        1300121241500     99.09%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu7.kern.swap_context                      42                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements          8386263                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          500.700611                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs          626543610                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs          8386263                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs            74.710704                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   500.700611                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.977931                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.977931                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          473                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          432                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.923828                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses       1279306278                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses      1279306278                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data    504995519                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total      504995519                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data    121059696                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total     121059696                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data       236124                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total       236124                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data       229236                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total       229236                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data    626055215                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total       626055215                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data    626055215                       # number of overall hits
system.cpu7.dcache.overall_hits::total      626055215                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data      4097194                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total      4097194                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data      4690326                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total      4690326                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data        11306                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total        11306                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data        17637                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total        17637                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data      8787520                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total       8787520                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data      8787520                       # number of overall misses
system.cpu7.dcache.overall_misses::total      8787520                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data    509092713                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total    509092713                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data    125750022                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total    125750022                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data       247430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total       247430                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data       246873                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total       246873                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data    634842735                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total    634842735                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data    634842735                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total    634842735                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.008048                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.008048                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.037299                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.037299                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.045694                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.045694                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.071442                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.071442                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.013842                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.013842                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.013842                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.013842                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks      5394852                       # number of writebacks
system.cpu7.dcache.writebacks::total          5394852                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements           657694                       # number of replacements
system.cpu7.icache.tags.tagsinuse          511.977876                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs         2475671955                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs           657694                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs          3764.169895                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle     2274462691000                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::cpu7.inst     6.034087                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst   505.943789                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::cpu7.inst     0.011785                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst     0.988171                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total     0.999957                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          461                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses       5205885739                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses      5205885739                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst   2601956324                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total     2601956324                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst   2601956324                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total      2601956324                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst   2601956324                       # number of overall hits
system.cpu7.icache.overall_hits::total     2601956324                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst       657697                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total       657697                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst       657697                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total        657697                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst       657697                       # number of overall misses
system.cpu7.icache.overall_misses::total       657697                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst   2602614021                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total   2602614021                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst   2602614021                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total   2602614021                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst   2602614021                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total   2602614021                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000253                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000253                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000253                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000253                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000253                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000253                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks       657694                       # number of writebacks
system.cpu7.icache.writebacks::total           657694                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   3                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                    24576                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          3                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                  270                       # Transaction distribution
system.iobus.trans_dist::ReadResp                 270                       # Transaction distribution
system.iobus.trans_dist::WriteReq               12555                       # Transaction distribution
system.iobus.trans_dist::WriteResp              12555                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio        24054                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio          338                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio          440                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.ide.pio           48                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        24880                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::system.iocache.cpu_side          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.tsunami.ide.dma::total          770                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   25650                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        96216                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio          463                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio          220                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.ide.pio           27                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        96926                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::system.iocache.cpu_side        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.tsunami.ide.dma::total        24584                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                   121510                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                  385                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                  385                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                 3465                       # Number of tag accesses
system.iocache.tags.data_accesses                3465                       # Number of data accesses
system.iocache.ReadReq_misses::tsunami.ide            1                       # number of ReadReq misses
system.iocache.ReadReq_misses::total                1                       # number of ReadReq misses
system.iocache.WriteLineReq_misses::tsunami.ide          384                       # number of WriteLineReq misses
system.iocache.WriteLineReq_misses::total          384                       # number of WriteLineReq misses
system.iocache.demand_misses::tsunami.ide            1                       # number of demand (read+write) misses
system.iocache.demand_misses::total                 1                       # number of demand (read+write) misses
system.iocache.overall_misses::tsunami.ide            1                       # number of overall misses
system.iocache.overall_misses::total                1                       # number of overall misses
system.iocache.ReadReq_accesses::tsunami.ide            1                       # number of ReadReq accesses(hits+misses)
system.iocache.ReadReq_accesses::total              1                       # number of ReadReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::tsunami.ide          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.WriteLineReq_accesses::total          384                       # number of WriteLineReq accesses(hits+misses)
system.iocache.demand_accesses::tsunami.ide            1                       # number of demand (read+write) accesses
system.iocache.demand_accesses::total               1                       # number of demand (read+write) accesses
system.iocache.overall_accesses::tsunami.ide            1                       # number of overall (read+write) accesses
system.iocache.overall_accesses::total              1                       # number of overall (read+write) accesses
system.iocache.ReadReq_miss_rate::tsunami.ide            1                       # miss rate for ReadReq accesses
system.iocache.ReadReq_miss_rate::total             1                       # miss rate for ReadReq accesses
system.iocache.WriteLineReq_miss_rate::tsunami.ide            1                       # miss rate for WriteLineReq accesses
system.iocache.WriteLineReq_miss_rate::total            1                       # miss rate for WriteLineReq accesses
system.iocache.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.iocache.demand_miss_rate::total              1                       # miss rate for demand accesses
system.iocache.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.iocache.overall_miss_rate::total             1                       # miss rate for overall accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.writebacks::writebacks             384                       # number of writebacks
system.iocache.writebacks::total                  384                       # number of writebacks
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests      79475612                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests     32611432                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests     19186324                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops          993779                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops       923384                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops        70395                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                 269                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp           21038570                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               6262                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              6262                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty     23760547                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean       602653                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict          2841158                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq           613355                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq          62169                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp          675524                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq          18783242                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp         18783242                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq        2683688                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq      18354613                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side      1559441                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side     24972011                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      1433136                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side     25243247                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side      1490558                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side     25512675                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side      1486894                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side     26513592                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total              108211554                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side     54838912                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side    947838467                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side     50276800                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side    959737280                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side     53199680                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side    974811999                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side     52010432                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side   1015159636                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total              4107873206                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                          3704944                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples          82440504                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.549416                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.936025                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                57309384     69.52%     69.52% # Request fanout histogram
system.l2bus0.snoop_fanout::1                10678182     12.95%     82.47% # Request fanout histogram
system.l2bus0.snoop_fanout::2                 8780127     10.65%     93.12% # Request fanout histogram
system.l2bus0.snoop_fanout::3                 5635531      6.84%     99.95% # Request fanout histogram
system.l2bus0.snoop_fanout::4                   37280      0.05%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total            82440504                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests      75368861                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests     30810031                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests     18694026                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops         1017520                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops       926692                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops        90828                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp           19717187                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq               5909                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp              5909                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty     21911554                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean       578626                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict          2871140                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq           643622                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq         265846                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp          909468                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq          18082928                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp         18082928                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq        2624600                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq      17092587                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side      1465505                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side     24017464                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side      1445028                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side     23730334                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side      1463815                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side     25542131                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side      1453478                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side     23674549                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total              102792304                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side     51938112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side    911785592                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side     50724416                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side    886708688                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side     51413952                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side    957382256                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side     50929984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side    897743152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total              3858626152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                          3313042                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples          77917326                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.569646                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.947742                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                53199675     68.28%     68.28% # Request fanout histogram
system.l2bus1.snoop_fanout::1                10772514     13.83%     82.10% # Request fanout histogram
system.l2bus1.snoop_fanout::2                 8275061     10.62%     92.72% # Request fanout histogram
system.l2bus1.snoop_fanout::3                 5617658      7.21%     99.93% # Request fanout histogram
system.l2bus1.snoop_fanout::4                   52418      0.07%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total            77917326                       # Request fanout histogram
system.l2cache0.tags.replacements              389749                       # number of replacements
system.l2cache0.tags.tagsinuse            2900.580526                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              35105211                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs              389749                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs               90.071331                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1813.742966                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.inst     0.298428                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu1.data     0.189949                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.inst     0.167213                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu2.data     0.000006                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::cpu3.inst     0.385424                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    96.963533                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data   124.399058                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   140.606558                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   107.078071                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst    86.564409                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data   162.732344                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst    97.745417                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data   269.707149                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.442808                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.inst     0.000073                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu1.data     0.000046                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.inst     0.000041                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu2.data     0.000000                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::cpu3.inst     0.000094                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.023673                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.030371                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.034328                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.026142                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.021134                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.039730                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.023864                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.065846                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.708150                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3925                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          245                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1          947                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          167                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::3          112                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4         2454                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.958252                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses           557505415                       # Number of tag accesses
system.l2cache0.tags.data_accesses          557505415                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks     23760547                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total     23760547                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks       602653                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total       602653                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data         1291                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data         1596                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data         1496                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data         1142                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total           5525                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data           26                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            8                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data           17                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus3.data           10                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total           61                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus0.data      4170040                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data      4295501                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data      4724133                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data      4691378                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total        17881052                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst       685186                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst       637421                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst       648335                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst       666600                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total      2637542                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data      4519990                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data      4485475                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data      4082311                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data      4469800                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total     17557576                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst       685186                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data      8690030                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst       637421                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data      8780976                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst       648335                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data      8806444                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst       666600                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data      9161178                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total           38076170                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst       685186                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data      8690030                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst       637421                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data      8780976                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst       648335                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data      8806444                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst       666600                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data      9161178                       # number of overall hits
system.l2cache0.overall_hits::total          38076170                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data       124698                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data       105719                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data       113702                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data       132075                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total       476194                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data        10665                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data         9481                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data         9726                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data        11669                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total        41541                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data       203559                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data       179126                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data       180672                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data       201873                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total        765230                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst        17397                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst        10140                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst        10978                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst         7631                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total        46146                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data       143565                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data       120254                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data       130761                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data       161424                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total       556004                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst        17397                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data       347124                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst        10140                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data       299380                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst        10978                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data       311433                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst         7631                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data       363297                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total          1367380                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst        17397                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data       347124                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst        10140                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data       299380                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst        10978                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data       311433                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst         7631                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data       363297                       # number of overall misses
system.l2cache0.overall_misses::total         1367380                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks     23760547                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total     23760547                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks       602653                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total       602653                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data       125989                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data       107315                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data       115198                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data       133217                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total       481719                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data        10691                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data         9489                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data         9743                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data        11679                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total        41602                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data      4373599                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data      4474627                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data      4904805                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data      4893251                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total     18646282                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst       702583                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst       647561                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst       659313                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst       674231                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total      2683688                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data      4663555                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data      4605729                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data      4213072                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data      4631224                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total     18113580                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst       702583                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data      9037154                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst       647561                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data      9080356                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst       659313                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data      9117877                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst       674231                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data      9524475                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total       39443550                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst       702583                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data      9037154                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst       647561                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data      9080356                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst       659313                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data      9117877                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst       674231                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data      9524475                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total      39443550                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.989753                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.985128                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.987014                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.991428                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.988531                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.997568                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.999157                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.998255                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data     0.999144                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.998534                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data     0.046543                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.040031                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.036836                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.041255                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.041039                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.024761                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.015659                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.016651                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.011318                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.017195                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.030784                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.026110                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.031037                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.034856                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.030695                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.024761                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.038411                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.015659                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.032970                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.016651                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.034156                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.011318                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.038144                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.034667                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.024761                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.038411                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.015659                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.032970                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.016651                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.034156                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.011318                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.038144                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.034667                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks         249101                       # number of writebacks
system.l2cache0.writebacks::total              249101                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements              186710                       # number of replacements
system.l2cache1.tags.tagsinuse            2872.181814                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              31651918                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs              186710                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs              169.524493                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1802.487983                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.inst     0.279991                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu4.data     0.006607                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.inst     0.299625                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::cpu6.data     0.037015                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   189.221526                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   363.265492                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst    71.245762                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data    88.012242                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst    60.877743                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data    87.670148                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst    87.332036                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   121.445644                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.440061                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.inst     0.000068                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu4.data     0.000002                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.inst     0.000073                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::cpu6.data     0.000009                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.046197                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.088688                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.017394                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.021487                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.014863                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.021404                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.021321                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.029650                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.701216                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3553                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::1          461                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          564                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          173                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         2355                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.867432                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses           523571559                       # Number of tag accesses
system.l2cache1.tags.data_accesses          523571559                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks     21911554                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total     21911554                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks       578626                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total       578626                       # number of WritebackClean hits
system.l2cache1.UpgradeReq_hits::switch_cpus4.data         1856                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus5.data         1661                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus6.data         2014                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::switch_cpus7.data         1426                       # number of UpgradeReq hits
system.l2cache1.UpgradeReq_hits::total           6957                       # number of UpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus4.data            6                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus5.data            5                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus6.data            3                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::switch_cpus7.data            6                       # number of SCUpgradeReq hits
system.l2cache1.SCUpgradeReq_hits::total           20                       # number of SCUpgradeReq hits
system.l2cache1.ReadExReq_hits::switch_cpus4.data      4403612                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data      4198573                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data      4377994                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus7.data      4309959                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total        17290138                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst       645078                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst       644949                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst       656687                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst       651928                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total      2598642                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data      3924363                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data      3894094                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data      4347041                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data      3895250                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total     16060748                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst       645078                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data      8327975                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst       644949                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data      8092667                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst       656687                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data      8725035                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst       651928                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data      8205209                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total           35949528                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst       645078                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data      8327975                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst       644949                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data      8092667                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst       656687                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data      8725035                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst       651928                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data      8205209                       # number of overall hits
system.l2cache1.overall_hits::total          35949528                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data       111633                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data       118524                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data       118910                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data       129689                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total       478756                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data         9268                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data        10783                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data         9387                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data        12276                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total        41714                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data       148583                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data       158999                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data       151542                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data       179023                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total        638147                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst         8894                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst         7510                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst         3785                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst         5769                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total        25958                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data       124742                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data       131750                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data       135479                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data       150536                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total       542507                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst         8894                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data       273325                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst         7510                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data       290749                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst         3785                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data       287021                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst         5769                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data       329559                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total          1206612                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst         8894                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data       273325                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst         7510                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data       290749                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst         3785                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data       287021                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst         5769                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data       329559                       # number of overall misses
system.l2cache1.overall_misses::total         1206612                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks     21911554                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total     21911554                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks       578626                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total       578626                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data       113489                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data       120185                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data       120924                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data       131115                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total       485713                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data         9274                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data        10788                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data         9390                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data        12282                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total        41734                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data      4552195                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data      4357572                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data      4529536                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data      4488982                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total     17928285                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst       653972                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst       652459                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst       660472                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst       657697                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total      2624600                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data      4049105                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data      4025844                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data      4482520                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data      4045786                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total     16603255                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst       653972                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data      8601300                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst       652459                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data      8383416                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst       660472                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data      9012056                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst       657697                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data      8534768                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total       37156140                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst       653972                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data      8601300                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst       652459                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data      8383416                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst       660472                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data      9012056                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst       657697                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data      8534768                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total      37156140                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data     0.983646                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data     0.986180                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data     0.983345                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data     0.989124                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total     0.985677                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data     0.999353                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data     0.999537                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data     0.999681                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data     0.999511                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total     0.999521                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data     0.032640                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.036488                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.033456                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data     0.039881                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.035594                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.013600                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.011510                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.005731                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.008772                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.009890                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.030807                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.032726                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.030224                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.037208                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.032675                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.013600                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.031777                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.011510                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.034681                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.005731                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.031849                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.008772                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.038614                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.032474                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.013600                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.031777                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.011510                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.034681                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.005731                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.031849                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.008772                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.038614                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.032474                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks         113553                       # number of writebacks
system.l2cache1.writebacks::total              113553                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq                269                       # Transaction distribution
system.membus0.trans_dist::ReadResp            854239                       # Transaction distribution
system.membus0.trans_dist::WriteReq             12171                       # Transaction distribution
system.membus0.trans_dist::WriteResp            12171                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty       264679                       # Transaction distribution
system.membus0.trans_dist::CleanEvict           42165                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq          938218                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq        297706                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp         801134                       # Transaction distribution
system.membus0.trans_dist::ReadExReq          1058731                       # Transaction distribution
system.membus0.trans_dist::ReadExResp          881489                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq       853970                       # Transaction distribution
system.membus0.trans_dist::InvalidateReq          384                       # Transaction distribution
system.membus0.trans_dist::InvalidateResp          384                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port      1704541                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      2637263                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        13062                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total      4354866                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port      1649872                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave        11818                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total      1661690                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.mem_ctrls0.port           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::system.numa_caches_downward0.cpu_side         1138                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.iocache.mem_side::total         1154                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total               6017710                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port     38174016                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side     62920448                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        49654                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total    101144118                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port     26889728                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave        47272                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total     26937000                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.mem_ctrls0.port         1024                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::system.numa_caches_downward0.cpu_side        23616                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.iocache.mem_side::total        24640                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total              128105758                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                         2395205                       # Total snoops (count)
system.membus0.snoop_fanout::samples          5058339                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.307004                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.461251                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                3505408     69.30%     69.30% # Request fanout histogram
system.membus0.snoop_fanout::3                1552931     30.70%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total            5058339                       # Request fanout histogram
system.membus1.trans_dist::ReadResp            859003                       # Transaction distribution
system.membus1.trans_dist::WriteReq              5909                       # Transaction distribution
system.membus1.trans_dist::WriteResp             5909                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty       162882                       # Transaction distribution
system.membus1.trans_dist::CleanEvict           43135                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq         1041258                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq        293775                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp         868490                       # Transaction distribution
system.membus1.trans_dist::ReadExReq          1274423                       # Transaction distribution
system.membus1.trans_dist::ReadExResp         1014866                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq       859003                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port      2394420                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side      1756842                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total      4151262                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      2277391                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total      2277391                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total               6428653                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port     52130112                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side     30314408                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total     82444520                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port     47954816                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total     47954816                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total              130399336                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                         1615922                       # Total snoops (count)
system.membus1.snoop_fanout::samples          4776856                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.228147                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.419638                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                3687029     77.19%     77.19% # Request fanout histogram
system.membus1.snoop_fanout::2                1089827     22.81%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total            4776856                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements       120987                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    11.302861                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs       287567                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs       120987                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     2.376842                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks     6.633648                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.inst     0.246379                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.724789                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.205173                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     0.823705                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.167028                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     1.088614                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.165950                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     1.247575                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.414603                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.inst     0.015399                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.045299                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.012823                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.051482                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.010439                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.068038                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.010372                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.077973                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.706429                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses     11411637                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses     11411637                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks       164892                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total       164892                       # number of WritebackDirty hits
system.numa_caches_downward0.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.numa_caches_downward0.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus0.data        30754                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus1.data        13273                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus2.data        19953                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus3.data        14273                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total        78253                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.inst          535                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus0.data          792                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.inst          426                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data         1568                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.inst          419                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data         3011                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.inst          393                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data         2882                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total        10026                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus0.inst          535                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus0.data        31546                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.inst          426                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data        14841                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.inst          419                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data        22964                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.inst          393                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data        17155                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total        88279                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus0.inst          535                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus0.data        31546                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.inst          426                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data        14841                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.inst          419                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data        22964                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.inst          393                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data        17155                       # number of overall hits
system.numa_caches_downward0.overall_hits::total        88279                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data        77229                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data        69207                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data        69360                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data        80517                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total       296313                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data         4623                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data         4456                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data         4137                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data         5735                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total        18951                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus0.data       122278                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data       102497                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data       100170                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data       111789                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total       436734                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.inst         1322                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data        68686                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst         1612                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data        60734                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst          958                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data        68085                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst         1299                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data        90899                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total       293595                       # number of ReadSharedReq misses
system.numa_caches_downward0.InvalidateReq_misses::tsunami.ide          384                       # number of InvalidateReq misses
system.numa_caches_downward0.InvalidateReq_misses::total          384                       # number of InvalidateReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.inst         1322                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data       190964                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst         1612                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data       163231                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst          958                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data       168255                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst         1299                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data       202688                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total       730329                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.inst         1322                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data       190964                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst         1612                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data       163231                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst          958                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data       168255                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst         1299                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data       202688                       # number of overall misses
system.numa_caches_downward0.overall_misses::total       730329                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks       164892                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total       164892                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data        77230                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data        69207                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data        69360                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data        80517                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total       296314                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data         4623                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data         4456                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data         4137                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data         5735                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total        18951                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus0.data       153032                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data       115770                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data       120123                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data       126062                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total       514987                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.inst         1857                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data        69478                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst         2038                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data        62302                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst         1377                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data        71096                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst         1692                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data        93781                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total       303621                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::tsunami.ide          384                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.InvalidateReq_accesses::total          384                       # number of InvalidateReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.inst         1857                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus0.data       222510                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst         2038                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data       178072                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst         1377                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data       191219                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst         1692                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data       219843                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total       818608                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.inst         1857                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data       222510                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst         2038                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data       178072                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst         1377                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data       191219                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst         1692                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data       219843                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total       818608                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data     0.999987                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total     0.999997                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus0.data     0.799035                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data     0.885350                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data     0.833895                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data     0.886778                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.848049                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.inst     0.711901                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data     0.988601                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst     0.790972                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.974832                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst     0.695715                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.957649                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst     0.767730                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.969269                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.966979                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::tsunami.ide            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.InvalidateReq_miss_rate::total            1                       # miss rate for InvalidateReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.inst     0.711901                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data     0.858227                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst     0.790972                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.916657                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst     0.695715                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.879907                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst     0.767730                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.921967                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.892160                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.inst     0.711901                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data     0.858227                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst     0.790972                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.916657                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst     0.695715                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.879907                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst     0.767730                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.921967                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.892160                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks        79369                       # number of writebacks
system.numa_caches_downward0.writebacks::total        79369                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements        54338                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    11.313359                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs       194963                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs        54338                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     3.587968                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     3.925476                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     0.732228                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     1.411171                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.708771                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     1.181564                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.566062                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     0.710783                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.725572                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     1.351732                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.245342                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.045764                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.088198                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.044298                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.073848                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.035379                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.044424                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.045348                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.084483                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.707085                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses      6385196                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses      6385196                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks        39469                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total        39469                       # number of WritebackDirty hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus4.data         2801                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus5.data         3929                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus6.data         2762                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::switch_cpus7.data         9586                       # number of ReadExReq hits
system.numa_caches_downward1.ReadExReq_hits::total        19078                       # number of ReadExReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.inst          322                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus4.data         1006                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.inst          828                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus5.data         1278                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.inst          242                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus6.data         1003                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus7.inst          348                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::switch_cpus7.data          765                       # number of ReadSharedReq hits
system.numa_caches_downward1.ReadSharedReq_hits::total         5792                       # number of ReadSharedReq hits
system.numa_caches_downward1.demand_hits::switch_cpus4.inst          322                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus4.data         3807                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.inst          828                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus5.data         5207                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus6.inst          242                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus6.data         3765                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus7.inst          348                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::switch_cpus7.data        10351                       # number of demand (read+write) hits
system.numa_caches_downward1.demand_hits::total        24870                       # number of demand (read+write) hits
system.numa_caches_downward1.overall_hits::switch_cpus4.inst          322                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus4.data         3807                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.inst          828                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus5.data         5207                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus6.inst          242                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus6.data         3765                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus7.inst          348                       # number of overall hits
system.numa_caches_downward1.overall_hits::switch_cpus7.data        10351                       # number of overall hits
system.numa_caches_downward1.overall_hits::total        24870                       # number of overall hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data        56193                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data        59177                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data        50146                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data        58465                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total       223981                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data         5410                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data         6256                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data         4501                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data         6349                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total        22516                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus4.data        38642                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus5.data        40030                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus6.data        34059                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::switch_cpus7.data        42667                       # number of ReadExReq misses
system.numa_caches_downward1.ReadExReq_misses::total       155398                       # number of ReadExReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst         6793                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data        57469                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst         4128                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data        64164                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst         2895                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data        46581                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst         4357                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data        66800                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total       253187                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst         6793                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data        96111                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst         4128                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data       104194                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst         2895                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data        80640                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst         4357                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data       109467                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total       408585                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst         6793                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data        96111                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst         4128                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data       104194                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst         2895                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data        80640                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst         4357                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data       109467                       # number of overall misses
system.numa_caches_downward1.overall_misses::total       408585                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks        39469                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total        39469                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data        56193                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data        59177                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data        50146                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data        58465                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total       223981                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data         5410                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data         6256                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data         4501                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data         6349                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total        22516                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus4.data        41443                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus5.data        43959                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus6.data        36821                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::switch_cpus7.data        52253                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadExReq_accesses::total       174476                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst         7115                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data        58475                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst         4956                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data        65442                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst         3137                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data        47584                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst         4705                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data        67565                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total       258979                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst         7115                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data        99918                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst         4956                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data       109401                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst         3137                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data        84405                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst         4705                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data       119818                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total       433455                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst         7115                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data        99918                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst         4956                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data       109401                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst         3137                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data        84405                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst         4705                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data       119818                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total       433455                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus4.data     0.932413                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus5.data     0.910621                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus6.data     0.924988                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::switch_cpus7.data     0.816546                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadExReq_miss_rate::total     0.890655                       # miss rate for ReadExReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst     0.954743                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data     0.982796                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst     0.832930                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data     0.980471                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst     0.922856                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data     0.978921                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst     0.926036                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data     0.988678                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total     0.977635                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst     0.954743                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data     0.961899                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst     0.832930                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data     0.952404                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst     0.922856                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data     0.955394                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst     0.926036                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data     0.913611                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total     0.942624                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst     0.954743                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data     0.961899                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst     0.832930                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data     0.952404                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst     0.922856                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data     0.955394                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst     0.926036                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data     0.913611                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total     0.942624                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks        18195                       # number of writebacks
system.numa_caches_downward1.writebacks::total        18195                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements        49136                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    11.480364                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs       170758                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs        49136                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     3.475212                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     3.327178                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     0.891837                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     1.536519                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.811607                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     1.242199                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.624678                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     0.756264                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.864578                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     1.425503                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.207949                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.055740                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.096032                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.050725                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.077637                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.039042                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.047266                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.054036                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.089094                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.717523                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses      5969555                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses      5969555                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks        18195                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total        18195                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_hits::switch_cpus6.data            1                       # number of UpgradeReq hits
system.numa_caches_upward0.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus4.data          297                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus5.data          567                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus6.data          335                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::switch_cpus7.data         1037                       # number of ReadExReq hits
system.numa_caches_upward0.ReadExReq_hits::total         2236                       # number of ReadExReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.inst           89                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus4.data          316                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.inst          129                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus5.data          225                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.inst           67                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus6.data          238                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.inst           96                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::switch_cpus7.data          208                       # number of ReadSharedReq hits
system.numa_caches_upward0.ReadSharedReq_hits::total         1368                       # number of ReadSharedReq hits
system.numa_caches_upward0.demand_hits::switch_cpus4.inst           89                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus4.data          613                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.inst          129                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus5.data          792                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.inst           67                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus6.data          573                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.inst           96                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::switch_cpus7.data         1245                       # number of demand (read+write) hits
system.numa_caches_upward0.demand_hits::total         3604                       # number of demand (read+write) hits
system.numa_caches_upward0.overall_hits::switch_cpus4.inst           89                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus4.data          613                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.inst          129                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus5.data          792                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.inst           67                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus6.data          573                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.inst           96                       # number of overall hits
system.numa_caches_upward0.overall_hits::switch_cpus7.data         1245                       # number of overall hits
system.numa_caches_upward0.overall_hits::total         3604                       # number of overall hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data        56194                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data        59186                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data        50149                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data        58466                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total       223995                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data         5410                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data         6256                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data         4501                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data         6349                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total        22516                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus4.data        38344                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus5.data        39454                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus6.data        33720                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::switch_cpus7.data        41629                       # number of ReadExReq misses
system.numa_caches_upward0.ReadExReq_misses::total       153147                       # number of ReadExReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst         6704                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data        57153                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst         3999                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data        63939                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst         2828                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data        46343                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst         4261                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data        66592                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total       251819                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst         6704                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data        95497                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst         3999                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data       103393                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst         2828                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data        80063                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst         4261                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data       108221                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total       404966                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst         6704                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data        95497                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst         3999                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data       103393                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst         2828                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data        80063                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst         4261                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data       108221                       # number of overall misses
system.numa_caches_upward0.overall_misses::total       404966                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks        18195                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total        18195                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data        56194                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data        59186                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data        50150                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data        58466                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total       223996                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data         5410                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data         6256                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data         4501                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data         6349                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total        22516                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus4.data        38641                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus5.data        40021                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus6.data        34055                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::switch_cpus7.data        42666                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadExReq_accesses::total       155383                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst         6793                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data        57469                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst         4128                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data        64164                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst         2895                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data        46581                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst         4357                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data        66800                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total       253187                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst         6793                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data        96110                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst         4128                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data       104185                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst         2895                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data        80636                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst         4357                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data       109466                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total       408570                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst         6793                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data        96110                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst         4128                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data       104185                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst         2895                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data        80636                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst         4357                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data       109466                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total       408570                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data     0.999980                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total     0.999996                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus4.data     0.992314                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus5.data     0.985832                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus6.data     0.990163                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::switch_cpus7.data     0.975695                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadExReq_miss_rate::total     0.985610                       # miss rate for ReadExReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst     0.986898                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data     0.994501                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data     0.996493                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst     0.976857                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data     0.994891                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst     0.977966                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data     0.996886                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total     0.994597                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst     0.986898                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data     0.993622                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data     0.992398                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst     0.976857                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data     0.992894                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst     0.977966                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data     0.988627                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total     0.991179                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst     0.986898                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data     0.993622                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst     0.968750                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data     0.992398                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst     0.976857                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data     0.992894                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst     0.977966                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data     0.988627                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total     0.991179                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks        15194                       # number of writebacks
system.numa_caches_upward0.writebacks::total        15194                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        81915                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    10.995498                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs       227628                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        81915                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     2.778832                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks     5.644165                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.inst     0.299268                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.830329                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.298355                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     0.968366                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.185880                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     1.202837                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.211717                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     1.354581                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.352760                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.inst     0.018704                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.051896                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.018647                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.060523                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.011618                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.075177                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.013232                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.084661                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.687219                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses      9884569                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses      9884569                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks        79369                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total        79369                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus0.data        11807                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data         7095                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus2.data         6986                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus3.data         1755                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total        27643                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.inst          129                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus0.data          134                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.inst          126                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data          709                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.inst           66                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus2.data          902                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus3.inst          103                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus3.data          888                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total         3057                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus0.inst          129                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus0.data        11941                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.inst          126                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data         7804                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.inst           66                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus2.data         7888                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.inst          103                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.data         2643                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total        30700                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus0.inst          129                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus0.data        11941                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.inst          126                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data         7804                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.inst           66                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus2.data         7888                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.inst          103                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.data         2643                       # number of overall hits
system.numa_caches_upward1.overall_hits::total        30700                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data        77239                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data        69214                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data        69373                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data        80523                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total       296349                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data         4623                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data         4456                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data         4137                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data         5735                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total        18951                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus0.data       110461                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data        95395                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data        93171                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data       110028                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::tsunami.ide          384                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total       409439                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.inst         1193                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data        68552                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst         1486                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data        60025                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst          892                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data        67183                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst         1196                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data        90011                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total       290538                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.inst         1193                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data       179013                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst         1486                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data       155420                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst          892                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data       160354                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst         1196                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data       200039                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::tsunami.ide          384                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total       699977                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.inst         1193                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data       179013                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst         1486                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data       155420                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst          892                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data       160354                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst         1196                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data       200039                       # number of overall misses
system.numa_caches_upward1.overall_misses::tsunami.ide          384                       # number of overall misses
system.numa_caches_upward1.overall_misses::total       699977                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks        79369                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total        79369                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data        77239                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data        69214                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data        69373                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data        80523                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total       296349                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data         4623                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data         4456                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data         4137                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data         5735                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total        18951                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus0.data       122268                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data       102490                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data       100157                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data       111783                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::tsunami.ide          384                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total       437082                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.inst         1322                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data        68686                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst         1612                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data        60734                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst          958                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data        68085                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst         1299                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data        90899                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total       293595                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.inst         1322                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus0.data       190954                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst         1612                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data       163224                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst          958                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data       168242                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst         1299                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data       202682                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::tsunami.ide          384                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total       730677                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.inst         1322                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data       190954                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst         1612                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data       163224                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst          958                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data       168242                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst         1299                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data       202682                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::tsunami.ide          384                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total       730677                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus0.data     0.903433                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.930774                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data     0.930250                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data     0.984300                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::tsunami.ide            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.936756                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.inst     0.902421                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data     0.998049                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst     0.921836                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.988326                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst     0.931106                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data     0.986752                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst     0.920708                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.990231                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.989588                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.inst     0.902421                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data     0.937467                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst     0.921836                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.952188                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst     0.931106                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data     0.953115                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst     0.920708                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data     0.986960                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::tsunami.ide            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.957984                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.inst     0.902421                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data     0.937467                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst     0.921836                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.952188                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst     0.931106                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data     0.953115                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst     0.920708                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data     0.986960                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::tsunami.ide            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.957984                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks        49329                       # number of writebacks
system.numa_caches_upward1.writebacks::total        49329                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits           509409501                       # DTB read hits
system.switch_cpus0.dtb.read_misses              1205                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses       508711470                       # DTB read accesses
system.switch_cpus0.dtb.write_hits          126056127                       # DTB write hits
system.switch_cpus0.dtb.write_misses              454                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses      125622761                       # DTB write accesses
system.switch_cpus0.dtb.data_hits           635465628                       # DTB hits
system.switch_cpus0.dtb.data_misses              1659                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses       634334231                       # DTB accesses
system.switch_cpus0.itb.fetch_hits         2600196142                       # ITB hits
system.switch_cpus0.itb.fetch_misses              484                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses     2600196626                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles              2644414123                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts         2602895625                       # Number of instructions committed
system.switch_cpus0.committedOps           2602895625                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses   1916576649                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses     835883052                       # Number of float alu accesses
system.switch_cpus0.num_func_calls           43845740                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts    182992308                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts          1916576649                       # number of integer instructions
system.switch_cpus0.num_fp_insts            835883052                       # number of float instructions
system.switch_cpus0.num_int_register_reads   3396434419                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes   1329547357                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads   1019965853                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes    713461829                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs            635529831                       # number of memory refs
system.switch_cpus0.num_load_insts          509471621                       # Number of load instructions
system.switch_cpus0.num_store_insts         126058210                       # Number of store instructions
system.switch_cpus0.num_idle_cycles      42219566.296402                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2602194556.703598                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.984034                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.015966                       # Percentage of idle cycles
system.switch_cpus0.Branches                254272214                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass    183194130      7.04%      7.04% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu       1275871473     49.02%     56.06% # Class of executed instruction
system.switch_cpus0.op_class::IntMult         5044448      0.19%     56.25% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     56.25% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd      269227048     10.34%     66.59% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp       33580232      1.29%     67.88% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt       27442965      1.05%     68.94% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult     168453048      6.47%     75.41% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv        4064634      0.16%     75.56% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt         10016      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus0.op_class::MemRead       509733508     19.58%     95.15% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite      126061039      4.84%     99.99% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess        214743      0.01%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total        2602897284                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits           501009770                       # DTB read hits
system.switch_cpus1.dtb.read_misses              2148                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses       500469460                       # DTB read accesses
system.switch_cpus1.dtb.write_hits          123901454                       # DTB write hits
system.switch_cpus1.dtb.write_misses              683                       # DTB write misses
system.switch_cpus1.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses      123562612                       # DTB write accesses
system.switch_cpus1.dtb.data_hits           624911224                       # DTB hits
system.switch_cpus1.dtb.data_misses              2831                       # DTB misses
system.switch_cpus1.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus1.dtb.data_accesses       624032072                       # DTB accesses
system.switch_cpus1.itb.fetch_hits         2557744426                       # ITB hits
system.switch_cpus1.itb.fetch_misses              749                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses     2557745175                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles              2645246163                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts         2559884084                       # Number of instructions committed
system.switch_cpus1.committedOps           2559884084                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses   1884676907                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses     822372564                       # Number of float alu accesses
system.switch_cpus1.num_func_calls           43098363                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts    179943471                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts          1884676907                       # number of integer instructions
system.switch_cpus1.num_fp_insts            822372564                       # number of float instructions
system.switch_cpus1.num_int_register_reads   3340255524                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes   1307350690                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads   1003472183                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes    701929040                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs            624976377                       # number of memory refs
system.switch_cpus1.num_load_insts          501072456                       # Number of load instructions
system.switch_cpus1.num_store_insts         123903921                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      85244893.165491                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      2560001269.834509                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.967774                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.032226                       # Percentage of idle cycles
system.switch_cpus1.Branches                250023854                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass    180241619      7.04%      7.04% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu       1254599464     49.01%     56.05% # Class of executed instruction
system.switch_cpus1.op_class::IntMult         4960551      0.19%     56.24% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     56.24% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd      264870072     10.35%     66.59% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp       33034286      1.29%     67.88% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt       26998014      1.05%     68.94% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult     165733229      6.47%     75.41% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv        3999031      0.16%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt          9854      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus1.op_class::MemRead       501321833     19.58%     95.15% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite      123904077      4.84%     99.99% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess        214885      0.01%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total        2559886915                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits           513796040                       # DTB read hits
system.switch_cpus2.dtb.read_misses              1992                       # DTB read misses
system.switch_cpus2.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses       508801963                       # DTB read accesses
system.switch_cpus2.dtb.write_hits          130073043                       # DTB write hits
system.switch_cpus2.dtb.write_misses              583                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses      125710737                       # DTB write accesses
system.switch_cpus2.dtb.data_hits           643869083                       # DTB hits
system.switch_cpus2.dtb.data_misses              2575                       # DTB misses
system.switch_cpus2.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus2.dtb.data_accesses       634512700                       # DTB accesses
system.switch_cpus2.itb.fetch_hits         2605099301                       # ITB hits
system.switch_cpus2.itb.fetch_misses              809                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses     2605100110                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles              2644413625                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts         2621336001                       # Number of instructions committed
system.switch_cpus2.committedOps           2621336001                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses   1934118790                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses     835888610                       # Number of float alu accesses
system.switch_cpus2.num_func_calls           44137113                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts    184530271                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts          1934118790                       # number of integer instructions
system.switch_cpus2.num_fp_insts            835888610                       # number of float instructions
system.switch_cpus2.num_int_register_reads   3421092162                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes   1341870636                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads   1019969118                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes    713465133                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs            643935045                       # number of memory refs
system.switch_cpus2.num_load_insts          513859570                       # Number of load instructions
system.switch_cpus2.num_store_insts         130075475                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      23782905.927411                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      2620630719.072588                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.991006                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.008994                       # Percentage of idle cycles
system.switch_cpus2.Branches                256505317                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass    183368215      7.00%      7.00% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu       1284102737     48.99%     55.98% # Class of executed instruction
system.switch_cpus2.op_class::IntMult         5042522      0.19%     56.17% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     56.17% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd      269228150     10.27%     66.44% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp       33580225      1.28%     67.73% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt       27443752      1.05%     68.77% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult     168453018      6.43%     75.20% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv        4064782      0.16%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt         10016      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     75.35% # Class of executed instruction
system.switch_cpus2.op_class::MemRead       514200123     19.62%     94.97% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite      130075685      4.96%     99.93% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess       1769351      0.07%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total        2621338576                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits           517503128                       # DTB read hits
system.switch_cpus3.dtb.read_misses              1961                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses       516959763                       # DTB read accesses
system.switch_cpus3.dtb.write_hits          128040183                       # DTB write hits
system.switch_cpus3.dtb.write_misses              576                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses      127687393                       # DTB write accesses
system.switch_cpus3.dtb.data_hits           645543311                       # DTB hits
system.switch_cpus3.dtb.data_misses              2537                       # DTB misses
system.switch_cpus3.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus3.dtb.data_accesses       644647156                       # DTB accesses
system.switch_cpus3.itb.fetch_hits         2642335234                       # ITB hits
system.switch_cpus3.itb.fetch_misses              784                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses     2642336018                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles              2645190170                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts         2644470972                       # Number of instructions committed
system.switch_cpus3.committedOps           2644470972                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses   1947062194                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses     849404487                       # Number of float alu accesses
system.switch_cpus3.num_func_calls           44513245                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts    185931573                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts          1947062194                       # number of integer instructions
system.switch_cpus3.num_fp_insts            849404487                       # number of float instructions
system.switch_cpus3.num_int_register_reads   3450694795                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes   1350629784                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads   1036466358                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes    725001184                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs            645610208                       # number of memory refs
system.switch_cpus3.num_load_insts          517567588                       # Number of load instructions
system.switch_cpus3.num_store_insts         128042620                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      654449.209118                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      2644535720.790882                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.999753                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.000247                       # Percentage of idle cycles
system.switch_cpus3.Branches                258317933                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass    186161102      7.04%      7.04% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu       1296188271     49.01%     56.05% # Class of executed instruction
system.switch_cpus3.op_class::IntMult         5124154      0.19%     56.25% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     56.25% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd      273586251     10.35%     66.59% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp       34126185      1.29%     67.88% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt       27889419      1.05%     68.94% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult     171172897      6.47%     75.41% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv        4130505      0.16%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt         10178      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus3.op_class::MemRead       517826465     19.58%     95.15% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite      128042802      4.84%     99.99% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess        215280      0.01%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total        2644473509                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits           509282012                       # DTB read hits
system.switch_cpus4.dtb.read_misses              1878                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses       508755570                       # DTB read accesses
system.switch_cpus4.dtb.write_hits          125972768                       # DTB write hits
system.switch_cpus4.dtb.write_misses              541                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses      125629020                       # DTB write accesses
system.switch_cpus4.dtb.data_hits           635254780                       # DTB hits
system.switch_cpus4.dtb.data_misses              2419                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses       634384590                       # DTB accesses
system.switch_cpus4.itb.fetch_hits         2600132949                       # ITB hits
system.switch_cpus4.itb.fetch_misses              779                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses     2600133728                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles              2644531032                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts         2602202614                       # Number of instructions committed
system.switch_cpus4.committedOps           2602202614                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses   1915876288                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses     835910834                       # Number of float alu accesses
system.switch_cpus4.num_func_calls           43808453                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts    182931775                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts          1915876288                       # number of integer instructions
system.switch_cpus4.num_fp_insts            835910834                       # number of float instructions
system.switch_cpus4.num_int_register_reads   3395483702                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes   1328992604                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads   1019984667                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes    713480568                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs            635320251                       # number of memory refs
system.switch_cpus4.num_load_insts          509345210                       # Number of load instructions
system.switch_cpus4.num_store_insts         125975041                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      42913230.466053                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles      2601617801.533947                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.983773                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.016227                       # Percentage of idle cycles
system.switch_cpus4.Branches                254169879                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass    183210326      7.04%      7.04% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu       1275371274     49.01%     56.05% # Class of executed instruction
system.switch_cpus4.op_class::IntMult         5044613      0.19%     56.25% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     56.25% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd      269235572     10.35%     66.59% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp       33580232      1.29%     67.88% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt       27448652      1.05%     68.94% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult     168453048      6.47%     75.41% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv        4066040      0.16%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt         10016      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus4.op_class::MemRead       509598112     19.58%     95.15% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite      125975172      4.84%     99.99% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess        211976      0.01%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total        2602205033                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits           514771552                       # DTB read hits
system.switch_cpus5.dtb.read_misses              1889                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses       508792372                       # DTB read accesses
system.switch_cpus5.dtb.write_hits          130983876                       # DTB write hits
system.switch_cpus5.dtb.write_misses              554                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses      125708600                       # DTB write accesses
system.switch_cpus5.dtb.data_hits           645755428                       # DTB hits
system.switch_cpus5.dtb.data_misses              2443                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses       634500972                       # DTB accesses
system.switch_cpus5.itb.fetch_hits         2606022116                       # ITB hits
system.switch_cpus5.itb.fetch_misses              742                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses     2606022858                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles              2644756610                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts         2625330180                       # Number of instructions committed
system.switch_cpus5.committedOps           2625330180                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses   1937919765                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses     835887425                       # Number of float alu accesses
system.switch_cpus5.num_func_calls           44208015                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts    184831399                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts          1937919765                       # number of integer instructions
system.switch_cpus5.num_fp_insts            835887425                       # number of float instructions
system.switch_cpus5.num_int_register_reads   3426448066                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes   1344538667                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads   1019968695                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes    713464598                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs            645820864                       # number of memory refs
system.switch_cpus5.num_load_insts          514834740                       # Number of load instructions
system.switch_cpus5.num_store_insts         130986124                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      19792581.352339                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles      2624964028.647661                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.992516                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.007484                       # Percentage of idle cycles
system.switch_cpus5.Branches                256968449                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass    183400388      6.99%      6.99% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu       1285804930     48.98%     55.96% # Class of executed instruction
system.switch_cpus5.op_class::IntMult         5042246      0.19%     56.15% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     56.15% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd      269228174     10.26%     66.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp       33580232      1.28%     67.69% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt       27443767      1.05%     68.73% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult     168453048      6.42%     75.15% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv        4064793      0.15%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt         10016      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus5.op_class::MemRead       515188209     19.62%     94.93% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite      130986191      4.99%     99.92% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess       2130629      0.08%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total        2625332623                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits           514800519                       # DTB read hits
system.switch_cpus6.dtb.read_misses              1902                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses       508851030                       # DTB read accesses
system.switch_cpus6.dtb.write_hits          131022808                       # DTB write hits
system.switch_cpus6.dtb.write_misses              637                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses      125765543                       # DTB write accesses
system.switch_cpus6.dtb.data_hits           645823327                       # DTB hits
system.switch_cpus6.dtb.data_misses              2539                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses       634616573                       # DTB accesses
system.switch_cpus6.itb.fetch_hits         2606449406                       # ITB hits
system.switch_cpus6.itb.fetch_misses              743                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses     2606450149                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles              2645209088                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts         2625683032                       # Number of instructions committed
system.switch_cpus6.committedOps           2625683032                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses   1938273760                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses     835888236                       # Number of float alu accesses
system.switch_cpus6.num_func_calls           44206515                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts    184895379                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts          1938273760                       # number of integer instructions
system.switch_cpus6.num_fp_insts            835888236                       # number of float instructions
system.switch_cpus6.num_int_register_reads   3426951890                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes   1344787208                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads   1019969245                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes    713465118                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs            645888865                       # number of memory refs
system.switch_cpus6.num_load_insts          514863706                       # Number of load instructions
system.switch_cpus6.num_store_insts         131025159                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      19443011.839068                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles      2625766076.160932                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.992650                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.007350                       # Percentage of idle cycles
system.switch_cpus6.Branches                257030884                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass    183400578      6.98%      6.98% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu       1286098647     48.98%     55.97% # Class of executed instruction
system.switch_cpus6.op_class::IntMult         5042192      0.19%     56.16% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     56.16% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd      269228385     10.25%     66.41% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp       33580232      1.28%     67.69% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt       27443907      1.05%     68.74% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult     168453048      6.42%     75.15% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv        4064825      0.15%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt         10016      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     75.31% # Class of executed instruction
system.switch_cpus6.op_class::MemRead       515217182     19.62%     94.93% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite      131025272      4.99%     99.92% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess       2121287      0.08%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total        2625685571                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits           509279187                       # DTB read hits
system.switch_cpus7.dtb.read_misses              1397                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses       508751690                       # DTB read accesses
system.switch_cpus7.dtb.write_hits          125999090                       # DTB write hits
system.switch_cpus7.dtb.write_misses              476                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses      125666715                       # DTB write accesses
system.switch_cpus7.dtb.data_hits           635278277                       # DTB hits
system.switch_cpus7.dtb.data_misses              1873                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses       634418405                       # DTB accesses
system.switch_cpus7.itb.fetch_hits         2600565643                       # ITB hits
system.switch_cpus7.itb.fetch_misses              437                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses     2600566080                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles              2644531036                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts         2602612148                       # Number of instructions committed
system.switch_cpus7.committedOps           2602612148                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses   1916308372                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses     835887927                       # Number of float alu accesses
system.switch_cpus7.num_func_calls           43804225                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts    183007680                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts          1916308372                       # number of integer instructions
system.switch_cpus7.num_fp_insts            835887927                       # number of float instructions
system.switch_cpus7.num_int_register_reads   3396103058                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes   1329332789                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads   1019969214                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes    713465171                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs            635342694                       # number of memory refs
system.switch_cpus7.num_load_insts          509341540                       # Number of load instructions
system.switch_cpus7.num_store_insts         126001154                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      42504680.863957                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles      2602026355.136044                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.983927                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.016073                       # Percentage of idle cycles
system.switch_cpus7.Branches                254241815                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass    183195845      7.04%      7.04% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu       1275793437     49.02%     56.06% # Class of executed instruction
system.switch_cpus7.op_class::IntMult         5042182      0.19%     56.25% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     56.25% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd      269228542     10.34%     66.60% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp       33580232      1.29%     67.89% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt       27444002      1.05%     68.94% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult     168453048      6.47%     75.41% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv        4064865      0.16%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt         10016      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     75.57% # Class of executed instruction
system.switch_cpus7.op_class::MemRead       509594331     19.58%     95.15% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite      126001315      4.84%     99.99% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess        206206      0.01%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total        2602614021                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp         546782                       # Transaction distribution
system.system_bus.trans_dist::WriteReq           5909                       # Transaction distribution
system.system_bus.trans_dist::WriteResp          5909                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty        97564                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict        32860                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq       665374                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq       263547                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp       561812                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq        737661                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp       592465                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq       546782                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      2373594                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total      2373594                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side      1683071                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total      1683071                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total            4056665                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side     51842944                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total     51842944                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side     27360232                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total     27360232                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total            79203176                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                      3838479                       # Total snoops (count)
system.system_bus.snoop_fanout::samples       4817130                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.512221                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.499851                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1             2349697     48.78%     48.78% # Request fanout histogram
system.system_bus.snoop_fanout::2             2467433     51.22%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total         4817130                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000864                       # Number of seconds simulated
sim_ticks                                   863642000                       # Number of ticks simulated
final_tick                               3588135900000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                             6265235450                       # Simulator instruction rate (inst/s)
host_op_rate                               6265184362                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              257300048                       # Simulator tick rate (ticks/s)
host_mem_usage                                 789912                       # Number of bytes of host memory used
host_seconds                                     3.36                       # Real time elapsed on the host
sim_insts                                 21029282768                       # Number of instructions simulated
sim_ops                                   21029282768                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.bytes_read::switch_cpus0.inst         3072                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus0.data         1920                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.inst       149568                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus1.data       129280                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.inst        33536                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus2.data        52288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.inst       101952                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus3.data       156288                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.inst          448                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus4.data          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.inst          128                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus5.data          320                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.inst          512                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus6.data          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::switch_cpus7.inst          192                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total            629824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus0.inst         3072                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus1.inst       149568                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus2.inst        33536                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus3.inst       101952                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus4.inst          448                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus5.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus6.inst          512                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::switch_cpus7.inst          192                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total       289408                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::writebacks       171008                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total         171008                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::switch_cpus0.inst           48                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus0.data           30                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.inst         2337                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus1.data         2020                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.inst          524                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus2.data          817                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.inst         1593                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus3.data         2442                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.inst            7                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus4.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus5.data            5                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.inst            8                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus6.data            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::switch_cpus7.inst            3                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total               9841                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::writebacks         2672                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total              2672                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::switch_cpus0.inst      3557029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus0.data      2223143                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.inst    173182870                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus1.data    149691655                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.inst     38830904                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus2.data     60543605                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.inst    118048914                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus3.data    180963872                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.inst       518733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus4.data       148210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.inst       148210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus5.data       370524                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.inst       592838                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus6.data       222314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::switch_cpus7.inst       222314                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            729265135                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus0.inst      3557029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus1.inst    173182870                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus2.inst     38830904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus3.inst    118048914                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus4.inst       518733                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus5.inst       148210                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus6.inst       592838                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::switch_cpus7.inst       222314                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total       335101813                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::writebacks      198007971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           198007971                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::writebacks      198007971                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.inst      3557029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus0.data      2223143                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.inst    173182870                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus1.data    149691655                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.inst     38830904                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus2.data     60543605                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.inst    118048914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus3.data    180963872                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.inst       518733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus4.data       148210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.inst       148210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus5.data       370524                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.inst       592838                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus6.data       222314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::switch_cpus7.inst       222314                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           927273106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls0.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                            0                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                          nan                       # Average gap between requests
system.mem_ctrls0.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls0_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.bytes_read::switch_cpus0.data          768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.inst        41728                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus1.data       247680                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.inst         3392                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus2.data        32704                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.inst        10944                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus3.data       425024                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus4.data           64                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus5.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus6.data          448                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::switch_cpus7.data          128                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total            763328                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus1.inst        41728                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus2.inst         3392                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::switch_cpus3.inst        10944                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        56064                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::writebacks       361984                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total         361984                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::switch_cpus0.data           12                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.inst          652                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus1.data         3870                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.inst           53                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus2.data          511                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.inst          171                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus3.data         6641                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus4.data            1                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus5.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus6.data            7                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::switch_cpus7.data            2                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total              11927                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::writebacks         5656                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total              5656                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::switch_cpus0.data       889257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.inst     48316316                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus1.data    286785497                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.inst      3927553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus2.data     37867542                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.inst     12671917                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus3.data    492129841                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus4.data        74105                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus5.data       518733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus6.data       518733                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::switch_cpus7.data       148210                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            883847705                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus1.inst     48316316                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus2.inst      3927553                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::switch_cpus3.inst     12671917                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total        64915787                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::writebacks      419136633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           419136633                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::writebacks      419136633                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus0.data       889257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.inst     48316316                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus1.data    286785497                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.inst      3927553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus2.data     37867542                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.inst     12671917                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus3.data    492129841                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus4.data        74105                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus5.data       518733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus6.data       518733                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::switch_cpus7.data       148210                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          1302984338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                          0                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                         0                       # Number of write requests accepted
system.mem_ctrls1.readBursts                        0                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                       0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM                     0                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                      0                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys                      0                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys                   0                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9                0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14               0                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15               0                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                            0                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6                    0                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6                   0                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.totQLat                           0                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat                      0                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                         0                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                         nan                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                       nan                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat                    nan                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                        0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                        0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                     0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                     0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        0.00                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      0.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                      0.00                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                       0                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                      0                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                  nan                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate                 nan                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                          nan                       # Average gap between requests
system.mem_ctrls1.pageHitRate                     nan                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_0.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy                       0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy                      0                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy                     0                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy                   0                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy                   0                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy                   0                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.totalEnergy                     0                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower                    0                       # Core power per rank (mW)
system.mem_ctrls1_1.memoryStateTime::IDLE            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu0.dtb.fetch_hits                          0                       # ITB hits
system.cpu0.dtb.fetch_misses                        0                       # ITB misses
system.cpu0.dtb.fetch_acv                           0                       # ITB acv
system.cpu0.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.read_acv                            0                       # DTB read access violations
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.write_acv                           0                       # DTB write access violations
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.data_hits                           0                       # DTB hits
system.cpu0.dtb.data_misses                         0                       # DTB misses
system.cpu0.dtb.data_acv                            0                       # DTB access violations
system.cpu0.dtb.data_accesses                       0                       # DTB accesses
system.cpu0.itb.fetch_hits                          0                       # ITB hits
system.cpu0.itb.fetch_misses                        0                       # ITB misses
system.cpu0.itb.fetch_acv                           0                       # ITB acv
system.cpu0.itb.fetch_accesses                      0                       # ITB accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.read_acv                            0                       # DTB read access violations
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.write_acv                           0                       # DTB write access violations
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.data_hits                           0                       # DTB hits
system.cpu0.itb.data_misses                         0                       # DTB misses
system.cpu0.itb.data_acv                            0                       # DTB access violations
system.cpu0.itb.data_accesses                       0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu0.kern.inst.quiesce                       0                       # number of quiesce instructions executed
system.cpu0.kern.inst.hwrei                      9207                       # number of hwrei instructions executed
system.cpu0.kern.ipl_count::0                    3940     42.80%     42.80% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::21                   1314     14.27%     57.07% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::22                      1      0.01%     57.08% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::30                      1      0.01%     57.09% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::31                   3950     42.91%    100.00% # number of times we switched to this ipl
system.cpu0.kern.ipl_count::total                9206                       # number of times we switched to this ipl
system.cpu0.kern.ipl_good::0                     3940     42.84%     42.84% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::21                    1314     14.29%     57.13% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::22                       1      0.01%     57.14% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::30                       1      0.01%     57.15% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::31                    3941     42.85%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_good::total                 9197                       # number of times we switched to this ipl from a different ipl
system.cpu0.kern.ipl_ticks::0               558995500     45.78%     45.78% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::21               98490500      8.07%     53.85% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::22                  49000      0.00%     53.86% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::30                 172000      0.01%     53.87% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::31              563223500     46.13%    100.00% # number of cycles we spent at this ipl
system.cpu0.kern.ipl_ticks::total          1220930500                       # number of cycles we spent at this ipl
system.cpu0.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::21                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::31                0.997722                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.ipl_used::total             0.999022                       # fraction of swpipl calls that actually changed the ipl
system.cpu0.kern.callpal::swpipl                 6578     83.35%     83.35% # number of callpals executed
system.cpu0.kern.callpal::rdps                      1      0.01%     83.36% # number of callpals executed
system.cpu0.kern.callpal::rti                    1313     16.64%    100.00% # number of callpals executed
system.cpu0.kern.callpal::total                  7892                       # number of callpals executed
system.cpu0.kern.mode_switch::kernel             1315                       # number of protection mode switches
system.cpu0.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu0.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu0.kern.mode_good::kernel                  0                      
system.cpu0.kern.mode_good::user                    0                      
system.cpu0.kern.mode_good::idle                    0                      
system.cpu0.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu0.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu0.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu0.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu0.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           1                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.replacements               67                       # number of replacements
system.cpu0.dcache.tags.tagsinuse          461.368925                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs             629036                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs              505                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs          1245.615842                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::switch_cpus0.data   461.368925                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::switch_cpus0.data     0.901111                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.901111                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3           20                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4          355                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses          1046351                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses         1046351                       # Number of data accesses
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       322455                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         322455                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       183767                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        183767                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         7912                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         7912                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         7706                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         7706                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       506222                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          506222                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       506222                       # number of overall hits
system.cpu0.dcache.overall_hits::total         506222                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data          457                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total          457                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          381                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          381                       # number of WriteReq misses
system.cpu0.dcache.LoadLockedReq_misses::switch_cpus0.data           55                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total           55                       # number of LoadLockedReq misses
system.cpu0.dcache.StoreCondReq_misses::switch_cpus0.data          180                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          180                       # number of StoreCondReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data          838                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total           838                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data          838                       # number of overall misses
system.cpu0.dcache.overall_misses::total          838                       # number of overall misses
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       322912                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       322912                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       184148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       184148                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         7967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7967                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         7886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         7886                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       507060                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       507060                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       507060                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       507060                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.001415                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.001415                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.002069                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.002069                       # miss rate for WriteReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::switch_cpus0.data     0.006903                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.006903                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::switch_cpus0.data     0.022825                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.022825                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.001653                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.001653                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.001653                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.001653                       # miss rate for overall accesses
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           26                       # number of writebacks
system.cpu0.dcache.writebacks::total               26                       # number of writebacks
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.icache.tags.replacements               83                       # number of replacements
system.cpu0.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          155613581                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              595                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         261535.430252                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::switch_cpus0.inst          512                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::switch_cpus0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::2           71                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3           50                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          391                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          3449135                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         3449135                       # Number of data accesses
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1724443                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1724443                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1724443                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1724443                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1724443                       # number of overall hits
system.cpu0.icache.overall_hits::total        1724443                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           83                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           83                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           83                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            83                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           83                       # number of overall misses
system.cpu0.icache.overall_misses::total           83                       # number of overall misses
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1724526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1724526                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1724526                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1724526                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1724526                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1724526                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000048                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000048                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000048                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000048                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000048                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000048                       # miss rate for overall accesses
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.writebacks::writebacks           83                       # number of writebacks
system.cpu0.icache.writebacks::total               83                       # number of writebacks
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.fetch_hits                          0                       # ITB hits
system.cpu1.dtb.fetch_misses                        0                       # ITB misses
system.cpu1.dtb.fetch_acv                           0                       # ITB acv
system.cpu1.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.read_acv                            0                       # DTB read access violations
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.write_acv                           0                       # DTB write access violations
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.data_hits                           0                       # DTB hits
system.cpu1.dtb.data_misses                         0                       # DTB misses
system.cpu1.dtb.data_acv                            0                       # DTB access violations
system.cpu1.dtb.data_accesses                       0                       # DTB accesses
system.cpu1.itb.fetch_hits                          0                       # ITB hits
system.cpu1.itb.fetch_misses                        0                       # ITB misses
system.cpu1.itb.fetch_acv                           0                       # ITB acv
system.cpu1.itb.fetch_accesses                      0                       # ITB accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.read_acv                            0                       # DTB read access violations
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.write_acv                           0                       # DTB write access violations
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.data_hits                           0                       # DTB hits
system.cpu1.itb.data_misses                         0                       # DTB misses
system.cpu1.itb.data_acv                            0                       # DTB access violations
system.cpu1.itb.data_accesses                       0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu1.kern.inst.quiesce                       3                       # number of quiesce instructions executed
system.cpu1.kern.inst.hwrei                      4407                       # number of hwrei instructions executed
system.cpu1.kern.ipl_count::0                    1304     46.65%     46.65% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::22                      1      0.04%     46.69% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::30                      1      0.04%     46.73% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::31                   1489     53.27%    100.00% # number of times we switched to this ipl
system.cpu1.kern.ipl_count::total                2795                       # number of times we switched to this ipl
system.cpu1.kern.ipl_good::0                     1304     49.98%     49.98% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::22                       1      0.04%     50.02% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::30                       1      0.04%     50.06% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::31                    1303     49.94%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_good::total                 2609                       # number of times we switched to this ipl from a different ipl
system.cpu1.kern.ipl_ticks::0               568691500     86.64%     86.64% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::22                  49000      0.01%     86.64% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::30                 164500      0.03%     86.67% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::31               87505000     13.33%    100.00% # number of cycles we spent at this ipl
system.cpu1.kern.ipl_ticks::total           656410000                       # number of cycles we spent at this ipl
system.cpu1.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::31                0.875084                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.ipl_used::total             0.933453                       # fraction of swpipl calls that actually changed the ipl
system.cpu1.kern.syscall::2                         1      1.37%      1.37% # number of syscalls executed
system.cpu1.kern.syscall::3                         1      1.37%      2.74% # number of syscalls executed
system.cpu1.kern.syscall::4                        68     93.15%     95.89% # number of syscalls executed
system.cpu1.kern.syscall::19                        1      1.37%     97.26% # number of syscalls executed
system.cpu1.kern.syscall::54                        1      1.37%     98.63% # number of syscalls executed
system.cpu1.kern.syscall::71                        1      1.37%    100.00% # number of syscalls executed
system.cpu1.kern.syscall::total                    73                       # number of syscalls executed
system.cpu1.kern.callpal::wripir                    1      0.03%      0.03% # number of callpals executed
system.cpu1.kern.callpal::swpctx                   21      0.55%      0.57% # number of callpals executed
system.cpu1.kern.callpal::tbi                       2      0.05%      0.63% # number of callpals executed
system.cpu1.kern.callpal::swpipl                 2689     70.17%     70.80% # number of callpals executed
system.cpu1.kern.callpal::rdps                      2      0.05%     70.85% # number of callpals executed
system.cpu1.kern.callpal::rdusp                     1      0.03%     70.88% # number of callpals executed
system.cpu1.kern.callpal::rti                     104      2.71%     73.59% # number of callpals executed
system.cpu1.kern.callpal::callsys                  82      2.14%     75.73% # number of callpals executed
system.cpu1.kern.callpal::imb                       5      0.13%     75.86% # number of callpals executed
system.cpu1.kern.callpal::rdunique                925     24.14%    100.00% # number of callpals executed
system.cpu1.kern.callpal::total                  3832                       # number of callpals executed
system.cpu1.kern.mode_switch::kernel              123                       # number of protection mode switches
system.cpu1.kern.mode_switch::user                102                       # number of protection mode switches
system.cpu1.kern.mode_switch::idle                  3                       # number of protection mode switches
system.cpu1.kern.mode_good::kernel                103                      
system.cpu1.kern.mode_good::user                  102                      
system.cpu1.kern.mode_good::idle                    1                      
system.cpu1.kern.mode_switch_good::kernel     0.837398                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::idle      0.333333                       # fraction of useful protection mode switches
system.cpu1.kern.mode_switch_good::total     0.903509                       # fraction of useful protection mode switches
system.cpu1.kern.mode_ticks::kernel         330586500     56.03%     56.03% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::user           259408500     43.97%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu1.kern.swap_context                      21                       # number of times the context was actually changed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           1                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.replacements            10109                       # number of replacements
system.cpu1.dcache.tags.tagsinuse          486.248091                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs             389545                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs            10507                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            37.074807                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::switch_cpus1.data   486.248091                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::switch_cpus1.data     0.949703                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.949703                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          398                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::2          398                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.777344                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses           746675                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses          746675                       # Number of data accesses
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       229819                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         229819                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       121090                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        121090                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2865                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2865                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         3047                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3047                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       350909                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          350909                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       350909                       # number of overall hits
system.cpu1.dcache.overall_hits::total         350909                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         7200                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         7200                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data         3186                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total         3186                       # number of WriteReq misses
system.cpu1.dcache.LoadLockedReq_misses::switch_cpus1.data          529                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          529                       # number of LoadLockedReq misses
system.cpu1.dcache.StoreCondReq_misses::switch_cpus1.data          272                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          272                       # number of StoreCondReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10386                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10386                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10386                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10386                       # number of overall misses
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       237019                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       237019                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       124276                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       124276                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         3394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         3394                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         3319                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         3319                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       361295                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       361295                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       361295                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       361295                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.030377                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.030377                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.025636                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.025636                       # miss rate for WriteReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::switch_cpus1.data     0.155863                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.155863                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::switch_cpus1.data     0.081952                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.081952                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.028747                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.028747                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.028747                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.028747                       # miss rate for overall accesses
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         5108                       # number of writebacks
system.cpu1.dcache.writebacks::total             5108                       # number of writebacks
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.icache.tags.replacements            12229                       # number of replacements
system.cpu1.icache.tags.tagsinuse          511.987620                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          113704322                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            12741                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          8924.285535                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::switch_cpus1.inst   511.987620                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::switch_cpus1.inst     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999976                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::2          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses          2375146                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses         2375146                       # Number of data accesses
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1169222                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1169222                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1169222                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1169222                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1169222                       # number of overall hits
system.cpu1.icache.overall_hits::total        1169222                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst        12234                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        12234                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst        12234                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         12234                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst        12234                       # number of overall misses
system.cpu1.icache.overall_misses::total        12234                       # number of overall misses
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1181456                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1181456                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1181456                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1181456                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1181456                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1181456                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.010355                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.010355                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.010355                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.010355                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.010355                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.010355                       # miss rate for overall accesses
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.writebacks::writebacks        12229                       # number of writebacks
system.cpu1.icache.writebacks::total            12229                       # number of writebacks
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.fetch_hits                          0                       # ITB hits
system.cpu2.dtb.fetch_misses                        0                       # ITB misses
system.cpu2.dtb.fetch_acv                           0                       # ITB acv
system.cpu2.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.read_acv                            0                       # DTB read access violations
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.write_acv                           0                       # DTB write access violations
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.data_hits                           0                       # DTB hits
system.cpu2.dtb.data_misses                         0                       # DTB misses
system.cpu2.dtb.data_acv                            0                       # DTB access violations
system.cpu2.dtb.data_accesses                       0                       # DTB accesses
system.cpu2.itb.fetch_hits                          0                       # ITB hits
system.cpu2.itb.fetch_misses                        0                       # ITB misses
system.cpu2.itb.fetch_acv                           0                       # ITB acv
system.cpu2.itb.fetch_accesses                      0                       # ITB accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.read_acv                            0                       # DTB read access violations
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.write_acv                           0                       # DTB write access violations
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.data_hits                           0                       # DTB hits
system.cpu2.itb.data_misses                         0                       # DTB misses
system.cpu2.itb.data_acv                            0                       # DTB access violations
system.cpu2.itb.data_accesses                       0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu2.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu2.kern.inst.hwrei                       799                       # number of hwrei instructions executed
system.cpu2.kern.ipl_count::0                      97     45.54%     45.54% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::22                      1      0.47%     46.01% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::30                      2      0.94%     46.95% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::31                    113     53.05%    100.00% # number of times we switched to this ipl
system.cpu2.kern.ipl_count::total                 213                       # number of times we switched to this ipl
system.cpu2.kern.ipl_good::0                       97     49.74%     49.74% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::22                       1      0.51%     50.26% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::30                       2      1.03%     51.28% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::31                      95     48.72%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_good::total                  195                       # number of times we switched to this ipl from a different ipl
system.cpu2.kern.ipl_ticks::0              1007218500     99.35%     99.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::22                  49000      0.00%     99.35% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::30                 330500      0.03%     99.38% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::31                6252500      0.62%    100.00% # number of cycles we spent at this ipl
system.cpu2.kern.ipl_ticks::total          1013850500                       # number of cycles we spent at this ipl
system.cpu2.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::31                0.840708                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.ipl_used::total             0.915493                       # fraction of swpipl calls that actually changed the ipl
system.cpu2.kern.syscall::6                         1     33.33%     33.33% # number of syscalls executed
system.cpu2.kern.syscall::48                        1     33.33%     66.67% # number of syscalls executed
system.cpu2.kern.syscall::59                        1     33.33%    100.00% # number of syscalls executed
system.cpu2.kern.syscall::total                     3                       # number of syscalls executed
system.cpu2.kern.callpal::wripir                    1      0.35%      0.35% # number of callpals executed
system.cpu2.kern.callpal::swpctx                   58     20.28%     20.63% # number of callpals executed
system.cpu2.kern.callpal::tbi                       4      1.40%     22.03% # number of callpals executed
system.cpu2.kern.callpal::swpipl                  140     48.95%     70.98% # number of callpals executed
system.cpu2.kern.callpal::rdps                      3      1.05%     72.03% # number of callpals executed
system.cpu2.kern.callpal::rti                      70     24.48%     96.50% # number of callpals executed
system.cpu2.kern.callpal::callsys                   9      3.15%     99.65% # number of callpals executed
system.cpu2.kern.callpal::imb                       1      0.35%    100.00% # number of callpals executed
system.cpu2.kern.callpal::total                   286                       # number of callpals executed
system.cpu2.kern.mode_switch::kernel              128                       # number of protection mode switches
system.cpu2.kern.mode_switch::user                 67                       # number of protection mode switches
system.cpu2.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu2.kern.mode_good::kernel                 67                      
system.cpu2.kern.mode_good::user                   67                      
system.cpu2.kern.mode_good::idle                    0                      
system.cpu2.kern.mode_switch_good::kernel     0.523438                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu2.kern.mode_switch_good::total     0.687179                       # fraction of useful protection mode switches
system.cpu2.kern.mode_ticks::kernel       12518566500     99.93%     99.93% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::user             8186500      0.07%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu2.kern.swap_context                      58                       # number of times the context was actually changed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           1                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.replacements             2182                       # number of replacements
system.cpu2.dcache.tags.tagsinuse          463.749354                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs             658842                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs             2632                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs           250.319909                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::switch_cpus2.data   463.749354                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::switch_cpus2.data     0.905760                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total     0.905760                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          450                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::2          442                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::4            6                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024     0.878906                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses            80260                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses           80260                       # Number of data accesses
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data        22745                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total          22745                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        12892                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         12892                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data          429                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total          429                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data          460                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total          460                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data        35637                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total           35637                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data        35637                       # number of overall hits
system.cpu2.dcache.overall_hits::total          35637                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         1669                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         1669                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          680                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          680                       # number of WriteReq misses
system.cpu2.dcache.LoadLockedReq_misses::switch_cpus2.data           50                       # number of LoadLockedReq misses
system.cpu2.dcache.LoadLockedReq_misses::total           50                       # number of LoadLockedReq misses
system.cpu2.dcache.StoreCondReq_misses::switch_cpus2.data           18                       # number of StoreCondReq misses
system.cpu2.dcache.StoreCondReq_misses::total           18                       # number of StoreCondReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2349                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2349                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2349                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2349                       # number of overall misses
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data        24414                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total        24414                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        13572                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        13572                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data          478                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total          478                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data        37986                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total        37986                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data        37986                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total        37986                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.068362                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.068362                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.050103                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.050103                       # miss rate for WriteReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::switch_cpus2.data     0.104384                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.LoadLockedReq_miss_rate::total     0.104384                       # miss rate for LoadLockedReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::switch_cpus2.data     0.037657                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.StoreCondReq_miss_rate::total     0.037657                       # miss rate for StoreCondReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.061839                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.061839                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.061839                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.061839                       # miss rate for overall accesses
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         1136                       # number of writebacks
system.cpu2.dcache.writebacks::total             1136                       # number of writebacks
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.icache.tags.replacements             1365                       # number of replacements
system.cpu2.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs           76500499                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs             1877                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         40756.792222                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::switch_cpus2.inst          512                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::switch_cpus2.inst            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::2          465                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4           46                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses           278215                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses          278215                       # Number of data accesses
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       137060                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         137060                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       137060                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          137060                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       137060                       # number of overall hits
system.cpu2.icache.overall_hits::total         137060                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst         1365                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total         1365                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst         1365                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total          1365                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst         1365                       # number of overall misses
system.cpu2.icache.overall_misses::total         1365                       # number of overall misses
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       138425                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       138425                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       138425                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       138425                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       138425                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       138425                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.009861                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.009861                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.009861                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.009861                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.009861                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.009861                       # miss rate for overall accesses
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.writebacks::writebacks         1365                       # number of writebacks
system.cpu2.icache.writebacks::total             1365                       # number of writebacks
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.fetch_hits                          0                       # ITB hits
system.cpu3.dtb.fetch_misses                        0                       # ITB misses
system.cpu3.dtb.fetch_acv                           0                       # ITB acv
system.cpu3.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.read_acv                            0                       # DTB read access violations
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.write_acv                           0                       # DTB write access violations
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.data_hits                           0                       # DTB hits
system.cpu3.dtb.data_misses                         0                       # DTB misses
system.cpu3.dtb.data_acv                            0                       # DTB access violations
system.cpu3.dtb.data_accesses                       0                       # DTB accesses
system.cpu3.itb.fetch_hits                          0                       # ITB hits
system.cpu3.itb.fetch_misses                        0                       # ITB misses
system.cpu3.itb.fetch_acv                           0                       # ITB acv
system.cpu3.itb.fetch_accesses                      0                       # ITB accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.read_acv                            0                       # DTB read access violations
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.write_acv                           0                       # DTB write access violations
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.data_hits                           0                       # DTB hits
system.cpu3.itb.data_misses                         0                       # DTB misses
system.cpu3.itb.data_acv                            0                       # DTB access violations
system.cpu3.itb.data_accesses                       0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu3.kern.inst.quiesce                       1                       # number of quiesce instructions executed
system.cpu3.kern.inst.hwrei                      1246                       # number of hwrei instructions executed
system.cpu3.kern.ipl_count::0                     261     49.34%     49.34% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::22                      1      0.19%     49.53% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::30                      1      0.19%     49.72% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::31                    266     50.28%    100.00% # number of times we switched to this ipl
system.cpu3.kern.ipl_count::total                 529                       # number of times we switched to this ipl
system.cpu3.kern.ipl_good::0                      259     49.90%     49.90% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::22                       1      0.19%     50.10% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::30                       1      0.19%     50.29% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::31                     258     49.71%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_good::total                  519                       # number of times we switched to this ipl from a different ipl
system.cpu3.kern.ipl_ticks::0               878381500     98.53%     98.53% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::22                  49000      0.01%     98.54% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::30                 112000      0.01%     98.55% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::31               12910000      1.45%    100.00% # number of cycles we spent at this ipl
system.cpu3.kern.ipl_ticks::total           891452500                       # number of cycles we spent at this ipl
system.cpu3.kern.ipl_used::0                 0.992337                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::31                0.969925                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.ipl_used::total             0.981096                       # fraction of swpipl calls that actually changed the ipl
system.cpu3.kern.syscall::3                         1      8.33%      8.33% # number of syscalls executed
system.cpu3.kern.syscall::6                         1      8.33%     16.67% # number of syscalls executed
system.cpu3.kern.syscall::17                        1      8.33%     25.00% # number of syscalls executed
system.cpu3.kern.syscall::33                        1      8.33%     33.33% # number of syscalls executed
system.cpu3.kern.syscall::45                        3     25.00%     58.33% # number of syscalls executed
system.cpu3.kern.syscall::71                        4     33.33%     91.67% # number of syscalls executed
system.cpu3.kern.syscall::74                        1      8.33%    100.00% # number of syscalls executed
system.cpu3.kern.syscall::total                    12                       # number of syscalls executed
system.cpu3.kern.callpal::wripir                    7      1.15%      1.15% # number of callpals executed
system.cpu3.kern.callpal::swpctx                   53      8.69%      9.84% # number of callpals executed
system.cpu3.kern.callpal::tbi                       1      0.16%     10.00% # number of callpals executed
system.cpu3.kern.callpal::swpipl                  426     69.84%     79.84% # number of callpals executed
system.cpu3.kern.callpal::rdps                      3      0.49%     80.33% # number of callpals executed
system.cpu3.kern.callpal::wrusp                     1      0.16%     80.49% # number of callpals executed
system.cpu3.kern.callpal::rti                     101     16.56%     97.05% # number of callpals executed
system.cpu3.kern.callpal::callsys                  15      2.46%     99.51% # number of callpals executed
system.cpu3.kern.callpal::imb                       3      0.49%    100.00% # number of callpals executed
system.cpu3.kern.callpal::total                   610                       # number of callpals executed
system.cpu3.kern.mode_switch::kernel              153                       # number of protection mode switches
system.cpu3.kern.mode_switch::user                 97                       # number of protection mode switches
system.cpu3.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu3.kern.mode_good::kernel                 96                      
system.cpu3.kern.mode_good::user                   97                      
system.cpu3.kern.mode_good::idle                    0                      
system.cpu3.kern.mode_switch_good::kernel     0.627451                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::user             1                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu3.kern.mode_switch_good::total     0.772000                       # fraction of useful protection mode switches
system.cpu3.kern.mode_ticks::kernel         818840500     91.56%     91.56% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::user            75501500      8.44%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.mode_ticks::idle                   0      0.00%    100.00% # number of ticks spent at the given mode
system.cpu3.kern.swap_context                      53                       # number of times the context was actually changed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           1                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.replacements            12676                       # number of replacements
system.cpu3.dcache.tags.tagsinuse          486.487632                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs            1795332                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs            13188                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs           136.133758                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::switch_cpus3.data   486.487632                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::switch_cpus3.data     0.950171                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total     0.950171                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          410                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          102                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses           361557                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses          361557                       # Number of data accesses
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        77860                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          77860                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        81242                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         81242                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1166                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1166                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1279                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1279                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       159102                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          159102                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       159102                       # number of overall hits
system.cpu3.dcache.overall_hits::total         159102                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         5710                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         5710                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         6965                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         6965                       # number of WriteReq misses
system.cpu3.dcache.LoadLockedReq_misses::switch_cpus3.data          144                       # number of LoadLockedReq misses
system.cpu3.dcache.LoadLockedReq_misses::total          144                       # number of LoadLockedReq misses
system.cpu3.dcache.StoreCondReq_misses::switch_cpus3.data           24                       # number of StoreCondReq misses
system.cpu3.dcache.StoreCondReq_misses::total           24                       # number of StoreCondReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        12675                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         12675                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        12675                       # number of overall misses
system.cpu3.dcache.overall_misses::total        12675                       # number of overall misses
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        83570                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        83570                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        88207                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        88207                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1310                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1303                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1303                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       171777                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       171777                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       171777                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       171777                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.068326                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.068326                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.078962                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.078962                       # miss rate for WriteReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::switch_cpus3.data     0.109924                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.LoadLockedReq_miss_rate::total     0.109924                       # miss rate for LoadLockedReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::switch_cpus3.data     0.018419                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.StoreCondReq_miss_rate::total     0.018419                       # miss rate for StoreCondReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.073788                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.073788                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.073788                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.073788                       # miss rate for overall accesses
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         8402                       # number of writebacks
system.cpu3.dcache.writebacks::total             8402                       # number of writebacks
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.icache.tags.replacements             4642                       # number of replacements
system.cpu3.icache.tags.tagsinuse          511.944398                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          169698427                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs             5153                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         32931.967204                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::cpu3.inst     0.937944                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::switch_cpus3.inst   511.006454                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::cpu3.inst     0.001832                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::switch_cpus3.inst     0.998059                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.999891                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::0           61                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::2          325                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses           926229                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses          926229                       # Number of data accesses
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       456150                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         456150                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       456150                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          456150                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       456150                       # number of overall hits
system.cpu3.icache.overall_hits::total         456150                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst         4643                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total         4643                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst         4643                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total          4643                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst         4643                       # number of overall misses
system.cpu3.icache.overall_misses::total         4643                       # number of overall misses
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       460793                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       460793                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       460793                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       460793                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       460793                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       460793                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.010076                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.010076                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.010076                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.010076                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.010076                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.010076                       # miss rate for overall accesses
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.writebacks::writebacks         4642                       # number of writebacks
system.cpu3.icache.writebacks::total             4642                       # number of writebacks
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.fetch_hits                          0                       # ITB hits
system.cpu4.dtb.fetch_misses                        0                       # ITB misses
system.cpu4.dtb.fetch_acv                           0                       # ITB acv
system.cpu4.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.read_acv                            0                       # DTB read access violations
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.write_acv                           0                       # DTB write access violations
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.data_hits                           0                       # DTB hits
system.cpu4.dtb.data_misses                         0                       # DTB misses
system.cpu4.dtb.data_acv                            0                       # DTB access violations
system.cpu4.dtb.data_accesses                       0                       # DTB accesses
system.cpu4.itb.fetch_hits                          0                       # ITB hits
system.cpu4.itb.fetch_misses                        0                       # ITB misses
system.cpu4.itb.fetch_acv                           0                       # ITB acv
system.cpu4.itb.fetch_accesses                      0                       # ITB accesses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.read_acv                            0                       # DTB read access violations
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.write_acv                           0                       # DTB write access violations
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.data_hits                           0                       # DTB hits
system.cpu4.itb.data_misses                         0                       # DTB misses
system.cpu4.itb.data_acv                            0                       # DTB access violations
system.cpu4.itb.data_accesses                       0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu4.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu4.kern.inst.hwrei                        19                       # number of hwrei instructions executed
system.cpu4.kern.ipl_count::0                       5     29.41%     29.41% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::22                      1      5.88%     35.29% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::30                      1      5.88%     41.18% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::31                     10     58.82%    100.00% # number of times we switched to this ipl
system.cpu4.kern.ipl_count::total                  17                       # number of times we switched to this ipl
system.cpu4.kern.ipl_good::0                        5     45.45%     45.45% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::22                       1      9.09%     54.55% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::30                       1      9.09%     63.64% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::31                       4     36.36%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_good::total                   11                       # number of times we switched to this ipl from a different ipl
system.cpu4.kern.ipl_ticks::0              1013102500     99.93%     99.93% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::22                  49000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::30                 164500      0.02%     99.95% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::31                 523000      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu4.kern.ipl_ticks::total          1013839000                       # number of cycles we spent at this ipl
system.cpu4.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::31                0.400000                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.ipl_used::total             0.647059                       # fraction of swpipl calls that actually changed the ipl
system.cpu4.kern.callpal::swpipl                   13     76.47%     76.47% # number of callpals executed
system.cpu4.kern.callpal::rdps                      2     11.76%     88.24% # number of callpals executed
system.cpu4.kern.callpal::rti                       2     11.76%    100.00% # number of callpals executed
system.cpu4.kern.callpal::total                    17                       # number of callpals executed
system.cpu4.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu4.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu4.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu4.kern.mode_good::kernel                  0                      
system.cpu4.kern.mode_good::user                    0                      
system.cpu4.kern.mode_good::idle                    0                      
system.cpu4.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu4.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu4.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu4.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu4.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu4.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu4.op_class::IntMult                       0                       # Class of executed instruction
system.cpu4.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu4.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu4.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu4.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu4.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu4.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu4.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu4.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu4.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu4.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu4.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu4.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu4.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu4.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu4.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu4.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu4.op_class::MemRead                       0                       # Class of executed instruction
system.cpu4.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu4.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu4.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu4.op_class::total                         0                       # Class of executed instruction
system.cpu4.dcache.tags.replacements                8                       # number of replacements
system.cpu4.dcache.tags.tagsinuse          449.970414                       # Cycle average of tags in use
system.cpu4.dcache.tags.total_refs            2216598                       # Total number of references to valid blocks.
system.cpu4.dcache.tags.sampled_refs              355                       # Sample count of references to valid blocks.
system.cpu4.dcache.tags.avg_refs          6243.938028                       # Average number of references to valid blocks.
system.cpu4.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.tags.occ_blocks::switch_cpus4.data   449.970414                       # Average occupied blocks per requestor
system.cpu4.dcache.tags.occ_percent::switch_cpus4.data     0.878848                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_percent::total     0.878848                       # Average percentage of cache occupancy
system.cpu4.dcache.tags.occ_task_id_blocks::1024          347                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::2            8                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::3            2                       # Occupied blocks per task id
system.cpu4.dcache.tags.age_task_id_blocks_1024::4          337                       # Occupied blocks per task id
system.cpu4.dcache.tags.occ_task_id_percent::1024     0.677734                       # Percentage of cache occupancy per task id
system.cpu4.dcache.tags.tag_accesses             1224                       # Number of tag accesses
system.cpu4.dcache.tags.data_accesses            1224                       # Number of data accesses
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data          362                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total            362                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data          215                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total           215                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data            6                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data            3                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data          577                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total             577                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data          577                       # number of overall hits
system.cpu4.dcache.overall_hits::total            577                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data           10                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data            5                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total            5                       # number of WriteReq misses
system.cpu4.dcache.LoadLockedReq_misses::switch_cpus4.data            1                       # number of LoadLockedReq misses
system.cpu4.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu4.dcache.StoreCondReq_misses::switch_cpus4.data            4                       # number of StoreCondReq misses
system.cpu4.dcache.StoreCondReq_misses::total            4                       # number of StoreCondReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data           15                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data           15                       # number of overall misses
system.cpu4.dcache.overall_misses::total           15                       # number of overall misses
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data          372                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total          372                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data          220                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total          220                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data          592                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total          592                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data          592                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total          592                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.026882                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.026882                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.022727                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.022727                       # miss rate for WriteReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::switch_cpus4.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::switch_cpus4.data     0.571429                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.StoreCondReq_miss_rate::total     0.571429                       # miss rate for StoreCondReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.025338                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.025338                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.025338                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.025338                       # miss rate for overall accesses
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks            3                       # number of writebacks
system.cpu4.dcache.writebacks::total                3                       # number of writebacks
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.icache.tags.replacements               18                       # number of replacements
system.cpu4.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu4.icache.tags.total_refs          135950875                       # Total number of references to valid blocks.
system.cpu4.icache.tags.sampled_refs              530                       # Sample count of references to valid blocks.
system.cpu4.icache.tags.avg_refs         256511.084906                       # Average number of references to valid blocks.
system.cpu4.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.tags.occ_blocks::switch_cpus4.inst          512                       # Average occupied blocks per requestor
system.cpu4.icache.tags.occ_percent::switch_cpus4.inst            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu4.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::2           16                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu4.icache.tags.age_task_id_blocks_1024::4          495                       # Occupied blocks per task id
system.cpu4.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu4.icache.tags.tag_accesses             3394                       # Number of tag accesses
system.cpu4.icache.tags.data_accesses            3394                       # Number of data accesses
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst         1670                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total           1670                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst         1670                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total            1670                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst         1670                       # number of overall hits
system.cpu4.icache.overall_hits::total           1670                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           18                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           18                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           18                       # number of overall misses
system.cpu4.icache.overall_misses::total           18                       # number of overall misses
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst         1688                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total         1688                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst         1688                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total         1688                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst         1688                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total         1688                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.010664                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.010664                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.010664                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.010664                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.010664                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.010664                       # miss rate for overall accesses
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.writebacks::writebacks           18                       # number of writebacks
system.cpu4.icache.writebacks::total               18                       # number of writebacks
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.fetch_hits                          0                       # ITB hits
system.cpu5.dtb.fetch_misses                        0                       # ITB misses
system.cpu5.dtb.fetch_acv                           0                       # ITB acv
system.cpu5.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.read_acv                            0                       # DTB read access violations
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.write_acv                           0                       # DTB write access violations
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.data_hits                           0                       # DTB hits
system.cpu5.dtb.data_misses                         0                       # DTB misses
system.cpu5.dtb.data_acv                            0                       # DTB access violations
system.cpu5.dtb.data_accesses                       0                       # DTB accesses
system.cpu5.itb.fetch_hits                          0                       # ITB hits
system.cpu5.itb.fetch_misses                        0                       # ITB misses
system.cpu5.itb.fetch_acv                           0                       # ITB acv
system.cpu5.itb.fetch_accesses                      0                       # ITB accesses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.read_acv                            0                       # DTB read access violations
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.write_acv                           0                       # DTB write access violations
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.data_hits                           0                       # DTB hits
system.cpu5.itb.data_misses                         0                       # DTB misses
system.cpu5.itb.data_acv                            0                       # DTB access violations
system.cpu5.itb.data_accesses                       0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu5.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu5.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu5.kern.ipl_count::0                       6     28.57%     28.57% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::22                      1      4.76%     33.33% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::30                      1      4.76%     38.10% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu5.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu5.kern.ipl_good::0                        6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::22                       1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::30                       1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu5.kern.ipl_ticks::0               900226000     99.91%     99.91% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::22                  49000      0.01%     99.92% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::30                 164500      0.02%     99.94% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::31                 579000      0.06%    100.00% # number of cycles we spent at this ipl
system.cpu5.kern.ipl_ticks::total           901018500                       # number of cycles we spent at this ipl
system.cpu5.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu5.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu5.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu5.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu5.kern.callpal::total                    21                       # number of callpals executed
system.cpu5.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu5.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu5.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu5.kern.mode_good::kernel                  0                      
system.cpu5.kern.mode_good::user                    0                      
system.cpu5.kern.mode_good::idle                    0                      
system.cpu5.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu5.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu5.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu5.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu5.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           1                       # Percentage of idle cycles
system.cpu5.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu5.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu5.op_class::IntMult                       0                       # Class of executed instruction
system.cpu5.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu5.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu5.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu5.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu5.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu5.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu5.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu5.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu5.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu5.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu5.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu5.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu5.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu5.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu5.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu5.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu5.op_class::MemRead                       0                       # Class of executed instruction
system.cpu5.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu5.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu5.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu5.op_class::total                         0                       # Class of executed instruction
system.cpu5.dcache.tags.replacements               42                       # number of replacements
system.cpu5.dcache.tags.tagsinuse          428.305404                       # Cycle average of tags in use
system.cpu5.dcache.tags.total_refs            3130486                       # Total number of references to valid blocks.
system.cpu5.dcache.tags.sampled_refs              433                       # Sample count of references to valid blocks.
system.cpu5.dcache.tags.avg_refs          7229.759815                       # Average number of references to valid blocks.
system.cpu5.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.tags.occ_blocks::switch_cpus5.data   428.305404                       # Average occupied blocks per requestor
system.cpu5.dcache.tags.occ_percent::switch_cpus5.data     0.836534                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_percent::total     0.836534                       # Average percentage of cache occupancy
system.cpu5.dcache.tags.occ_task_id_blocks::1024          391                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::2           54                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::3          304                       # Occupied blocks per task id
system.cpu5.dcache.tags.age_task_id_blocks_1024::4           33                       # Occupied blocks per task id
system.cpu5.dcache.tags.occ_task_id_percent::1024     0.763672                       # Percentage of cache occupancy per task id
system.cpu5.dcache.tags.tag_accesses             1485                       # Number of tag accesses
system.cpu5.dcache.tags.data_accesses            1485                       # Number of data accesses
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data          384                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total            384                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data          239                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total           239                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data            8                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total            8                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data            3                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data          623                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total             623                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data          623                       # number of overall hits
system.cpu5.dcache.overall_hits::total            623                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data           58                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total           58                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           11                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu5.dcache.LoadLockedReq_misses::switch_cpus5.data            2                       # number of LoadLockedReq misses
system.cpu5.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu5.dcache.StoreCondReq_misses::switch_cpus5.data            5                       # number of StoreCondReq misses
system.cpu5.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data           69                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total            69                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data           69                       # number of overall misses
system.cpu5.dcache.overall_misses::total           69                       # number of overall misses
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data          442                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total          442                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data          250                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total          250                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           10                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data          692                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total          692                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data          692                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total          692                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.131222                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.131222                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.044000                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.044000                       # miss rate for WriteReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::switch_cpus5.data     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.LoadLockedReq_miss_rate::total     0.200000                       # miss rate for LoadLockedReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::switch_cpus5.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.099711                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.099711                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.099711                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.099711                       # miss rate for overall accesses
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks           21                       # number of writebacks
system.cpu5.dcache.writebacks::total               21                       # number of writebacks
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.icache.tags.replacements              105                       # number of replacements
system.cpu5.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu5.icache.tags.total_refs          107343205                       # Total number of references to valid blocks.
system.cpu5.icache.tags.sampled_refs              617                       # Sample count of references to valid blocks.
system.cpu5.icache.tags.avg_refs         173976.021070                       # Average number of references to valid blocks.
system.cpu5.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.tags.occ_blocks::switch_cpus5.inst          512                       # Average occupied blocks per requestor
system.cpu5.icache.tags.occ_percent::switch_cpus5.inst            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu5.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::2          105                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::3          247                       # Occupied blocks per task id
system.cpu5.icache.tags.age_task_id_blocks_1024::4          160                       # Occupied blocks per task id
system.cpu5.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu5.icache.tags.tag_accesses             4135                       # Number of tag accesses
system.cpu5.icache.tags.data_accesses            4135                       # Number of data accesses
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst         1910                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total           1910                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst         1910                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total            1910                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst         1910                       # number of overall hits
system.cpu5.icache.overall_hits::total           1910                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst          105                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total          105                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst          105                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total           105                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst          105                       # number of overall misses
system.cpu5.icache.overall_misses::total          105                       # number of overall misses
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst         2015                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total         2015                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst         2015                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total         2015                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst         2015                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total         2015                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.052109                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.052109                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.052109                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.052109                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.052109                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.052109                       # miss rate for overall accesses
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.writebacks::writebacks          105                       # number of writebacks
system.cpu5.icache.writebacks::total              105                       # number of writebacks
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.fetch_hits                          0                       # ITB hits
system.cpu6.dtb.fetch_misses                        0                       # ITB misses
system.cpu6.dtb.fetch_acv                           0                       # ITB acv
system.cpu6.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.read_acv                            0                       # DTB read access violations
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.write_acv                           0                       # DTB write access violations
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.data_hits                           0                       # DTB hits
system.cpu6.dtb.data_misses                         0                       # DTB misses
system.cpu6.dtb.data_acv                            0                       # DTB access violations
system.cpu6.dtb.data_accesses                       0                       # DTB accesses
system.cpu6.itb.fetch_hits                          0                       # ITB hits
system.cpu6.itb.fetch_misses                        0                       # ITB misses
system.cpu6.itb.fetch_acv                           0                       # ITB acv
system.cpu6.itb.fetch_accesses                      0                       # ITB accesses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.read_acv                            0                       # DTB read access violations
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.write_acv                           0                       # DTB write access violations
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.data_hits                           0                       # DTB hits
system.cpu6.itb.data_misses                         0                       # DTB misses
system.cpu6.itb.data_acv                            0                       # DTB access violations
system.cpu6.itb.data_accesses                       0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu6.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu6.kern.inst.hwrei                        23                       # number of hwrei instructions executed
system.cpu6.kern.ipl_count::0                       6     28.57%     28.57% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::22                      1      4.76%     33.33% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::30                      1      4.76%     38.10% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::31                     13     61.90%    100.00% # number of times we switched to this ipl
system.cpu6.kern.ipl_count::total                  21                       # number of times we switched to this ipl
system.cpu6.kern.ipl_good::0                        6     46.15%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::22                       1      7.69%     53.85% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::30                       1      7.69%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu6.kern.ipl_ticks::0               673985000     99.88%     99.88% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::22                  49000      0.01%     99.89% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::30                 164500      0.02%     99.91% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::31                 579000      0.09%    100.00% # number of cycles we spent at this ipl
system.cpu6.kern.ipl_ticks::total           674777500                       # number of cycles we spent at this ipl
system.cpu6.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::31                0.384615                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.ipl_used::total             0.619048                       # fraction of swpipl calls that actually changed the ipl
system.cpu6.kern.callpal::swpipl                   17     80.95%     80.95% # number of callpals executed
system.cpu6.kern.callpal::rdps                      2      9.52%     90.48% # number of callpals executed
system.cpu6.kern.callpal::rti                       2      9.52%    100.00% # number of callpals executed
system.cpu6.kern.callpal::total                    21                       # number of callpals executed
system.cpu6.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu6.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu6.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu6.kern.mode_good::kernel                  0                      
system.cpu6.kern.mode_good::user                    0                      
system.cpu6.kern.mode_good::idle                    0                      
system.cpu6.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu6.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu6.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu6.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu6.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           1                       # Percentage of idle cycles
system.cpu6.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu6.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu6.op_class::IntMult                       0                       # Class of executed instruction
system.cpu6.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu6.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu6.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu6.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu6.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu6.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu6.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu6.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu6.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu6.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu6.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu6.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu6.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu6.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu6.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu6.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu6.op_class::MemRead                       0                       # Class of executed instruction
system.cpu6.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu6.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu6.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu6.op_class::total                         0                       # Class of executed instruction
system.cpu6.dcache.tags.replacements               43                       # number of replacements
system.cpu6.dcache.tags.tagsinuse          458.244217                       # Cycle average of tags in use
system.cpu6.dcache.tags.total_refs            1633643                       # Total number of references to valid blocks.
system.cpu6.dcache.tags.sampled_refs              481                       # Sample count of references to valid blocks.
system.cpu6.dcache.tags.avg_refs          3396.347193                       # Average number of references to valid blocks.
system.cpu6.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.tags.occ_blocks::switch_cpus6.data   458.244217                       # Average occupied blocks per requestor
system.cpu6.dcache.tags.occ_percent::switch_cpus6.data     0.895008                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_percent::total     0.895008                       # Average percentage of cache occupancy
system.cpu6.dcache.tags.occ_task_id_blocks::1024          438                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::2          307                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::3           32                       # Occupied blocks per task id
system.cpu6.dcache.tags.age_task_id_blocks_1024::4           99                       # Occupied blocks per task id
system.cpu6.dcache.tags.occ_task_id_percent::1024     0.855469                       # Percentage of cache occupancy per task id
system.cpu6.dcache.tags.tag_accesses             1500                       # Number of tag accesses
system.cpu6.dcache.tags.data_accesses            1500                       # Number of data accesses
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data          392                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total            392                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data          241                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total           241                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data            9                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total            9                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data            3                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data          633                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total             633                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data          633                       # number of overall hits
system.cpu6.dcache.overall_hits::total            633                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data           57                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total           57                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data            9                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total            9                       # number of WriteReq misses
system.cpu6.dcache.LoadLockedReq_misses::switch_cpus6.data            2                       # number of LoadLockedReq misses
system.cpu6.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu6.dcache.StoreCondReq_misses::switch_cpus6.data            5                       # number of StoreCondReq misses
system.cpu6.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data           66                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total            66                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data           66                       # number of overall misses
system.cpu6.dcache.overall_misses::total           66                       # number of overall misses
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data          449                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total          449                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data          250                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total          250                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total           11                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data          699                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total          699                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data          699                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total          699                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.126949                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.126949                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.036000                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.036000                       # miss rate for WriteReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::switch_cpus6.data     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.LoadLockedReq_miss_rate::total     0.181818                       # miss rate for LoadLockedReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::switch_cpus6.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.094421                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.094421                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.094421                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.094421                       # miss rate for overall accesses
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks           18                       # number of writebacks
system.cpu6.dcache.writebacks::total               18                       # number of writebacks
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.icache.tags.replacements              105                       # number of replacements
system.cpu6.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu6.icache.tags.total_refs           96800043                       # Total number of references to valid blocks.
system.cpu6.icache.tags.sampled_refs              617                       # Sample count of references to valid blocks.
system.cpu6.icache.tags.avg_refs         156888.238250                       # Average number of references to valid blocks.
system.cpu6.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.tags.occ_blocks::switch_cpus6.inst          512                       # Average occupied blocks per requestor
system.cpu6.icache.tags.occ_percent::switch_cpus6.inst            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu6.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::2          339                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::3           11                       # Occupied blocks per task id
system.cpu6.icache.tags.age_task_id_blocks_1024::4          162                       # Occupied blocks per task id
system.cpu6.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu6.icache.tags.tag_accesses             4175                       # Number of tag accesses
system.cpu6.icache.tags.data_accesses            4175                       # Number of data accesses
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst         1930                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total           1930                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst         1930                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total            1930                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst         1930                       # number of overall hits
system.cpu6.icache.overall_hits::total           1930                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst          105                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total          105                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst          105                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total           105                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst          105                       # number of overall misses
system.cpu6.icache.overall_misses::total          105                       # number of overall misses
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst         2035                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total         2035                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst         2035                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total         2035                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst         2035                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total         2035                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.051597                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.051597                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.051597                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.051597                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.051597                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.051597                       # miss rate for overall accesses
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.writebacks::writebacks          105                       # number of writebacks
system.cpu6.icache.writebacks::total              105                       # number of writebacks
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.fetch_hits                          0                       # ITB hits
system.cpu7.dtb.fetch_misses                        0                       # ITB misses
system.cpu7.dtb.fetch_acv                           0                       # ITB acv
system.cpu7.dtb.fetch_accesses                      0                       # ITB accesses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.read_acv                            0                       # DTB read access violations
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.write_acv                           0                       # DTB write access violations
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.data_hits                           0                       # DTB hits
system.cpu7.dtb.data_misses                         0                       # DTB misses
system.cpu7.dtb.data_acv                            0                       # DTB access violations
system.cpu7.dtb.data_accesses                       0                       # DTB accesses
system.cpu7.itb.fetch_hits                          0                       # ITB hits
system.cpu7.itb.fetch_misses                        0                       # ITB misses
system.cpu7.itb.fetch_acv                           0                       # ITB acv
system.cpu7.itb.fetch_accesses                      0                       # ITB accesses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.read_acv                            0                       # DTB read access violations
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.write_acv                           0                       # DTB write access violations
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.data_hits                           0                       # DTB hits
system.cpu7.itb.data_misses                         0                       # DTB misses
system.cpu7.itb.data_acv                            0                       # DTB access violations
system.cpu7.itb.data_accesses                       0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.kern.inst.arm                           0                       # number of arm instructions executed
system.cpu7.kern.inst.quiesce                       2                       # number of quiesce instructions executed
system.cpu7.kern.inst.hwrei                        21                       # number of hwrei instructions executed
system.cpu7.kern.ipl_count::0                       5     26.32%     26.32% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::22                      1      5.26%     31.58% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::30                      2     10.53%     42.11% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::31                     11     57.89%    100.00% # number of times we switched to this ipl
system.cpu7.kern.ipl_count::total                  19                       # number of times we switched to this ipl
system.cpu7.kern.ipl_good::0                        5     38.46%     38.46% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::22                       1      7.69%     46.15% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::30                       2     15.38%     61.54% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::31                       5     38.46%    100.00% # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_good::total                   13                       # number of times we switched to this ipl from a different ipl
system.cpu7.kern.ipl_ticks::0              1013230000     99.92%     99.92% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::22                  49000      0.00%     99.93% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::30                 195000      0.02%     99.95% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::31                 537500      0.05%    100.00% # number of cycles we spent at this ipl
system.cpu7.kern.ipl_ticks::total          1014011500                       # number of cycles we spent at this ipl
system.cpu7.kern.ipl_used::0                        1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::22                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::30                       1                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::31                0.454545                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.ipl_used::total             0.684211                       # fraction of swpipl calls that actually changed the ipl
system.cpu7.kern.callpal::swpipl                   15     78.95%     78.95% # number of callpals executed
system.cpu7.kern.callpal::rdps                      2     10.53%     89.47% # number of callpals executed
system.cpu7.kern.callpal::rti                       2     10.53%    100.00% # number of callpals executed
system.cpu7.kern.callpal::total                    19                       # number of callpals executed
system.cpu7.kern.mode_switch::kernel                2                       # number of protection mode switches
system.cpu7.kern.mode_switch::user                  0                       # number of protection mode switches
system.cpu7.kern.mode_switch::idle                  0                       # number of protection mode switches
system.cpu7.kern.mode_good::kernel                  0                      
system.cpu7.kern.mode_good::user                    0                      
system.cpu7.kern.mode_good::idle                    0                      
system.cpu7.kern.mode_switch_good::kernel            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::user           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::idle           nan                       # fraction of useful protection mode switches
system.cpu7.kern.mode_switch_good::total            0                       # fraction of useful protection mode switches
system.cpu7.kern.mode_ticks::kernel                 0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::user                   0                       # number of ticks spent at the given mode
system.cpu7.kern.mode_ticks::idle                   0                       # number of ticks spent at the given mode
system.cpu7.kern.swap_context                       0                       # number of times the context was actually changed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       0                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           1                       # Percentage of idle cycles
system.cpu7.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu7.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu7.op_class::IntMult                       0                       # Class of executed instruction
system.cpu7.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu7.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu7.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu7.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu7.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu7.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu7.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu7.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu7.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu7.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu7.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu7.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu7.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu7.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu7.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu7.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu7.op_class::MemRead                       0                       # Class of executed instruction
system.cpu7.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu7.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu7.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu7.op_class::total                         0                       # Class of executed instruction
system.cpu7.dcache.tags.replacements               10                       # number of replacements
system.cpu7.dcache.tags.tagsinuse          459.611440                       # Cycle average of tags in use
system.cpu7.dcache.tags.total_refs             103917                       # Total number of references to valid blocks.
system.cpu7.dcache.tags.sampled_refs              422                       # Sample count of references to valid blocks.
system.cpu7.dcache.tags.avg_refs           246.248815                       # Average number of references to valid blocks.
system.cpu7.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.tags.occ_blocks::switch_cpus7.data   459.611440                       # Average occupied blocks per requestor
system.cpu7.dcache.tags.occ_percent::switch_cpus7.data     0.897679                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_percent::total     0.897679                       # Average percentage of cache occupancy
system.cpu7.dcache.tags.occ_task_id_blocks::1024          412                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::3           30                       # Occupied blocks per task id
system.cpu7.dcache.tags.age_task_id_blocks_1024::4          369                       # Occupied blocks per task id
system.cpu7.dcache.tags.occ_task_id_percent::1024     0.804688                       # Percentage of cache occupancy per task id
system.cpu7.dcache.tags.tag_accesses             1283                       # Number of tag accesses
system.cpu7.dcache.tags.data_accesses            1283                       # Number of data accesses
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data          375                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total            375                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data          222                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total           222                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data            6                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data            3                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total            3                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data          597                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total             597                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data          597                       # number of overall hits
system.cpu7.dcache.overall_hits::total            597                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data           11                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data           10                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total           10                       # number of WriteReq misses
system.cpu7.dcache.LoadLockedReq_misses::switch_cpus7.data            2                       # number of LoadLockedReq misses
system.cpu7.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu7.dcache.StoreCondReq_misses::switch_cpus7.data            5                       # number of StoreCondReq misses
system.cpu7.dcache.StoreCondReq_misses::total            5                       # number of StoreCondReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data           21                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data           21                       # number of overall misses
system.cpu7.dcache.overall_misses::total           21                       # number of overall misses
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data          386                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total          386                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data          232                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total          232                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total            8                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total            8                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data          618                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total          618                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data          618                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total          618                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.028497                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.028497                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.043103                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.043103                       # miss rate for WriteReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.LoadLockedReq_miss_rate::total     0.250000                       # miss rate for LoadLockedReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::switch_cpus7.data     0.625000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.StoreCondReq_miss_rate::total     0.625000                       # miss rate for StoreCondReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.033981                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.033981                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.033981                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.033981                       # miss rate for overall accesses
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks            4                       # number of writebacks
system.cpu7.dcache.writebacks::total                4                       # number of writebacks
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.icache.tags.replacements               21                       # number of replacements
system.cpu7.icache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu7.icache.tags.total_refs          126376024                       # Total number of references to valid blocks.
system.cpu7.icache.tags.sampled_refs              533                       # Sample count of references to valid blocks.
system.cpu7.icache.tags.avg_refs         237103.234522                       # Average number of references to valid blocks.
system.cpu7.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.tags.occ_blocks::switch_cpus7.inst          512                       # Average occupied blocks per requestor
system.cpu7.icache.tags.occ_percent::switch_cpus7.inst            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu7.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::3           49                       # Occupied blocks per task id
system.cpu7.icache.tags.age_task_id_blocks_1024::4          444                       # Occupied blocks per task id
system.cpu7.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu7.icache.tags.tag_accesses             3577                       # Number of tag accesses
system.cpu7.icache.tags.data_accesses            3577                       # Number of data accesses
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst         1757                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total           1757                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst         1757                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total            1757                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst         1757                       # number of overall hits
system.cpu7.icache.overall_hits::total           1757                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           21                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           21                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           21                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            21                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           21                       # number of overall misses
system.cpu7.icache.overall_misses::total           21                       # number of overall misses
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst         1778                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total         1778                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst         1778                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total         1778                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst         1778                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total         1778                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.011811                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.011811                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.011811                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.011811                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.011811                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.011811                       # miss rate for overall accesses
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.writebacks::writebacks           21                       # number of writebacks
system.cpu7.icache.writebacks::total               21                       # number of writebacks
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.disk0.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk0.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk0.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk0.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk0.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk0.dma_write_txs                          0                       # Number of DMA write transactions.
system.disk2.dma_read_full_pages                    0                       # Number of full page size DMA reads (not PRD).
system.disk2.dma_read_bytes                         0                       # Number of bytes transfered via DMA reads (not PRD).
system.disk2.dma_read_txs                           0                       # Number of DMA read transactions (not PRD).
system.disk2.dma_write_full_pages                   0                       # Number of full page size DMA writes.
system.disk2.dma_write_bytes                        0                       # Number of bytes transfered via DMA writes.
system.disk2.dma_write_txs                          0                       # Number of DMA write transactions.
system.iobus.trans_dist::ReadReq                 7881                       # Transaction distribution
system.iobus.trans_dist::ReadResp                7881                       # Transaction distribution
system.iobus.trans_dist::WriteReq                5279                       # Transaction distribution
system.iobus.trans_dist::WriteResp               5279                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.tsunami.cchip.pio         2678                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.io.pio        10502                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::system.tsunami.uart.pio        13140                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total        26320                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                   26320                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.cchip.pio        10712                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.io.pio        14442                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.tsunami.uart.pio         6570                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total        31724                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                    31724                       # Cumulative packet size per connected master and slave (bytes)
system.iocache.tags.replacements                    0                       # number of replacements
system.iocache.tags.tagsinuse                      16                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                   16                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                        0                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.occ_blocks::tsunami.ide           16                       # Average occupied blocks per requestor
system.iocache.tags.occ_percent::tsunami.ide            1                       # Average percentage of cache occupancy
system.iocache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.iocache.tags.occ_task_id_blocks::1023           16                       # Occupied blocks per task id
system.iocache.tags.age_task_id_blocks_1023::4           16                       # Occupied blocks per task id
system.iocache.tags.occ_task_id_percent::1023            1                       # Percentage of cache occupancy per task id
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.fast_writes                          0                       # number of fast writes performed
system.iocache.cache_copies                         0                       # number of cache copies performed
system.iocache.no_allocate_misses                   0                       # Number of misses that were no-allocate
system.l2bus0.snoop_filter.tot_requests         89198                       # Total number of requests made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_requests        41806                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_requests         8543                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.snoop_filter.tot_snoops           16448                       # Total number of snoops made to the snoop filter.
system.l2bus0.snoop_filter.hit_single_snoops        15048                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus0.snoop_filter.hit_multi_snoops         1400                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus0.trans_dist::ReadReq                7881                       # Transaction distribution
system.l2bus0.trans_dist::ReadResp              42020                       # Transaction distribution
system.l2bus0.trans_dist::WriteReq               5271                       # Transaction distribution
system.l2bus0.trans_dist::WriteResp              5271                       # Transaction distribution
system.l2bus0.trans_dist::WritebackDirty        14672                       # Transaction distribution
system.l2bus0.trans_dist::WritebackClean        15113                       # Transaction distribution
system.l2bus0.trans_dist::CleanEvict             8417                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeReq              691                       # Transaction distribution
system.l2bus0.trans_dist::SCUpgradeReq            494                       # Transaction distribution
system.l2bus0.trans_dist::UpgradeResp            1185                       # Transaction distribution
system.l2bus0.trans_dist::ReadExReq             10521                       # Transaction distribution
system.l2bus0.trans_dist::ReadExResp            10521                       # Transaction distribution
system.l2bus0.trans_dist::ReadCleanReq          18325                       # Transaction distribution
system.l2bus0.trans_dist::ReadSharedReq         15814                       # Transaction distribution
system.l2bus0.pkt_count_system.cpu0.icache.mem_side::system.l2cache0.cpu_side          189                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        28462                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.icache.mem_side::system.l2cache0.cpu_side        35622                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side        31704                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.icache.mem_side::system.l2cache0.cpu_side         3374                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side         6709                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.icache.mem_side::system.l2cache0.cpu_side        12578                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side        37558                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_count::total                 156196                       # Packet count per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.icache.mem_side::system.l2cache0.cpu_side         6784                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu0.dcache.mem_side::system.l2cache0.cpu_side        66795                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.icache.mem_side::system.l2cache0.cpu_side      1496832                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu1.dcache.mem_side::system.l2cache0.cpu_side      1009113                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.icache.mem_side::system.l2cache0.cpu_side       128576                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu2.dcache.mem_side::system.l2cache0.cpu_side       224672                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.icache.mem_side::system.l2cache0.cpu_side       507840                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size_system.cpu3.dcache.mem_side::system.l2cache0.cpu_side      1355528                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.pkt_size::total                 4796140                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus0.snoops                            47096                       # Total snoops (count)
system.l2bus0.snoop_fanout::samples            149416                       # Request fanout histogram
system.l2bus0.snoop_fanout::mean             0.257496                       # Request fanout histogram
system.l2bus0.snoop_fanout::stdev            0.610525                       # Request fanout histogram
system.l2bus0.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus0.snoop_fanout::0                  120887     80.91%     80.91% # Request fanout histogram
system.l2bus0.snoop_fanout::1                   22103     14.79%     95.70% # Request fanout histogram
system.l2bus0.snoop_fanout::2                    3006      2.01%     97.71% # Request fanout histogram
system.l2bus0.snoop_fanout::3                    3321      2.22%     99.93% # Request fanout histogram
system.l2bus0.snoop_fanout::4                      99      0.07%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus0.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus0.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus0.snoop_fanout::total              149416                       # Request fanout histogram
system.l2bus1.snoop_filter.tot_requests           798                       # Total number of requests made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_requests          234                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_requests          480                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.snoop_filter.tot_snoops            1521                       # Total number of snoops made to the snoop filter.
system.l2bus1.snoop_filter.hit_single_snoops          508                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus1.snoop_filter.hit_multi_snoops         1013                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus1.trans_dist::ReadResp                392                       # Transaction distribution
system.l2bus1.trans_dist::WriteReq                  8                       # Transaction distribution
system.l2bus1.trans_dist::WriteResp                 8                       # Transaction distribution
system.l2bus1.trans_dist::WritebackDirty           46                       # Transaction distribution
system.l2bus1.trans_dist::WritebackClean           99                       # Transaction distribution
system.l2bus1.trans_dist::CleanEvict               28                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeReq               22                       # Transaction distribution
system.l2bus1.trans_dist::SCUpgradeReq             19                       # Transaction distribution
system.l2bus1.trans_dist::UpgradeResp              41                       # Transaction distribution
system.l2bus1.trans_dist::ReadExReq                13                       # Transaction distribution
system.l2bus1.trans_dist::ReadExResp               13                       # Transaction distribution
system.l2bus1.trans_dist::ReadCleanReq            249                       # Transaction distribution
system.l2bus1.trans_dist::ReadSharedReq           143                       # Transaction distribution
system.l2bus1.pkt_count_system.cpu4.icache.mem_side::system.l2cache1.cpu_side           36                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side           48                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.icache.mem_side::system.l2cache1.cpu_side          255                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side          187                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.icache.mem_side::system.l2cache1.cpu_side          248                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side          183                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.icache.mem_side::system.l2cache1.cpu_side           58                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side           66                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_count::total                   1081                       # Packet count per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.icache.mem_side::system.l2cache1.cpu_side         1152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu4.dcache.mem_side::system.l2cache1.cpu_side          976                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.icache.mem_side::system.l2cache1.cpu_side         9600                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu5.dcache.mem_side::system.l2cache1.cpu_side         5520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.icache.mem_side::system.l2cache1.cpu_side         9152                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu6.dcache.mem_side::system.l2cache1.cpu_side         5264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.icache.mem_side::system.l2cache1.cpu_side         2368                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size_system.cpu7.dcache.mem_side::system.l2cache1.cpu_side         1232                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.pkt_size::total                   35264                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus1.snoops                            56244                       # Total snoops (count)
system.l2bus1.snoop_fanout::samples             56769                       # Request fanout histogram
system.l2bus1.snoop_fanout::mean             0.082351                       # Request fanout histogram
system.l2bus1.snoop_fanout::stdev            0.480489                       # Request fanout histogram
system.l2bus1.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.l2bus1.snoop_fanout::0                   54735     96.42%     96.42% # Request fanout histogram
system.l2bus1.snoop_fanout::1                     659      1.16%     97.58% # Request fanout histogram
system.l2bus1.snoop_fanout::2                     610      1.07%     98.65% # Request fanout histogram
system.l2bus1.snoop_fanout::3                     264      0.47%     99.12% # Request fanout histogram
system.l2bus1.snoop_fanout::4                     501      0.88%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::5                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::7                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::8                       0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.l2bus1.snoop_fanout::min_value               0                       # Request fanout histogram
system.l2bus1.snoop_fanout::max_value               4                       # Request fanout histogram
system.l2bus1.snoop_fanout::total               56769                       # Request fanout histogram
system.l2cache0.tags.replacements               22893                       # number of replacements
system.l2cache0.tags.tagsinuse            4003.752469                       # Cycle average of tags in use
system.l2cache0.tags.total_refs              11896620                       # Total number of references to valid blocks.
system.l2cache0.tags.sampled_refs               26863                       # Sample count of references to valid blocks.
system.l2cache0.tags.avg_refs              442.862674                       # Average number of references to valid blocks.
system.l2cache0.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache0.tags.occ_blocks::writebacks  1300.617171                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.inst    56.212825                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus0.data    55.815804                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.inst   798.923832                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus1.data   862.277418                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.inst   137.089829                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus2.data   142.518871                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.inst   211.370604                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_blocks::switch_cpus3.data   438.926116                       # Average occupied blocks per requestor
system.l2cache0.tags.occ_percent::writebacks     0.317533                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.inst     0.013724                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus0.data     0.013627                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.inst     0.195050                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus1.data     0.210517                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.inst     0.033469                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus2.data     0.034795                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.inst     0.051604                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::switch_cpus3.data     0.107160                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_percent::total      0.977479                       # Average percentage of cache occupancy
system.l2cache0.tags.occ_task_id_blocks::1024         3970                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::0          884                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::1         2952                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::2          130                       # Occupied blocks per task id
system.l2cache0.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.l2cache0.tags.occ_task_id_percent::1024     0.969238                       # Percentage of cache occupancy per task id
system.l2cache0.tags.tag_accesses              689978                       # Number of tag accesses
system.l2cache0.tags.data_accesses             689978                       # Number of data accesses
system.l2cache0.WritebackDirty_hits::writebacks        14672                       # number of WritebackDirty hits
system.l2cache0.WritebackDirty_hits::total        14672                       # number of WritebackDirty hits
system.l2cache0.WritebackClean_hits::writebacks        15113                       # number of WritebackClean hits
system.l2cache0.WritebackClean_hits::total        15113                       # number of WritebackClean hits
system.l2cache0.UpgradeReq_hits::switch_cpus0.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus1.data            1                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus2.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::switch_cpus3.data            4                       # number of UpgradeReq hits
system.l2cache0.UpgradeReq_hits::total             10                       # number of UpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus0.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus1.data            3                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::switch_cpus2.data            1                       # number of SCUpgradeReq hits
system.l2cache0.SCUpgradeReq_hits::total            5                       # number of SCUpgradeReq hits
system.l2cache0.ReadExReq_hits::switch_cpus1.data          738                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus2.data           98                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::switch_cpus3.data          578                       # number of ReadExReq hits
system.l2cache0.ReadExReq_hits::total            1414                       # number of ReadExReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus0.inst           35                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus1.inst         9245                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus2.inst          788                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::switch_cpus3.inst         2879                       # number of ReadCleanReq hits
system.l2cache0.ReadCleanReq_hits::total        12947                       # number of ReadCleanReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus0.data           19                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus1.data         3259                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus2.data          848                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::switch_cpus3.data         2507                       # number of ReadSharedReq hits
system.l2cache0.ReadSharedReq_hits::total         6633                       # number of ReadSharedReq hits
system.l2cache0.demand_hits::switch_cpus0.inst           35                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus0.data           19                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.inst         9245                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus1.data         3997                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.inst          788                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus2.data          946                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.inst         2879                       # number of demand (read+write) hits
system.l2cache0.demand_hits::switch_cpus3.data         3085                       # number of demand (read+write) hits
system.l2cache0.demand_hits::total              20994                       # number of demand (read+write) hits
system.l2cache0.overall_hits::switch_cpus0.inst           35                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus0.data           19                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.inst         9245                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus1.data         3997                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.inst          788                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus2.data          946                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.inst         2879                       # number of overall hits
system.l2cache0.overall_hits::switch_cpus3.data         3085                       # number of overall hits
system.l2cache0.overall_hits::total             20994                       # number of overall hits
system.l2cache0.UpgradeReq_misses::switch_cpus0.data          267                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus1.data          151                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus2.data            3                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::switch_cpus3.data            8                       # number of UpgradeReq misses
system.l2cache0.UpgradeReq_misses::total          429                       # number of UpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus0.data            3                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus1.data           85                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::switch_cpus3.data            4                       # number of SCUpgradeReq misses
system.l2cache0.SCUpgradeReq_misses::total           93                       # number of SCUpgradeReq misses
system.l2cache0.ReadExReq_misses::switch_cpus0.data           13                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus1.data         2152                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus2.data          554                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::switch_cpus3.data         6320                       # number of ReadExReq misses
system.l2cache0.ReadExReq_misses::total          9039                       # number of ReadExReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus0.inst           48                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus1.inst         2989                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus2.inst          577                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::switch_cpus3.inst         1764                       # number of ReadCleanReq misses
system.l2cache0.ReadCleanReq_misses::total         5378                       # number of ReadCleanReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus0.data           32                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus1.data         3846                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus2.data          793                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::switch_cpus3.data         3228                       # number of ReadSharedReq misses
system.l2cache0.ReadSharedReq_misses::total         7899                       # number of ReadSharedReq misses
system.l2cache0.demand_misses::switch_cpus0.inst           48                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus0.data           45                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.inst         2989                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus1.data         5998                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.inst          577                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus2.data         1347                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.inst         1764                       # number of demand (read+write) misses
system.l2cache0.demand_misses::switch_cpus3.data         9548                       # number of demand (read+write) misses
system.l2cache0.demand_misses::total            22316                       # number of demand (read+write) misses
system.l2cache0.overall_misses::switch_cpus0.inst           48                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus0.data           45                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.inst         2989                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus1.data         5998                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.inst          577                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus2.data         1347                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.inst         1764                       # number of overall misses
system.l2cache0.overall_misses::switch_cpus3.data         9548                       # number of overall misses
system.l2cache0.overall_misses::total           22316                       # number of overall misses
system.l2cache0.WritebackDirty_accesses::writebacks        14672                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackDirty_accesses::total        14672                       # number of WritebackDirty accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::writebacks        15113                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.WritebackClean_accesses::total        15113                       # number of WritebackClean accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus0.data          268                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus1.data          152                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus2.data            7                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::switch_cpus3.data           12                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.UpgradeReq_accesses::total          439                       # number of UpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus0.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus1.data           88                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus2.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::switch_cpus3.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.SCUpgradeReq_accesses::total           98                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus0.data           13                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus1.data         2890                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus2.data          652                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::switch_cpus3.data         6898                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadExReq_accesses::total        10453                       # number of ReadExReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus0.inst           83                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus1.inst        12234                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus2.inst         1365                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::switch_cpus3.inst         4643                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadCleanReq_accesses::total        18325                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus0.data           51                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus1.data         7105                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus2.data         1641                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::switch_cpus3.data         5735                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.ReadSharedReq_accesses::total        14532                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache0.demand_accesses::switch_cpus0.inst           83                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus0.data           64                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.inst        12234                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus1.data         9995                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.inst         1365                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus2.data         2293                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.inst         4643                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::switch_cpus3.data        12633                       # number of demand (read+write) accesses
system.l2cache0.demand_accesses::total          43310                       # number of demand (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.inst           83                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus0.data           64                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.inst        12234                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus1.data         9995                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.inst         1365                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus2.data         2293                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.inst         4643                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::switch_cpus3.data        12633                       # number of overall (read+write) accesses
system.l2cache0.overall_accesses::total         43310                       # number of overall (read+write) accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus0.data     0.996269                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus1.data     0.993421                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus2.data     0.428571                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::switch_cpus3.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2cache0.UpgradeReq_miss_rate::total     0.977221                       # miss rate for UpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus0.data     0.750000                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus1.data     0.965909                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus2.data     0.500000                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache0.SCUpgradeReq_miss_rate::total     0.948980                       # miss rate for SCUpgradeReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus1.data     0.744637                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus2.data     0.849693                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::switch_cpus3.data     0.916208                       # miss rate for ReadExReq accesses
system.l2cache0.ReadExReq_miss_rate::total     0.864728                       # miss rate for ReadExReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus0.inst     0.578313                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus1.inst     0.244319                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus2.inst     0.422711                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::switch_cpus3.inst     0.379927                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadCleanReq_miss_rate::total     0.293479                       # miss rate for ReadCleanReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus0.data     0.627451                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus1.data     0.541309                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus2.data     0.483242                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::switch_cpus3.data     0.562860                       # miss rate for ReadSharedReq accesses
system.l2cache0.ReadSharedReq_miss_rate::total     0.543559                       # miss rate for ReadSharedReq accesses
system.l2cache0.demand_miss_rate::switch_cpus0.inst     0.578313                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus0.data     0.703125                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.inst     0.244319                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus1.data     0.600100                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.inst     0.422711                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus2.data     0.587440                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.inst     0.379927                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::switch_cpus3.data     0.755798                       # miss rate for demand accesses
system.l2cache0.demand_miss_rate::total      0.515262                       # miss rate for demand accesses
system.l2cache0.overall_miss_rate::switch_cpus0.inst     0.578313                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus0.data     0.703125                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.inst     0.244319                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus1.data     0.600100                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.inst     0.422711                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus2.data     0.587440                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.inst     0.379927                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::switch_cpus3.data     0.755798                       # miss rate for overall accesses
system.l2cache0.overall_miss_rate::total     0.515262                       # miss rate for overall accesses
system.l2cache0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache0.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache0.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache0.fast_writes                         0                       # number of fast writes performed
system.l2cache0.cache_copies                        0                       # number of cache copies performed
system.l2cache0.writebacks::writebacks           8317                       # number of writebacks
system.l2cache0.writebacks::total                8317                       # number of writebacks
system.l2cache0.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.l2cache1.tags.replacements                  29                       # number of replacements
system.l2cache1.tags.tagsinuse            3492.498779                       # Cycle average of tags in use
system.l2cache1.tags.total_refs              11225627                       # Total number of references to valid blocks.
system.l2cache1.tags.sampled_refs                3234                       # Sample count of references to valid blocks.
system.l2cache1.tags.avg_refs             3471.127706                       # Average number of references to valid blocks.
system.l2cache1.tags.warmup_cycle                   0                       # Cycle when the warmup percentage was hit.
system.l2cache1.tags.occ_blocks::writebacks  1956.677137                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.inst   411.114611                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus4.data   382.257030                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.inst   171.043111                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus5.data   138.892851                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.inst    63.746727                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus6.data   140.305116                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.inst    95.720093                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_blocks::switch_cpus7.data   132.742104                       # Average occupied blocks per requestor
system.l2cache1.tags.occ_percent::writebacks     0.477704                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.inst     0.100370                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus4.data     0.093324                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.inst     0.041759                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus5.data     0.033909                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.inst     0.015563                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus6.data     0.034254                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.inst     0.023369                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::switch_cpus7.data     0.032408                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_percent::total      0.852661                       # Average percentage of cache occupancy
system.l2cache1.tags.occ_task_id_blocks::1024         3205                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::2          548                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::3          543                       # Occupied blocks per task id
system.l2cache1.tags.age_task_id_blocks_1024::4         2114                       # Occupied blocks per task id
system.l2cache1.tags.occ_task_id_percent::1024     0.782471                       # Percentage of cache occupancy per task id
system.l2cache1.tags.tag_accesses                5011                       # Number of tag accesses
system.l2cache1.tags.data_accesses               5011                       # Number of data accesses
system.l2cache1.WritebackDirty_hits::writebacks           46                       # number of WritebackDirty hits
system.l2cache1.WritebackDirty_hits::total           46                       # number of WritebackDirty hits
system.l2cache1.WritebackClean_hits::writebacks           99                       # number of WritebackClean hits
system.l2cache1.WritebackClean_hits::total           99                       # number of WritebackClean hits
system.l2cache1.ReadExReq_hits::switch_cpus5.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::switch_cpus6.data            1                       # number of ReadExReq hits
system.l2cache1.ReadExReq_hits::total               2                       # number of ReadExReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus4.inst           11                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus5.inst          103                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus6.inst           97                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::switch_cpus7.inst           18                       # number of ReadCleanReq hits
system.l2cache1.ReadCleanReq_hits::total          229                       # number of ReadCleanReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus4.data            4                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus5.data           44                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus6.data           47                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::switch_cpus7.data            9                       # number of ReadSharedReq hits
system.l2cache1.ReadSharedReq_hits::total          104                       # number of ReadSharedReq hits
system.l2cache1.demand_hits::switch_cpus4.inst           11                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus4.data            4                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.inst          103                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus5.data           45                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.inst           97                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus6.data           48                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.inst           18                       # number of demand (read+write) hits
system.l2cache1.demand_hits::switch_cpus7.data            9                       # number of demand (read+write) hits
system.l2cache1.demand_hits::total                335                       # number of demand (read+write) hits
system.l2cache1.overall_hits::switch_cpus4.inst           11                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus4.data            4                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.inst          103                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus5.data           45                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.inst           97                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus6.data           48                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.inst           18                       # number of overall hits
system.l2cache1.overall_hits::switch_cpus7.data            9                       # number of overall hits
system.l2cache1.overall_hits::total               335                       # number of overall hits
system.l2cache1.UpgradeReq_misses::switch_cpus4.data            4                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus5.data            6                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus6.data            3                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::switch_cpus7.data            8                       # number of UpgradeReq misses
system.l2cache1.UpgradeReq_misses::total           21                       # number of UpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus4.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus5.data            5                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus6.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::switch_cpus7.data            4                       # number of SCUpgradeReq misses
system.l2cache1.SCUpgradeReq_misses::total           17                       # number of SCUpgradeReq misses
system.l2cache1.ReadExReq_misses::switch_cpus4.data            1                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus5.data            4                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus6.data            4                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::switch_cpus7.data            2                       # number of ReadExReq misses
system.l2cache1.ReadExReq_misses::total            11                       # number of ReadExReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus4.inst            7                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus5.inst            2                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus6.inst            8                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::switch_cpus7.inst            3                       # number of ReadCleanReq misses
system.l2cache1.ReadCleanReq_misses::total           20                       # number of ReadCleanReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus4.data            7                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus5.data           16                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus6.data            9                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::switch_cpus7.data            3                       # number of ReadSharedReq misses
system.l2cache1.ReadSharedReq_misses::total           35                       # number of ReadSharedReq misses
system.l2cache1.demand_misses::switch_cpus4.inst            7                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus4.data            8                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.inst            2                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus5.data           20                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.inst            8                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus6.data           13                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.inst            3                       # number of demand (read+write) misses
system.l2cache1.demand_misses::switch_cpus7.data            5                       # number of demand (read+write) misses
system.l2cache1.demand_misses::total               66                       # number of demand (read+write) misses
system.l2cache1.overall_misses::switch_cpus4.inst            7                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus4.data            8                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.inst            2                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus5.data           20                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.inst            8                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus6.data           13                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.inst            3                       # number of overall misses
system.l2cache1.overall_misses::switch_cpus7.data            5                       # number of overall misses
system.l2cache1.overall_misses::total              66                       # number of overall misses
system.l2cache1.WritebackDirty_accesses::writebacks           46                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackDirty_accesses::total           46                       # number of WritebackDirty accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::writebacks           99                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.WritebackClean_accesses::total           99                       # number of WritebackClean accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus4.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus5.data            6                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus6.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::switch_cpus7.data            8                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.UpgradeReq_accesses::total           21                       # number of UpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus4.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus5.data            5                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus6.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::switch_cpus7.data            4                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.SCUpgradeReq_accesses::total           17                       # number of SCUpgradeReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus4.data            1                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus5.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus6.data            5                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::switch_cpus7.data            2                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadExReq_accesses::total           13                       # number of ReadExReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus4.inst           18                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus5.inst          105                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus6.inst          105                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::switch_cpus7.inst           21                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadCleanReq_accesses::total          249                       # number of ReadCleanReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus4.data           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus5.data           60                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus6.data           56                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::switch_cpus7.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.ReadSharedReq_accesses::total          139                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache1.demand_accesses::switch_cpus4.inst           18                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus4.data           12                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.inst          105                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus5.data           65                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.inst          105                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus6.data           61                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.inst           21                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::switch_cpus7.data           14                       # number of demand (read+write) accesses
system.l2cache1.demand_accesses::total            401                       # number of demand (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.inst           18                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus4.data           12                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.inst          105                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus5.data           65                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.inst          105                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus6.data           61                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.inst           21                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::switch_cpus7.data           14                       # number of overall (read+write) accesses
system.l2cache1.overall_accesses::total           401                       # number of overall (read+write) accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.l2cache1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus5.data     0.800000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus6.data     0.800000                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l2cache1.ReadExReq_miss_rate::total     0.846154                       # miss rate for ReadExReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus4.inst     0.388889                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus5.inst     0.019048                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus6.inst     0.076190                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::switch_cpus7.inst     0.142857                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadCleanReq_miss_rate::total     0.080321                       # miss rate for ReadCleanReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus4.data     0.636364                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus5.data     0.266667                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus6.data     0.160714                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::switch_cpus7.data     0.250000                       # miss rate for ReadSharedReq accesses
system.l2cache1.ReadSharedReq_miss_rate::total     0.251799                       # miss rate for ReadSharedReq accesses
system.l2cache1.demand_miss_rate::switch_cpus4.inst     0.388889                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus4.data     0.666667                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.inst     0.019048                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus5.data     0.307692                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.inst     0.076190                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus6.data     0.213115                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.inst     0.142857                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::switch_cpus7.data     0.357143                       # miss rate for demand accesses
system.l2cache1.demand_miss_rate::total      0.164589                       # miss rate for demand accesses
system.l2cache1.overall_miss_rate::switch_cpus4.inst     0.388889                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus4.data     0.666667                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.inst     0.019048                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus5.data     0.307692                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.inst     0.076190                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus6.data     0.213115                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.inst     0.142857                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::switch_cpus7.data     0.357143                       # miss rate for overall accesses
system.l2cache1.overall_miss_rate::total     0.164589                       # miss rate for overall accesses
system.l2cache1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.l2cache1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache1.blocked::no_mshrs                   0                       # number of cycles access was blocked
system.l2cache1.blocked::no_targets                 0                       # number of cycles access was blocked
system.l2cache1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache1.fast_writes                         0                       # number of fast writes performed
system.l2cache1.cache_copies                        0                       # number of cache copies performed
system.l2cache1.writebacks::writebacks             18                       # number of writebacks
system.l2cache1.writebacks::total                  18                       # number of writebacks
system.l2cache1.no_allocate_misses                  0                       # Number of misses that were no-allocate
system.membus0.trans_dist::ReadReq               7881                       # Transaction distribution
system.membus0.trans_dist::ReadResp             21202                       # Transaction distribution
system.membus0.trans_dist::WriteReq              5279                       # Transaction distribution
system.membus0.trans_dist::WriteResp             5279                       # Transaction distribution
system.membus0.trans_dist::WritebackDirty         8331                       # Transaction distribution
system.membus0.trans_dist::CleanEvict            9967                       # Transaction distribution
system.membus0.trans_dist::UpgradeReq             706                       # Transaction distribution
system.membus0.trans_dist::SCUpgradeReq           500                       # Transaction distribution
system.membus0.trans_dist::UpgradeResp            556                       # Transaction distribution
system.membus0.trans_dist::ReadExReq             9094                       # Transaction distribution
system.membus0.trans_dist::ReadExResp            9026                       # Transaction distribution
system.membus0.trans_dist::ReadSharedReq        13321                       # Transaction distribution
system.membus0.pkt_count_system.l2cache0.mem_side::system.mem_ctrls0.port        28335                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side        36335                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::system.bridge.slave        26304                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.l2cache0.mem_side::total        90974                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port          152                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::system.bridge.slave           16                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count_system.numa_caches_upward0.mem_side::total          168                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_count::total                 91142                       # Packet count per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.mem_ctrls0.port       812864                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.numa_caches_downward0.cpu_side      1146816                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::system.bridge.slave        31660                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.l2cache0.mem_side::total      1991340                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.mem_ctrls0.port         3712                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::system.bridge.slave           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size_system.numa_caches_upward0.mem_side::total         3776                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.pkt_size::total                1995116                       # Cumulative packet size per connected master and slave (bytes)
system.membus0.snoops                           24086                       # Total snoops (count)
system.membus0.snoop_fanout::samples            80064                       # Request fanout histogram
system.membus0.snoop_fanout::mean            2.300734                       # Request fanout histogram
system.membus0.snoop_fanout::stdev           0.458580                       # Request fanout histogram
system.membus0.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::1                      0      0.00%      0.00% # Request fanout histogram
system.membus0.snoop_fanout::2                  55986     69.93%     69.93% # Request fanout histogram
system.membus0.snoop_fanout::3                  24078     30.07%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus0.snoop_fanout::min_value              2                       # Request fanout histogram
system.membus0.snoop_fanout::max_value              3                       # Request fanout histogram
system.membus0.snoop_fanout::total              80064                       # Request fanout histogram
system.membus1.trans_dist::ReadResp              6445                       # Transaction distribution
system.membus1.trans_dist::WriteReq                 8                       # Transaction distribution
system.membus1.trans_dist::WriteResp                8                       # Transaction distribution
system.membus1.trans_dist::WritebackDirty         5663                       # Transaction distribution
system.membus1.trans_dist::CleanEvict            5466                       # Transaction distribution
system.membus1.trans_dist::UpgradeReq             377                       # Transaction distribution
system.membus1.trans_dist::SCUpgradeReq            47                       # Transaction distribution
system.membus1.trans_dist::UpgradeResp            170                       # Transaction distribution
system.membus1.trans_dist::ReadExReq             5919                       # Transaction distribution
system.membus1.trans_dist::ReadExResp            5861                       # Transaction distribution
system.membus1.trans_dist::ReadSharedReq         6445                       # Transaction distribution
system.membus1.pkt_count_system.l2cache1.mem_side::system.mem_ctrls1.port           90                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side          161                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.l2cache1.mem_side::total          251                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port        36158                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count_system.numa_caches_upward1.mem_side::total        36158                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_count::total                 36409                       # Packet count per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.mem_ctrls1.port         2112                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::system.numa_caches_downward1.cpu_side         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.l2cache1.mem_side::total         5440                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::system.mem_ctrls1.port      1144640                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size_system.numa_caches_upward1.mem_side::total      1144640                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.pkt_size::total                1150080                       # Cumulative packet size per connected master and slave (bytes)
system.membus1.snoops                           32274                       # Total snoops (count)
system.membus1.snoop_fanout::samples            56073                       # Request fanout histogram
system.membus1.snoop_fanout::mean            1.571148                       # Request fanout histogram
system.membus1.snoop_fanout::stdev           0.494916                       # Request fanout histogram
system.membus1.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.membus1.snoop_fanout::1                  24047     42.89%     42.89% # Request fanout histogram
system.membus1.snoop_fanout::2                  32026     57.11%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.membus1.snoop_fanout::min_value              1                       # Request fanout histogram
system.membus1.snoop_fanout::max_value              2                       # Request fanout histogram
system.membus1.snoop_fanout::total              56073                       # Request fanout histogram
system.numa_caches_downward0.tags.replacements        12018                       # number of replacements
system.numa_caches_downward0.tags.tagsinuse    15.426650                       # Cycle average of tags in use
system.numa_caches_downward0.tags.total_refs           30                       # Total number of references to valid blocks.
system.numa_caches_downward0.tags.sampled_refs        12034                       # Sample count of references to valid blocks.
system.numa_caches_downward0.tags.avg_refs     0.002493                       # Average number of references to valid blocks.
system.numa_caches_downward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward0.tags.occ_blocks::writebacks    10.379697                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus0.data     0.021492                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.inst     0.410644                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus1.data     2.604945                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.inst     0.088192                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus2.data     0.252453                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.inst     0.170800                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_blocks::switch_cpus3.data     1.498428                       # Average occupied blocks per requestor
system.numa_caches_downward0.tags.occ_percent::writebacks     0.648731                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus0.data     0.001343                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.inst     0.025665                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus1.data     0.162809                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.inst     0.005512                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus2.data     0.015778                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.inst     0.010675                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::switch_cpus3.data     0.093652                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_percent::total     0.964166                       # Average percentage of cache occupancy
system.numa_caches_downward0.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_downward0.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_downward0.tags.tag_accesses       206980                       # Number of tag accesses
system.numa_caches_downward0.tags.data_accesses       206980                       # Number of data accesses
system.numa_caches_downward0.WritebackDirty_hits::writebacks         5659                       # number of WritebackDirty hits
system.numa_caches_downward0.WritebackDirty_hits::total         5659                       # number of WritebackDirty hits
system.numa_caches_downward0.ReadExReq_hits::switch_cpus3.data            5                       # number of ReadExReq hits
system.numa_caches_downward0.ReadExReq_hits::total            5                       # number of ReadExReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus1.data            2                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus2.data            1                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::switch_cpus3.data            3                       # number of ReadSharedReq hits
system.numa_caches_downward0.ReadSharedReq_hits::total            6                       # number of ReadSharedReq hits
system.numa_caches_downward0.demand_hits::switch_cpus1.data            2                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus2.data            1                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::switch_cpus3.data            8                       # number of demand (read+write) hits
system.numa_caches_downward0.demand_hits::total           11                       # number of demand (read+write) hits
system.numa_caches_downward0.overall_hits::switch_cpus1.data            2                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus2.data            1                       # number of overall hits
system.numa_caches_downward0.overall_hits::switch_cpus3.data            8                       # number of overall hits
system.numa_caches_downward0.overall_hits::total           11                       # number of overall hits
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus0.data           78                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus1.data           34                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::switch_cpus3.data            7                       # number of UpgradeReq misses
system.numa_caches_downward0.UpgradeReq_misses::total          121                       # number of UpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus1.data            7                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.numa_caches_downward0.SCUpgradeReq_misses::total           11                       # number of SCUpgradeReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus1.data         1372                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus2.data           33                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::switch_cpus3.data         4447                       # number of ReadExReq misses
system.numa_caches_downward0.ReadExReq_misses::total         5852                       # number of ReadExReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus0.data           15                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.inst          652                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus1.data         2547                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus2.data          482                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.inst          171                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::switch_cpus3.data         2477                       # number of ReadSharedReq misses
system.numa_caches_downward0.ReadSharedReq_misses::total         6397                       # number of ReadSharedReq misses
system.numa_caches_downward0.demand_misses::switch_cpus0.data           15                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.inst          652                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus1.data         3919                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus2.data          515                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.inst          171                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::switch_cpus3.data         6924                       # number of demand (read+write) misses
system.numa_caches_downward0.demand_misses::total        12249                       # number of demand (read+write) misses
system.numa_caches_downward0.overall_misses::switch_cpus0.data           15                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.inst          652                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus1.data         3919                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus2.data          515                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.inst          171                       # number of overall misses
system.numa_caches_downward0.overall_misses::switch_cpus3.data         6924                       # number of overall misses
system.numa_caches_downward0.overall_misses::total        12249                       # number of overall misses
system.numa_caches_downward0.WritebackDirty_accesses::writebacks         5659                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.WritebackDirty_accesses::total         5659                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus0.data           78                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.UpgradeReq_accesses::total          121                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.SCUpgradeReq_accesses::total           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus1.data         1372                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus2.data           33                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::switch_cpus3.data         4452                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadExReq_accesses::total         5857                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus0.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.inst          652                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus1.data         2549                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus2.data          483                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.inst          171                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::switch_cpus3.data         2480                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.ReadSharedReq_accesses::total         6403                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward0.demand_accesses::switch_cpus0.data           15                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.inst          652                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus1.data         3921                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus2.data          516                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.inst          171                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::switch_cpus3.data         6932                       # number of demand (read+write) accesses
system.numa_caches_downward0.demand_accesses::total        12260                       # number of demand (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus0.data           15                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.inst          652                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus1.data         3921                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus2.data          516                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.inst          171                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::switch_cpus3.data         6932                       # number of overall (read+write) accesses
system.numa_caches_downward0.overall_accesses::total        12260                       # number of overall (read+write) accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::switch_cpus3.data     0.998877                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadExReq_miss_rate::total     0.999146                       # miss rate for ReadExReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus1.data     0.999215                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus2.data     0.997930                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::switch_cpus3.data     0.998790                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.ReadSharedReq_miss_rate::total     0.999063                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus1.data     0.999490                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus2.data     0.998062                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::switch_cpus3.data     0.998846                       # miss rate for demand accesses
system.numa_caches_downward0.demand_miss_rate::total     0.999103                       # miss rate for demand accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus1.data     0.999490                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus2.data     0.998062                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::switch_cpus3.data     0.998846                       # miss rate for overall accesses
system.numa_caches_downward0.overall_miss_rate::total     0.999103                       # miss rate for overall accesses
system.numa_caches_downward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward0.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward0.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward0.writebacks::writebacks         5654                       # number of writebacks
system.numa_caches_downward0.writebacks::total         5654                       # number of writebacks
system.numa_caches_downward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_downward1.tags.replacements           37                       # number of replacements
system.numa_caches_downward1.tags.tagsinuse    15.154041                       # Cycle average of tags in use
system.numa_caches_downward1.tags.total_refs            6                       # Total number of references to valid blocks.
system.numa_caches_downward1.tags.sampled_refs           51                       # Sample count of references to valid blocks.
system.numa_caches_downward1.tags.avg_refs     0.117647                       # Average number of references to valid blocks.
system.numa_caches_downward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_downward1.tags.occ_blocks::writebacks     3.995555                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.inst     1.681343                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus4.data     0.523765                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.inst     0.326714                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus5.data     0.130921                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.inst     0.892289                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus6.data     6.883359                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.inst     0.720093                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_blocks::switch_cpus7.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_downward1.tags.occ_percent::writebacks     0.249722                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.inst     0.105084                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus4.data     0.032735                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.inst     0.020420                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus5.data     0.008183                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.inst     0.055768                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus6.data     0.430210                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.inst     0.045006                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::switch_cpus7.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_percent::total     0.947128                       # Average percentage of cache occupancy
system.numa_caches_downward1.tags.occ_task_id_blocks::1024           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.age_task_id_blocks_1024::2           14                       # Occupied blocks per task id
system.numa_caches_downward1.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.numa_caches_downward1.tags.tag_accesses          675                       # Number of tag accesses
system.numa_caches_downward1.tags.data_accesses          675                       # Number of data accesses
system.numa_caches_downward1.WritebackDirty_hits::writebacks            7                       # number of WritebackDirty hits
system.numa_caches_downward1.WritebackDirty_hits::total            7                       # number of WritebackDirty hits
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus5.data            4                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus6.data            2                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::switch_cpus7.data            3                       # number of UpgradeReq misses
system.numa_caches_downward1.UpgradeReq_misses::total           11                       # number of UpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus4.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus5.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus6.data            2                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::switch_cpus7.data            3                       # number of SCUpgradeReq misses
system.numa_caches_downward1.SCUpgradeReq_misses::total           10                       # number of SCUpgradeReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.inst            7                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus4.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.inst            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus5.data           12                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.inst            8                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus6.data            5                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.inst            3                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::switch_cpus7.data            2                       # number of ReadSharedReq misses
system.numa_caches_downward1.ReadSharedReq_misses::total           44                       # number of ReadSharedReq misses
system.numa_caches_downward1.demand_misses::switch_cpus4.inst            7                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus4.data            5                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.inst            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus5.data           12                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.inst            8                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus6.data            5                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.inst            3                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::switch_cpus7.data            2                       # number of demand (read+write) misses
system.numa_caches_downward1.demand_misses::total           44                       # number of demand (read+write) misses
system.numa_caches_downward1.overall_misses::switch_cpus4.inst            7                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus4.data            5                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.inst            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus5.data           12                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.inst            8                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus6.data            5                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.inst            3                       # number of overall misses
system.numa_caches_downward1.overall_misses::switch_cpus7.data            2                       # number of overall misses
system.numa_caches_downward1.overall_misses::total           44                       # number of overall misses
system.numa_caches_downward1.WritebackDirty_accesses::writebacks            7                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.WritebackDirty_accesses::total            7                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus4.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus5.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus6.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::switch_cpus7.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.UpgradeReq_accesses::total           11                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus4.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus5.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus6.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::switch_cpus7.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.SCUpgradeReq_accesses::total           10                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.inst            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus4.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus5.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus6.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::switch_cpus7.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.ReadSharedReq_accesses::total           44                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_downward1.demand_accesses::switch_cpus4.inst            7                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus4.data            5                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.inst            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus5.data           12                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.inst            8                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus6.data            5                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.inst            3                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::switch_cpus7.data            2                       # number of demand (read+write) accesses
system.numa_caches_downward1.demand_accesses::total           44                       # number of demand (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.inst            7                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus4.data            5                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.inst            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus5.data           12                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.inst            8                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus6.data            5                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.inst            3                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::switch_cpus7.data            2                       # number of overall (read+write) accesses
system.numa_caches_downward1.overall_accesses::total           44                       # number of overall (read+write) accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_downward1.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_downward1.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_downward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_downward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_downward1.fast_writes            0                       # number of fast writes performed
system.numa_caches_downward1.cache_copies            0                       # number of cache copies performed
system.numa_caches_downward1.writebacks::writebacks           11                       # number of writebacks
system.numa_caches_downward1.writebacks::total           11                       # number of writebacks
system.numa_caches_downward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward0.tags.replacements           41                       # number of replacements
system.numa_caches_upward0.tags.tagsinuse    15.279827                       # Cycle average of tags in use
system.numa_caches_upward0.tags.total_refs            6                       # Total number of references to valid blocks.
system.numa_caches_upward0.tags.sampled_refs           54                       # Sample count of references to valid blocks.
system.numa_caches_upward0.tags.avg_refs     0.111111                       # Average number of references to valid blocks.
system.numa_caches_upward0.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward0.tags.occ_blocks::writebacks     5.215806                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.inst     1.441259                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus4.data     0.523765                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.inst     0.086628                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus5.data     0.130497                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.inst     0.892194                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus6.data     6.269582                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.inst     0.720093                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_blocks::switch_cpus7.data     0.000003                       # Average occupied blocks per requestor
system.numa_caches_upward0.tags.occ_percent::writebacks     0.325988                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.inst     0.090079                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus4.data     0.032735                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.inst     0.005414                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus5.data     0.008156                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.inst     0.055762                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus6.data     0.391849                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.inst     0.045006                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::switch_cpus7.data     0.000000                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_percent::total     0.954989                       # Average percentage of cache occupancy
system.numa_caches_upward0.tags.occ_task_id_blocks::1024           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.numa_caches_upward0.tags.occ_task_id_percent::1024     0.812500                       # Percentage of cache occupancy per task id
system.numa_caches_upward0.tags.tag_accesses          711                       # Number of tag accesses
system.numa_caches_upward0.tags.data_accesses          711                       # Number of data accesses
system.numa_caches_upward0.WritebackDirty_hits::writebacks           11                       # number of WritebackDirty hits
system.numa_caches_upward0.WritebackDirty_hits::total           11                       # number of WritebackDirty hits
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus4.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus5.data            4                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus6.data            2                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::switch_cpus7.data            3                       # number of UpgradeReq misses
system.numa_caches_upward0.UpgradeReq_misses::total           11                       # number of UpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus4.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus5.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus6.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::switch_cpus7.data            3                       # number of SCUpgradeReq misses
system.numa_caches_upward0.SCUpgradeReq_misses::total           10                       # number of SCUpgradeReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.inst            7                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus4.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.inst            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus5.data           12                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.inst            8                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus6.data            5                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.inst            3                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::switch_cpus7.data            2                       # number of ReadSharedReq misses
system.numa_caches_upward0.ReadSharedReq_misses::total           44                       # number of ReadSharedReq misses
system.numa_caches_upward0.demand_misses::switch_cpus4.inst            7                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus4.data            5                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.inst            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus5.data           12                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.inst            8                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus6.data            5                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.inst            3                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::switch_cpus7.data            2                       # number of demand (read+write) misses
system.numa_caches_upward0.demand_misses::total           44                       # number of demand (read+write) misses
system.numa_caches_upward0.overall_misses::switch_cpus4.inst            7                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus4.data            5                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.inst            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus5.data           12                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.inst            8                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus6.data            5                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.inst            3                       # number of overall misses
system.numa_caches_upward0.overall_misses::switch_cpus7.data            2                       # number of overall misses
system.numa_caches_upward0.overall_misses::total           44                       # number of overall misses
system.numa_caches_upward0.WritebackDirty_accesses::writebacks           11                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.WritebackDirty_accesses::total           11                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus4.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus5.data            4                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus6.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::switch_cpus7.data            3                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.UpgradeReq_accesses::total           11                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus4.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus5.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus6.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::switch_cpus7.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.SCUpgradeReq_accesses::total           10                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.inst            7                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus4.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.inst            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus5.data           12                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.inst            8                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus6.data            5                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.inst            3                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::switch_cpus7.data            2                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.ReadSharedReq_accesses::total           44                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward0.demand_accesses::switch_cpus4.inst            7                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus4.data            5                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.inst            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus5.data           12                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.inst            8                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus6.data            5                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.inst            3                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::switch_cpus7.data            2                       # number of demand (read+write) accesses
system.numa_caches_upward0.demand_accesses::total           44                       # number of demand (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.inst            7                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus4.data            5                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.inst            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus5.data           12                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.inst            8                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus6.data            5                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.inst            3                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::switch_cpus7.data            2                       # number of overall (read+write) accesses
system.numa_caches_upward0.overall_accesses::total           44                       # number of overall (read+write) accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus4.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus5.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus6.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::switch_cpus7.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus4.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus5.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus6.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.ReadSharedReq_miss_rate::total            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus4.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus5.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus6.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::switch_cpus7.data            1                       # miss rate for demand accesses
system.numa_caches_upward0.demand_miss_rate::total            1                       # miss rate for demand accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus4.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus5.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus6.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::switch_cpus7.data            1                       # miss rate for overall accesses
system.numa_caches_upward0.overall_miss_rate::total            1                       # miss rate for overall accesses
system.numa_caches_upward0.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward0.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward0.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward0.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward0.writebacks::writebacks           14                       # number of writebacks
system.numa_caches_upward0.writebacks::total           14                       # number of writebacks
system.numa_caches_upward0.no_allocate_misses            0                       # Number of misses that were no-allocate
system.numa_caches_upward1.tags.replacements        12009                       # number of replacements
system.numa_caches_upward1.tags.tagsinuse    15.481840                       # Cycle average of tags in use
system.numa_caches_upward1.tags.total_refs           27                       # Total number of references to valid blocks.
system.numa_caches_upward1.tags.sampled_refs        12025                       # Sample count of references to valid blocks.
system.numa_caches_upward1.tags.avg_refs     0.002245                       # Average number of references to valid blocks.
system.numa_caches_upward1.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.numa_caches_upward1.tags.occ_blocks::writebacks    10.382386                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus0.data     0.021743                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.inst     0.435252                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus1.data     2.588898                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.inst     0.073871                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus2.data     0.270546                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.inst     0.160981                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_blocks::switch_cpus3.data     1.548162                       # Average occupied blocks per requestor
system.numa_caches_upward1.tags.occ_percent::writebacks     0.648899                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus0.data     0.001359                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.inst     0.027203                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus1.data     0.161806                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.inst     0.004617                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus2.data     0.016909                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.inst     0.010061                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::switch_cpus3.data     0.096760                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_percent::total     0.967615                       # Average percentage of cache occupancy
system.numa_caches_upward1.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.numa_caches_upward1.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.numa_caches_upward1.tags.tag_accesses       206830                       # Number of tag accesses
system.numa_caches_upward1.tags.data_accesses       206830                       # Number of data accesses
system.numa_caches_upward1.WritebackDirty_hits::writebacks         5654                       # number of WritebackDirty hits
system.numa_caches_upward1.WritebackDirty_hits::total         5654                       # number of WritebackDirty hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus1.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::switch_cpus3.data            1                       # number of ReadExReq hits
system.numa_caches_upward1.ReadExReq_hits::total            2                       # number of ReadExReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus1.data            3                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::switch_cpus3.data            4                       # number of ReadSharedReq hits
system.numa_caches_upward1.ReadSharedReq_hits::total            7                       # number of ReadSharedReq hits
system.numa_caches_upward1.demand_hits::switch_cpus1.data            4                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::switch_cpus3.data            5                       # number of demand (read+write) hits
system.numa_caches_upward1.demand_hits::total            9                       # number of demand (read+write) hits
system.numa_caches_upward1.overall_hits::switch_cpus1.data            4                       # number of overall hits
system.numa_caches_upward1.overall_hits::switch_cpus3.data            5                       # number of overall hits
system.numa_caches_upward1.overall_hits::total            9                       # number of overall hits
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus0.data           78                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus1.data           34                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus2.data            2                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::switch_cpus3.data            7                       # number of UpgradeReq misses
system.numa_caches_upward1.UpgradeReq_misses::total          121                       # number of UpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus0.data            2                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus1.data            7                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus2.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::switch_cpus3.data            1                       # number of SCUpgradeReq misses
system.numa_caches_upward1.SCUpgradeReq_misses::total           11                       # number of SCUpgradeReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus1.data         1371                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus2.data           33                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::switch_cpus3.data         4446                       # number of ReadExReq misses
system.numa_caches_upward1.ReadExReq_misses::total         5850                       # number of ReadExReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus0.data           15                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.inst          652                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus1.data         2544                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.inst           53                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus2.data          482                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.inst          171                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::switch_cpus3.data         2473                       # number of ReadSharedReq misses
system.numa_caches_upward1.ReadSharedReq_misses::total         6390                       # number of ReadSharedReq misses
system.numa_caches_upward1.demand_misses::switch_cpus0.data           15                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.inst          652                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus1.data         3915                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus2.data          515                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.inst          171                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::switch_cpus3.data         6919                       # number of demand (read+write) misses
system.numa_caches_upward1.demand_misses::total        12240                       # number of demand (read+write) misses
system.numa_caches_upward1.overall_misses::switch_cpus0.data           15                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.inst          652                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus1.data         3915                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus2.data          515                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.inst          171                       # number of overall misses
system.numa_caches_upward1.overall_misses::switch_cpus3.data         6919                       # number of overall misses
system.numa_caches_upward1.overall_misses::total        12240                       # number of overall misses
system.numa_caches_upward1.WritebackDirty_accesses::writebacks         5654                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.WritebackDirty_accesses::total         5654                       # number of WritebackDirty accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus0.data           78                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus1.data           34                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus2.data            2                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::switch_cpus3.data            7                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.UpgradeReq_accesses::total          121                       # number of UpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus0.data            2                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus1.data            7                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus2.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::switch_cpus3.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.SCUpgradeReq_accesses::total           11                       # number of SCUpgradeReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus1.data         1372                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus2.data           33                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::switch_cpus3.data         4447                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadExReq_accesses::total         5852                       # number of ReadExReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus0.data           15                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.inst          652                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus1.data         2547                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.inst           53                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus2.data          482                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.inst          171                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::switch_cpus3.data         2477                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.ReadSharedReq_accesses::total         6397                       # number of ReadSharedReq accesses(hits+misses)
system.numa_caches_upward1.demand_accesses::switch_cpus0.data           15                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.inst          652                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus1.data         3919                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.inst           53                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus2.data          515                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.inst          171                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::switch_cpus3.data         6924                       # number of demand (read+write) accesses
system.numa_caches_upward1.demand_accesses::total        12249                       # number of demand (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus0.data           15                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.inst          652                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus1.data         3919                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.inst           53                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus2.data          515                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.inst          171                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::switch_cpus3.data         6924                       # number of overall (read+write) accesses
system.numa_caches_upward1.overall_accesses::total        12249                       # number of overall (read+write) accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.UpgradeReq_miss_rate::total            1                       # miss rate for UpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus0.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus1.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus2.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::switch_cpus3.data            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.SCUpgradeReq_miss_rate::total            1                       # miss rate for SCUpgradeReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus1.data     0.999271                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::switch_cpus3.data     0.999775                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadExReq_miss_rate::total     0.999658                       # miss rate for ReadExReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus0.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus1.data     0.998822                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::switch_cpus3.data     0.998385                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.ReadSharedReq_miss_rate::total     0.998906                       # miss rate for ReadSharedReq accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus0.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus1.data     0.998979                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus2.data            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::switch_cpus3.data     0.999278                       # miss rate for demand accesses
system.numa_caches_upward1.demand_miss_rate::total     0.999265                       # miss rate for demand accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus0.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus1.data     0.998979                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus2.data            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::switch_cpus3.data     0.999278                       # miss rate for overall accesses
system.numa_caches_upward1.overall_miss_rate::total     0.999265                       # miss rate for overall accesses
system.numa_caches_upward1.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_mshrs            0                       # number of cycles access was blocked
system.numa_caches_upward1.blocked::no_targets            0                       # number of cycles access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.numa_caches_upward1.fast_writes              0                       # number of fast writes performed
system.numa_caches_upward1.cache_copies             0                       # number of cache copies performed
system.numa_caches_upward1.writebacks::writebacks         5645                       # number of writebacks
system.numa_caches_upward1.writebacks::total         5645                       # number of writebacks
system.numa_caches_upward1.no_allocate_misses            0                       # Number of misses that were no-allocate
system.switch_cpus0.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus0.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus0.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus0.dtb.read_hits              336134                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_hits             198605                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.data_hits              534739                       # DTB hits
system.switch_cpus0.dtb.data_misses                 0                       # DTB misses
system.switch_cpus0.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus0.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus0.itb.fetch_hits             189308                       # ITB hits
system.switch_cpus0.itb.fetch_misses                0                       # ITB misses
system.switch_cpus0.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus0.itb.fetch_accesses         189308                       # ITB accesses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.data_hits                   0                       # DTB hits
system.switch_cpus0.itb.data_misses                 0                       # DTB misses
system.switch_cpus0.itb.data_acv                    0                       # DTB access violations
system.switch_cpus0.itb.data_accesses               0                       # DTB accesses
system.switch_cpus0.numCycles                 2441905                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus0.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus0.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus0.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus0.kern.mode_good::kernel            0                      
system.switch_cpus0.kern.mode_good::user            0                      
system.switch_cpus0.kern.mode_good::idle            0                      
system.switch_cpus0.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus0.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus0.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus0.committedInsts            1724526                       # Number of instructions committed
system.switch_cpus0.committedOps              1724526                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses      1658667                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_func_calls             160397                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts       111247                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts             1658667                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_int_register_reads      2109876                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes      1285712                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_mem_refs               537367                       # number of memory refs
system.switch_cpus0.num_load_insts             338760                       # Number of load instructions
system.switch_cpus0.num_store_insts            198607                       # Number of store instructions
system.switch_cpus0.num_idle_cycles       3900.467953                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles      2438004.532047                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction        0.998403                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction            0.001597                       # Percentage of idle cycles
system.switch_cpus0.Branches                   294031                       # Number of branches fetched
system.switch_cpus0.op_class::No_OpClass         7889      0.46%      0.46% # Class of executed instruction
system.switch_cpus0.op_class::IntAlu          1102917     63.95%     64.41% # Class of executed instruction
system.switch_cpus0.op_class::IntMult            1320      0.08%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0      0.00%     64.49% # Class of executed instruction
system.switch_cpus0.op_class::MemRead          365134     21.17%     85.66% # Class of executed instruction
system.switch_cpus0.op_class::MemWrite         198609     11.52%     97.18% # Class of executed instruction
system.switch_cpus0.op_class::IprAccess         48657      2.82%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus0.op_class::total           1724526                       # Class of executed instruction
system.switch_cpus1.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus1.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus1.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus1.dtb.read_hits              239285                       # DTB read hits
system.switch_cpus1.dtb.read_misses               267                       # DTB read misses
system.switch_cpus1.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.dtb.read_accesses          112470                       # DTB read accesses
system.switch_cpus1.dtb.write_hits             127638                       # DTB write hits
system.switch_cpus1.dtb.write_misses               29                       # DTB write misses
system.switch_cpus1.dtb.write_acv                  12                       # DTB write access violations
system.switch_cpus1.dtb.write_accesses          65386                       # DTB write accesses
system.switch_cpus1.dtb.data_hits              366923                       # DTB hits
system.switch_cpus1.dtb.data_misses               296                       # DTB misses
system.switch_cpus1.dtb.data_acv                   12                       # DTB access violations
system.switch_cpus1.dtb.data_accesses          177856                       # DTB accesses
system.switch_cpus1.itb.fetch_hits             546611                       # ITB hits
system.switch_cpus1.itb.fetch_misses              265                       # ITB misses
system.switch_cpus1.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus1.itb.fetch_accesses         546876                       # ITB accesses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.data_hits                   0                       # DTB hits
system.switch_cpus1.itb.data_misses                 0                       # DTB misses
system.switch_cpus1.itb.data_acv                    0                       # DTB access violations
system.switch_cpus1.itb.data_accesses               0                       # DTB accesses
system.switch_cpus1.numCycles                 1312412                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus1.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus1.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus1.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus1.kern.mode_good::kernel            0                      
system.switch_cpus1.kern.mode_good::user            0                      
system.switch_cpus1.kern.mode_good::idle            0                      
system.switch_cpus1.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus1.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus1.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus1.committedInsts            1181148                       # Number of instructions committed
system.switch_cpus1.committedOps              1181148                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses      1141599                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses          2557                       # Number of float alu accesses
system.switch_cpus1.num_func_calls              31568                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts       169179                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts             1141599                       # number of integer instructions
system.switch_cpus1.num_fp_insts                 2557                       # number of float instructions
system.switch_cpus1.num_int_register_reads      1533501                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes       834569                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads         2105                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes         1283                       # number of times the floating registers were written
system.switch_cpus1.num_mem_refs               368425                       # number of memory refs
system.switch_cpus1.num_load_insts             240680                       # Number of load instructions
system.switch_cpus1.num_store_insts            127745                       # Number of store instructions
system.switch_cpus1.num_idle_cycles      414527.115735                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles      897884.884265                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction        0.684149                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction            0.315851                       # Percentage of idle cycles
system.switch_cpus1.Branches                   212796                       # Number of branches fetched
system.switch_cpus1.op_class::No_OpClass        17081      1.45%      1.45% # Class of executed instruction
system.switch_cpus1.op_class::IntAlu           767477     64.96%     66.41% # Class of executed instruction
system.switch_cpus1.op_class::IntMult            3527      0.30%     66.70% # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0      0.00%     66.70% # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd            496      0.04%     66.75% # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp            129      0.01%     66.76% # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt            258      0.02%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             1      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv             15      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0      0.00%     66.78% # Class of executed instruction
system.switch_cpus1.op_class::MemRead          246671     20.88%     87.66% # Class of executed instruction
system.switch_cpus1.op_class::MemWrite         128034     10.84%     98.50% # Class of executed instruction
system.switch_cpus1.op_class::IprAccess         17767      1.50%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus1.op_class::total           1181456                       # Class of executed instruction
system.switch_cpus2.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus2.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus2.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus2.dtb.read_hits               24347                       # DTB read hits
system.switch_cpus2.dtb.read_misses               326                       # DTB read misses
system.switch_cpus2.dtb.read_acv                   12                       # DTB read access violations
system.switch_cpus2.dtb.read_accesses            1824                       # DTB read accesses
system.switch_cpus2.dtb.write_hits              13946                       # DTB write hits
system.switch_cpus2.dtb.write_misses               38                       # DTB write misses
system.switch_cpus2.dtb.write_acv                   9                       # DTB write access violations
system.switch_cpus2.dtb.write_accesses            875                       # DTB write accesses
system.switch_cpus2.dtb.data_hits               38293                       # DTB hits
system.switch_cpus2.dtb.data_misses               364                       # DTB misses
system.switch_cpus2.dtb.data_acv                   21                       # DTB access violations
system.switch_cpus2.dtb.data_accesses            2699                       # DTB accesses
system.switch_cpus2.itb.fetch_hits              23301                       # ITB hits
system.switch_cpus2.itb.fetch_misses              125                       # ITB misses
system.switch_cpus2.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus2.itb.fetch_accesses          23426                       # ITB accesses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.data_hits                   0                       # DTB hits
system.switch_cpus2.itb.data_misses                 0                       # DTB misses
system.switch_cpus2.itb.data_acv                    0                       # DTB access violations
system.switch_cpus2.itb.data_accesses               0                       # DTB accesses
system.switch_cpus2.numCycles                 2027703                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus2.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus2.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus2.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus2.kern.mode_good::kernel            0                      
system.switch_cpus2.kern.mode_good::user            0                      
system.switch_cpus2.kern.mode_good::idle            0                      
system.switch_cpus2.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus2.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus2.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus2.committedInsts             138040                       # Number of instructions committed
system.switch_cpus2.committedOps               138040                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses       132730                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses           296                       # Number of float alu accesses
system.switch_cpus2.num_func_calls               2805                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts        16635                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts              132730                       # number of integer instructions
system.switch_cpus2.num_fp_insts                  296                       # number of float instructions
system.switch_cpus2.num_int_register_reads       176086                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes       100925                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads          153                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes          155                       # number of times the floating registers were written
system.switch_cpus2.num_mem_refs                39402                       # number of memory refs
system.switch_cpus2.num_load_insts              25231                       # Number of load instructions
system.switch_cpus2.num_store_insts             14171                       # Number of store instructions
system.switch_cpus2.num_idle_cycles      1865057.948625                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles      162645.051375                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction        0.080211                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction            0.919789                       # Percentage of idle cycles
system.switch_cpus2.Branches                    20501                       # Number of branches fetched
system.switch_cpus2.op_class::No_OpClass         2779      2.01%      2.01% # Class of executed instruction
system.switch_cpus2.op_class::IntAlu            88631     64.03%     66.04% # Class of executed instruction
system.switch_cpus2.op_class::IntMult              93      0.07%     66.10% # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0      0.00%     66.10% # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd             24      0.02%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              3      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0      0.00%     66.12% # Class of executed instruction
system.switch_cpus2.op_class::MemRead           26280     18.99%     85.11% # Class of executed instruction
system.switch_cpus2.op_class::MemWrite          14180     10.24%     95.35% # Class of executed instruction
system.switch_cpus2.op_class::IprAccess          6435      4.65%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus2.op_class::total            138425                       # Class of executed instruction
system.switch_cpus3.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus3.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus3.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus3.dtb.read_hits               84412                       # DTB read hits
system.switch_cpus3.dtb.read_misses               371                       # DTB read misses
system.switch_cpus3.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.dtb.read_accesses           34049                       # DTB read accesses
system.switch_cpus3.dtb.write_hits              89453                       # DTB write hits
system.switch_cpus3.dtb.write_misses              106                       # DTB write misses
system.switch_cpus3.dtb.write_acv                   5                       # DTB write access violations
system.switch_cpus3.dtb.write_accesses          15516                       # DTB write accesses
system.switch_cpus3.dtb.data_hits              173865                       # DTB hits
system.switch_cpus3.dtb.data_misses               477                       # DTB misses
system.switch_cpus3.dtb.data_acv                    5                       # DTB access violations
system.switch_cpus3.dtb.data_accesses           49565                       # DTB accesses
system.switch_cpus3.itb.fetch_hits             162241                       # ITB hits
system.switch_cpus3.itb.fetch_misses              152                       # ITB misses
system.switch_cpus3.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus3.itb.fetch_accesses         162393                       # ITB accesses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.data_hits                   0                       # DTB hits
system.switch_cpus3.itb.data_misses                 0                       # DTB misses
system.switch_cpus3.itb.data_acv                    0                       # DTB access violations
system.switch_cpus3.itb.data_accesses               0                       # DTB accesses
system.switch_cpus3.numCycles                 1783239                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus3.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus3.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus3.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus3.kern.mode_good::kernel            0                      
system.switch_cpus3.kern.mode_good::user            0                      
system.switch_cpus3.kern.mode_good::idle            0                      
system.switch_cpus3.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus3.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus3.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus3.committedInsts             460311                       # Number of instructions committed
system.switch_cpus3.committedOps               460311                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses       443129                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses          3618                       # Number of float alu accesses
system.switch_cpus3.num_func_calls               8883                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts        47716                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts              443129                       # number of integer instructions
system.switch_cpus3.num_fp_insts                 3618                       # number of float instructions
system.switch_cpus3.num_int_register_reads       637467                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes       301775                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads         2367                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes         2352                       # number of times the floating registers were written
system.switch_cpus3.num_mem_refs               174983                       # number of memory refs
system.switch_cpus3.num_load_insts              85251                       # Number of load instructions
system.switch_cpus3.num_store_insts             89732                       # Number of store instructions
system.switch_cpus3.num_idle_cycles      1307363.847453                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles      475875.152547                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction        0.266860                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction            0.733140                       # Percentage of idle cycles
system.switch_cpus3.Branches                    59565                       # Number of branches fetched
system.switch_cpus3.op_class::No_OpClass         9780      2.12%      2.12% # Class of executed instruction
system.switch_cpus3.op_class::IntAlu           262622     56.99%     59.12% # Class of executed instruction
system.switch_cpus3.op_class::IntMult             524      0.11%     59.23% # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0      0.00%     59.23% # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd           1172      0.25%     59.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0      0.00%     59.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0      0.00%     59.48% # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv            227      0.05%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0      0.00%     59.53% # Class of executed instruction
system.switch_cpus3.op_class::MemRead           87535     19.00%     78.53% # Class of executed instruction
system.switch_cpus3.op_class::MemWrite          89803     19.49%     98.02% # Class of executed instruction
system.switch_cpus3.op_class::IprAccess          9130      1.98%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus3.op_class::total            460793                       # Class of executed instruction
system.switch_cpus4.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus4.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus4.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus4.dtb.read_hits                 379                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_hits                229                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.data_hits                 608                       # DTB hits
system.switch_cpus4.dtb.data_misses                 0                       # DTB misses
system.switch_cpus4.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus4.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus4.itb.fetch_hits                283                       # ITB hits
system.switch_cpus4.itb.fetch_misses                0                       # ITB misses
system.switch_cpus4.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus4.itb.fetch_accesses            283                       # ITB accesses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.data_hits                   0                       # DTB hits
system.switch_cpus4.itb.data_misses                 0                       # DTB misses
system.switch_cpus4.itb.data_acv                    0                       # DTB access violations
system.switch_cpus4.itb.data_accesses               0                       # DTB accesses
system.switch_cpus4.numCycles                 2027680                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus4.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus4.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus4.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus4.kern.mode_good::kernel            0                      
system.switch_cpus4.kern.mode_good::user            0                      
system.switch_cpus4.kern.mode_good::idle            0                      
system.switch_cpus4.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus4.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus4.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus4.committedInsts               1688                       # Number of instructions committed
system.switch_cpus4.committedOps                 1688                       # Number of ops (including micro ops) committed
system.switch_cpus4.num_int_alu_accesses         1607                       # Number of integer alu accesses
system.switch_cpus4.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus4.num_func_calls                 68                       # number of times a function call or return occured
system.switch_cpus4.num_conditional_control_insts          116                       # number of instructions that are conditional controls
system.switch_cpus4.num_int_insts                1607                       # number of integer instructions
system.switch_cpus4.num_fp_insts                    0                       # number of float instructions
system.switch_cpus4.num_int_register_reads         2174                       # number of times the integer registers were read
system.switch_cpus4.num_int_register_writes         1250                       # number of times the integer registers were written
system.switch_cpus4.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus4.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus4.num_mem_refs                  610                       # number of memory refs
system.switch_cpus4.num_load_insts                379                       # Number of load instructions
system.switch_cpus4.num_store_insts               231                       # Number of store instructions
system.switch_cpus4.num_idle_cycles      2025700.783799                       # Number of idle cycles
system.switch_cpus4.num_busy_cycles       1979.216201                       # Number of busy cycles
system.switch_cpus4.not_idle_fraction        0.000976                       # Percentage of non-idle cycles
system.switch_cpus4.idle_fraction            0.999024                       # Percentage of idle cycles
system.switch_cpus4.Branches                      218                       # Number of branches fetched
system.switch_cpus4.op_class::No_OpClass           11      0.65%      0.65% # Class of executed instruction
system.switch_cpus4.op_class::IntAlu              961     56.93%     57.58% # Class of executed instruction
system.switch_cpus4.op_class::IntMult               5      0.30%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::IntDiv                0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::FloatAdd              0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::FloatCmp              0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::FloatCvt              0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::FloatMult             0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::FloatDiv              0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::FloatSqrt             0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdAdd               0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdAddAcc            0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdAlu               0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdCmp               0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdCvt               0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdMisc              0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdMult              0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdMultAcc            0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdShift             0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdShiftAcc            0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdSqrt              0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAdd            0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatAlu            0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCmp            0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatCvt            0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatDiv            0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMisc            0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMult            0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatMultAcc            0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::SimdFloatSqrt            0      0.00%     57.88% # Class of executed instruction
system.switch_cpus4.op_class::MemRead             394     23.34%     81.22% # Class of executed instruction
system.switch_cpus4.op_class::MemWrite            231     13.68%     94.91% # Class of executed instruction
system.switch_cpus4.op_class::IprAccess            86      5.09%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus4.op_class::total              1688                       # Class of executed instruction
system.switch_cpus5.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus5.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus5.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus5.dtb.read_hits                 452                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_hits                262                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.data_hits                 714                       # DTB hits
system.switch_cpus5.dtb.data_misses                 0                       # DTB misses
system.switch_cpus5.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus5.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus5.itb.fetch_hits                319                       # ITB hits
system.switch_cpus5.itb.fetch_misses                0                       # ITB misses
system.switch_cpus5.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus5.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.data_hits                   0                       # DTB hits
system.switch_cpus5.itb.data_misses                 0                       # DTB misses
system.switch_cpus5.itb.data_acv                    0                       # DTB access violations
system.switch_cpus5.itb.data_accesses               0                       # DTB accesses
system.switch_cpus5.numCycles                 1801979                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus5.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus5.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus5.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus5.kern.mode_good::kernel            0                      
system.switch_cpus5.kern.mode_good::user            0                      
system.switch_cpus5.kern.mode_good::idle            0                      
system.switch_cpus5.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus5.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus5.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus5.committedInsts               2015                       # Number of instructions committed
system.switch_cpus5.committedOps                 2015                       # Number of ops (including micro ops) committed
system.switch_cpus5.num_int_alu_accesses         1918                       # Number of integer alu accesses
system.switch_cpus5.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus5.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus5.num_conditional_control_insts          165                       # number of instructions that are conditional controls
system.switch_cpus5.num_int_insts                1918                       # number of integer instructions
system.switch_cpus5.num_fp_insts                    0                       # number of float instructions
system.switch_cpus5.num_int_register_reads         2566                       # number of times the integer registers were read
system.switch_cpus5.num_int_register_writes         1480                       # number of times the integer registers were written
system.switch_cpus5.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus5.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus5.num_mem_refs                  716                       # number of memory refs
system.switch_cpus5.num_load_insts                452                       # Number of load instructions
system.switch_cpus5.num_store_insts               264                       # Number of store instructions
system.switch_cpus5.num_idle_cycles      1799878.949445                       # Number of idle cycles
system.switch_cpus5.num_busy_cycles       2100.050555                       # Number of busy cycles
system.switch_cpus5.not_idle_fraction        0.001165                       # Percentage of non-idle cycles
system.switch_cpus5.idle_fraction            0.998835                       # Percentage of idle cycles
system.switch_cpus5.Branches                      288                       # Number of branches fetched
system.switch_cpus5.op_class::No_OpClass            9      0.45%      0.45% # Class of executed instruction
system.switch_cpus5.op_class::IntAlu             1163     57.72%     58.16% # Class of executed instruction
system.switch_cpus5.op_class::IntMult               5      0.25%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::IntDiv                0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatAdd              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatCmp              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatCvt              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatMult             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatDiv              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::FloatSqrt             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdAdd               0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdAddAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdAlu               0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdCmp               0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdCvt               0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdMisc              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdMult              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdMultAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdShift             0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdShiftAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdSqrt              0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAdd            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatAlu            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCmp            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatCvt            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatDiv            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMisc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMult            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatMultAcc            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::SimdFloatSqrt            0      0.00%     58.41% # Class of executed instruction
system.switch_cpus5.op_class::MemRead             472     23.42%     81.84% # Class of executed instruction
system.switch_cpus5.op_class::MemWrite            264     13.10%     94.94% # Class of executed instruction
system.switch_cpus5.op_class::IprAccess           102      5.06%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus5.op_class::total              2015                       # Class of executed instruction
system.switch_cpus6.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus6.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus6.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus6.dtb.read_hits                 460                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_hits                263                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.data_hits                 723                       # DTB hits
system.switch_cpus6.dtb.data_misses                 0                       # DTB misses
system.switch_cpus6.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus6.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus6.itb.fetch_hits                319                       # ITB hits
system.switch_cpus6.itb.fetch_misses                0                       # ITB misses
system.switch_cpus6.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus6.itb.fetch_accesses            319                       # ITB accesses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.data_hits                   0                       # DTB hits
system.switch_cpus6.itb.data_misses                 0                       # DTB misses
system.switch_cpus6.itb.data_acv                    0                       # DTB access violations
system.switch_cpus6.itb.data_accesses               0                       # DTB accesses
system.switch_cpus6.numCycles                 1349497                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus6.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus6.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus6.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus6.kern.mode_good::kernel            0                      
system.switch_cpus6.kern.mode_good::user            0                      
system.switch_cpus6.kern.mode_good::idle            0                      
system.switch_cpus6.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus6.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus6.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus6.committedInsts               2035                       # Number of instructions committed
system.switch_cpus6.committedOps                 2035                       # Number of ops (including micro ops) committed
system.switch_cpus6.num_int_alu_accesses         1937                       # Number of integer alu accesses
system.switch_cpus6.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus6.num_func_calls                 80                       # number of times a function call or return occured
system.switch_cpus6.num_conditional_control_insts          174                       # number of instructions that are conditional controls
system.switch_cpus6.num_int_insts                1937                       # number of integer instructions
system.switch_cpus6.num_fp_insts                    0                       # number of float instructions
system.switch_cpus6.num_int_register_reads         2586                       # number of times the integer registers were read
system.switch_cpus6.num_int_register_writes         1490                       # number of times the integer registers were written
system.switch_cpus6.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus6.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus6.num_mem_refs                  725                       # number of memory refs
system.switch_cpus6.num_load_insts                460                       # Number of load instructions
system.switch_cpus6.num_store_insts               265                       # Number of store instructions
system.switch_cpus6.num_idle_cycles      1347908.652399                       # Number of idle cycles
system.switch_cpus6.num_busy_cycles       1588.347601                       # Number of busy cycles
system.switch_cpus6.not_idle_fraction        0.001177                       # Percentage of non-idle cycles
system.switch_cpus6.idle_fraction            0.998823                       # Percentage of idle cycles
system.switch_cpus6.Branches                      298                       # Number of branches fetched
system.switch_cpus6.op_class::No_OpClass            9      0.44%      0.44% # Class of executed instruction
system.switch_cpus6.op_class::IntAlu             1174     57.69%     58.13% # Class of executed instruction
system.switch_cpus6.op_class::IntMult               5      0.25%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::IntDiv                0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::FloatAdd              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::FloatCmp              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::FloatCvt              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::FloatMult             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::FloatDiv              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::FloatSqrt             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdAdd               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdAddAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdAlu               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdCmp               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdCvt               0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdMisc              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdMult              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdMultAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdShift             0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdShiftAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdSqrt              0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAdd            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatAlu            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCmp            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatCvt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatDiv            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMisc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMult            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatMultAcc            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::SimdFloatSqrt            0      0.00%     58.38% # Class of executed instruction
system.switch_cpus6.op_class::MemRead             480     23.59%     81.97% # Class of executed instruction
system.switch_cpus6.op_class::MemWrite            265     13.02%     94.99% # Class of executed instruction
system.switch_cpus6.op_class::IprAccess           102      5.01%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus6.op_class::total              2035                       # Class of executed instruction
system.switch_cpus7.dtb.fetch_hits                  0                       # ITB hits
system.switch_cpus7.dtb.fetch_misses                0                       # ITB misses
system.switch_cpus7.dtb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.dtb.fetch_accesses              0                       # ITB accesses
system.switch_cpus7.dtb.read_hits                 394                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_hits                242                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.data_hits                 636                       # DTB hits
system.switch_cpus7.dtb.data_misses                 0                       # DTB misses
system.switch_cpus7.dtb.data_acv                    0                       # DTB access violations
system.switch_cpus7.dtb.data_accesses               0                       # DTB accesses
system.switch_cpus7.itb.fetch_hits                301                       # ITB hits
system.switch_cpus7.itb.fetch_misses                0                       # ITB misses
system.switch_cpus7.itb.fetch_acv                   0                       # ITB acv
system.switch_cpus7.itb.fetch_accesses            301                       # ITB accesses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.read_acv                    0                       # DTB read access violations
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.write_acv                   0                       # DTB write access violations
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.data_hits                   0                       # DTB hits
system.switch_cpus7.itb.data_misses                 0                       # DTB misses
system.switch_cpus7.itb.data_acv                    0                       # DTB access violations
system.switch_cpus7.itb.data_accesses               0                       # DTB accesses
system.switch_cpus7.numCycles                 2028025                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.kern.inst.arm                   0                       # number of arm instructions executed
system.switch_cpus7.kern.inst.quiesce               0                       # number of quiesce instructions executed
system.switch_cpus7.kern.inst.hwrei                 0                       # number of hwrei instructions executed
system.switch_cpus7.kern.mode_switch::kernel            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::user            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_switch::idle            0                       # number of protection mode switches
system.switch_cpus7.kern.mode_good::kernel            0                      
system.switch_cpus7.kern.mode_good::user            0                      
system.switch_cpus7.kern.mode_good::idle            0                      
system.switch_cpus7.kern.mode_switch_good::kernel          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::user          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::idle          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_switch_good::total          nan                       # fraction of useful protection mode switches
system.switch_cpus7.kern.mode_ticks::kernel            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::user            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.mode_ticks::idle            0                       # number of ticks spent at the given mode
system.switch_cpus7.kern.swap_context               0                       # number of times the context was actually changed
system.switch_cpus7.committedInsts               1778                       # Number of instructions committed
system.switch_cpus7.committedOps                 1778                       # Number of ops (including micro ops) committed
system.switch_cpus7.num_int_alu_accesses         1689                       # Number of integer alu accesses
system.switch_cpus7.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus7.num_func_calls                 72                       # number of times a function call or return occured
system.switch_cpus7.num_conditional_control_insts          121                       # number of instructions that are conditional controls
system.switch_cpus7.num_int_insts                1689                       # number of integer instructions
system.switch_cpus7.num_fp_insts                    0                       # number of float instructions
system.switch_cpus7.num_int_register_reads         2285                       # number of times the integer registers were read
system.switch_cpus7.num_int_register_writes         1315                       # number of times the integer registers were written
system.switch_cpus7.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus7.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus7.num_mem_refs                  638                       # number of memory refs
system.switch_cpus7.num_load_insts                394                       # Number of load instructions
system.switch_cpus7.num_store_insts               244                       # Number of store instructions
system.switch_cpus7.num_idle_cycles      2025939.776959                       # Number of idle cycles
system.switch_cpus7.num_busy_cycles       2085.223041                       # Number of busy cycles
system.switch_cpus7.not_idle_fraction        0.001028                       # Percentage of non-idle cycles
system.switch_cpus7.idle_fraction            0.998972                       # Percentage of idle cycles
system.switch_cpus7.Branches                      230                       # Number of branches fetched
system.switch_cpus7.op_class::No_OpClass           11      0.62%      0.62% # Class of executed instruction
system.switch_cpus7.op_class::IntAlu             1012     56.92%     57.54% # Class of executed instruction
system.switch_cpus7.op_class::IntMult               5      0.28%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::IntDiv                0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatAdd              0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatCmp              0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatCvt              0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatMult             0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatDiv              0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::FloatSqrt             0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAdd               0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAddAcc            0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdAlu               0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdCmp               0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdCvt               0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMisc              0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMult              0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdMultAcc            0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdShift             0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdShiftAcc            0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdSqrt              0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAdd            0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatAlu            0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCmp            0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatCvt            0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatDiv            0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMisc            0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMult            0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatMultAcc            0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::SimdFloatSqrt            0      0.00%     57.82% # Class of executed instruction
system.switch_cpus7.op_class::MemRead             411     23.12%     80.93% # Class of executed instruction
system.switch_cpus7.op_class::MemWrite            245     13.78%     94.71% # Class of executed instruction
system.switch_cpus7.op_class::IprAccess            94      5.29%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus7.op_class::total              1778                       # Class of executed instruction
system.system_bus.trans_dist::ReadResp           6441                       # Transaction distribution
system.system_bus.trans_dist::WriteReq              8                       # Transaction distribution
system.system_bus.trans_dist::WriteResp             8                       # Transaction distribution
system.system_bus.trans_dist::WritebackDirty         5665                       # Transaction distribution
system.system_bus.trans_dist::CleanEvict         5588                       # Transaction distribution
system.system_bus.trans_dist::UpgradeReq          367                       # Transaction distribution
system.system_bus.trans_dist::SCUpgradeReq           39                       # Transaction distribution
system.system_bus.trans_dist::UpgradeResp          153                       # Transaction distribution
system.system_bus.trans_dist::ReadExReq          5910                       # Transaction distribution
system.system_bus.trans_dist::ReadExResp         5852                       # Transaction distribution
system.system_bus.trans_dist::ReadSharedReq         6441                       # Transaction distribution
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side        36307                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward0.mem_side::total        36307                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side          165                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count_system.numa_caches_downward1.mem_side::total          165                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_count::total              36472                       # Packet count per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::system.numa_caches_upward1.cpu_side      1145792                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward0.mem_side::total      1145792                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::system.numa_caches_upward0.cpu_side         3584                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size_system.numa_caches_downward1.mem_side::total         3584                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.pkt_size::total             1149376                       # Cumulative packet size per connected master and slave (bytes)
system.system_bus.snoops                        44305                       # Total snoops (count)
system.system_bus.snoop_fanout::samples         68067                       # Request fanout histogram
system.system_bus.snoop_fanout::mean         1.647142                       # Request fanout histogram
system.system_bus.snoop_fanout::stdev        0.477863                       # Request fanout histogram
system.system_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::0                   0      0.00%      0.00% # Request fanout histogram
system.system_bus.snoop_fanout::1               24018     35.29%     35.29% # Request fanout histogram
system.system_bus.snoop_fanout::2               44049     64.71%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.system_bus.snoop_fanout::min_value            1                       # Request fanout histogram
system.system_bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.system_bus.snoop_fanout::total           68067                       # Request fanout histogram
system.tsunami.ethernet.descDMAReads                0                       # Number of descriptors the device read w/ DMA
system.tsunami.ethernet.descDMAWrites               0                       # Number of descriptors the device wrote w/ DMA
system.tsunami.ethernet.descDmaReadBytes            0                       # number of descriptor bytes read w/ DMA
system.tsunami.ethernet.descDmaWriteBytes            0                       # number of descriptor bytes write w/ DMA
system.tsunami.ethernet.postedSwi                   0                       # number of software interrupts posted to CPU
system.tsunami.ethernet.coalescedSwi              nan                       # average number of Swi's coalesced into each post
system.tsunami.ethernet.totalSwi                    0                       # total number of Swi written to ISR
system.tsunami.ethernet.postedRxIdle                0                       # number of rxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedRxIdle           nan                       # average number of RxIdle's coalesced into each post
system.tsunami.ethernet.totalRxIdle                 0                       # total number of RxIdle written to ISR
system.tsunami.ethernet.postedRxOk                  0                       # number of RxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedRxOk             nan                       # average number of RxOk's coalesced into each post
system.tsunami.ethernet.totalRxOk                   0                       # total number of RxOk written to ISR
system.tsunami.ethernet.postedRxDesc                0                       # number of RxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedRxDesc           nan                       # average number of RxDesc's coalesced into each post
system.tsunami.ethernet.totalRxDesc                 0                       # total number of RxDesc written to ISR
system.tsunami.ethernet.postedTxOk                  0                       # number of TxOk interrupts posted to CPU
system.tsunami.ethernet.coalescedTxOk             nan                       # average number of TxOk's coalesced into each post
system.tsunami.ethernet.totalTxOk                   0                       # total number of TxOk written to ISR
system.tsunami.ethernet.postedTxIdle                0                       # number of TxIdle interrupts posted to CPU
system.tsunami.ethernet.coalescedTxIdle           nan                       # average number of TxIdle's coalesced into each post
system.tsunami.ethernet.totalTxIdle                 0                       # total number of TxIdle written to ISR
system.tsunami.ethernet.postedTxDesc                0                       # number of TxDesc interrupts posted to CPU
system.tsunami.ethernet.coalescedTxDesc           nan                       # average number of TxDesc's coalesced into each post
system.tsunami.ethernet.totalTxDesc                 0                       # total number of TxDesc written to ISR
system.tsunami.ethernet.postedRxOrn                 0                       # number of RxOrn posted to CPU
system.tsunami.ethernet.coalescedRxOrn            nan                       # average number of RxOrn's coalesced into each post
system.tsunami.ethernet.totalRxOrn                  0                       # total number of RxOrn written to ISR
system.tsunami.ethernet.coalescedTotal            nan                       # average number of interrupts coalesced into each post
system.tsunami.ethernet.postedInterrupts            0                       # number of posts to CPU
system.tsunami.ethernet.droppedPackets              0                       # number of packets dropped

---------- End Simulation Statistics   ----------
