<?xml version="1.0" ?>
<tei>
	<teiHeader>
		<fileDesc xml:id="55002013"/>
	</teiHeader>
	<text xml:lang="en">
		<front>
<lb/>
	<note type="page">1<lb/></note>	
	
	<idno>Preliminary Data Sheet, Rev. 0.1<lb/> 02-DT-0704-00<lb/></idno>

	<docTitle>
	<titlePart>DiskOnChip-Based MCP<lb/> Including DiskOnChip G3 and PSRAM<lb/></titlePart>
	</docTitle>

	<note type="other">Data Sheet,</note>

	<date>July 2004<lb/></date>

	<div type="introduction">Highlights<lb/> DiskOnChip-based MCP (Multi-Chip Package)<lb/> is a complete memory solution. Efficiently<lb/> packed in a small Fine-Pitch Ball Grid Array<lb/> (FBGA) package, it is ideal for data and code<lb/> storage inside 2.5G and 3G mobile handsets.<lb/> DiskOnChip-based MCP consists of:<lb/> M-Systems&apos; DiskOnChip G3<lb/> CMOS Pseudo Static RAM (PSRAM)<lb/> Using such an MCP configuration reduces<lb/> overall memory costs, saves PCB real estate<lb/> and maintains efficient power consumption<lb/> levels. It may also have far-reaching<lb/> implications on the mobile handset memory<lb/> architecture, supporting a NOR-less memory<lb/> system by providing boot functionality at a<lb/> much less expensive cost than NOR.<lb/> General Features<lb/> Small 9 x 12 x 1.4 mm 107-ball, FBGA<lb/> package<lb/> 64MByte (512Mbit) DiskOnChip G3<lb/> 8MByte (64Mbit) CMOS PSRAM<lb/> High performance 16-bit interface to all<lb/> devices<lb/> Deep Power-Down mode for low power<lb/> consumption<lb/> Operating voltage: 2.7V to 3.3V<lb/> Operating temperature: -30°C to +85°C<lb/> DiskOnChip G3<lb/> DiskOnChip G3 is one of the industry&apos;s most<lb/> efficient storage solutions, using Toshiba&apos;s 0.13<lb/> micron Multi-Level Cell (MLC) NAND flash<lb/> technology and x2 technology from M-Systems.<lb/> MLC NAND flash technology provides the<lb/> smallest die size by storing 2 bits of information<lb/> in a single memory cell. x2 technology enables<lb/> MLC NAND to achieve highly reliable, high-<lb/>performance data and code storage with a<lb/> specially designed error detection and<lb/> correction mechanism, optimized file<lb/> management, and proprietary algorithms for<lb/> enhanced performance.<lb/> Further cost benefits derive from the<lb/> cost-effective architecture of DiskOnChip G3,<lb/> which includes a boot block that can replace<lb/> expensive NOR flash, and incorporates both the<lb/> flash array and an embedded thin controller in a<lb/> single die.</div>

		</front>
	</text>
</tei>
