# CE901_Implementation-of-RISCV-core-on-NEORV32-simulation

## Abstract
* Abstract
## 1. Background
* 1.1 [*RISCV*](https://github.com/BillZhu09/CE901_Implementation-of-RISCV-core-on-NEORV32-simulation/blob/main/RISCV)
* 1.2 [*SOC*](https://github.com/BillZhu09/CE901_Implementation-of-RISCV-core-on-NEORV32-simulation/blob/main/SOC)
* 1.3 [*CPU*](https://github.com/BillZhu09/CE901_Implementation-of-RISCV-core-on-NEORV32-simulation/blob/main/CPU)
* 1.4 [*Neorv32*](https://github.com/BillZhu09/CE901_Implementation-of-RISCV-core-on-NEORV32-simulation/blob/main/Neorv32)
* 1.5 [*Vivado*](https://github.com/BillZhu09/CE901_Implementation-of-RISCV-core-on-NEORV32-simulation/blob/main/Vivado)
* 1.6 [*True Random Number Generator and Pseudo-Random Number Generator*]

## 2. Pre-setting
* 2.1 [*Linux Virtual Machine*](https://github.com/BillZhu09/CE901_Implementation-of-RISCV-core-on-NEORV32-simulation/blob/main/Linux%20Virtual%20Machine)
* 2.2 [*Vivado*](https://github.com/BillZhu09/CE901_Implementation-of-RISCV-core-on-NEORV32-simulation/blob/main/Vivado)

## 3. Methodology
* 3.1 [*Software toolchain*](https://github.com/BillZhu09/CE901_Implementation-of-RISCV-core-on-NEORV32-simulation/blob/main/Software%20Toolchain)
* 3.2 [*Hardware design*](https://github.com/BillZhu09/CE901_Implementation-of-RISCV-core-on-NEORV32-simulation/blob/main/Hardware%20design)

## 4. Result
* 4.1 [*Software Testing*](https://github.com/BillZhu09/CE901_Implementation-of-RISCV-core-on-NEORV32-simulation/blob/main/Software%20Testing)
* 4.2 [*Hardware Testing*](https://github.com/BillZhu09/CE901_Implementation-of-RISCV-core-on-NEORV32-simulation/blob/main/Hardware%20Testing)

## 5. Conclusion()
* Conclusion
