// Generated by CIRCT unknown git version
module lab9step3b(	// file.cleaned.mlir:2:3
  input  Clk,	// file.cleaned.mlir:2:28
         D,	// file.cleaned.mlir:2:42
  output Q,	// file.cleaned.mlir:2:55
         QN	// file.cleaned.mlir:2:67
);

  wire _GEN;	// file.cleaned.mlir:14:11
  wire SYNTHESIZED_WIRE_4;	// file.cleaned.mlir:13:10
  wire _GEN_0;	// file.cleaned.mlir:10:10
  wire _GEN_1;	// file.cleaned.mlir:8:10
  wire _GEN_2;	// file.cleaned.mlir:6:10
  wire _GEN_3 = ~_GEN_2 & ~_GEN_1;	// file.cleaned.mlir:4:10, :6:10, :7:10, :8:10, :9:10
  assign _GEN_2 = ~_GEN_0 & ~_GEN_3;	// file.cleaned.mlir:4:10, :5:10, :6:10, :10:10, :11:10
  assign _GEN_1 = Clk & SYNTHESIZED_WIRE_4;	// file.cleaned.mlir:8:10, :13:10
  assign _GEN_0 = ~_GEN_1 & Clk & ~_GEN;	// file.cleaned.mlir:8:10, :9:10, :10:10, :14:11, :15:11
  assign SYNTHESIZED_WIRE_4 = ~(~_GEN_1 & ~_GEN);	// file.cleaned.mlir:8:10, :9:10, :12:10, :13:10, :14:11, :15:11
  assign _GEN = D & ~_GEN_0;	// file.cleaned.mlir:10:10, :11:10, :14:11
  assign Q = ~_GEN_3;	// file.cleaned.mlir:4:10, :5:10, :16:5
  assign QN = ~_GEN_2;	// file.cleaned.mlir:6:10, :7:10, :16:5
endmodule

