
LEKTOR_MIKROCONTROLLER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000008  00800200  0000135c  000013f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000135c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001e  00800208  00800208  000013f8  2**0
                  ALLOC
  3 .comment      00000030  00000000  00000000  000013f8  2**0
                  CONTENTS, READONLY
  4 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  00001428  2**2
                  CONTENTS, READONLY
  5 .debug_aranges 000001b8  00000000  00000000  00001468  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00001b28  00000000  00000000  00001620  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 0000123e  00000000  00000000  00003148  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00001372  00000000  00000000  00004386  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  0000033c  00000000  00000000  000056f8  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    00000919  00000000  00000000  00005a34  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    00000b6e  00000000  00000000  0000634d  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000178  00000000  00000000  00006ebb  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	b9 c0       	rjmp	.+370    	; 0x174 <__ctors_end>
       2:	00 00       	nop
       4:	49 c1       	rjmp	.+658    	; 0x298 <__vector_1>
       6:	00 00       	nop
       8:	d5 c0       	rjmp	.+426    	; 0x1b4 <__bad_interrupt>
       a:	00 00       	nop
       c:	d3 c0       	rjmp	.+422    	; 0x1b4 <__bad_interrupt>
       e:	00 00       	nop
      10:	d1 c0       	rjmp	.+418    	; 0x1b4 <__bad_interrupt>
      12:	00 00       	nop
      14:	cf c0       	rjmp	.+414    	; 0x1b4 <__bad_interrupt>
      16:	00 00       	nop
      18:	cd c0       	rjmp	.+410    	; 0x1b4 <__bad_interrupt>
      1a:	00 00       	nop
      1c:	cb c0       	rjmp	.+406    	; 0x1b4 <__bad_interrupt>
      1e:	00 00       	nop
      20:	c9 c0       	rjmp	.+402    	; 0x1b4 <__bad_interrupt>
      22:	00 00       	nop
      24:	c7 c0       	rjmp	.+398    	; 0x1b4 <__bad_interrupt>
      26:	00 00       	nop
      28:	c5 c0       	rjmp	.+394    	; 0x1b4 <__bad_interrupt>
      2a:	00 00       	nop
      2c:	c3 c0       	rjmp	.+390    	; 0x1b4 <__bad_interrupt>
      2e:	00 00       	nop
      30:	c1 c0       	rjmp	.+386    	; 0x1b4 <__bad_interrupt>
      32:	00 00       	nop
      34:	bf c0       	rjmp	.+382    	; 0x1b4 <__bad_interrupt>
      36:	00 00       	nop
      38:	bd c0       	rjmp	.+378    	; 0x1b4 <__bad_interrupt>
      3a:	00 00       	nop
      3c:	bb c0       	rjmp	.+374    	; 0x1b4 <__bad_interrupt>
      3e:	00 00       	nop
      40:	b9 c0       	rjmp	.+370    	; 0x1b4 <__bad_interrupt>
      42:	00 00       	nop
      44:	b7 c0       	rjmp	.+366    	; 0x1b4 <__bad_interrupt>
      46:	00 00       	nop
      48:	b5 c0       	rjmp	.+362    	; 0x1b4 <__bad_interrupt>
      4a:	00 00       	nop
      4c:	b3 c0       	rjmp	.+358    	; 0x1b4 <__bad_interrupt>
      4e:	00 00       	nop
      50:	f8 c3       	rjmp	.+2032   	; 0x842 <__vector_20>
      52:	00 00       	nop
      54:	af c0       	rjmp	.+350    	; 0x1b4 <__bad_interrupt>
      56:	00 00       	nop
      58:	ad c0       	rjmp	.+346    	; 0x1b4 <__bad_interrupt>
      5a:	00 00       	nop
      5c:	ab c0       	rjmp	.+342    	; 0x1b4 <__bad_interrupt>
      5e:	00 00       	nop
      60:	a9 c0       	rjmp	.+338    	; 0x1b4 <__bad_interrupt>
      62:	00 00       	nop
      64:	a7 c0       	rjmp	.+334    	; 0x1b4 <__bad_interrupt>
      66:	00 00       	nop
      68:	a5 c0       	rjmp	.+330    	; 0x1b4 <__bad_interrupt>
      6a:	00 00       	nop
      6c:	a3 c0       	rjmp	.+326    	; 0x1b4 <__bad_interrupt>
      6e:	00 00       	nop
      70:	a1 c0       	rjmp	.+322    	; 0x1b4 <__bad_interrupt>
      72:	00 00       	nop
      74:	9f c0       	rjmp	.+318    	; 0x1b4 <__bad_interrupt>
      76:	00 00       	nop
      78:	9d c0       	rjmp	.+314    	; 0x1b4 <__bad_interrupt>
      7a:	00 00       	nop
      7c:	9b c0       	rjmp	.+310    	; 0x1b4 <__bad_interrupt>
      7e:	00 00       	nop
      80:	99 c0       	rjmp	.+306    	; 0x1b4 <__bad_interrupt>
      82:	00 00       	nop
      84:	97 c0       	rjmp	.+302    	; 0x1b4 <__bad_interrupt>
      86:	00 00       	nop
      88:	95 c0       	rjmp	.+298    	; 0x1b4 <__bad_interrupt>
      8a:	00 00       	nop
      8c:	93 c0       	rjmp	.+294    	; 0x1b4 <__bad_interrupt>
      8e:	00 00       	nop
      90:	91 c0       	rjmp	.+290    	; 0x1b4 <__bad_interrupt>
      92:	00 00       	nop
      94:	8f c0       	rjmp	.+286    	; 0x1b4 <__bad_interrupt>
      96:	00 00       	nop
      98:	8d c0       	rjmp	.+282    	; 0x1b4 <__bad_interrupt>
      9a:	00 00       	nop
      9c:	8b c0       	rjmp	.+278    	; 0x1b4 <__bad_interrupt>
      9e:	00 00       	nop
      a0:	89 c0       	rjmp	.+274    	; 0x1b4 <__bad_interrupt>
      a2:	00 00       	nop
      a4:	87 c0       	rjmp	.+270    	; 0x1b4 <__bad_interrupt>
      a6:	00 00       	nop
      a8:	85 c0       	rjmp	.+266    	; 0x1b4 <__bad_interrupt>
      aa:	00 00       	nop
      ac:	83 c0       	rjmp	.+262    	; 0x1b4 <__bad_interrupt>
      ae:	00 00       	nop
      b0:	81 c0       	rjmp	.+258    	; 0x1b4 <__bad_interrupt>
      b2:	00 00       	nop
      b4:	7f c0       	rjmp	.+254    	; 0x1b4 <__bad_interrupt>
      b6:	00 00       	nop
      b8:	7d c0       	rjmp	.+250    	; 0x1b4 <__bad_interrupt>
      ba:	00 00       	nop
      bc:	7b c0       	rjmp	.+246    	; 0x1b4 <__bad_interrupt>
      be:	00 00       	nop
      c0:	79 c0       	rjmp	.+242    	; 0x1b4 <__bad_interrupt>
      c2:	00 00       	nop
      c4:	77 c0       	rjmp	.+238    	; 0x1b4 <__bad_interrupt>
      c6:	00 00       	nop
      c8:	75 c0       	rjmp	.+234    	; 0x1b4 <__bad_interrupt>
      ca:	00 00       	nop
      cc:	73 c0       	rjmp	.+230    	; 0x1b4 <__bad_interrupt>
      ce:	00 00       	nop
      d0:	71 c0       	rjmp	.+226    	; 0x1b4 <__bad_interrupt>
      d2:	00 00       	nop
      d4:	6f c0       	rjmp	.+222    	; 0x1b4 <__bad_interrupt>
      d6:	00 00       	nop
      d8:	6d c0       	rjmp	.+218    	; 0x1b4 <__bad_interrupt>
      da:	00 00       	nop
      dc:	6b c0       	rjmp	.+214    	; 0x1b4 <__bad_interrupt>
      de:	00 00       	nop
      e0:	69 c0       	rjmp	.+210    	; 0x1b4 <__bad_interrupt>
      e2:	00 00       	nop
      e4:	66 02       	muls	r22, r22
      e6:	72 02       	muls	r23, r18
      e8:	7e 02       	muls	r23, r30
      ea:	8a 02       	muls	r24, r26
      ec:	96 02       	muls	r25, r22
      ee:	a2 02       	muls	r26, r18
      f0:	ae 02       	muls	r26, r30
      f2:	ba 02       	muls	r27, r26
      f4:	f1 02       	muls	r31, r17
      f6:	c8 02       	muls	r28, r24
      f8:	d6 02       	muls	r29, r22
      fa:	e4 02       	muls	r30, r20
      fc:	02 03       	mulsu	r16, r18
      fe:	19 03       	fmul	r17, r17
     100:	30 03       	mulsu	r19, r16
     102:	47 03       	mulsu	r20, r23
     104:	5e 03       	fmul	r21, r22
     106:	75 03       	mulsu	r23, r21
     108:	8c 03       	fmulsu	r16, r20
     10a:	a3 03       	fmuls	r18, r19
     10c:	03 04       	cpc	r0, r3
     10e:	bb 03       	fmulsu	r19, r19
     110:	d3 03       	fmuls	r21, r19
     112:	eb 03       	fmulsu	r22, r19
     114:	9c 04       	cpc	r9, r12
     116:	a8 04       	cpc	r10, r8
     118:	b4 04       	cpc	r11, r4
     11a:	c0 04       	cpc	r12, r0
     11c:	cc 04       	cpc	r12, r12
     11e:	d8 04       	cpc	r13, r8
     120:	e4 04       	cpc	r14, r4
     122:	f0 04       	cpc	r15, r0
     124:	27 05       	cpc	r18, r7
     126:	fe 04       	cpc	r15, r14
     128:	0c 05       	cpc	r16, r12
     12a:	1a 05       	cpc	r17, r10
     12c:	38 05       	cpc	r19, r8
     12e:	4f 05       	cpc	r20, r15
     130:	66 05       	cpc	r22, r6
     132:	7d 05       	cpc	r23, r13
     134:	94 05       	cpc	r25, r4
     136:	ab 05       	cpc	r26, r11
     138:	c2 05       	cpc	r28, r2
     13a:	d9 05       	cpc	r29, r9
     13c:	39 06       	cpc	r3, r25
     13e:	f1 05       	cpc	r31, r1
     140:	09 06       	cpc	r0, r25
     142:	21 06       	cpc	r2, r17
     144:	61 06       	cpc	r6, r17
     146:	6e 06       	cpc	r6, r30
     148:	7b 06       	cpc	r7, r27
     14a:	88 06       	cpc	r8, r24
     14c:	95 06       	cpc	r9, r21
     14e:	a2 06       	cpc	r10, r18
     150:	af 06       	cpc	r10, r31
     152:	bc 06       	cpc	r11, r28
     154:	f7 06       	cpc	r15, r23
     156:	cb 06       	cpc	r12, r27
     158:	da 06       	cpc	r13, r26
     15a:	e9 06       	cpc	r14, r25
     15c:	09 07       	cpc	r16, r25
     15e:	26 07       	cpc	r18, r22
     160:	43 07       	cpc	r20, r19
     162:	60 07       	cpc	r22, r16
     164:	7d 07       	cpc	r23, r29
     166:	9a 07       	cpc	r25, r26
     168:	b7 07       	cpc	r27, r23
     16a:	d4 07       	cpc	r29, r20
     16c:	57 08       	sbc	r5, r7
     16e:	f5 07       	cpc	r31, r21
     170:	16 08       	sbc	r1, r6
     172:	37 08       	sbc	r3, r7

00000174 <__ctors_end>:
     174:	11 24       	eor	r1, r1
     176:	1f be       	out	0x3f, r1	; 63
     178:	cf ef       	ldi	r28, 0xFF	; 255
     17a:	d1 e2       	ldi	r29, 0x21	; 33
     17c:	de bf       	out	0x3e, r29	; 62
     17e:	cd bf       	out	0x3d, r28	; 61
     180:	00 e0       	ldi	r16, 0x00	; 0
     182:	0c bf       	out	0x3c, r16	; 60

00000184 <__do_copy_data>:
     184:	12 e0       	ldi	r17, 0x02	; 2
     186:	a0 e0       	ldi	r26, 0x00	; 0
     188:	b2 e0       	ldi	r27, 0x02	; 2
     18a:	ec e5       	ldi	r30, 0x5C	; 92
     18c:	f3 e1       	ldi	r31, 0x13	; 19
     18e:	00 e0       	ldi	r16, 0x00	; 0
     190:	0b bf       	out	0x3b, r16	; 59
     192:	02 c0       	rjmp	.+4      	; 0x198 <__do_copy_data+0x14>
     194:	07 90       	elpm	r0, Z+
     196:	0d 92       	st	X+, r0
     198:	a8 30       	cpi	r26, 0x08	; 8
     19a:	b1 07       	cpc	r27, r17
     19c:	d9 f7       	brne	.-10     	; 0x194 <__do_copy_data+0x10>

0000019e <__do_clear_bss>:
     19e:	22 e0       	ldi	r18, 0x02	; 2
     1a0:	a8 e0       	ldi	r26, 0x08	; 8
     1a2:	b2 e0       	ldi	r27, 0x02	; 2
     1a4:	01 c0       	rjmp	.+2      	; 0x1a8 <.do_clear_bss_start>

000001a6 <.do_clear_bss_loop>:
     1a6:	1d 92       	st	X+, r1

000001a8 <.do_clear_bss_start>:
     1a8:	a6 32       	cpi	r26, 0x26	; 38
     1aa:	b2 07       	cpc	r27, r18
     1ac:	e1 f7       	brne	.-8      	; 0x1a6 <.do_clear_bss_loop>
     1ae:	03 d0       	rcall	.+6      	; 0x1b6 <main>
     1b0:	0c 94 ac 09 	jmp	0x1358	; 0x1358 <_exit>

000001b4 <__bad_interrupt>:
     1b4:	25 cf       	rjmp	.-438    	; 0x0 <__vectors>

000001b6 <main>:
//				 Functions			  //
//------------------------------------//
*/

int main(void)
{
     1b6:	cf 93       	push	r28
     1b8:	df 93       	push	r29
     1ba:	00 d0       	rcall	.+0      	; 0x1bc <main+0x6>
     1bc:	1f 92       	push	r1
     1be:	cd b7       	in	r28, 0x3d	; 61
     1c0:	de b7       	in	r29, 0x3e	; 62
	initSensor('B', 2);
     1c2:	62 e0       	ldi	r22, 0x02	; 2
     1c4:	70 e0       	ldi	r23, 0x00	; 0
     1c6:	82 e4       	ldi	r24, 0x42	; 66
     1c8:	5b d1       	rcall	.+694    	; 0x480 <initSensor>
	initToggleSwitch('B', 3);
     1ca:	63 e0       	ldi	r22, 0x03	; 3
     1cc:	70 e0       	ldi	r23, 0x00	; 0
     1ce:	82 e4       	ldi	r24, 0x42	; 66
     1d0:	8d d3       	rcall	.+1818   	; 0x8ec <initToggleSwitch>
	initToggleSwitchLED('B', 4);
     1d2:	64 e0       	ldi	r22, 0x04	; 4
     1d4:	70 e0       	ldi	r23, 0x00	; 0
     1d6:	82 e4       	ldi	r24, 0x42	; 66
	initZCDetector();
     1d8:	4e d5       	rcall	.+2716   	; 0xc76 <initToggleSwitchLED>
     1da:	6a d7       	rcall	.+3796   	; 0x10b0 <initZCDetector>
	
	//Streng med data som skal sendes.
	unsigned char streng[4] = {LEKTORID1, LEKTORID2, COMMAND};
     1dc:	19 82       	std	Y+1, r1	; 0x01
     1de:	1a 82       	std	Y+2, r1	; 0x02
     1e0:	1b 82       	std	Y+3, r1	; 0x03
     1e2:	1c 82       	std	Y+4, r1	; 0x04
     1e4:	81 e4       	ldi	r24, 0x41	; 65
     1e6:	89 83       	std	Y+1, r24	; 0x01
     1e8:	8a 83       	std	Y+2, r24	; 0x02
     1ea:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <__data_end>
     1ee:	8b 83       	std	Y+3, r24	; 0x03
	
	// Global interrupt enable
	sei();
     1f0:	78 94       	sei
			if (returnerTimerStatus() == 0)
			{
			setTimer();
			}
			skiftLEDTilstand_Optaget(toggleSwitchStatus());
			COMMAND = 'O';					// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     1f2:	1f e4       	ldi	r17, 0x4F	; 79
			COMMAND = 'V';					// V indikerer at lektor er væk!
		}
		else if (lektorOptaget_ == '0' && lektortilStede_ == '1')
		{
			skiftLEDTilstand_PaaKontor(kontorStatus());
			COMMAND = 'T';					// T Indikerer at lektor er tilstede
     1f4:	0f 2e       	mov	r0, r31
     1f6:	f4 e5       	ldi	r31, 0x54	; 84
     1f8:	ff 2e       	mov	r15, r31
     1fa:	f0 2d       	mov	r31, r0
	{

		if (lektorOptaget_ == '0' && lektortilStede_ == '0')
		{
			skiftLEDTilstand_PaaKontor(kontorStatus());
			COMMAND = 'V';					// V indikerer at lektor er væk!
     1fc:	06 e5       	ldi	r16, 0x56	; 86
	

	while(1)
	{

		if (lektorOptaget_ == '0' && lektortilStede_ == '0')
     1fe:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <lektorOptaget_>
     202:	80 33       	cpi	r24, 0x30	; 48
     204:	49 f4       	brne	.+18     	; 0x218 <main+0x62>
     206:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <lektortilStede_>
		{
			skiftLEDTilstand_PaaKontor(kontorStatus());
     20a:	80 33       	cpi	r24, 0x30	; 48
     20c:	29 f4       	brne	.+10     	; 0x218 <main+0x62>
     20e:	ea d1       	rcall	.+980    	; 0x5e4 <kontorStatus>
			COMMAND = 'V';					// V indikerer at lektor er væk!
     210:	11 d1       	rcall	.+546    	; 0x434 <skiftLEDTilstand_PaaKontor>
     212:	00 93 08 02 	sts	0x0208, r16	; 0x800208 <__data_end>
		}
		else if (lektorOptaget_ == '0' && lektortilStede_ == '1')
     216:	2a c0       	rjmp	.+84     	; 0x26c <main+0xb6>
     218:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <lektorOptaget_>
     21c:	80 33       	cpi	r24, 0x30	; 48
     21e:	49 f4       	brne	.+18     	; 0x232 <main+0x7c>
     220:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <lektortilStede_>
		{
			skiftLEDTilstand_PaaKontor(kontorStatus());
     224:	81 33       	cpi	r24, 0x31	; 49
     226:	29 f4       	brne	.+10     	; 0x232 <main+0x7c>
     228:	dd d1       	rcall	.+954    	; 0x5e4 <kontorStatus>
			COMMAND = 'T';					// T Indikerer at lektor er tilstede
     22a:	04 d1       	rcall	.+520    	; 0x434 <skiftLEDTilstand_PaaKontor>
     22c:	f0 92 08 02 	sts	0x0208, r15	; 0x800208 <__data_end>
		}
		else if (lektorOptaget_ == '1' && lektortilStede_ == '0')
     230:	1d c0       	rjmp	.+58     	; 0x26c <main+0xb6>
     232:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <lektorOptaget_>
     236:	81 33       	cpi	r24, 0x31	; 49
     238:	49 f4       	brne	.+18     	; 0x24c <main+0x96>
		{
			skiftLEDTilstand_Optaget(toggleSwitchStatus());
     23a:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <lektortilStede_>
     23e:	80 33       	cpi	r24, 0x30	; 48
     240:	29 f4       	brne	.+10     	; 0x24c <main+0x96>
			COMMAND = 'O';					// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     242:	06 d4       	rcall	.+2060   	; 0xa50 <toggleSwitchStatus>
     244:	f0 d0       	rcall	.+480    	; 0x426 <skiftLEDTilstand_Optaget>

		}
		else if (lektorOptaget_ == '1' && lektortilStede_ == '1')
     246:	10 93 08 02 	sts	0x0208, r17	; 0x800208 <__data_end>
     24a:	10 c0       	rjmp	.+32     	; 0x26c <main+0xb6>
     24c:	80 91 15 02 	lds	r24, 0x0215	; 0x800215 <lektorOptaget_>
		{
			if (returnerTimerStatus() == 0)
     250:	81 33       	cpi	r24, 0x31	; 49
     252:	61 f4       	brne	.+24     	; 0x26c <main+0xb6>
     254:	80 91 12 02 	lds	r24, 0x0212	; 0x800212 <lektortilStede_>
			{
			setTimer();
     258:	81 33       	cpi	r24, 0x31	; 49
			}
			skiftLEDTilstand_Optaget(toggleSwitchStatus());
     25a:	41 f4       	brne	.+16     	; 0x26c <main+0xb6>
     25c:	d6 d2       	rcall	.+1452   	; 0x80a <returnerTimerStatus>
     25e:	89 2b       	or	r24, r25
     260:	09 f4       	brne	.+2      	; 0x264 <main+0xae>
			COMMAND = 'O';					// O indikerer at lektor har benyttet ToggleSwitch (=Optaget)
     262:	d8 d2       	rcall	.+1456   	; 0x814 <setTimer>
     264:	f5 d3       	rcall	.+2026   	; 0xa50 <toggleSwitchStatus>
		}

		streng[2] = COMMAND;
     266:	df d0       	rcall	.+446    	; 0x426 <skiftLEDTilstand_Optaget>
     268:	10 93 08 02 	sts	0x0208, r17	; 0x800208 <__data_end>


		konverteretStreng = stringToManchester(streng);
     26c:	80 91 08 02 	lds	r24, 0x0208	; 0x800208 <__data_end>
     270:	8b 83       	std	Y+3, r24	; 0x03
     272:	ce 01       	movw	r24, r28
     274:	01 96       	adiw	r24, 0x01	; 1
     276:	4b d0       	rcall	.+150    	; 0x30e <stringToManchester>
     278:	90 93 1b 02 	sts	0x021B, r25	; 0x80021b <konverteretStreng+0x1>
		karakter = konverteretStreng[currentChar];
     27c:	80 93 1a 02 	sts	0x021A, r24	; 0x80021a <konverteretStreng>
     280:	20 91 09 02 	lds	r18, 0x0209	; 0x800209 <currentChar>
     284:	30 91 0a 02 	lds	r19, 0x020A	; 0x80020a <currentChar+0x1>
     288:	fc 01       	movw	r30, r24
     28a:	e2 0f       	add	r30, r18
     28c:	f3 1f       	adc	r31, r19
		freePtr();
     28e:	80 81       	ld	r24, Z
     290:	80 93 0b 02 	sts	0x020B, r24	; 0x80020b <karakter>
     294:	36 d0       	rcall	.+108    	; 0x302 <freePtr>
     296:	b3 cf       	rjmp	.-154    	; 0x1fe <main+0x48>

00000298 <__vector_1>:
	return 0;
}

// Interrupt service routine for INT0 (Er INT3 for Atmega 2560)
ISR(INT0_vect)
{
     298:	1f 92       	push	r1
     29a:	0f 92       	push	r0
     29c:	0f b6       	in	r0, 0x3f	; 63
     29e:	0f 92       	push	r0
     2a0:	11 24       	eor	r1, r1
     2a2:	0b b6       	in	r0, 0x3b	; 59
     2a4:	0f 92       	push	r0
     2a6:	2f 93       	push	r18
     2a8:	3f 93       	push	r19
     2aa:	4f 93       	push	r20
     2ac:	5f 93       	push	r21
     2ae:	6f 93       	push	r22
     2b0:	7f 93       	push	r23
     2b2:	8f 93       	push	r24
     2b4:	9f 93       	push	r25
     2b6:	af 93       	push	r26
     2b8:	bf 93       	push	r27
     2ba:	ef 93       	push	r30
     2bc:	ff 93       	push	r31
	//_delay_ms(2);
	T2Delay_us(8);
     2be:	88 e0       	ldi	r24, 0x08	; 8
     2c0:	90 e0       	ldi	r25, 0x00	; 0
     2c2:	fb d2       	rcall	.+1526   	; 0x8ba <T2Delay_us>
	sendCharSW(karakter);
     2c4:	80 91 0b 02 	lds	r24, 0x020B	; 0x80020b <karakter>
     2c8:	bd d0       	rcall	.+378    	; 0x444 <sendCharSW>
	currentChar++;
     2ca:	80 91 09 02 	lds	r24, 0x0209	; 0x800209 <currentChar>
     2ce:	90 91 0a 02 	lds	r25, 0x020A	; 0x80020a <currentChar+0x1>
     2d2:	01 96       	adiw	r24, 0x01	; 1
     2d4:	90 93 0a 02 	sts	0x020A, r25	; 0x80020a <currentChar+0x1>
     2d8:	80 93 09 02 	sts	0x0209, r24	; 0x800209 <currentChar>
     2dc:	ff 91       	pop	r31
     2de:	ef 91       	pop	r30
     2e0:	bf 91       	pop	r27
     2e2:	af 91       	pop	r26
     2e4:	9f 91       	pop	r25
     2e6:	8f 91       	pop	r24
     2e8:	7f 91       	pop	r23
     2ea:	6f 91       	pop	r22
     2ec:	5f 91       	pop	r21
     2ee:	4f 91       	pop	r20
     2f0:	3f 91       	pop	r19
     2f2:	2f 91       	pop	r18
     2f4:	0f 90       	pop	r0
     2f6:	0b be       	out	0x3b, r0	; 59
     2f8:	0f 90       	pop	r0
     2fa:	0f be       	out	0x3f, r0	; 63
     2fc:	0f 90       	pop	r0
     2fe:	1f 90       	pop	r1
     300:	18 95       	reti

00000302 <freePtr>:
#include <stdlib.h>

static unsigned char * manchesterPtr = 0;

void freePtr(){
	free(manchesterPtr);
     302:	80 91 0c 02 	lds	r24, 0x020C	; 0x80020c <manchesterPtr>
     306:	90 91 0d 02 	lds	r25, 0x020D	; 0x80020d <manchesterPtr+0x1>
     30a:	96 c7       	rjmp	.+3884   	; 0x1238 <free>
     30c:	08 95       	ret

0000030e <stringToManchester>:
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
     30e:	8f 92       	push	r8
     310:	9f 92       	push	r9
     312:	af 92       	push	r10
     314:	bf 92       	push	r11
     316:	cf 92       	push	r12
     318:	df 92       	push	r13
     31a:	ef 92       	push	r14
     31c:	ff 92       	push	r15
     31e:	0f 93       	push	r16
     320:	1f 93       	push	r17
     322:	cf 93       	push	r28
     324:	df 93       	push	r29
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     326:	22 e0       	ldi	r18, 0x02	; 2
     328:	86 30       	cpi	r24, 0x06	; 6
     32a:	92 07       	cpc	r25, r18
     32c:	09 f4       	brne	.+2      	; 0x330 <stringToManchester+0x22>
     32e:	6c c0       	rjmp	.+216    	; 0x408 <__LOCK_REGION_LENGTH__+0x8>
     330:	ec 01       	movw	r28, r24
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
     332:	fc 01       	movw	r30, r24
     334:	01 90       	ld	r0, Z+
     336:	00 20       	and	r0, r0
     338:	e9 f7       	brne	.-6      	; 0x334 <stringToManchester+0x26>
     33a:	31 97       	sbiw	r30, 0x01	; 1
     33c:	e8 1b       	sub	r30, r24
     33e:	f9 0b       	sbc	r31, r25
     340:	5f 01       	movw	r10, r30
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
     342:	cf 01       	movw	r24, r30
     344:	88 0f       	add	r24, r24
     346:	99 1f       	adc	r25, r25
     348:	61 e0       	ldi	r22, 0x01	; 1
     34a:	70 e0       	ldi	r23, 0x00	; 0
     34c:	03 96       	adiw	r24, 0x03	; 3
     34e:	c2 d6       	rcall	.+3460   	; 0x10d4 <calloc>
     350:	90 93 0d 02 	sts	0x020D, r25	; 0x80020d <manchesterPtr+0x1>
     354:	80 93 0c 02 	sts	0x020C, r24	; 0x80020c <manchesterPtr>
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     358:	1a 14       	cp	r1, r10
     35a:	1b 04       	cpc	r1, r11
     35c:	0c f0       	brlt	.+2      	; 0x360 <stringToManchester+0x52>
     35e:	56 c0       	rjmp	.+172    	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
     360:	7e 01       	movw	r14, r28
     362:	a0 e0       	ldi	r26, 0x00	; 0
     364:	b0 e0       	ldi	r27, 0x00	; 0
     366:	60 e0       	ldi	r22, 0x00	; 0
     368:	70 e0       	ldi	r23, 0x00	; 0
     36a:	28 e0       	ldi	r18, 0x08	; 8
     36c:	30 e0       	ldi	r19, 0x00	; 0
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
     36e:	01 e0       	ldi	r16, 0x01	; 1
     370:	10 e0       	ldi	r17, 0x00	; 0
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     372:	0f 2e       	mov	r0, r31
     374:	f7 e0       	ldi	r31, 0x07	; 7
     376:	9f 2e       	mov	r9, r31
     378:	f0 2d       	mov	r31, r0
     37a:	81 2c       	mov	r8, r1
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];
     37c:	f7 01       	movw	r30, r14
     37e:	c1 91       	ld	r28, Z+
     380:	7f 01       	movw	r14, r30

		for (int j = 7; j >= 0; j--)
     382:	47 e0       	ldi	r20, 0x07	; 7
     384:	50 e0       	ldi	r21, 0x00	; 0
			if (counter < 0 || counter > 7)
			{
				counter = 7;
				++t;
			}
			if (ch & (1 << j))
     386:	d0 e0       	ldi	r29, 0x00	; 0
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
		{
			--counter;
     388:	21 50       	subi	r18, 0x01	; 1
     38a:	31 09       	sbc	r19, r1

			if (counter < 0 || counter > 7)
     38c:	28 30       	cpi	r18, 0x08	; 8
     38e:	31 05       	cpc	r19, r1
     390:	20 f0       	brcs	.+8      	; 0x39a <stringToManchester+0x8c>
			{
				counter = 7;
				++t;
     392:	6f 5f       	subi	r22, 0xFF	; 255
     394:	7f 4f       	sbci	r23, 0xFF	; 255
		{
			--counter;

			if (counter < 0 || counter > 7)
			{
				counter = 7;
     396:	29 2d       	mov	r18, r9
     398:	38 2d       	mov	r19, r8
				++t;
			}
			if (ch & (1 << j))
     39a:	fe 01       	movw	r30, r28
     39c:	04 2e       	mov	r0, r20
     39e:	02 c0       	rjmp	.+4      	; 0x3a4 <stringToManchester+0x96>
     3a0:	f5 95       	asr	r31
     3a2:	e7 95       	ror	r30
     3a4:	0a 94       	dec	r0
     3a6:	e2 f7       	brpl	.-8      	; 0x3a0 <stringToManchester+0x92>
     3a8:	e0 ff       	sbrs	r30, 0
     3aa:	12 c0       	rjmp	.+36     	; 0x3d0 <stringToManchester+0xc2>
			{
				manchesterPtr[i + t] |= 1 << counter;
     3ac:	fb 01       	movw	r30, r22
     3ae:	ea 0f       	add	r30, r26
     3b0:	fb 1f       	adc	r31, r27
     3b2:	e8 0f       	add	r30, r24
     3b4:	f9 1f       	adc	r31, r25
     3b6:	68 01       	movw	r12, r16
     3b8:	02 2e       	mov	r0, r18
     3ba:	02 c0       	rjmp	.+4      	; 0x3c0 <stringToManchester+0xb2>
     3bc:	cc 0c       	add	r12, r12
     3be:	dd 1c       	adc	r13, r13
     3c0:	0a 94       	dec	r0
     3c2:	e2 f7       	brpl	.-8      	; 0x3bc <stringToManchester+0xae>
     3c4:	d0 80       	ld	r13, Z
     3c6:	cd 28       	or	r12, r13
     3c8:	c0 82       	st	Z, r12
				--counter;
     3ca:	21 50       	subi	r18, 0x01	; 1
     3cc:	31 09       	sbc	r19, r1
     3ce:	11 c0       	rjmp	.+34     	; 0x3f2 <stringToManchester+0xe4>
				manchesterPtr[i + t] &= (255 - (0 << counter));
			}
			else
			{
				manchesterPtr[i + t] &= (255 - (0 << counter));
     3d0:	fb 01       	movw	r30, r22
     3d2:	ea 0f       	add	r30, r26
     3d4:	fb 1f       	adc	r31, r27
     3d6:	e8 0f       	add	r30, r24
     3d8:	f9 1f       	adc	r31, r25
				--counter;
     3da:	21 50       	subi	r18, 0x01	; 1
     3dc:	31 09       	sbc	r19, r1
				manchesterPtr[i + t] |= (1 << counter);
     3de:	68 01       	movw	r12, r16
     3e0:	02 2e       	mov	r0, r18
     3e2:	02 c0       	rjmp	.+4      	; 0x3e8 <stringToManchester+0xda>
     3e4:	cc 0c       	add	r12, r12
     3e6:	dd 1c       	adc	r13, r13
     3e8:	0a 94       	dec	r0
     3ea:	e2 f7       	brpl	.-8      	; 0x3e4 <stringToManchester+0xd6>
     3ec:	d0 80       	ld	r13, Z
     3ee:	cd 28       	or	r12, r13
     3f0:	c0 82       	st	Z, r12

	for (int i = 0; i < len; ++i)
	{
		unsigned char ch = toBeConverted[i];

		for (int j = 7; j >= 0; j--)
     3f2:	41 50       	subi	r20, 0x01	; 1
     3f4:	51 09       	sbc	r21, r1
     3f6:	40 f6       	brcc	.-112    	; 0x388 <stringToManchester+0x7a>
				manchesterPtr[i + t] &= (255 - (0 << counter));
				--counter;
				manchesterPtr[i + t] |= (1 << counter);
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
     3f8:	61 50       	subi	r22, 0x01	; 1
     3fa:	71 09       	sbc	r23, r1
	int len = strlen((char*)toBeConverted);											// Lav size_t som kan passes til calloc.
	manchesterPtr = (unsigned char *)calloc((((len+1) * 2) + 1), 1);				// Alloker hukommelse
	int counter = 8;
	int t = 0;

	for (int i = 0; i < len; ++i)
     3fc:	11 96       	adiw	r26, 0x01	; 1
     3fe:	aa 16       	cp	r10, r26
     400:	bb 06       	cpc	r11, r27
     402:	09 f0       	breq	.+2      	; 0x406 <__LOCK_REGION_LENGTH__+0x6>
     404:	bb cf       	rjmp	.-138    	; 0x37c <stringToManchester+0x6e>
     406:	02 c0       	rjmp	.+4      	; 0x40c <__LOCK_REGION_LENGTH__+0xc>
	free(manchesterPtr);
}

unsigned char* stringToManchester(unsigned char* toBeConverted)
{
	if (toBeConverted == (unsigned char*)"") return 0;						// Hvis der ikke er input, return 0 
     408:	80 e0       	ldi	r24, 0x00	; 0
     40a:	90 e0       	ldi	r25, 0x00	; 0
			}
		}
		--t;															// Find næste character i array af chars som skal konverteres.
	}
	return manchesterPtr;													// Returnér manchesterkoden
}
     40c:	df 91       	pop	r29
     40e:	cf 91       	pop	r28
     410:	1f 91       	pop	r17
     412:	0f 91       	pop	r16
     414:	ff 90       	pop	r15
     416:	ef 90       	pop	r14
     418:	df 90       	pop	r13
     41a:	cf 90       	pop	r12
     41c:	bf 90       	pop	r11
     41e:	af 90       	pop	r10
     420:	9f 90       	pop	r9
     422:	8f 90       	pop	r8
     424:	08 95       	ret

00000426 <skiftLEDTilstand_Optaget>:
#include "RegistrerLektor_Optaget.h"
#include "ToggleSwitchLED.h"
 
 void skiftLEDTilstand_Optaget(char lektorOptaget)
{
	if (lektorOptaget == '0')
     426:	80 33       	cpi	r24, 0x30	; 48
	{
	setToggleSwitchLED('0');
     428:	11 f4       	brne	.+4      	; 0x42e <skiftLEDTilstand_Optaget+0x8>
	}

	else 	
	{
	setToggleSwitchLED('1');
     42a:	e2 c4       	rjmp	.+2500   	; 0xdf0 <setToggleSwitchLED>
     42c:	08 95       	ret
     42e:	81 e3       	ldi	r24, 0x31	; 49
     430:	df c4       	rjmp	.+2494   	; 0xdf0 <setToggleSwitchLED>
     432:	08 95       	ret

00000434 <skiftLEDTilstand_PaaKontor>:

 //Skift LEDTilstand for ToggleSwitchLED baseret på, hvorvidt lektor er til stede (parametiseret)
 void skiftLEDTilstand_PaaKontor(char tilStede)
 {

	if (tilStede == '1')
     434:	81 33       	cpi	r24, 0x31	; 49
     436:	19 f4       	brne	.+6      	; 0x43e <skiftLEDTilstand_PaaKontor+0xa>
	{
	setToggleSwitchLED('0');
     438:	80 e3       	ldi	r24, 0x30	; 48
     43a:	da c4       	rjmp	.+2484   	; 0xdf0 <setToggleSwitchLED>
	}
	else
	{
	setToggleSwitchLED('1');
     43c:	08 95       	ret
     43e:	81 e3       	ldi	r24, 0x31	; 49
     440:	d7 c4       	rjmp	.+2478   	; 0xdf0 <setToggleSwitchLED>
     442:	08 95       	ret

00000444 <sendCharSW>:
{
	// Main-loop: Toggle LED7 hvert sekund
	unsigned char i;
	unsigned char x = Tegn;
	// Start bit
	PORT &= ~(1<<PINNR);
     444:	28 98       	cbi	0x05, 0	; 5
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
     446:	eb e4       	ldi	r30, 0x4B	; 75
     448:	f1 e0       	ldi	r31, 0x01	; 1
     44a:	31 97       	sbiw	r30, 0x01	; 1
     44c:	f1 f7       	brne	.-4      	; 0x44a <sendCharSW+0x6>
     44e:	00 c0       	rjmp	.+0      	; 0x450 <sendCharSW+0xc>
     450:	00 00       	nop
     452:	98 e0       	ldi	r25, 0x08	; 8
	_delay_us(NO_us);
	// 8 data bits (LSB first)
	for (i = 0; i<8; i++)
	{
		if(x & 0b00000001)
     454:	80 ff       	sbrs	r24, 0
     456:	02 c0       	rjmp	.+4      	; 0x45c <sendCharSW+0x18>
			PORT |= (1<<PINNR);
     458:	28 9a       	sbi	0x05, 0	; 5
     45a:	01 c0       	rjmp	.+2      	; 0x45e <sendCharSW+0x1a>
		else
			PORT &= ~(1<<PINNR);
     45c:	28 98       	cbi	0x05, 0	; 5
     45e:	eb e4       	ldi	r30, 0x4B	; 75
     460:	f1 e0       	ldi	r31, 0x01	; 1
     462:	31 97       	sbiw	r30, 0x01	; 1
     464:	f1 f7       	brne	.-4      	; 0x462 <sendCharSW+0x1e>
     466:	00 c0       	rjmp	.+0      	; 0x468 <sendCharSW+0x24>
     468:	00 00       	nop
		_delay_us(NO_us);
		x = x>>1;
     46a:	86 95       	lsr	r24
     46c:	91 50       	subi	r25, 0x01	; 1
	unsigned char x = Tegn;
	// Start bit
	PORT &= ~(1<<PINNR);
	_delay_us(NO_us);
	// 8 data bits (LSB first)
	for (i = 0; i<8; i++)
     46e:	91 f7       	brne	.-28     	; 0x454 <sendCharSW+0x10>
		else
			PORT &= ~(1<<PINNR);
		_delay_us(NO_us);
		x = x>>1;
	}
	PORT |= (1<<PINNR);
     470:	28 9a       	sbi	0x05, 0	; 5
     472:	8b e4       	ldi	r24, 0x4B	; 75
     474:	91 e0       	ldi	r25, 0x01	; 1
     476:	01 97       	sbiw	r24, 0x01	; 1
     478:	f1 f7       	brne	.-4      	; 0x476 <sendCharSW+0x32>
     47a:	00 c0       	rjmp	.+0      	; 0x47c <sendCharSW+0x38>
     47c:	00 00       	nop
     47e:	08 95       	ret

00000480 <initSensor>:
#include "Sensor.h"


void initSensor(char register_, short int port)
{
	if (register_ > 'L' || register_ < 'A' || register_ == 'I')
     480:	9f eb       	ldi	r25, 0xBF	; 191
     482:	98 0f       	add	r25, r24
     484:	9c 30       	cpi	r25, 0x0C	; 12
     486:	10 f4       	brcc	.+4      	; 0x48c <initSensor+0xc>
     488:	89 34       	cpi	r24, 0x49	; 73
     48a:	39 f4       	brne	.+14     	; 0x49a <initSensor+0x1a>
	{
		register__ = 'A';
     48c:	81 e4       	ldi	r24, 0x41	; 65
     48e:	80 93 17 02 	sts	0x0217, r24	; 0x800217 <register__>
	}
	if (port > 7)
     492:	68 30       	cpi	r22, 0x08	; 8
     494:	71 05       	cpc	r23, r1
     496:	24 f4       	brge	.+8      	; 0x4a0 <initSensor+0x20>
     498:	19 c0       	rjmp	.+50     	; 0x4cc <initSensor+0x4c>
     49a:	68 30       	cpi	r22, 0x08	; 8
     49c:	71 05       	cpc	r23, r1
     49e:	34 f0       	brlt	.+12     	; 0x4ac <initSensor+0x2c>
	{
		port__ = 1;
     4a0:	81 e0       	ldi	r24, 0x01	; 1
     4a2:	90 e0       	ldi	r25, 0x00	; 0
     4a4:	90 93 20 02 	sts	0x0220, r25	; 0x800220 <port__+0x1>
     4a8:	80 93 1f 02 	sts	0x021F, r24	; 0x80021f <port__>
	}

	switch (register__)
     4ac:	e0 91 17 02 	lds	r30, 0x0217	; 0x800217 <register__>
     4b0:	8e 2f       	mov	r24, r30
     4b2:	90 e0       	ldi	r25, 0x00	; 0
     4b4:	fc 01       	movw	r30, r24
     4b6:	e1 54       	subi	r30, 0x41	; 65
     4b8:	f1 09       	sbc	r31, r1
     4ba:	ec 30       	cpi	r30, 0x0C	; 12
     4bc:	f1 05       	cpc	r31, r1
     4be:	08 f0       	brcs	.+2      	; 0x4c2 <initSensor+0x42>
     4c0:	90 c0       	rjmp	.+288    	; 0x5e2 <initSensor+0x162>
     4c2:	88 27       	eor	r24, r24
     4c4:	ee 58       	subi	r30, 0x8E	; 142
     4c6:	ff 4f       	sbci	r31, 0xFF	; 255
     4c8:	8f 4f       	sbci	r24, 0xFF	; 255
     4ca:	fc c5       	rjmp	.+3064   	; 0x10c4 <__tablejump2__>
	{
		case 'A':
		DDRA &= ~(1 << port);
     4cc:	21 b1       	in	r18, 0x01	; 1
     4ce:	81 e0       	ldi	r24, 0x01	; 1
     4d0:	90 e0       	ldi	r25, 0x00	; 0
     4d2:	02 c0       	rjmp	.+4      	; 0x4d8 <initSensor+0x58>
     4d4:	88 0f       	add	r24, r24
     4d6:	99 1f       	adc	r25, r25
     4d8:	6a 95       	dec	r22
     4da:	e2 f7       	brpl	.-8      	; 0x4d4 <initSensor+0x54>
     4dc:	80 95       	com	r24
     4de:	82 23       	and	r24, r18
     4e0:	81 b9       	out	0x01, r24	; 1
		break;
     4e2:	08 95       	ret
		case 'B':
		DDRB &= ~(1 << port);
     4e4:	24 b1       	in	r18, 0x04	; 4
     4e6:	81 e0       	ldi	r24, 0x01	; 1
     4e8:	90 e0       	ldi	r25, 0x00	; 0
     4ea:	02 c0       	rjmp	.+4      	; 0x4f0 <initSensor+0x70>
     4ec:	88 0f       	add	r24, r24
     4ee:	99 1f       	adc	r25, r25
     4f0:	6a 95       	dec	r22
     4f2:	e2 f7       	brpl	.-8      	; 0x4ec <initSensor+0x6c>
     4f4:	80 95       	com	r24
     4f6:	82 23       	and	r24, r18
     4f8:	84 b9       	out	0x04, r24	; 4
		break;
     4fa:	08 95       	ret
		case 'C':
		DDRC &= ~(1 << port);
     4fc:	27 b1       	in	r18, 0x07	; 7
     4fe:	81 e0       	ldi	r24, 0x01	; 1
     500:	90 e0       	ldi	r25, 0x00	; 0
     502:	02 c0       	rjmp	.+4      	; 0x508 <initSensor+0x88>
     504:	88 0f       	add	r24, r24
     506:	99 1f       	adc	r25, r25
     508:	6a 95       	dec	r22
     50a:	e2 f7       	brpl	.-8      	; 0x504 <initSensor+0x84>
     50c:	80 95       	com	r24
     50e:	82 23       	and	r24, r18
     510:	87 b9       	out	0x07, r24	; 7
		break;
     512:	08 95       	ret
		case 'D':
		DDRD &= ~(1 << port);
     514:	2a b1       	in	r18, 0x0a	; 10
     516:	81 e0       	ldi	r24, 0x01	; 1
     518:	90 e0       	ldi	r25, 0x00	; 0
     51a:	02 c0       	rjmp	.+4      	; 0x520 <initSensor+0xa0>
     51c:	88 0f       	add	r24, r24
     51e:	99 1f       	adc	r25, r25
     520:	6a 95       	dec	r22
     522:	e2 f7       	brpl	.-8      	; 0x51c <initSensor+0x9c>
     524:	80 95       	com	r24
     526:	82 23       	and	r24, r18
     528:	8a b9       	out	0x0a, r24	; 10
		break;
     52a:	08 95       	ret
		case 'E':
		DDRE &= ~(1 << port);
     52c:	2d b1       	in	r18, 0x0d	; 13
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	02 c0       	rjmp	.+4      	; 0x538 <initSensor+0xb8>
     534:	88 0f       	add	r24, r24
     536:	99 1f       	adc	r25, r25
     538:	6a 95       	dec	r22
     53a:	e2 f7       	brpl	.-8      	; 0x534 <initSensor+0xb4>
     53c:	80 95       	com	r24
     53e:	82 23       	and	r24, r18
     540:	8d b9       	out	0x0d, r24	; 13
		break;
     542:	08 95       	ret
		case 'F':
		DDRF &= ~(1 << port);
     544:	20 b3       	in	r18, 0x10	; 16
     546:	81 e0       	ldi	r24, 0x01	; 1
     548:	90 e0       	ldi	r25, 0x00	; 0
     54a:	02 c0       	rjmp	.+4      	; 0x550 <initSensor+0xd0>
     54c:	88 0f       	add	r24, r24
     54e:	99 1f       	adc	r25, r25
     550:	6a 95       	dec	r22
     552:	e2 f7       	brpl	.-8      	; 0x54c <initSensor+0xcc>
     554:	80 95       	com	r24
     556:	82 23       	and	r24, r18
     558:	80 bb       	out	0x10, r24	; 16
		break;
     55a:	08 95       	ret
		case 'G':
		DDRG &= ~(1 << port);
     55c:	23 b3       	in	r18, 0x13	; 19
     55e:	81 e0       	ldi	r24, 0x01	; 1
     560:	90 e0       	ldi	r25, 0x00	; 0
     562:	02 c0       	rjmp	.+4      	; 0x568 <initSensor+0xe8>
     564:	88 0f       	add	r24, r24
     566:	99 1f       	adc	r25, r25
     568:	6a 95       	dec	r22
     56a:	e2 f7       	brpl	.-8      	; 0x564 <initSensor+0xe4>
     56c:	80 95       	com	r24
     56e:	82 23       	and	r24, r18
     570:	83 bb       	out	0x13, r24	; 19
		break;
     572:	08 95       	ret
		case 'H':
		DDRH &= ~(1 << port);
     574:	e1 e0       	ldi	r30, 0x01	; 1
     576:	f1 e0       	ldi	r31, 0x01	; 1
     578:	20 81       	ld	r18, Z
     57a:	81 e0       	ldi	r24, 0x01	; 1
     57c:	90 e0       	ldi	r25, 0x00	; 0
     57e:	02 c0       	rjmp	.+4      	; 0x584 <initSensor+0x104>
     580:	88 0f       	add	r24, r24
     582:	99 1f       	adc	r25, r25
     584:	6a 95       	dec	r22
     586:	e2 f7       	brpl	.-8      	; 0x580 <initSensor+0x100>
     588:	80 95       	com	r24
     58a:	82 23       	and	r24, r18
     58c:	80 83       	st	Z, r24
		break;
     58e:	08 95       	ret
		case 'J':
		DDRJ &= ~(1 << port);
     590:	e4 e0       	ldi	r30, 0x04	; 4
     592:	f1 e0       	ldi	r31, 0x01	; 1
     594:	20 81       	ld	r18, Z
     596:	81 e0       	ldi	r24, 0x01	; 1
     598:	90 e0       	ldi	r25, 0x00	; 0
     59a:	02 c0       	rjmp	.+4      	; 0x5a0 <initSensor+0x120>
     59c:	88 0f       	add	r24, r24
     59e:	99 1f       	adc	r25, r25
     5a0:	6a 95       	dec	r22
     5a2:	e2 f7       	brpl	.-8      	; 0x59c <initSensor+0x11c>
     5a4:	80 95       	com	r24
     5a6:	82 23       	and	r24, r18
     5a8:	80 83       	st	Z, r24
		break;
     5aa:	08 95       	ret
		case 'K':
		DDRK &= ~(1 << port);
     5ac:	e7 e0       	ldi	r30, 0x07	; 7
     5ae:	f1 e0       	ldi	r31, 0x01	; 1
     5b0:	20 81       	ld	r18, Z
     5b2:	81 e0       	ldi	r24, 0x01	; 1
     5b4:	90 e0       	ldi	r25, 0x00	; 0
     5b6:	02 c0       	rjmp	.+4      	; 0x5bc <initSensor+0x13c>
     5b8:	88 0f       	add	r24, r24
     5ba:	99 1f       	adc	r25, r25
     5bc:	6a 95       	dec	r22
     5be:	e2 f7       	brpl	.-8      	; 0x5b8 <initSensor+0x138>
     5c0:	80 95       	com	r24
     5c2:	82 23       	and	r24, r18
     5c4:	80 83       	st	Z, r24
		break;
     5c6:	08 95       	ret
		case 'L':
		DDRL &= ~(1 << port);
     5c8:	ea e0       	ldi	r30, 0x0A	; 10
     5ca:	f1 e0       	ldi	r31, 0x01	; 1
     5cc:	20 81       	ld	r18, Z
     5ce:	81 e0       	ldi	r24, 0x01	; 1
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	02 c0       	rjmp	.+4      	; 0x5d8 <initSensor+0x158>
     5d4:	88 0f       	add	r24, r24
     5d6:	99 1f       	adc	r25, r25
     5d8:	6a 95       	dec	r22
     5da:	e2 f7       	brpl	.-8      	; 0x5d4 <initSensor+0x154>
     5dc:	80 95       	com	r24
     5de:	82 23       	and	r24, r18
     5e0:	80 83       	st	Z, r24
     5e2:	08 95       	ret

000005e4 <kontorStatus>:
	}
}

char kontorStatus()
{
	switch (register__)
     5e4:	e0 91 17 02 	lds	r30, 0x0217	; 0x800217 <register__>
     5e8:	8e 2f       	mov	r24, r30
     5ea:	90 e0       	ldi	r25, 0x00	; 0
     5ec:	fc 01       	movw	r30, r24
     5ee:	e1 54       	subi	r30, 0x41	; 65
     5f0:	f1 09       	sbc	r31, r1
     5f2:	ec 30       	cpi	r30, 0x0C	; 12
     5f4:	f1 05       	cpc	r31, r1
     5f6:	08 f0       	brcs	.+2      	; 0x5fa <kontorStatus+0x16>
     5f8:	06 c1       	rjmp	.+524    	; 0x806 <kontorStatus+0x222>
     5fa:	88 27       	eor	r24, r24
     5fc:	e2 58       	subi	r30, 0x82	; 130
     5fe:	ff 4f       	sbci	r31, 0xFF	; 255
     600:	8f 4f       	sbci	r24, 0xFF	; 255
     602:	60 c5       	rjmp	.+2752   	; 0x10c4 <__tablejump2__>
	{
		case 'A':
	
		if (PINA & (1 << port__))
     604:	80 b1       	in	r24, 0x00	; 0
     606:	90 e0       	ldi	r25, 0x00	; 0
     608:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port__>
     60c:	02 c0       	rjmp	.+4      	; 0x612 <kontorStatus+0x2e>
     60e:	95 95       	asr	r25
     610:	87 95       	ror	r24
     612:	0a 94       	dec	r0
     614:	e2 f7       	brpl	.-8      	; 0x60e <kontorStatus+0x2a>
     616:	80 ff       	sbrs	r24, 0
     618:	06 c0       	rjmp	.+12     	; 0x626 <kontorStatus+0x42>
		{
			lektorDetected_ = '1';
     61a:	81 e3       	ldi	r24, 0x31	; 49
     61c:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     620:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     624:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     626:	80 e3       	ldi	r24, 0x30	; 48
     628:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     62c:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     630:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << port__))
     632:	83 b1       	in	r24, 0x03	; 3
     634:	90 e0       	ldi	r25, 0x00	; 0
     636:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port__>
     63a:	02 c0       	rjmp	.+4      	; 0x640 <kontorStatus+0x5c>
     63c:	95 95       	asr	r25
     63e:	87 95       	ror	r24
     640:	0a 94       	dec	r0
     642:	e2 f7       	brpl	.-8      	; 0x63c <kontorStatus+0x58>
     644:	80 ff       	sbrs	r24, 0
     646:	06 c0       	rjmp	.+12     	; 0x654 <kontorStatus+0x70>
		{
			lektorDetected_ = '1';
     648:	81 e3       	ldi	r24, 0x31	; 49
     64a:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     64e:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     652:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     654:	80 e3       	ldi	r24, 0x30	; 48
     656:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     65a:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     65e:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << port__))
     660:	86 b1       	in	r24, 0x06	; 6
     662:	90 e0       	ldi	r25, 0x00	; 0
     664:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port__>
     668:	02 c0       	rjmp	.+4      	; 0x66e <kontorStatus+0x8a>
     66a:	95 95       	asr	r25
     66c:	87 95       	ror	r24
     66e:	0a 94       	dec	r0
     670:	e2 f7       	brpl	.-8      	; 0x66a <kontorStatus+0x86>
     672:	80 ff       	sbrs	r24, 0
     674:	06 c0       	rjmp	.+12     	; 0x682 <kontorStatus+0x9e>
		{
			lektorDetected_ = '1';
     676:	81 e3       	ldi	r24, 0x31	; 49
     678:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     67c:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     680:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     682:	80 e3       	ldi	r24, 0x30	; 48
     684:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     688:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     68c:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << port__))
     68e:	89 b1       	in	r24, 0x09	; 9
     690:	90 e0       	ldi	r25, 0x00	; 0
     692:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port__>
     696:	02 c0       	rjmp	.+4      	; 0x69c <kontorStatus+0xb8>
     698:	95 95       	asr	r25
     69a:	87 95       	ror	r24
     69c:	0a 94       	dec	r0
     69e:	e2 f7       	brpl	.-8      	; 0x698 <kontorStatus+0xb4>
     6a0:	80 ff       	sbrs	r24, 0
     6a2:	06 c0       	rjmp	.+12     	; 0x6b0 <kontorStatus+0xcc>
		{
			lektorDetected_ = '1';
     6a4:	81 e3       	ldi	r24, 0x31	; 49
     6a6:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     6aa:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     6ae:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     6b0:	80 e3       	ldi	r24, 0x30	; 48
     6b2:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     6b6:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     6ba:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << port__))
     6bc:	8c b1       	in	r24, 0x0c	; 12
     6be:	90 e0       	ldi	r25, 0x00	; 0
     6c0:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port__>
     6c4:	02 c0       	rjmp	.+4      	; 0x6ca <kontorStatus+0xe6>
     6c6:	95 95       	asr	r25
     6c8:	87 95       	ror	r24
     6ca:	0a 94       	dec	r0
     6cc:	e2 f7       	brpl	.-8      	; 0x6c6 <kontorStatus+0xe2>
     6ce:	80 ff       	sbrs	r24, 0
     6d0:	06 c0       	rjmp	.+12     	; 0x6de <kontorStatus+0xfa>
		{
			lektorDetected_ = '1';
     6d2:	81 e3       	ldi	r24, 0x31	; 49
     6d4:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     6d8:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     6dc:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     6de:	80 e3       	ldi	r24, 0x30	; 48
     6e0:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     6e4:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     6e8:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << port__))
     6ea:	8f b1       	in	r24, 0x0f	; 15
     6ec:	90 e0       	ldi	r25, 0x00	; 0
     6ee:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port__>
     6f2:	02 c0       	rjmp	.+4      	; 0x6f8 <kontorStatus+0x114>
     6f4:	95 95       	asr	r25
     6f6:	87 95       	ror	r24
     6f8:	0a 94       	dec	r0
     6fa:	e2 f7       	brpl	.-8      	; 0x6f4 <kontorStatus+0x110>
     6fc:	80 ff       	sbrs	r24, 0
     6fe:	06 c0       	rjmp	.+12     	; 0x70c <kontorStatus+0x128>
		{
			lektorDetected_ = '1';
     700:	81 e3       	ldi	r24, 0x31	; 49
     702:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     706:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     70a:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     70c:	80 e3       	ldi	r24, 0x30	; 48
     70e:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     712:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     716:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << port__))
     718:	82 b3       	in	r24, 0x12	; 18
     71a:	90 e0       	ldi	r25, 0x00	; 0
     71c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port__>
     720:	02 c0       	rjmp	.+4      	; 0x726 <kontorStatus+0x142>
     722:	95 95       	asr	r25
     724:	87 95       	ror	r24
     726:	0a 94       	dec	r0
     728:	e2 f7       	brpl	.-8      	; 0x722 <kontorStatus+0x13e>
     72a:	80 ff       	sbrs	r24, 0
     72c:	06 c0       	rjmp	.+12     	; 0x73a <kontorStatus+0x156>
		{
			lektorDetected_ = '1';
     72e:	81 e3       	ldi	r24, 0x31	; 49
     730:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     734:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     738:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     73a:	80 e3       	ldi	r24, 0x30	; 48
     73c:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     740:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     744:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << port__))
     746:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     74a:	90 e0       	ldi	r25, 0x00	; 0
     74c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port__>
     750:	02 c0       	rjmp	.+4      	; 0x756 <kontorStatus+0x172>
     752:	95 95       	asr	r25
     754:	87 95       	ror	r24
     756:	0a 94       	dec	r0
     758:	e2 f7       	brpl	.-8      	; 0x752 <kontorStatus+0x16e>
     75a:	80 ff       	sbrs	r24, 0
     75c:	06 c0       	rjmp	.+12     	; 0x76a <kontorStatus+0x186>
		{
			lektorDetected_ = '1';
     75e:	81 e3       	ldi	r24, 0x31	; 49
     760:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     764:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     768:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     76a:	80 e3       	ldi	r24, 0x30	; 48
     76c:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     770:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     774:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << port__))
     776:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     77a:	90 e0       	ldi	r25, 0x00	; 0
     77c:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port__>
     780:	02 c0       	rjmp	.+4      	; 0x786 <kontorStatus+0x1a2>
     782:	95 95       	asr	r25
     784:	87 95       	ror	r24
     786:	0a 94       	dec	r0
     788:	e2 f7       	brpl	.-8      	; 0x782 <kontorStatus+0x19e>
     78a:	80 ff       	sbrs	r24, 0
     78c:	06 c0       	rjmp	.+12     	; 0x79a <kontorStatus+0x1b6>
		{
			lektorDetected_ = '1';
     78e:	81 e3       	ldi	r24, 0x31	; 49
     790:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     794:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     798:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     79a:	80 e3       	ldi	r24, 0x30	; 48
     79c:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     7a0:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     7a4:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << port__))
     7a6:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     7aa:	90 e0       	ldi	r25, 0x00	; 0
     7ac:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port__>
     7b0:	02 c0       	rjmp	.+4      	; 0x7b6 <kontorStatus+0x1d2>
     7b2:	95 95       	asr	r25
     7b4:	87 95       	ror	r24
     7b6:	0a 94       	dec	r0
     7b8:	e2 f7       	brpl	.-8      	; 0x7b2 <kontorStatus+0x1ce>
     7ba:	80 ff       	sbrs	r24, 0
     7bc:	06 c0       	rjmp	.+12     	; 0x7ca <kontorStatus+0x1e6>
		{
			lektorDetected_ = '1';
     7be:	81 e3       	ldi	r24, 0x31	; 49
     7c0:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     7c4:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     7c8:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     7ca:	80 e3       	ldi	r24, 0x30	; 48
     7cc:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     7d0:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     7d4:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << port__))
     7d6:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     7da:	90 e0       	ldi	r25, 0x00	; 0
     7dc:	00 90 1f 02 	lds	r0, 0x021F	; 0x80021f <port__>
     7e0:	02 c0       	rjmp	.+4      	; 0x7e6 <kontorStatus+0x202>
     7e2:	95 95       	asr	r25
     7e4:	87 95       	ror	r24
     7e6:	0a 94       	dec	r0
     7e8:	e2 f7       	brpl	.-8      	; 0x7e2 <kontorStatus+0x1fe>
     7ea:	80 ff       	sbrs	r24, 0
     7ec:	06 c0       	rjmp	.+12     	; 0x7fa <kontorStatus+0x216>
		{
			lektorDetected_ = '1';
     7ee:	81 e3       	ldi	r24, 0x31	; 49
     7f0:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     7f4:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     7f8:	08 95       	ret
		}
		else
		{
			lektorDetected_ = '0';
     7fa:	80 e3       	ldi	r24, 0x30	; 48
     7fc:	80 93 18 02 	sts	0x0218, r24	; 0x800218 <lektorDetected_>
			return lektorDetected_;
     800:	80 91 18 02 	lds	r24, 0x0218	; 0x800218 <lektorDetected_>
     804:	08 95       	ret
		}
		break;
		default: return '0';
     806:	80 e3       	ldi	r24, 0x30	; 48
	}
     808:	08 95       	ret

0000080a <returnerTimerStatus>:


 void resetTimer()
 {
	ctr_ = 0;
	timerStatus_ = '0';
     80a:	80 91 0e 02 	lds	r24, 0x020E	; 0x80020e <timerStatus_>
     80e:	90 91 0f 02 	lds	r25, 0x020F	; 0x80020f <timerStatus_+0x1>
     812:	08 95       	ret

00000814 <setTimer>:

 void setTimer()
 {
 
      //Sæt timerStatus til '1' (=going)
	  timerStatus_ = '1';	
     814:	81 e3       	ldi	r24, 0x31	; 49
     816:	90 e0       	ldi	r25, 0x00	; 0
     818:	90 93 0f 02 	sts	0x020F, r25	; 0x80020f <timerStatus_+0x1>
     81c:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <timerStatus_>
	  // Timer1: Normal mode, PS = 1024
	  TCCR1A = 0b00000000;
     820:	10 92 80 00 	sts	0x0080, r1	; 0x800080 <__TEXT_REGION_LENGTH__+0x700080>
	  TCCR1B = 0b00000101;
     824:	85 e0       	ldi	r24, 0x05	; 5
     826:	80 93 81 00 	sts	0x0081, r24	; 0x800081 <__TEXT_REGION_LENGTH__+0x700081>
	  // Enable Timer1 overflow interrupt
	  TCNT1 = (0xFFFF-15625);
     82a:	86 ef       	ldi	r24, 0xF6	; 246
     82c:	92 ec       	ldi	r25, 0xC2	; 194
     82e:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     832:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>
	  TIMSK1 |= 0b00000001;
     836:	ef e6       	ldi	r30, 0x6F	; 111
     838:	f0 e0       	ldi	r31, 0x00	; 0
     83a:	80 81       	ld	r24, Z
     83c:	81 60       	ori	r24, 0x01	; 1
     83e:	80 83       	st	Z, r24
     840:	08 95       	ret

00000842 <__vector_20>:
	  
}

 ISR(TIMER1_OVF_vect)
 {
     842:	1f 92       	push	r1
     844:	0f 92       	push	r0
     846:	0f b6       	in	r0, 0x3f	; 63
     848:	0f 92       	push	r0
     84a:	11 24       	eor	r1, r1
     84c:	0b b6       	in	r0, 0x3b	; 59
     84e:	0f 92       	push	r0
     850:	2f 93       	push	r18
     852:	8f 93       	push	r24
     854:	9f 93       	push	r25
     856:	ef 93       	push	r30
     858:	ff 93       	push	r31
	 // Tæller ctr_ op hvert sekund.
	 ctr_++;
     85a:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <ctr_>
     85e:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <ctr_+0x1>
     862:	01 96       	adiw	r24, 0x01	; 1
     864:	90 93 11 02 	sts	0x0211, r25	; 0x800211 <ctr_+0x1>
     868:	80 93 10 02 	sts	0x0210, r24	; 0x800210 <ctr_>
	 //	sætter tcnt1 til krævet værdi for 1s delay
	 TCNT1 = (0xFFFF-15625);
     86c:	86 ef       	ldi	r24, 0xF6	; 246
     86e:	92 ec       	ldi	r25, 0xC2	; 194
     870:	90 93 85 00 	sts	0x0085, r25	; 0x800085 <__TEXT_REGION_LENGTH__+0x700085>
     874:	80 93 84 00 	sts	0x0084, r24	; 0x800084 <__TEXT_REGION_LENGTH__+0x700084>

	 if (ctr_ == 600) //overflow 1 gang i sekundet betyder 600 = 10 min.	 
     878:	80 91 10 02 	lds	r24, 0x0210	; 0x800210 <ctr_>
     87c:	90 91 11 02 	lds	r25, 0x0211	; 0x800211 <ctr_+0x1>
     880:	88 35       	cpi	r24, 0x58	; 88
     882:	92 40       	sbci	r25, 0x02	; 2
     884:	71 f4       	brne	.+28     	; 0x8a2 <__vector_20+0x60>
	 {
		timerStatus_ = '0';
     886:	80 e3       	ldi	r24, 0x30	; 48
     888:	90 e0       	ldi	r25, 0x00	; 0
     88a:	90 93 0f 02 	sts	0x020F, r25	; 0x80020f <timerStatus_+0x1>
     88e:	80 93 0e 02 	sts	0x020E, r24	; 0x80020e <timerStatus_>
		ctr_ = 0;
     892:	10 92 11 02 	sts	0x0211, r1	; 0x800211 <ctr_+0x1>
     896:	10 92 10 02 	sts	0x0210, r1	; 0x800210 <ctr_>
		TIMSK1 &= 0;
     89a:	ef e6       	ldi	r30, 0x6F	; 111
     89c:	f0 e0       	ldi	r31, 0x00	; 0
     89e:	80 81       	ld	r24, Z
     8a0:	10 82       	st	Z, r1
	 }
     8a2:	ff 91       	pop	r31
     8a4:	ef 91       	pop	r30
     8a6:	9f 91       	pop	r25
     8a8:	8f 91       	pop	r24
     8aa:	2f 91       	pop	r18
     8ac:	0f 90       	pop	r0
     8ae:	0b be       	out	0x3b, r0	; 59
     8b0:	0f 90       	pop	r0
     8b2:	0f be       	out	0x3f, r0	; 63
     8b4:	0f 90       	pop	r0
     8b6:	1f 90       	pop	r1
     8b8:	18 95       	reti

000008ba <T2Delay_us>:

 void T2Delay_us(int delay_us) // MAX 15 uS DELAY!!!
 {
	 int us;
	 
	 if (delay_us <= 15 && delay_us > 0) //int delay_ms, skal være mellem 0 og 15
     8ba:	9c 01       	movw	r18, r24
     8bc:	21 50       	subi	r18, 0x01	; 1
     8be:	31 09       	sbc	r19, r1
     8c0:	2f 30       	cpi	r18, 0x0F	; 15
     8c2:	31 05       	cpc	r19, r1
     8c4:	10 f0       	brcs	.+4      	; 0x8ca <T2Delay_us+0x10>
	 }
	 
	 else
	 
	 {
		 us = 1;
     8c6:	81 e0       	ldi	r24, 0x01	; 1
     8c8:	90 e0       	ldi	r25, 0x00	; 0
	 }
	 //x for 1s = 240 v. fravær af PS, derfor 16*us
	 TCNT2 = (256-(16*us));
     8ca:	82 95       	swap	r24
     8cc:	80 7f       	andi	r24, 0xF0	; 240
     8ce:	81 95       	neg	r24
     8d0:	80 93 b2 00 	sts	0x00B2, r24	; 0x8000b2 <__TEXT_REGION_LENGTH__+0x7000b2>
	 
	 //Prescaler = 0, normal mode.
	 TCCR2A = 0x00000000;
     8d4:	10 92 b0 00 	sts	0x00B0, r1	; 0x8000b0 <__TEXT_REGION_LENGTH__+0x7000b0>
	 TCCR2B = 0x00000001;
     8d8:	81 e0       	ldi	r24, 0x01	; 1
     8da:	80 93 b1 00 	sts	0x00B1, r24	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>

	 //lav ingenting indtil timer 2 flag register sættes
	 while ((TIFR2 & (1<<0)) == 0) {}
     8de:	b8 9b       	sbis	0x17, 0	; 23
     8e0:	fe cf       	rjmp	.-4      	; 0x8de <T2Delay_us+0x24>

	 TCCR2B = 0;
     8e2:	10 92 b1 00 	sts	0x00B1, r1	; 0x8000b1 <__TEXT_REGION_LENGTH__+0x7000b1>

	 TIFR2 = 1<<0;
     8e6:	81 e0       	ldi	r24, 0x01	; 1
     8e8:	87 bb       	out	0x17, r24	; 23
     8ea:	08 95       	ret

000008ec <initToggleSwitch>:
 #include "ToggleSwitch.h"

void initToggleSwitch(char register_, short int port)

{
 	if (register_ > 'L' || register_ < 'A' || register_ == 'I')
     8ec:	9f eb       	ldi	r25, 0xBF	; 191
     8ee:	98 0f       	add	r25, r24
     8f0:	9c 30       	cpi	r25, 0x0C	; 12
     8f2:	10 f4       	brcc	.+4      	; 0x8f8 <initToggleSwitch+0xc>
     8f4:	89 34       	cpi	r24, 0x49	; 73
     8f6:	39 f4       	brne	.+14     	; 0x906 <initToggleSwitch+0x1a>
 	{
	 	register___ = 'A';
     8f8:	81 e4       	ldi	r24, 0x41	; 65
     8fa:	80 93 19 02 	sts	0x0219, r24	; 0x800219 <register___>
 	}
 	if (port > 7)
     8fe:	68 30       	cpi	r22, 0x08	; 8
     900:	71 05       	cpc	r23, r1
     902:	24 f4       	brge	.+8      	; 0x90c <initToggleSwitch+0x20>
     904:	19 c0       	rjmp	.+50     	; 0x938 <initToggleSwitch+0x4c>
     906:	68 30       	cpi	r22, 0x08	; 8
     908:	71 05       	cpc	r23, r1
     90a:	34 f0       	brlt	.+12     	; 0x918 <initToggleSwitch+0x2c>
 	{
	 	port___ = 1;
     90c:	81 e0       	ldi	r24, 0x01	; 1
     90e:	90 e0       	ldi	r25, 0x00	; 0
     910:	90 93 1e 02 	sts	0x021E, r25	; 0x80021e <port___+0x1>
     914:	80 93 1d 02 	sts	0x021D, r24	; 0x80021d <port___>
 	}
 	
 	switch (register___)
     918:	e0 91 19 02 	lds	r30, 0x0219	; 0x800219 <register___>
     91c:	8e 2f       	mov	r24, r30
     91e:	90 e0       	ldi	r25, 0x00	; 0
     920:	fc 01       	movw	r30, r24
     922:	e1 54       	subi	r30, 0x41	; 65
     924:	f1 09       	sbc	r31, r1
     926:	ec 30       	cpi	r30, 0x0C	; 12
     928:	f1 05       	cpc	r31, r1
     92a:	08 f0       	brcs	.+2      	; 0x92e <initToggleSwitch+0x42>
     92c:	90 c0       	rjmp	.+288    	; 0xa4e <initToggleSwitch+0x162>
     92e:	88 27       	eor	r24, r24
     930:	e6 57       	subi	r30, 0x76	; 118
     932:	ff 4f       	sbci	r31, 0xFF	; 255
     934:	8f 4f       	sbci	r24, 0xFF	; 255
     936:	c6 c3       	rjmp	.+1932   	; 0x10c4 <__tablejump2__>
 	{
	 	case 'A':
	 	DDRA &= ~(1 << port);
     938:	21 b1       	in	r18, 0x01	; 1
     93a:	81 e0       	ldi	r24, 0x01	; 1
     93c:	90 e0       	ldi	r25, 0x00	; 0
     93e:	02 c0       	rjmp	.+4      	; 0x944 <initToggleSwitch+0x58>
     940:	88 0f       	add	r24, r24
     942:	99 1f       	adc	r25, r25
     944:	6a 95       	dec	r22
     946:	e2 f7       	brpl	.-8      	; 0x940 <initToggleSwitch+0x54>
     948:	80 95       	com	r24
     94a:	82 23       	and	r24, r18
     94c:	81 b9       	out	0x01, r24	; 1
	 	break;
     94e:	08 95       	ret
	 	case 'B':
	 	DDRB &= ~(1 << port);
     950:	24 b1       	in	r18, 0x04	; 4
     952:	81 e0       	ldi	r24, 0x01	; 1
     954:	90 e0       	ldi	r25, 0x00	; 0
     956:	02 c0       	rjmp	.+4      	; 0x95c <initToggleSwitch+0x70>
     958:	88 0f       	add	r24, r24
     95a:	99 1f       	adc	r25, r25
     95c:	6a 95       	dec	r22
     95e:	e2 f7       	brpl	.-8      	; 0x958 <initToggleSwitch+0x6c>
     960:	80 95       	com	r24
     962:	82 23       	and	r24, r18
     964:	84 b9       	out	0x04, r24	; 4
	 	break;
     966:	08 95       	ret
	 	case 'C':
	 	DDRC &= ~(1 << port);
     968:	27 b1       	in	r18, 0x07	; 7
     96a:	81 e0       	ldi	r24, 0x01	; 1
     96c:	90 e0       	ldi	r25, 0x00	; 0
     96e:	02 c0       	rjmp	.+4      	; 0x974 <initToggleSwitch+0x88>
     970:	88 0f       	add	r24, r24
     972:	99 1f       	adc	r25, r25
     974:	6a 95       	dec	r22
     976:	e2 f7       	brpl	.-8      	; 0x970 <initToggleSwitch+0x84>
     978:	80 95       	com	r24
     97a:	82 23       	and	r24, r18
     97c:	87 b9       	out	0x07, r24	; 7
	 	break;
     97e:	08 95       	ret
	 	case 'D':
	 	DDRD &= ~(1 << port);
     980:	2a b1       	in	r18, 0x0a	; 10
     982:	81 e0       	ldi	r24, 0x01	; 1
     984:	90 e0       	ldi	r25, 0x00	; 0
     986:	02 c0       	rjmp	.+4      	; 0x98c <initToggleSwitch+0xa0>
     988:	88 0f       	add	r24, r24
     98a:	99 1f       	adc	r25, r25
     98c:	6a 95       	dec	r22
     98e:	e2 f7       	brpl	.-8      	; 0x988 <initToggleSwitch+0x9c>
     990:	80 95       	com	r24
     992:	82 23       	and	r24, r18
     994:	8a b9       	out	0x0a, r24	; 10
	 	break;
     996:	08 95       	ret
	 	case 'E':
	 	DDRE &= ~(1 << port);
     998:	2d b1       	in	r18, 0x0d	; 13
     99a:	81 e0       	ldi	r24, 0x01	; 1
     99c:	90 e0       	ldi	r25, 0x00	; 0
     99e:	02 c0       	rjmp	.+4      	; 0x9a4 <initToggleSwitch+0xb8>
     9a0:	88 0f       	add	r24, r24
     9a2:	99 1f       	adc	r25, r25
     9a4:	6a 95       	dec	r22
     9a6:	e2 f7       	brpl	.-8      	; 0x9a0 <initToggleSwitch+0xb4>
     9a8:	80 95       	com	r24
     9aa:	82 23       	and	r24, r18
     9ac:	8d b9       	out	0x0d, r24	; 13
	 	break;
     9ae:	08 95       	ret
	 	case 'F':
	 	DDRF &= ~(1 << port);
     9b0:	20 b3       	in	r18, 0x10	; 16
     9b2:	81 e0       	ldi	r24, 0x01	; 1
     9b4:	90 e0       	ldi	r25, 0x00	; 0
     9b6:	02 c0       	rjmp	.+4      	; 0x9bc <initToggleSwitch+0xd0>
     9b8:	88 0f       	add	r24, r24
     9ba:	99 1f       	adc	r25, r25
     9bc:	6a 95       	dec	r22
     9be:	e2 f7       	brpl	.-8      	; 0x9b8 <initToggleSwitch+0xcc>
     9c0:	80 95       	com	r24
     9c2:	82 23       	and	r24, r18
     9c4:	80 bb       	out	0x10, r24	; 16
	 	break;
     9c6:	08 95       	ret
	 	case 'G':
	 	DDRG &= ~(1 << port);
     9c8:	23 b3       	in	r18, 0x13	; 19
     9ca:	81 e0       	ldi	r24, 0x01	; 1
     9cc:	90 e0       	ldi	r25, 0x00	; 0
     9ce:	02 c0       	rjmp	.+4      	; 0x9d4 <initToggleSwitch+0xe8>
     9d0:	88 0f       	add	r24, r24
     9d2:	99 1f       	adc	r25, r25
     9d4:	6a 95       	dec	r22
     9d6:	e2 f7       	brpl	.-8      	; 0x9d0 <initToggleSwitch+0xe4>
     9d8:	80 95       	com	r24
     9da:	82 23       	and	r24, r18
     9dc:	83 bb       	out	0x13, r24	; 19
	 	break;
     9de:	08 95       	ret
	 	case 'H':
	 	DDRH &= ~(1 << port);
     9e0:	e1 e0       	ldi	r30, 0x01	; 1
     9e2:	f1 e0       	ldi	r31, 0x01	; 1
     9e4:	20 81       	ld	r18, Z
     9e6:	81 e0       	ldi	r24, 0x01	; 1
     9e8:	90 e0       	ldi	r25, 0x00	; 0
     9ea:	02 c0       	rjmp	.+4      	; 0x9f0 <initToggleSwitch+0x104>
     9ec:	88 0f       	add	r24, r24
     9ee:	99 1f       	adc	r25, r25
     9f0:	6a 95       	dec	r22
     9f2:	e2 f7       	brpl	.-8      	; 0x9ec <initToggleSwitch+0x100>
     9f4:	80 95       	com	r24
     9f6:	82 23       	and	r24, r18
     9f8:	80 83       	st	Z, r24
	 	break;
     9fa:	08 95       	ret
	 	case 'J':
	 	DDRJ &= ~(1 << port);
     9fc:	e4 e0       	ldi	r30, 0x04	; 4
     9fe:	f1 e0       	ldi	r31, 0x01	; 1
     a00:	20 81       	ld	r18, Z
     a02:	81 e0       	ldi	r24, 0x01	; 1
     a04:	90 e0       	ldi	r25, 0x00	; 0
     a06:	02 c0       	rjmp	.+4      	; 0xa0c <initToggleSwitch+0x120>
     a08:	88 0f       	add	r24, r24
     a0a:	99 1f       	adc	r25, r25
     a0c:	6a 95       	dec	r22
     a0e:	e2 f7       	brpl	.-8      	; 0xa08 <initToggleSwitch+0x11c>
     a10:	80 95       	com	r24
     a12:	82 23       	and	r24, r18
     a14:	80 83       	st	Z, r24
	 	break;
     a16:	08 95       	ret
	 	case 'K':
	 	DDRK &= ~(1 << port);
     a18:	e7 e0       	ldi	r30, 0x07	; 7
     a1a:	f1 e0       	ldi	r31, 0x01	; 1
     a1c:	20 81       	ld	r18, Z
     a1e:	81 e0       	ldi	r24, 0x01	; 1
     a20:	90 e0       	ldi	r25, 0x00	; 0
     a22:	02 c0       	rjmp	.+4      	; 0xa28 <initToggleSwitch+0x13c>
     a24:	88 0f       	add	r24, r24
     a26:	99 1f       	adc	r25, r25
     a28:	6a 95       	dec	r22
     a2a:	e2 f7       	brpl	.-8      	; 0xa24 <initToggleSwitch+0x138>
     a2c:	80 95       	com	r24
     a2e:	82 23       	and	r24, r18
     a30:	80 83       	st	Z, r24
	 	break;
     a32:	08 95       	ret
	 	case 'L':
	 	DDRL &= ~(1 << port);
     a34:	ea e0       	ldi	r30, 0x0A	; 10
     a36:	f1 e0       	ldi	r31, 0x01	; 1
     a38:	20 81       	ld	r18, Z
     a3a:	81 e0       	ldi	r24, 0x01	; 1
     a3c:	90 e0       	ldi	r25, 0x00	; 0
     a3e:	02 c0       	rjmp	.+4      	; 0xa44 <initToggleSwitch+0x158>
     a40:	88 0f       	add	r24, r24
     a42:	99 1f       	adc	r25, r25
     a44:	6a 95       	dec	r22
     a46:	e2 f7       	brpl	.-8      	; 0xa40 <initToggleSwitch+0x154>
     a48:	80 95       	com	r24
     a4a:	82 23       	and	r24, r18
     a4c:	80 83       	st	Z, r24
     a4e:	08 95       	ret

00000a50 <toggleSwitchStatus>:

}

char toggleSwitchStatus()
{
	switch (register___)
     a50:	e0 91 19 02 	lds	r30, 0x0219	; 0x800219 <register___>
     a54:	8e 2f       	mov	r24, r30
     a56:	90 e0       	ldi	r25, 0x00	; 0
     a58:	fc 01       	movw	r30, r24
     a5a:	e1 54       	subi	r30, 0x41	; 65
     a5c:	f1 09       	sbc	r31, r1
     a5e:	ec 30       	cpi	r30, 0x0C	; 12
     a60:	f1 05       	cpc	r31, r1
     a62:	08 f0       	brcs	.+2      	; 0xa66 <toggleSwitchStatus+0x16>
     a64:	06 c1       	rjmp	.+524    	; 0xc72 <toggleSwitchStatus+0x222>
     a66:	88 27       	eor	r24, r24
     a68:	ea 56       	subi	r30, 0x6A	; 106
     a6a:	ff 4f       	sbci	r31, 0xFF	; 255
     a6c:	8f 4f       	sbci	r24, 0xFF	; 255
     a6e:	2a c3       	rjmp	.+1620   	; 0x10c4 <__tablejump2__>
	{
		case 'A':
		
		if (PINA & (1 << port___))
     a70:	80 b1       	in	r24, 0x00	; 0
     a72:	90 e0       	ldi	r25, 0x00	; 0
     a74:	00 90 1d 02 	lds	r0, 0x021D	; 0x80021d <port___>
     a78:	02 c0       	rjmp	.+4      	; 0xa7e <toggleSwitchStatus+0x2e>
     a7a:	95 95       	asr	r25
     a7c:	87 95       	ror	r24
     a7e:	0a 94       	dec	r0
     a80:	e2 f7       	brpl	.-8      	; 0xa7a <toggleSwitchStatus+0x2a>
     a82:	80 ff       	sbrs	r24, 0
     a84:	06 c0       	rjmp	.+12     	; 0xa92 <toggleSwitchStatus+0x42>
		{
			tilstand_ = '1';
     a86:	81 e3       	ldi	r24, 0x31	; 49
     a88:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     a8c:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     a90:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     a92:	80 e3       	ldi	r24, 0x30	; 48
     a94:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     a98:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     a9c:	08 95       	ret
		}
		break;

		case 'B':
		if (PINB & (1 << port___))
     a9e:	83 b1       	in	r24, 0x03	; 3
     aa0:	90 e0       	ldi	r25, 0x00	; 0
     aa2:	00 90 1d 02 	lds	r0, 0x021D	; 0x80021d <port___>
     aa6:	02 c0       	rjmp	.+4      	; 0xaac <toggleSwitchStatus+0x5c>
     aa8:	95 95       	asr	r25
     aaa:	87 95       	ror	r24
     aac:	0a 94       	dec	r0
     aae:	e2 f7       	brpl	.-8      	; 0xaa8 <toggleSwitchStatus+0x58>
     ab0:	80 ff       	sbrs	r24, 0
     ab2:	06 c0       	rjmp	.+12     	; 0xac0 <toggleSwitchStatus+0x70>
		{
			tilstand_ = '1';
     ab4:	81 e3       	ldi	r24, 0x31	; 49
     ab6:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     aba:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     abe:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     ac0:	80 e3       	ldi	r24, 0x30	; 48
     ac2:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     ac6:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     aca:	08 95       	ret
		}
		break;

		case 'C':
		if (PINC & (1 << port___))
     acc:	86 b1       	in	r24, 0x06	; 6
     ace:	90 e0       	ldi	r25, 0x00	; 0
     ad0:	00 90 1d 02 	lds	r0, 0x021D	; 0x80021d <port___>
     ad4:	02 c0       	rjmp	.+4      	; 0xada <toggleSwitchStatus+0x8a>
     ad6:	95 95       	asr	r25
     ad8:	87 95       	ror	r24
     ada:	0a 94       	dec	r0
     adc:	e2 f7       	brpl	.-8      	; 0xad6 <toggleSwitchStatus+0x86>
     ade:	80 ff       	sbrs	r24, 0
     ae0:	06 c0       	rjmp	.+12     	; 0xaee <toggleSwitchStatus+0x9e>
		{
			tilstand_ = '1';
     ae2:	81 e3       	ldi	r24, 0x31	; 49
     ae4:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     ae8:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     aec:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     aee:	80 e3       	ldi	r24, 0x30	; 48
     af0:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     af4:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     af8:	08 95       	ret
		}
		break;

		case 'D':
		if (PIND & (1 << port___))
     afa:	89 b1       	in	r24, 0x09	; 9
     afc:	90 e0       	ldi	r25, 0x00	; 0
     afe:	00 90 1d 02 	lds	r0, 0x021D	; 0x80021d <port___>
     b02:	02 c0       	rjmp	.+4      	; 0xb08 <toggleSwitchStatus+0xb8>
     b04:	95 95       	asr	r25
     b06:	87 95       	ror	r24
     b08:	0a 94       	dec	r0
     b0a:	e2 f7       	brpl	.-8      	; 0xb04 <toggleSwitchStatus+0xb4>
     b0c:	80 ff       	sbrs	r24, 0
     b0e:	06 c0       	rjmp	.+12     	; 0xb1c <toggleSwitchStatus+0xcc>
		{
			tilstand_ = '1';
     b10:	81 e3       	ldi	r24, 0x31	; 49
     b12:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     b16:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     b1a:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b1c:	80 e3       	ldi	r24, 0x30	; 48
     b1e:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     b22:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     b26:	08 95       	ret
		}
		break;

		case 'E':
		if (PINE & (1 << port___))
     b28:	8c b1       	in	r24, 0x0c	; 12
     b2a:	90 e0       	ldi	r25, 0x00	; 0
     b2c:	00 90 1d 02 	lds	r0, 0x021D	; 0x80021d <port___>
     b30:	02 c0       	rjmp	.+4      	; 0xb36 <toggleSwitchStatus+0xe6>
     b32:	95 95       	asr	r25
     b34:	87 95       	ror	r24
     b36:	0a 94       	dec	r0
     b38:	e2 f7       	brpl	.-8      	; 0xb32 <toggleSwitchStatus+0xe2>
     b3a:	80 ff       	sbrs	r24, 0
     b3c:	06 c0       	rjmp	.+12     	; 0xb4a <toggleSwitchStatus+0xfa>
		{
			tilstand_ = '1';
     b3e:	81 e3       	ldi	r24, 0x31	; 49
     b40:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     b44:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     b48:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b4a:	80 e3       	ldi	r24, 0x30	; 48
     b4c:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     b50:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     b54:	08 95       	ret
		}
		break;

		case 'F':
		if (PINF & (1 << port___))
     b56:	8f b1       	in	r24, 0x0f	; 15
     b58:	90 e0       	ldi	r25, 0x00	; 0
     b5a:	00 90 1d 02 	lds	r0, 0x021D	; 0x80021d <port___>
     b5e:	02 c0       	rjmp	.+4      	; 0xb64 <toggleSwitchStatus+0x114>
     b60:	95 95       	asr	r25
     b62:	87 95       	ror	r24
     b64:	0a 94       	dec	r0
     b66:	e2 f7       	brpl	.-8      	; 0xb60 <toggleSwitchStatus+0x110>
     b68:	80 ff       	sbrs	r24, 0
     b6a:	06 c0       	rjmp	.+12     	; 0xb78 <toggleSwitchStatus+0x128>
		{
			tilstand_ = '1';
     b6c:	81 e3       	ldi	r24, 0x31	; 49
     b6e:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     b72:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     b76:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     b78:	80 e3       	ldi	r24, 0x30	; 48
     b7a:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     b7e:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     b82:	08 95       	ret
		}
		break;

		case 'G':
		if (PING & (1 << port___))
     b84:	82 b3       	in	r24, 0x12	; 18
     b86:	90 e0       	ldi	r25, 0x00	; 0
     b88:	00 90 1d 02 	lds	r0, 0x021D	; 0x80021d <port___>
     b8c:	02 c0       	rjmp	.+4      	; 0xb92 <toggleSwitchStatus+0x142>
     b8e:	95 95       	asr	r25
     b90:	87 95       	ror	r24
     b92:	0a 94       	dec	r0
     b94:	e2 f7       	brpl	.-8      	; 0xb8e <toggleSwitchStatus+0x13e>
     b96:	80 ff       	sbrs	r24, 0
     b98:	06 c0       	rjmp	.+12     	; 0xba6 <toggleSwitchStatus+0x156>
		{
			tilstand_ = '1';
     b9a:	81 e3       	ldi	r24, 0x31	; 49
     b9c:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     ba0:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     ba4:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     ba6:	80 e3       	ldi	r24, 0x30	; 48
     ba8:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     bac:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     bb0:	08 95       	ret
		}
		break;

		case 'H':
		if (PINH & (1 << port___))
     bb2:	80 91 00 01 	lds	r24, 0x0100	; 0x800100 <__TEXT_REGION_LENGTH__+0x700100>
     bb6:	90 e0       	ldi	r25, 0x00	; 0
     bb8:	00 90 1d 02 	lds	r0, 0x021D	; 0x80021d <port___>
     bbc:	02 c0       	rjmp	.+4      	; 0xbc2 <toggleSwitchStatus+0x172>
     bbe:	95 95       	asr	r25
     bc0:	87 95       	ror	r24
     bc2:	0a 94       	dec	r0
     bc4:	e2 f7       	brpl	.-8      	; 0xbbe <toggleSwitchStatus+0x16e>
     bc6:	80 ff       	sbrs	r24, 0
     bc8:	06 c0       	rjmp	.+12     	; 0xbd6 <toggleSwitchStatus+0x186>
		{
			tilstand_ = '1';
     bca:	81 e3       	ldi	r24, 0x31	; 49
     bcc:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     bd0:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     bd4:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     bd6:	80 e3       	ldi	r24, 0x30	; 48
     bd8:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     bdc:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     be0:	08 95       	ret
		}
		break;

		case 'J':
		if (PINJ & (1 << port___))
     be2:	80 91 03 01 	lds	r24, 0x0103	; 0x800103 <__TEXT_REGION_LENGTH__+0x700103>
     be6:	90 e0       	ldi	r25, 0x00	; 0
     be8:	00 90 1d 02 	lds	r0, 0x021D	; 0x80021d <port___>
     bec:	02 c0       	rjmp	.+4      	; 0xbf2 <toggleSwitchStatus+0x1a2>
     bee:	95 95       	asr	r25
     bf0:	87 95       	ror	r24
     bf2:	0a 94       	dec	r0
     bf4:	e2 f7       	brpl	.-8      	; 0xbee <toggleSwitchStatus+0x19e>
     bf6:	80 ff       	sbrs	r24, 0
     bf8:	06 c0       	rjmp	.+12     	; 0xc06 <toggleSwitchStatus+0x1b6>
		{
			tilstand_ = '1';
     bfa:	81 e3       	ldi	r24, 0x31	; 49
     bfc:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     c00:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     c04:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c06:	80 e3       	ldi	r24, 0x30	; 48
     c08:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     c0c:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     c10:	08 95       	ret
		}
		break;

		case 'K':
		if (PINK & (1 << port___))
     c12:	80 91 06 01 	lds	r24, 0x0106	; 0x800106 <__TEXT_REGION_LENGTH__+0x700106>
     c16:	90 e0       	ldi	r25, 0x00	; 0
     c18:	00 90 1d 02 	lds	r0, 0x021D	; 0x80021d <port___>
     c1c:	02 c0       	rjmp	.+4      	; 0xc22 <toggleSwitchStatus+0x1d2>
     c1e:	95 95       	asr	r25
     c20:	87 95       	ror	r24
     c22:	0a 94       	dec	r0
     c24:	e2 f7       	brpl	.-8      	; 0xc1e <toggleSwitchStatus+0x1ce>
     c26:	80 ff       	sbrs	r24, 0
     c28:	06 c0       	rjmp	.+12     	; 0xc36 <toggleSwitchStatus+0x1e6>
		{
			tilstand_ = '1';
     c2a:	81 e3       	ldi	r24, 0x31	; 49
     c2c:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     c30:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     c34:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c36:	80 e3       	ldi	r24, 0x30	; 48
     c38:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     c3c:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     c40:	08 95       	ret
		}
		break;

		case 'L':
		if (PINL & (1 << port___))
     c42:	80 91 09 01 	lds	r24, 0x0109	; 0x800109 <__TEXT_REGION_LENGTH__+0x700109>
     c46:	90 e0       	ldi	r25, 0x00	; 0
     c48:	00 90 1d 02 	lds	r0, 0x021D	; 0x80021d <port___>
     c4c:	02 c0       	rjmp	.+4      	; 0xc52 <toggleSwitchStatus+0x202>
     c4e:	95 95       	asr	r25
     c50:	87 95       	ror	r24
     c52:	0a 94       	dec	r0
     c54:	e2 f7       	brpl	.-8      	; 0xc4e <toggleSwitchStatus+0x1fe>
     c56:	80 ff       	sbrs	r24, 0
     c58:	06 c0       	rjmp	.+12     	; 0xc66 <toggleSwitchStatus+0x216>
		{
			tilstand_ = '1';
     c5a:	81 e3       	ldi	r24, 0x31	; 49
     c5c:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     c60:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     c64:	08 95       	ret
		}
		else 		
		{
			tilstand_ = '0';
     c66:	80 e3       	ldi	r24, 0x30	; 48
     c68:	80 93 1c 02 	sts	0x021C, r24	; 0x80021c <tilstand_>
			return tilstand_;
     c6c:	80 91 1c 02 	lds	r24, 0x021C	; 0x80021c <tilstand_>
     c70:	08 95       	ret
		}
		break;
		default: return '0';
     c72:	80 e3       	ldi	r24, 0x30	; 48
	}
     c74:	08 95       	ret

00000c76 <initToggleSwitchLED>:

 #include "ToggleSwitchLED.h"

 void initToggleSwitchLED(char register_, short int port)
 {
	if (register_ > 'L' || register_ < 'A' || register_ == 'I')
     c76:	9f eb       	ldi	r25, 0xBF	; 191
     c78:	98 0f       	add	r25, r24
     c7a:	9c 30       	cpi	r25, 0x0C	; 12
     c7c:	10 f4       	brcc	.+4      	; 0xc82 <initToggleSwitchLED+0xc>
     c7e:	89 34       	cpi	r24, 0x49	; 73
     c80:	39 f4       	brne	.+14     	; 0xc90 <initToggleSwitchLED+0x1a>
	{
		register____ = 'A';
     c82:	81 e4       	ldi	r24, 0x41	; 65
     c84:	80 93 16 02 	sts	0x0216, r24	; 0x800216 <register____>
	}
	if (port > 7 || port < 0)
     c88:	68 30       	cpi	r22, 0x08	; 8
     c8a:	71 05       	cpc	r23, r1
     c8c:	20 f4       	brcc	.+8      	; 0xc96 <initToggleSwitchLED+0x20>
     c8e:	19 c0       	rjmp	.+50     	; 0xcc2 <initToggleSwitchLED+0x4c>
     c90:	68 30       	cpi	r22, 0x08	; 8
     c92:	71 05       	cpc	r23, r1
     c94:	30 f0       	brcs	.+12     	; 0xca2 <initToggleSwitchLED+0x2c>
	{
		port____ = 1;
     c96:	81 e0       	ldi	r24, 0x01	; 1
     c98:	90 e0       	ldi	r25, 0x00	; 0
     c9a:	90 93 14 02 	sts	0x0214, r25	; 0x800214 <port____+0x1>
     c9e:	80 93 13 02 	sts	0x0213, r24	; 0x800213 <port____>
	}

	//sæt given pin til output

	switch (register____)
     ca2:	e0 91 16 02 	lds	r30, 0x0216	; 0x800216 <register____>
     ca6:	8e 2f       	mov	r24, r30
     ca8:	90 e0       	ldi	r25, 0x00	; 0
     caa:	fc 01       	movw	r30, r24
     cac:	e1 54       	subi	r30, 0x41	; 65
     cae:	f1 09       	sbc	r31, r1
     cb0:	ec 30       	cpi	r30, 0x0C	; 12
     cb2:	f1 05       	cpc	r31, r1
     cb4:	08 f0       	brcs	.+2      	; 0xcb8 <initToggleSwitchLED+0x42>
     cb6:	9b c0       	rjmp	.+310    	; 0xdee <initToggleSwitchLED+0x178>
     cb8:	88 27       	eor	r24, r24
     cba:	ee 55       	subi	r30, 0x5E	; 94
     cbc:	ff 4f       	sbci	r31, 0xFF	; 255
     cbe:	8f 4f       	sbci	r24, 0xFF	; 255
     cc0:	01 c2       	rjmp	.+1026   	; 0x10c4 <__tablejump2__>
	{
	case 'A':
	DDRA |= (1 << port____);
     cc2:	21 b1       	in	r18, 0x01	; 1
     cc4:	81 e0       	ldi	r24, 0x01	; 1
     cc6:	90 e0       	ldi	r25, 0x00	; 0
     cc8:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     ccc:	02 c0       	rjmp	.+4      	; 0xcd2 <initToggleSwitchLED+0x5c>
     cce:	88 0f       	add	r24, r24
     cd0:	99 1f       	adc	r25, r25
     cd2:	0a 94       	dec	r0
     cd4:	e2 f7       	brpl	.-8      	; 0xcce <initToggleSwitchLED+0x58>
     cd6:	82 2b       	or	r24, r18
     cd8:	81 b9       	out	0x01, r24	; 1
	break;
     cda:	08 95       	ret
	case 'B':
	DDRB |= (1 << port____);
     cdc:	24 b1       	in	r18, 0x04	; 4
     cde:	81 e0       	ldi	r24, 0x01	; 1
     ce0:	90 e0       	ldi	r25, 0x00	; 0
     ce2:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     ce6:	02 c0       	rjmp	.+4      	; 0xcec <initToggleSwitchLED+0x76>
     ce8:	88 0f       	add	r24, r24
     cea:	99 1f       	adc	r25, r25
     cec:	0a 94       	dec	r0
     cee:	e2 f7       	brpl	.-8      	; 0xce8 <initToggleSwitchLED+0x72>
     cf0:	82 2b       	or	r24, r18
     cf2:	84 b9       	out	0x04, r24	; 4
	break;
     cf4:	08 95       	ret
	case 'C':
	DDRC |= (1 << port____);
     cf6:	27 b1       	in	r18, 0x07	; 7
     cf8:	81 e0       	ldi	r24, 0x01	; 1
     cfa:	90 e0       	ldi	r25, 0x00	; 0
     cfc:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     d00:	02 c0       	rjmp	.+4      	; 0xd06 <initToggleSwitchLED+0x90>
     d02:	88 0f       	add	r24, r24
     d04:	99 1f       	adc	r25, r25
     d06:	0a 94       	dec	r0
     d08:	e2 f7       	brpl	.-8      	; 0xd02 <initToggleSwitchLED+0x8c>
     d0a:	82 2b       	or	r24, r18
     d0c:	87 b9       	out	0x07, r24	; 7
	break;
     d0e:	08 95       	ret
	case 'D':
	DDRD |= (1 << port____);
     d10:	2a b1       	in	r18, 0x0a	; 10
     d12:	81 e0       	ldi	r24, 0x01	; 1
     d14:	90 e0       	ldi	r25, 0x00	; 0
     d16:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     d1a:	02 c0       	rjmp	.+4      	; 0xd20 <initToggleSwitchLED+0xaa>
     d1c:	88 0f       	add	r24, r24
     d1e:	99 1f       	adc	r25, r25
     d20:	0a 94       	dec	r0
     d22:	e2 f7       	brpl	.-8      	; 0xd1c <initToggleSwitchLED+0xa6>
     d24:	82 2b       	or	r24, r18
     d26:	8a b9       	out	0x0a, r24	; 10
	break;
     d28:	08 95       	ret
	case 'E':
	DDRE |= (1 << port____);
     d2a:	2d b1       	in	r18, 0x0d	; 13
     d2c:	81 e0       	ldi	r24, 0x01	; 1
     d2e:	90 e0       	ldi	r25, 0x00	; 0
     d30:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     d34:	02 c0       	rjmp	.+4      	; 0xd3a <initToggleSwitchLED+0xc4>
     d36:	88 0f       	add	r24, r24
     d38:	99 1f       	adc	r25, r25
     d3a:	0a 94       	dec	r0
     d3c:	e2 f7       	brpl	.-8      	; 0xd36 <initToggleSwitchLED+0xc0>
     d3e:	82 2b       	or	r24, r18
     d40:	8d b9       	out	0x0d, r24	; 13
	break;
     d42:	08 95       	ret
	case 'F':
	DDRF |= (1 << port____);
     d44:	20 b3       	in	r18, 0x10	; 16
     d46:	81 e0       	ldi	r24, 0x01	; 1
     d48:	90 e0       	ldi	r25, 0x00	; 0
     d4a:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     d4e:	02 c0       	rjmp	.+4      	; 0xd54 <initToggleSwitchLED+0xde>
     d50:	88 0f       	add	r24, r24
     d52:	99 1f       	adc	r25, r25
     d54:	0a 94       	dec	r0
     d56:	e2 f7       	brpl	.-8      	; 0xd50 <initToggleSwitchLED+0xda>
     d58:	82 2b       	or	r24, r18
     d5a:	80 bb       	out	0x10, r24	; 16
	break;
     d5c:	08 95       	ret
	case 'G':
	DDRG |= (1 << port____);
     d5e:	23 b3       	in	r18, 0x13	; 19
     d60:	81 e0       	ldi	r24, 0x01	; 1
     d62:	90 e0       	ldi	r25, 0x00	; 0
     d64:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     d68:	02 c0       	rjmp	.+4      	; 0xd6e <initToggleSwitchLED+0xf8>
     d6a:	88 0f       	add	r24, r24
     d6c:	99 1f       	adc	r25, r25
     d6e:	0a 94       	dec	r0
     d70:	e2 f7       	brpl	.-8      	; 0xd6a <initToggleSwitchLED+0xf4>
     d72:	82 2b       	or	r24, r18
     d74:	83 bb       	out	0x13, r24	; 19
	break;
     d76:	08 95       	ret
	case 'H':
	DDRH |= (1 << port____);
     d78:	e1 e0       	ldi	r30, 0x01	; 1
     d7a:	f1 e0       	ldi	r31, 0x01	; 1
     d7c:	20 81       	ld	r18, Z
     d7e:	81 e0       	ldi	r24, 0x01	; 1
     d80:	90 e0       	ldi	r25, 0x00	; 0
     d82:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     d86:	02 c0       	rjmp	.+4      	; 0xd8c <initToggleSwitchLED+0x116>
     d88:	88 0f       	add	r24, r24
     d8a:	99 1f       	adc	r25, r25
     d8c:	0a 94       	dec	r0
     d8e:	e2 f7       	brpl	.-8      	; 0xd88 <initToggleSwitchLED+0x112>
     d90:	82 2b       	or	r24, r18
     d92:	80 83       	st	Z, r24
	break;
     d94:	08 95       	ret
	case 'J':
	DDRJ |= (1 << port____);
     d96:	e4 e0       	ldi	r30, 0x04	; 4
     d98:	f1 e0       	ldi	r31, 0x01	; 1
     d9a:	20 81       	ld	r18, Z
     d9c:	81 e0       	ldi	r24, 0x01	; 1
     d9e:	90 e0       	ldi	r25, 0x00	; 0
     da0:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     da4:	02 c0       	rjmp	.+4      	; 0xdaa <initToggleSwitchLED+0x134>
     da6:	88 0f       	add	r24, r24
     da8:	99 1f       	adc	r25, r25
     daa:	0a 94       	dec	r0
     dac:	e2 f7       	brpl	.-8      	; 0xda6 <initToggleSwitchLED+0x130>
     dae:	82 2b       	or	r24, r18
     db0:	80 83       	st	Z, r24
	break;
     db2:	08 95       	ret
	case 'K':
	DDRK |= (1 << port____);
     db4:	e7 e0       	ldi	r30, 0x07	; 7
     db6:	f1 e0       	ldi	r31, 0x01	; 1
     db8:	20 81       	ld	r18, Z
     dba:	81 e0       	ldi	r24, 0x01	; 1
     dbc:	90 e0       	ldi	r25, 0x00	; 0
     dbe:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     dc2:	02 c0       	rjmp	.+4      	; 0xdc8 <initToggleSwitchLED+0x152>
     dc4:	88 0f       	add	r24, r24
     dc6:	99 1f       	adc	r25, r25
     dc8:	0a 94       	dec	r0
     dca:	e2 f7       	brpl	.-8      	; 0xdc4 <initToggleSwitchLED+0x14e>
     dcc:	82 2b       	or	r24, r18
     dce:	80 83       	st	Z, r24
	break;
     dd0:	08 95       	ret
	case 'L':
	DDRL |= (1 << port____);
     dd2:	ea e0       	ldi	r30, 0x0A	; 10
     dd4:	f1 e0       	ldi	r31, 0x01	; 1
     dd6:	20 81       	ld	r18, Z
     dd8:	81 e0       	ldi	r24, 0x01	; 1
     dda:	90 e0       	ldi	r25, 0x00	; 0
     ddc:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     de0:	02 c0       	rjmp	.+4      	; 0xde6 <initToggleSwitchLED+0x170>
     de2:	88 0f       	add	r24, r24
     de4:	99 1f       	adc	r25, r25
     de6:	0a 94       	dec	r0
     de8:	e2 f7       	brpl	.-8      	; 0xde2 <initToggleSwitchLED+0x16c>
     dea:	82 2b       	or	r24, r18
     dec:	80 83       	st	Z, r24
     dee:	08 95       	ret

00000df0 <setToggleSwitchLED>:
	}
 }


 void setToggleSwitchLED(char bool_)
 {
     df0:	28 2f       	mov	r18, r24
	switch (register____)
     df2:	e0 91 16 02 	lds	r30, 0x0216	; 0x800216 <register____>
     df6:	8e 2f       	mov	r24, r30
     df8:	90 e0       	ldi	r25, 0x00	; 0
     dfa:	fc 01       	movw	r30, r24
     dfc:	e1 54       	subi	r30, 0x41	; 65
     dfe:	f1 09       	sbc	r31, r1
     e00:	ec 30       	cpi	r30, 0x0C	; 12
     e02:	f1 05       	cpc	r31, r1
     e04:	08 f0       	brcs	.+2      	; 0xe08 <setToggleSwitchLED+0x18>
     e06:	53 c1       	rjmp	.+678    	; 0x10ae <setToggleSwitchLED+0x2be>
     e08:	88 27       	eor	r24, r24
     e0a:	e2 55       	subi	r30, 0x52	; 82
     e0c:	ff 4f       	sbci	r31, 0xFF	; 255
     e0e:	8f 4f       	sbci	r24, 0xFF	; 255
     e10:	59 c1       	rjmp	.+690    	; 0x10c4 <__tablejump2__>
	{
		case 'A':
		if (bool_ == '0')
     e12:	20 33       	cpi	r18, 0x30	; 48
     e14:	71 f4       	brne	.+28     	; 0xe32 <setToggleSwitchLED+0x42>
		{
			PORTA &= ~(1 << port____);
     e16:	22 b1       	in	r18, 0x02	; 2
     e18:	81 e0       	ldi	r24, 0x01	; 1
     e1a:	90 e0       	ldi	r25, 0x00	; 0
     e1c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     e20:	02 c0       	rjmp	.+4      	; 0xe26 <setToggleSwitchLED+0x36>
     e22:	88 0f       	add	r24, r24
     e24:	99 1f       	adc	r25, r25
     e26:	0a 94       	dec	r0
     e28:	e2 f7       	brpl	.-8      	; 0xe22 <setToggleSwitchLED+0x32>
     e2a:	80 95       	com	r24
     e2c:	82 23       	and	r24, r18
     e2e:	82 b9       	out	0x02, r24	; 2
     e30:	08 95       	ret
		}
		else 
		{
			PORTA |= (1 << port____);
     e32:	22 b1       	in	r18, 0x02	; 2
     e34:	81 e0       	ldi	r24, 0x01	; 1
     e36:	90 e0       	ldi	r25, 0x00	; 0
     e38:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     e3c:	02 c0       	rjmp	.+4      	; 0xe42 <setToggleSwitchLED+0x52>
     e3e:	88 0f       	add	r24, r24
     e40:	99 1f       	adc	r25, r25
     e42:	0a 94       	dec	r0
     e44:	e2 f7       	brpl	.-8      	; 0xe3e <setToggleSwitchLED+0x4e>
     e46:	82 2b       	or	r24, r18
     e48:	82 b9       	out	0x02, r24	; 2
     e4a:	08 95       	ret
		}
		break;

		case 'B':
		if (bool_ == '0')
     e4c:	20 33       	cpi	r18, 0x30	; 48
     e4e:	71 f4       	brne	.+28     	; 0xe6c <setToggleSwitchLED+0x7c>
		{
			PORTB &= ~(1 << port____);
     e50:	25 b1       	in	r18, 0x05	; 5
     e52:	81 e0       	ldi	r24, 0x01	; 1
     e54:	90 e0       	ldi	r25, 0x00	; 0
     e56:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     e5a:	02 c0       	rjmp	.+4      	; 0xe60 <setToggleSwitchLED+0x70>
     e5c:	88 0f       	add	r24, r24
     e5e:	99 1f       	adc	r25, r25
     e60:	0a 94       	dec	r0
     e62:	e2 f7       	brpl	.-8      	; 0xe5c <setToggleSwitchLED+0x6c>
     e64:	80 95       	com	r24
     e66:	82 23       	and	r24, r18
     e68:	85 b9       	out	0x05, r24	; 5
     e6a:	08 95       	ret
		}
		else
		{
			PORTB |= (1 << port____);
     e6c:	25 b1       	in	r18, 0x05	; 5
     e6e:	81 e0       	ldi	r24, 0x01	; 1
     e70:	90 e0       	ldi	r25, 0x00	; 0
     e72:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     e76:	02 c0       	rjmp	.+4      	; 0xe7c <setToggleSwitchLED+0x8c>
     e78:	88 0f       	add	r24, r24
     e7a:	99 1f       	adc	r25, r25
     e7c:	0a 94       	dec	r0
     e7e:	e2 f7       	brpl	.-8      	; 0xe78 <setToggleSwitchLED+0x88>
     e80:	82 2b       	or	r24, r18
     e82:	85 b9       	out	0x05, r24	; 5
     e84:	08 95       	ret
		}
		break;
		case 'C':
		if (bool_ == '0')
     e86:	20 33       	cpi	r18, 0x30	; 48
     e88:	71 f4       	brne	.+28     	; 0xea6 <setToggleSwitchLED+0xb6>
		{
			PORTC &= ~(1 << port____);
     e8a:	28 b1       	in	r18, 0x08	; 8
     e8c:	81 e0       	ldi	r24, 0x01	; 1
     e8e:	90 e0       	ldi	r25, 0x00	; 0
     e90:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     e94:	02 c0       	rjmp	.+4      	; 0xe9a <setToggleSwitchLED+0xaa>
     e96:	88 0f       	add	r24, r24
     e98:	99 1f       	adc	r25, r25
     e9a:	0a 94       	dec	r0
     e9c:	e2 f7       	brpl	.-8      	; 0xe96 <setToggleSwitchLED+0xa6>
     e9e:	80 95       	com	r24
     ea0:	82 23       	and	r24, r18
     ea2:	88 b9       	out	0x08, r24	; 8
     ea4:	08 95       	ret
		}
		else
		{
			PORTC |= (1 << port____);
     ea6:	28 b1       	in	r18, 0x08	; 8
     ea8:	81 e0       	ldi	r24, 0x01	; 1
     eaa:	90 e0       	ldi	r25, 0x00	; 0
     eac:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     eb0:	02 c0       	rjmp	.+4      	; 0xeb6 <setToggleSwitchLED+0xc6>
     eb2:	88 0f       	add	r24, r24
     eb4:	99 1f       	adc	r25, r25
     eb6:	0a 94       	dec	r0
     eb8:	e2 f7       	brpl	.-8      	; 0xeb2 <setToggleSwitchLED+0xc2>
     eba:	82 2b       	or	r24, r18
     ebc:	88 b9       	out	0x08, r24	; 8
     ebe:	08 95       	ret
		}
		break;
		case 'D':
		if (bool_ == '0')
     ec0:	20 33       	cpi	r18, 0x30	; 48
     ec2:	71 f4       	brne	.+28     	; 0xee0 <setToggleSwitchLED+0xf0>
		{
			PORTD &= ~(1 << port____);
     ec4:	2b b1       	in	r18, 0x0b	; 11
     ec6:	81 e0       	ldi	r24, 0x01	; 1
     ec8:	90 e0       	ldi	r25, 0x00	; 0
     eca:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     ece:	02 c0       	rjmp	.+4      	; 0xed4 <setToggleSwitchLED+0xe4>
     ed0:	88 0f       	add	r24, r24
     ed2:	99 1f       	adc	r25, r25
     ed4:	0a 94       	dec	r0
     ed6:	e2 f7       	brpl	.-8      	; 0xed0 <setToggleSwitchLED+0xe0>
     ed8:	80 95       	com	r24
     eda:	82 23       	and	r24, r18
     edc:	8b b9       	out	0x0b, r24	; 11
     ede:	08 95       	ret
		}
		else
		{
			PORTD |= (1 << port____);
     ee0:	2b b1       	in	r18, 0x0b	; 11
     ee2:	81 e0       	ldi	r24, 0x01	; 1
     ee4:	90 e0       	ldi	r25, 0x00	; 0
     ee6:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     eea:	02 c0       	rjmp	.+4      	; 0xef0 <setToggleSwitchLED+0x100>
     eec:	88 0f       	add	r24, r24
     eee:	99 1f       	adc	r25, r25
     ef0:	0a 94       	dec	r0
     ef2:	e2 f7       	brpl	.-8      	; 0xeec <setToggleSwitchLED+0xfc>
     ef4:	82 2b       	or	r24, r18
     ef6:	8b b9       	out	0x0b, r24	; 11
     ef8:	08 95       	ret
		}
		break;
		case 'E':
		if (bool_ == '0')
     efa:	20 33       	cpi	r18, 0x30	; 48
     efc:	71 f4       	brne	.+28     	; 0xf1a <setToggleSwitchLED+0x12a>
		{
			PORTE &= ~(1 << port____);
     efe:	2e b1       	in	r18, 0x0e	; 14
     f00:	81 e0       	ldi	r24, 0x01	; 1
     f02:	90 e0       	ldi	r25, 0x00	; 0
     f04:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     f08:	02 c0       	rjmp	.+4      	; 0xf0e <setToggleSwitchLED+0x11e>
     f0a:	88 0f       	add	r24, r24
     f0c:	99 1f       	adc	r25, r25
     f0e:	0a 94       	dec	r0
     f10:	e2 f7       	brpl	.-8      	; 0xf0a <setToggleSwitchLED+0x11a>
     f12:	80 95       	com	r24
     f14:	82 23       	and	r24, r18
     f16:	8e b9       	out	0x0e, r24	; 14
     f18:	08 95       	ret
		}
		else
		{
			PORTE |= (1 << port____);
     f1a:	2e b1       	in	r18, 0x0e	; 14
     f1c:	81 e0       	ldi	r24, 0x01	; 1
     f1e:	90 e0       	ldi	r25, 0x00	; 0
     f20:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     f24:	02 c0       	rjmp	.+4      	; 0xf2a <setToggleSwitchLED+0x13a>
     f26:	88 0f       	add	r24, r24
     f28:	99 1f       	adc	r25, r25
     f2a:	0a 94       	dec	r0
     f2c:	e2 f7       	brpl	.-8      	; 0xf26 <setToggleSwitchLED+0x136>
     f2e:	82 2b       	or	r24, r18
     f30:	8e b9       	out	0x0e, r24	; 14
     f32:	08 95       	ret
		}
		break;
		case 'F':
		if (bool_ == '0')
     f34:	20 33       	cpi	r18, 0x30	; 48
     f36:	71 f4       	brne	.+28     	; 0xf54 <setToggleSwitchLED+0x164>
		{
			PORTF &= ~(1 << port____);
     f38:	21 b3       	in	r18, 0x11	; 17
     f3a:	81 e0       	ldi	r24, 0x01	; 1
     f3c:	90 e0       	ldi	r25, 0x00	; 0
     f3e:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     f42:	02 c0       	rjmp	.+4      	; 0xf48 <setToggleSwitchLED+0x158>
     f44:	88 0f       	add	r24, r24
     f46:	99 1f       	adc	r25, r25
     f48:	0a 94       	dec	r0
     f4a:	e2 f7       	brpl	.-8      	; 0xf44 <setToggleSwitchLED+0x154>
     f4c:	80 95       	com	r24
     f4e:	82 23       	and	r24, r18
     f50:	81 bb       	out	0x11, r24	; 17
     f52:	08 95       	ret
		}
		else
		{
			PORTF |= (1 << port____);
     f54:	21 b3       	in	r18, 0x11	; 17
     f56:	81 e0       	ldi	r24, 0x01	; 1
     f58:	90 e0       	ldi	r25, 0x00	; 0
     f5a:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     f5e:	02 c0       	rjmp	.+4      	; 0xf64 <setToggleSwitchLED+0x174>
     f60:	88 0f       	add	r24, r24
     f62:	99 1f       	adc	r25, r25
     f64:	0a 94       	dec	r0
     f66:	e2 f7       	brpl	.-8      	; 0xf60 <setToggleSwitchLED+0x170>
     f68:	82 2b       	or	r24, r18
     f6a:	81 bb       	out	0x11, r24	; 17
     f6c:	08 95       	ret
		}
		break;
		case 'G':
		if (bool_ == '0')
     f6e:	20 33       	cpi	r18, 0x30	; 48
     f70:	71 f4       	brne	.+28     	; 0xf8e <setToggleSwitchLED+0x19e>
		{
			PORTG &= ~(1 << port____);
     f72:	24 b3       	in	r18, 0x14	; 20
     f74:	81 e0       	ldi	r24, 0x01	; 1
     f76:	90 e0       	ldi	r25, 0x00	; 0
     f78:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     f7c:	02 c0       	rjmp	.+4      	; 0xf82 <setToggleSwitchLED+0x192>
     f7e:	88 0f       	add	r24, r24
     f80:	99 1f       	adc	r25, r25
     f82:	0a 94       	dec	r0
     f84:	e2 f7       	brpl	.-8      	; 0xf7e <setToggleSwitchLED+0x18e>
     f86:	80 95       	com	r24
     f88:	82 23       	and	r24, r18
     f8a:	84 bb       	out	0x14, r24	; 20
     f8c:	08 95       	ret
		}
		else
		{
			PORTG |= (1 << port____);
     f8e:	24 b3       	in	r18, 0x14	; 20
     f90:	81 e0       	ldi	r24, 0x01	; 1
     f92:	90 e0       	ldi	r25, 0x00	; 0
     f94:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     f98:	02 c0       	rjmp	.+4      	; 0xf9e <setToggleSwitchLED+0x1ae>
     f9a:	88 0f       	add	r24, r24
     f9c:	99 1f       	adc	r25, r25
     f9e:	0a 94       	dec	r0
     fa0:	e2 f7       	brpl	.-8      	; 0xf9a <setToggleSwitchLED+0x1aa>
     fa2:	82 2b       	or	r24, r18
     fa4:	84 bb       	out	0x14, r24	; 20
     fa6:	08 95       	ret
		}
		break;
		case 'H':
		if (bool_ == '0')
     fa8:	20 33       	cpi	r18, 0x30	; 48
     faa:	81 f4       	brne	.+32     	; 0xfcc <setToggleSwitchLED+0x1dc>
		{
			PORTH &= ~(1 << port____);
     fac:	e2 e0       	ldi	r30, 0x02	; 2
     fae:	f1 e0       	ldi	r31, 0x01	; 1
     fb0:	20 81       	ld	r18, Z
     fb2:	81 e0       	ldi	r24, 0x01	; 1
     fb4:	90 e0       	ldi	r25, 0x00	; 0
     fb6:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     fba:	02 c0       	rjmp	.+4      	; 0xfc0 <setToggleSwitchLED+0x1d0>
     fbc:	88 0f       	add	r24, r24
     fbe:	99 1f       	adc	r25, r25
     fc0:	0a 94       	dec	r0
     fc2:	e2 f7       	brpl	.-8      	; 0xfbc <setToggleSwitchLED+0x1cc>
     fc4:	80 95       	com	r24
     fc6:	82 23       	and	r24, r18
     fc8:	80 83       	st	Z, r24
     fca:	08 95       	ret
		}
		else
		{
			PORTH |= (1 << port____);
     fcc:	e2 e0       	ldi	r30, 0x02	; 2
     fce:	f1 e0       	ldi	r31, 0x01	; 1
     fd0:	20 81       	ld	r18, Z
     fd2:	81 e0       	ldi	r24, 0x01	; 1
     fd4:	90 e0       	ldi	r25, 0x00	; 0
     fd6:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     fda:	02 c0       	rjmp	.+4      	; 0xfe0 <setToggleSwitchLED+0x1f0>
     fdc:	88 0f       	add	r24, r24
     fde:	99 1f       	adc	r25, r25
     fe0:	0a 94       	dec	r0
     fe2:	e2 f7       	brpl	.-8      	; 0xfdc <setToggleSwitchLED+0x1ec>
     fe4:	82 2b       	or	r24, r18
     fe6:	80 83       	st	Z, r24
     fe8:	08 95       	ret
		}
		break;
		case 'J':
		if (bool_ == '0')
     fea:	20 33       	cpi	r18, 0x30	; 48
     fec:	81 f4       	brne	.+32     	; 0x100e <setToggleSwitchLED+0x21e>
		{
			PORTJ &= ~(1 << port____);
     fee:	e5 e0       	ldi	r30, 0x05	; 5
     ff0:	f1 e0       	ldi	r31, 0x01	; 1
     ff2:	20 81       	ld	r18, Z
     ff4:	81 e0       	ldi	r24, 0x01	; 1
     ff6:	90 e0       	ldi	r25, 0x00	; 0
     ff8:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
     ffc:	02 c0       	rjmp	.+4      	; 0x1002 <setToggleSwitchLED+0x212>
     ffe:	88 0f       	add	r24, r24
    1000:	99 1f       	adc	r25, r25
    1002:	0a 94       	dec	r0
    1004:	e2 f7       	brpl	.-8      	; 0xffe <setToggleSwitchLED+0x20e>
    1006:	80 95       	com	r24
    1008:	82 23       	and	r24, r18
    100a:	80 83       	st	Z, r24
    100c:	08 95       	ret
		}
		else
		{
			PORTJ |= (1 << port____);
    100e:	e5 e0       	ldi	r30, 0x05	; 5
    1010:	f1 e0       	ldi	r31, 0x01	; 1
    1012:	20 81       	ld	r18, Z
    1014:	81 e0       	ldi	r24, 0x01	; 1
    1016:	90 e0       	ldi	r25, 0x00	; 0
    1018:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
    101c:	02 c0       	rjmp	.+4      	; 0x1022 <setToggleSwitchLED+0x232>
    101e:	88 0f       	add	r24, r24
    1020:	99 1f       	adc	r25, r25
    1022:	0a 94       	dec	r0
    1024:	e2 f7       	brpl	.-8      	; 0x101e <setToggleSwitchLED+0x22e>
    1026:	82 2b       	or	r24, r18
    1028:	80 83       	st	Z, r24
    102a:	08 95       	ret
		}
		break;
		case 'K':
		if (bool_ == '0')
    102c:	20 33       	cpi	r18, 0x30	; 48
    102e:	81 f4       	brne	.+32     	; 0x1050 <setToggleSwitchLED+0x260>
		{
			PORTK &= ~(1 << port____);
    1030:	e8 e0       	ldi	r30, 0x08	; 8
    1032:	f1 e0       	ldi	r31, 0x01	; 1
    1034:	20 81       	ld	r18, Z
    1036:	81 e0       	ldi	r24, 0x01	; 1
    1038:	90 e0       	ldi	r25, 0x00	; 0
    103a:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
    103e:	02 c0       	rjmp	.+4      	; 0x1044 <setToggleSwitchLED+0x254>
    1040:	88 0f       	add	r24, r24
    1042:	99 1f       	adc	r25, r25
    1044:	0a 94       	dec	r0
    1046:	e2 f7       	brpl	.-8      	; 0x1040 <setToggleSwitchLED+0x250>
    1048:	80 95       	com	r24
    104a:	82 23       	and	r24, r18
    104c:	80 83       	st	Z, r24
    104e:	08 95       	ret
		}
		else
		{
			PORTK |= (1 << port____);
    1050:	e8 e0       	ldi	r30, 0x08	; 8
    1052:	f1 e0       	ldi	r31, 0x01	; 1
    1054:	20 81       	ld	r18, Z
    1056:	81 e0       	ldi	r24, 0x01	; 1
    1058:	90 e0       	ldi	r25, 0x00	; 0
    105a:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
    105e:	02 c0       	rjmp	.+4      	; 0x1064 <setToggleSwitchLED+0x274>
    1060:	88 0f       	add	r24, r24
    1062:	99 1f       	adc	r25, r25
    1064:	0a 94       	dec	r0
    1066:	e2 f7       	brpl	.-8      	; 0x1060 <setToggleSwitchLED+0x270>
    1068:	82 2b       	or	r24, r18
    106a:	80 83       	st	Z, r24
    106c:	08 95       	ret
		}
		break;
		case 'L':
		if (bool_ == '0')
    106e:	20 33       	cpi	r18, 0x30	; 48
    1070:	81 f4       	brne	.+32     	; 0x1092 <setToggleSwitchLED+0x2a2>
		{
			PORTL &= ~(1 << port____);
    1072:	eb e0       	ldi	r30, 0x0B	; 11
    1074:	f1 e0       	ldi	r31, 0x01	; 1
    1076:	20 81       	ld	r18, Z
    1078:	81 e0       	ldi	r24, 0x01	; 1
    107a:	90 e0       	ldi	r25, 0x00	; 0
    107c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
    1080:	02 c0       	rjmp	.+4      	; 0x1086 <setToggleSwitchLED+0x296>
    1082:	88 0f       	add	r24, r24
    1084:	99 1f       	adc	r25, r25
    1086:	0a 94       	dec	r0
    1088:	e2 f7       	brpl	.-8      	; 0x1082 <setToggleSwitchLED+0x292>
    108a:	80 95       	com	r24
    108c:	82 23       	and	r24, r18
    108e:	80 83       	st	Z, r24
    1090:	08 95       	ret
		}
		else
		{
			PORTL |= (1 << port____);
    1092:	eb e0       	ldi	r30, 0x0B	; 11
    1094:	f1 e0       	ldi	r31, 0x01	; 1
    1096:	20 81       	ld	r18, Z
    1098:	81 e0       	ldi	r24, 0x01	; 1
    109a:	90 e0       	ldi	r25, 0x00	; 0
    109c:	00 90 13 02 	lds	r0, 0x0213	; 0x800213 <port____>
    10a0:	02 c0       	rjmp	.+4      	; 0x10a6 <setToggleSwitchLED+0x2b6>
    10a2:	88 0f       	add	r24, r24
    10a4:	99 1f       	adc	r25, r25
    10a6:	0a 94       	dec	r0
    10a8:	e2 f7       	brpl	.-8      	; 0x10a2 <setToggleSwitchLED+0x2b2>
    10aa:	82 2b       	or	r24, r18
    10ac:	80 83       	st	Z, r24
    10ae:	08 95       	ret

000010b0 <initZCDetector>:
 void initZCDetector()
 {
	 //------------------------------------//
	 //			 interrupt test			  //
	 //------------------------------------//
	 DDRD &= ~(1 << 0);
    10b0:	50 98       	cbi	0x0a, 0	; 10
	 // PD2 (PCINT0 pin) is now an input
	 PORTD |= (1 << 0);
    10b2:	58 9a       	sbi	0x0b, 0	; 11
	 // PD2 is now an input with pull-up enabled
	 //EICRA |= (1 << ISC11) | (1 << ISC10);   // set INT0 to trigger on ANY logic change
	 EICRA = 0b00000011;
    10b4:	83 e0       	ldi	r24, 0x03	; 3
    10b6:	80 93 69 00 	sts	0x0069, r24	; 0x800069 <__TEXT_REGION_LENGTH__+0x700069>
	 EIMSK |= (1 << 0);
    10ba:	e8 9a       	sbi	0x1d, 0	; 29
	 //------------------------------------//

	 //Initializing
	 UCSR0B = 0;
    10bc:	10 92 c1 00 	sts	0x00C1, r1	; 0x8000c1 <__TEXT_REGION_LENGTH__+0x7000c1>
	 DDRB |= (1 << PINNR);		//OUTPUT
    10c0:	20 9a       	sbi	0x04, 0	; 4
    10c2:	08 95       	ret

000010c4 <__tablejump2__>:
    10c4:	ee 0f       	add	r30, r30
    10c6:	ff 1f       	adc	r31, r31
    10c8:	88 1f       	adc	r24, r24
    10ca:	8b bf       	out	0x3b, r24	; 59
    10cc:	07 90       	elpm	r0, Z+
    10ce:	f6 91       	elpm	r31, Z
    10d0:	e0 2d       	mov	r30, r0
    10d2:	19 94       	eijmp

000010d4 <calloc>:
    10d4:	0f 93       	push	r16
    10d6:	1f 93       	push	r17
    10d8:	cf 93       	push	r28
    10da:	df 93       	push	r29
    10dc:	86 9f       	mul	r24, r22
    10de:	80 01       	movw	r16, r0
    10e0:	87 9f       	mul	r24, r23
    10e2:	10 0d       	add	r17, r0
    10e4:	96 9f       	mul	r25, r22
    10e6:	10 0d       	add	r17, r0
    10e8:	11 24       	eor	r1, r1
    10ea:	c8 01       	movw	r24, r16
    10ec:	0d d0       	rcall	.+26     	; 0x1108 <malloc>
    10ee:	ec 01       	movw	r28, r24
    10f0:	00 97       	sbiw	r24, 0x00	; 0
    10f2:	21 f0       	breq	.+8      	; 0x10fc <calloc+0x28>
    10f4:	a8 01       	movw	r20, r16
    10f6:	60 e0       	ldi	r22, 0x00	; 0
    10f8:	70 e0       	ldi	r23, 0x00	; 0
    10fa:	27 d1       	rcall	.+590    	; 0x134a <memset>
    10fc:	ce 01       	movw	r24, r28
    10fe:	df 91       	pop	r29
    1100:	cf 91       	pop	r28
    1102:	1f 91       	pop	r17
    1104:	0f 91       	pop	r16
    1106:	08 95       	ret

00001108 <malloc>:
    1108:	0f 93       	push	r16
    110a:	1f 93       	push	r17
    110c:	cf 93       	push	r28
    110e:	df 93       	push	r29
    1110:	82 30       	cpi	r24, 0x02	; 2
    1112:	91 05       	cpc	r25, r1
    1114:	10 f4       	brcc	.+4      	; 0x111a <malloc+0x12>
    1116:	82 e0       	ldi	r24, 0x02	; 2
    1118:	90 e0       	ldi	r25, 0x00	; 0
    111a:	e0 91 24 02 	lds	r30, 0x0224	; 0x800224 <__flp>
    111e:	f0 91 25 02 	lds	r31, 0x0225	; 0x800225 <__flp+0x1>
    1122:	20 e0       	ldi	r18, 0x00	; 0
    1124:	30 e0       	ldi	r19, 0x00	; 0
    1126:	a0 e0       	ldi	r26, 0x00	; 0
    1128:	b0 e0       	ldi	r27, 0x00	; 0
    112a:	30 97       	sbiw	r30, 0x00	; 0
    112c:	19 f1       	breq	.+70     	; 0x1174 <malloc+0x6c>
    112e:	40 81       	ld	r20, Z
    1130:	51 81       	ldd	r21, Z+1	; 0x01
    1132:	02 81       	ldd	r16, Z+2	; 0x02
    1134:	13 81       	ldd	r17, Z+3	; 0x03
    1136:	48 17       	cp	r20, r24
    1138:	59 07       	cpc	r21, r25
    113a:	c8 f0       	brcs	.+50     	; 0x116e <malloc+0x66>
    113c:	84 17       	cp	r24, r20
    113e:	95 07       	cpc	r25, r21
    1140:	69 f4       	brne	.+26     	; 0x115c <malloc+0x54>
    1142:	10 97       	sbiw	r26, 0x00	; 0
    1144:	31 f0       	breq	.+12     	; 0x1152 <malloc+0x4a>
    1146:	12 96       	adiw	r26, 0x02	; 2
    1148:	0c 93       	st	X, r16
    114a:	12 97       	sbiw	r26, 0x02	; 2
    114c:	13 96       	adiw	r26, 0x03	; 3
    114e:	1c 93       	st	X, r17
    1150:	27 c0       	rjmp	.+78     	; 0x11a0 <malloc+0x98>
    1152:	00 93 24 02 	sts	0x0224, r16	; 0x800224 <__flp>
    1156:	10 93 25 02 	sts	0x0225, r17	; 0x800225 <__flp+0x1>
    115a:	22 c0       	rjmp	.+68     	; 0x11a0 <malloc+0x98>
    115c:	21 15       	cp	r18, r1
    115e:	31 05       	cpc	r19, r1
    1160:	19 f0       	breq	.+6      	; 0x1168 <malloc+0x60>
    1162:	42 17       	cp	r20, r18
    1164:	53 07       	cpc	r21, r19
    1166:	18 f4       	brcc	.+6      	; 0x116e <malloc+0x66>
    1168:	9a 01       	movw	r18, r20
    116a:	bd 01       	movw	r22, r26
    116c:	ef 01       	movw	r28, r30
    116e:	df 01       	movw	r26, r30
    1170:	f8 01       	movw	r30, r16
    1172:	db cf       	rjmp	.-74     	; 0x112a <malloc+0x22>
    1174:	21 15       	cp	r18, r1
    1176:	31 05       	cpc	r19, r1
    1178:	f9 f0       	breq	.+62     	; 0x11b8 <malloc+0xb0>
    117a:	28 1b       	sub	r18, r24
    117c:	39 0b       	sbc	r19, r25
    117e:	24 30       	cpi	r18, 0x04	; 4
    1180:	31 05       	cpc	r19, r1
    1182:	80 f4       	brcc	.+32     	; 0x11a4 <malloc+0x9c>
    1184:	8a 81       	ldd	r24, Y+2	; 0x02
    1186:	9b 81       	ldd	r25, Y+3	; 0x03
    1188:	61 15       	cp	r22, r1
    118a:	71 05       	cpc	r23, r1
    118c:	21 f0       	breq	.+8      	; 0x1196 <malloc+0x8e>
    118e:	fb 01       	movw	r30, r22
    1190:	93 83       	std	Z+3, r25	; 0x03
    1192:	82 83       	std	Z+2, r24	; 0x02
    1194:	04 c0       	rjmp	.+8      	; 0x119e <malloc+0x96>
    1196:	90 93 25 02 	sts	0x0225, r25	; 0x800225 <__flp+0x1>
    119a:	80 93 24 02 	sts	0x0224, r24	; 0x800224 <__flp>
    119e:	fe 01       	movw	r30, r28
    11a0:	32 96       	adiw	r30, 0x02	; 2
    11a2:	44 c0       	rjmp	.+136    	; 0x122c <malloc+0x124>
    11a4:	fe 01       	movw	r30, r28
    11a6:	e2 0f       	add	r30, r18
    11a8:	f3 1f       	adc	r31, r19
    11aa:	81 93       	st	Z+, r24
    11ac:	91 93       	st	Z+, r25
    11ae:	22 50       	subi	r18, 0x02	; 2
    11b0:	31 09       	sbc	r19, r1
    11b2:	39 83       	std	Y+1, r19	; 0x01
    11b4:	28 83       	st	Y, r18
    11b6:	3a c0       	rjmp	.+116    	; 0x122c <malloc+0x124>
    11b8:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    11bc:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    11c0:	23 2b       	or	r18, r19
    11c2:	41 f4       	brne	.+16     	; 0x11d4 <malloc+0xcc>
    11c4:	20 91 02 02 	lds	r18, 0x0202	; 0x800202 <__malloc_heap_start>
    11c8:	30 91 03 02 	lds	r19, 0x0203	; 0x800203 <__malloc_heap_start+0x1>
    11cc:	30 93 23 02 	sts	0x0223, r19	; 0x800223 <__brkval+0x1>
    11d0:	20 93 22 02 	sts	0x0222, r18	; 0x800222 <__brkval>
    11d4:	20 91 00 02 	lds	r18, 0x0200	; 0x800200 <__data_start>
    11d8:	30 91 01 02 	lds	r19, 0x0201	; 0x800201 <__data_start+0x1>
    11dc:	21 15       	cp	r18, r1
    11de:	31 05       	cpc	r19, r1
    11e0:	41 f4       	brne	.+16     	; 0x11f2 <malloc+0xea>
    11e2:	2d b7       	in	r18, 0x3d	; 61
    11e4:	3e b7       	in	r19, 0x3e	; 62
    11e6:	40 91 04 02 	lds	r20, 0x0204	; 0x800204 <__malloc_margin>
    11ea:	50 91 05 02 	lds	r21, 0x0205	; 0x800205 <__malloc_margin+0x1>
    11ee:	24 1b       	sub	r18, r20
    11f0:	35 0b       	sbc	r19, r21
    11f2:	e0 91 22 02 	lds	r30, 0x0222	; 0x800222 <__brkval>
    11f6:	f0 91 23 02 	lds	r31, 0x0223	; 0x800223 <__brkval+0x1>
    11fa:	e2 17       	cp	r30, r18
    11fc:	f3 07       	cpc	r31, r19
    11fe:	a0 f4       	brcc	.+40     	; 0x1228 <malloc+0x120>
    1200:	2e 1b       	sub	r18, r30
    1202:	3f 0b       	sbc	r19, r31
    1204:	28 17       	cp	r18, r24
    1206:	39 07       	cpc	r19, r25
    1208:	78 f0       	brcs	.+30     	; 0x1228 <malloc+0x120>
    120a:	ac 01       	movw	r20, r24
    120c:	4e 5f       	subi	r20, 0xFE	; 254
    120e:	5f 4f       	sbci	r21, 0xFF	; 255
    1210:	24 17       	cp	r18, r20
    1212:	35 07       	cpc	r19, r21
    1214:	48 f0       	brcs	.+18     	; 0x1228 <malloc+0x120>
    1216:	4e 0f       	add	r20, r30
    1218:	5f 1f       	adc	r21, r31
    121a:	50 93 23 02 	sts	0x0223, r21	; 0x800223 <__brkval+0x1>
    121e:	40 93 22 02 	sts	0x0222, r20	; 0x800222 <__brkval>
    1222:	81 93       	st	Z+, r24
    1224:	91 93       	st	Z+, r25
    1226:	02 c0       	rjmp	.+4      	; 0x122c <malloc+0x124>
    1228:	e0 e0       	ldi	r30, 0x00	; 0
    122a:	f0 e0       	ldi	r31, 0x00	; 0
    122c:	cf 01       	movw	r24, r30
    122e:	df 91       	pop	r29
    1230:	cf 91       	pop	r28
    1232:	1f 91       	pop	r17
    1234:	0f 91       	pop	r16
    1236:	08 95       	ret

00001238 <free>:
    1238:	cf 93       	push	r28
    123a:	df 93       	push	r29
    123c:	00 97       	sbiw	r24, 0x00	; 0
    123e:	09 f4       	brne	.+2      	; 0x1242 <free+0xa>
    1240:	81 c0       	rjmp	.+258    	; 0x1344 <free+0x10c>
    1242:	fc 01       	movw	r30, r24
    1244:	32 97       	sbiw	r30, 0x02	; 2
    1246:	13 82       	std	Z+3, r1	; 0x03
    1248:	12 82       	std	Z+2, r1	; 0x02
    124a:	a0 91 24 02 	lds	r26, 0x0224	; 0x800224 <__flp>
    124e:	b0 91 25 02 	lds	r27, 0x0225	; 0x800225 <__flp+0x1>
    1252:	10 97       	sbiw	r26, 0x00	; 0
    1254:	81 f4       	brne	.+32     	; 0x1276 <free+0x3e>
    1256:	20 81       	ld	r18, Z
    1258:	31 81       	ldd	r19, Z+1	; 0x01
    125a:	82 0f       	add	r24, r18
    125c:	93 1f       	adc	r25, r19
    125e:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    1262:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    1266:	28 17       	cp	r18, r24
    1268:	39 07       	cpc	r19, r25
    126a:	51 f5       	brne	.+84     	; 0x12c0 <free+0x88>
    126c:	f0 93 23 02 	sts	0x0223, r31	; 0x800223 <__brkval+0x1>
    1270:	e0 93 22 02 	sts	0x0222, r30	; 0x800222 <__brkval>
    1274:	67 c0       	rjmp	.+206    	; 0x1344 <free+0x10c>
    1276:	ed 01       	movw	r28, r26
    1278:	20 e0       	ldi	r18, 0x00	; 0
    127a:	30 e0       	ldi	r19, 0x00	; 0
    127c:	ce 17       	cp	r28, r30
    127e:	df 07       	cpc	r29, r31
    1280:	40 f4       	brcc	.+16     	; 0x1292 <free+0x5a>
    1282:	4a 81       	ldd	r20, Y+2	; 0x02
    1284:	5b 81       	ldd	r21, Y+3	; 0x03
    1286:	9e 01       	movw	r18, r28
    1288:	41 15       	cp	r20, r1
    128a:	51 05       	cpc	r21, r1
    128c:	f1 f0       	breq	.+60     	; 0x12ca <free+0x92>
    128e:	ea 01       	movw	r28, r20
    1290:	f5 cf       	rjmp	.-22     	; 0x127c <free+0x44>
    1292:	d3 83       	std	Z+3, r29	; 0x03
    1294:	c2 83       	std	Z+2, r28	; 0x02
    1296:	40 81       	ld	r20, Z
    1298:	51 81       	ldd	r21, Z+1	; 0x01
    129a:	84 0f       	add	r24, r20
    129c:	95 1f       	adc	r25, r21
    129e:	c8 17       	cp	r28, r24
    12a0:	d9 07       	cpc	r29, r25
    12a2:	59 f4       	brne	.+22     	; 0x12ba <free+0x82>
    12a4:	88 81       	ld	r24, Y
    12a6:	99 81       	ldd	r25, Y+1	; 0x01
    12a8:	84 0f       	add	r24, r20
    12aa:	95 1f       	adc	r25, r21
    12ac:	02 96       	adiw	r24, 0x02	; 2
    12ae:	91 83       	std	Z+1, r25	; 0x01
    12b0:	80 83       	st	Z, r24
    12b2:	8a 81       	ldd	r24, Y+2	; 0x02
    12b4:	9b 81       	ldd	r25, Y+3	; 0x03
    12b6:	93 83       	std	Z+3, r25	; 0x03
    12b8:	82 83       	std	Z+2, r24	; 0x02
    12ba:	21 15       	cp	r18, r1
    12bc:	31 05       	cpc	r19, r1
    12be:	29 f4       	brne	.+10     	; 0x12ca <free+0x92>
    12c0:	f0 93 25 02 	sts	0x0225, r31	; 0x800225 <__flp+0x1>
    12c4:	e0 93 24 02 	sts	0x0224, r30	; 0x800224 <__flp>
    12c8:	3d c0       	rjmp	.+122    	; 0x1344 <free+0x10c>
    12ca:	e9 01       	movw	r28, r18
    12cc:	fb 83       	std	Y+3, r31	; 0x03
    12ce:	ea 83       	std	Y+2, r30	; 0x02
    12d0:	49 91       	ld	r20, Y+
    12d2:	59 91       	ld	r21, Y+
    12d4:	c4 0f       	add	r28, r20
    12d6:	d5 1f       	adc	r29, r21
    12d8:	ec 17       	cp	r30, r28
    12da:	fd 07       	cpc	r31, r29
    12dc:	61 f4       	brne	.+24     	; 0x12f6 <free+0xbe>
    12de:	80 81       	ld	r24, Z
    12e0:	91 81       	ldd	r25, Z+1	; 0x01
    12e2:	84 0f       	add	r24, r20
    12e4:	95 1f       	adc	r25, r21
    12e6:	02 96       	adiw	r24, 0x02	; 2
    12e8:	e9 01       	movw	r28, r18
    12ea:	99 83       	std	Y+1, r25	; 0x01
    12ec:	88 83       	st	Y, r24
    12ee:	82 81       	ldd	r24, Z+2	; 0x02
    12f0:	93 81       	ldd	r25, Z+3	; 0x03
    12f2:	9b 83       	std	Y+3, r25	; 0x03
    12f4:	8a 83       	std	Y+2, r24	; 0x02
    12f6:	e0 e0       	ldi	r30, 0x00	; 0
    12f8:	f0 e0       	ldi	r31, 0x00	; 0
    12fa:	12 96       	adiw	r26, 0x02	; 2
    12fc:	8d 91       	ld	r24, X+
    12fe:	9c 91       	ld	r25, X
    1300:	13 97       	sbiw	r26, 0x03	; 3
    1302:	00 97       	sbiw	r24, 0x00	; 0
    1304:	19 f0       	breq	.+6      	; 0x130c <free+0xd4>
    1306:	fd 01       	movw	r30, r26
    1308:	dc 01       	movw	r26, r24
    130a:	f7 cf       	rjmp	.-18     	; 0x12fa <free+0xc2>
    130c:	8d 91       	ld	r24, X+
    130e:	9c 91       	ld	r25, X
    1310:	11 97       	sbiw	r26, 0x01	; 1
    1312:	9d 01       	movw	r18, r26
    1314:	2e 5f       	subi	r18, 0xFE	; 254
    1316:	3f 4f       	sbci	r19, 0xFF	; 255
    1318:	82 0f       	add	r24, r18
    131a:	93 1f       	adc	r25, r19
    131c:	20 91 22 02 	lds	r18, 0x0222	; 0x800222 <__brkval>
    1320:	30 91 23 02 	lds	r19, 0x0223	; 0x800223 <__brkval+0x1>
    1324:	28 17       	cp	r18, r24
    1326:	39 07       	cpc	r19, r25
    1328:	69 f4       	brne	.+26     	; 0x1344 <free+0x10c>
    132a:	30 97       	sbiw	r30, 0x00	; 0
    132c:	29 f4       	brne	.+10     	; 0x1338 <free+0x100>
    132e:	10 92 25 02 	sts	0x0225, r1	; 0x800225 <__flp+0x1>
    1332:	10 92 24 02 	sts	0x0224, r1	; 0x800224 <__flp>
    1336:	02 c0       	rjmp	.+4      	; 0x133c <free+0x104>
    1338:	13 82       	std	Z+3, r1	; 0x03
    133a:	12 82       	std	Z+2, r1	; 0x02
    133c:	b0 93 23 02 	sts	0x0223, r27	; 0x800223 <__brkval+0x1>
    1340:	a0 93 22 02 	sts	0x0222, r26	; 0x800222 <__brkval>
    1344:	df 91       	pop	r29
    1346:	cf 91       	pop	r28
    1348:	08 95       	ret

0000134a <memset>:
    134a:	dc 01       	movw	r26, r24
    134c:	01 c0       	rjmp	.+2      	; 0x1350 <memset+0x6>
    134e:	6d 93       	st	X+, r22
    1350:	41 50       	subi	r20, 0x01	; 1
    1352:	50 40       	sbci	r21, 0x00	; 0
    1354:	e0 f7       	brcc	.-8      	; 0x134e <memset+0x4>
    1356:	08 95       	ret

00001358 <_exit>:
    1358:	f8 94       	cli

0000135a <__stop_program>:
    135a:	ff cf       	rjmp	.-2      	; 0x135a <__stop_program>
