,clone_url,created_at,description,forks_count,full_name,id,language,name,size,stargazers_count,updated_at,topics,license_url
0,https://github.com/itsfrank/MinecraftHDL.git,2016-10-05 00:44:38+00:00,A Verilog synthesis flow for Minecraft redstone circuits,23,itsfrank/MinecraftHDL,70018711,SystemVerilog,MinecraftHDL,70554,1064,2024-04-13 08:11:13+00:00,[],None
1,https://github.com/RoaLogic/RV12.git,2017-01-11 15:45:50+00:00,RISC-V CPU Core,50,RoaLogic/RV12,78653596,SystemVerilog,RV12,15659,272,2024-04-09 05:01:58+00:00,"['risc-v', '32-bit', '64bit', 'cpu']",
2,https://github.com/subbdue/systemverilog.io.git,2016-10-12 06:01:55+00:00,Code used in,28,subbdue/systemverilog.io,70668014,SystemVerilog,systemverilog.io,1034,151,2024-04-07 11:50:04+00:00,[],None
3,https://github.com/azonenberg/starshipraider.git,2016-11-21 08:31:08+00:00,Open hardware test equipment,21,azonenberg/starshipraider,74342467,SystemVerilog,starshipraider,74903,139,2024-03-21 10:49:47+00:00,[],https://api.github.com/licenses/bsd-3-clause
4,https://github.com/GodelMachine/AHB2.git,2016-06-26 17:23:11+00:00,AMBA AHB 2.0 VIP in SystemVerilog UVM,62,GodelMachine/AHB2,62000083,SystemVerilog,AHB2,24,131,2024-03-21 13:43:36+00:00,[],https://api.github.com/licenses/apache-2.0
5,https://github.com/mayurkubavat/UVM-Examples.git,2016-07-18 15:57:08+00:00,UVM examples and projects,65,mayurkubavat/UVM-Examples,63617053,SystemVerilog,UVM-Examples,128,110,2024-04-04 08:00:57+00:00,[],https://api.github.com/licenses/apache-2.0
6,https://github.com/eliaskousk/parallella-riscv.git,2016-06-16 01:14:29+00:00,RISC-V Rocket Core on Parallella & ZedBoard Zynq FPGA Boards,29,eliaskousk/parallella-riscv,61251865,SystemVerilog,parallella-riscv,4173,94,2024-04-08 19:43:43+00:00,"['parallella', 'risc-v', 'rocket-chip', 'zynq', 'linux-kernel', 'zedboard', 'gsoc', 'gsoc-2016', 'rocket-core', 'petalinux']",
7,https://github.com/agalimberti/NoCRouter.git,2016-12-08 23:32:08+00:00,"RTL Network-on-Chip Router Design in SystemVerilog by Andrea Galimberti, Filippo Testa and Alberto Zeni",34,agalimberti/NoCRouter,75983863,SystemVerilog,NoCRouter,675,91,2024-04-09 14:34:11+00:00,"['network-on-chip', 'noc', 'router', 'systemverilog']",https://api.github.com/licenses/mit
8,https://github.com/intel/fpga-partial-reconfig.git,2016-12-01 23:35:13+00:00,"Tutorials, scripts and reference designs for the Intel FPGA partial reconfiguration (PR) design flow",43,intel/fpga-partial-reconfig,75342424,SystemVerilog,fpga-partial-reconfig,39393,83,2024-01-30 19:28:21+00:00,[],https://api.github.com/licenses/mit
9,https://github.com/azonenberg/antikernel-ipcores.git,2017-01-01 16:54:20+00:00,"FPGA IP cores for the Antikernel OS, intended to be included as a submodule in SoC integrations",9,azonenberg/antikernel-ipcores,77787623,SystemVerilog,antikernel-ipcores,1161,53,2024-04-09 19:51:09+00:00,[],https://api.github.com/licenses/bsd-3-clause
10,https://github.com/ucam-comparch/clarvi.git,2016-09-09 14:12:58+00:00,Clarvi simple RISC-V processor for teaching,16,ucam-comparch/clarvi,67804595,SystemVerilog,clarvi,50,51,2024-01-07 08:01:50+00:00,[],None
11,https://github.com/pbing/FM_Radio.git,2016-05-31 17:41:49+00:00,Simple mono FM Radio.,29,pbing/FM_Radio,60110457,SystemVerilog,FM_Radio,1503,44,2024-03-14 06:59:08+00:00,"['systemverilog', 'fm-radio', 'fpga']",None
12,https://github.com/nelsoncsc/easyUVM.git,2016-09-09 16:37:14+00:00,A simple UVM example with DPI ,14,nelsoncsc/easyUVM,67815231,SystemVerilog,easyUVM,8,33,2024-02-24 04:56:42+00:00,"['systemverilog-hdl', 'uvm', 'functional-verification']",https://api.github.com/licenses/mit
13,https://github.com/nelsoncsc/sv_image.git,2016-08-22 01:29:03+00:00,Reusable image processing modules in SystemVerilog,8,nelsoncsc/sv_image,66229996,SystemVerilog,sv_image,20,31,2024-01-18 11:22:48+00:00,"['image-processing', 'fpga', 'digital-filter', 'video-processing']",https://api.github.com/licenses/mit
14,https://github.com/anycore/anycore-riscv-src.git,2016-11-15 05:28:06+00:00,The RTL source for AnyCore RISC-V,16,anycore/anycore-riscv-src,73779460,SystemVerilog,anycore-riscv-src,1173,28,2024-04-09 05:01:06+00:00,[],
15,https://github.com/uvmdebug/uvm_debug.git,2016-11-06 04:01:30+00:00,UVM interactive debug library,14,uvmdebug/uvm_debug,72968977,SystemVerilog,uvm_debug,467,27,2023-08-29 00:07:58+00:00,"['systemverilog', 'uvm']",
16,https://github.com/besm6/micro-besm.git,2016-09-29 06:38:04+00:00,Replica of micro-BESM computer,5,besm6/micro-besm,69538400,SystemVerilog,micro-besm,111913,26,2024-03-07 01:07:05+00:00,[],https://api.github.com/licenses/mit
17,https://github.com/advanced-uvm/second_edition.git,2016-08-15 02:17:57+00:00,Code for the second edition of Advanced UVM.,14,advanced-uvm/second_edition,65697743,SystemVerilog,second_edition,699,25,2023-11-27 11:02:38+00:00,[],None
18,https://github.com/zhelnio/mil1553-spi.git,2016-10-11 19:51:21+00:00,MIL-STD-1553 <-> SPI bridge,5,zhelnio/mil1553-spi,70629804,SystemVerilog,mil1553-spi,4212,25,2024-03-10 05:39:11+00:00,[],https://api.github.com/licenses/mit
19,https://github.com/amiq-consulting/yamm.git,2016-07-05 14:50:25+00:00,YAMM package repository,15,amiq-consulting/yamm,62645248,SystemVerilog,yamm,2157,23,2024-03-05 03:03:30+00:00,"['uvm', 'sv', 'yamm', 'systemverilog']",https://api.github.com/licenses/apache-2.0
20,https://github.com/maltevesper/JetStream-hardware.git,2016-06-26 16:11:00+00:00,,13,maltevesper/JetStream-hardware,61997184,SystemVerilog,JetStream-hardware,3565,22,2023-10-10 09:40:08+00:00,[],None
21,https://github.com/Mochenx/sv_csv_parser.git,2016-07-13 02:54:00+00:00,"A CSV file parser, written in SystemVerilog",4,Mochenx/sv_csv_parser,63209116,SystemVerilog,sv_csv_parser,15,22,2024-01-07 09:18:26+00:00,[],https://api.github.com/licenses/lgpl-3.0
22,https://github.com/go2uvm/go2uvm.git,2016-09-02 04:46:11+00:00,"Main repo for Go2UVM source code, examples and apps",22,go2uvm/go2uvm,67190614,SystemVerilog,go2uvm,17145,18,2024-01-22 06:36:25+00:00,[],
23,https://github.com/Gateway91/AHB-APB_Bridge_UVM_Env.git,2016-05-26 14:25:09+00:00,AHB-APB UVM Verification Environment,4,Gateway91/AHB-APB_Bridge_UVM_Env,59756709,SystemVerilog,AHB-APB_Bridge_UVM_Env,148,17,2024-02-01 09:44:00+00:00,[],https://api.github.com/licenses/gpl-2.0
24,https://github.com/amiq-consulting/uvm_reg_to_ipxact.git,2017-01-20 18:32:47+00:00,,8,amiq-consulting/uvm_reg_to_ipxact,79585970,SystemVerilog,uvm_reg_to_ipxact,927,15,2023-10-31 11:15:49+00:00,[],
25,https://github.com/svunit/svmock.git,2017-02-02 02:53:19+00:00,A mock framework for use with SVUnit,4,svunit/svmock,80687664,SystemVerilog,svmock,215,15,2024-03-10 23:48:52+00:00,[],https://api.github.com/licenses/apache-2.0
26,https://github.com/joegrand/bsodomizer-hd-c5g.git,2016-08-05 07:16:31+00:00,BSODomizer HD: HDL for Cyclone V GX Starter Kit,2,joegrand/bsodomizer-hd-c5g,64997708,SystemVerilog,bsodomizer-hd-c5g,4610,15,2023-11-03 00:14:25+00:00,[],None
27,https://github.com/celesteneary/sms.git,2016-12-11 21:35:29+00:00,Sega Master System in SystemVerilog,4,celesteneary/sms,76201492,SystemVerilog,sms,838,15,2023-11-17 00:55:52+00:00,[],https://api.github.com/licenses/gpl-2.0
28,https://github.com/alisemi/fpga-projects.git,2017-02-06 13:41:23+00:00,"FPGA Projects written using SystemVerilog, Verilog, and VHDL are put here in seperate folders.",5,alisemi/fpga-projects,81090984,SystemVerilog,fpga-projects,3762,13,2024-02-20 17:58:24+00:00,[],
29,https://github.com/CynicalApe/BASYS3-PONG.git,2017-01-27 10:57:11+00:00,BASYS 3 - PONG GAME,6,CynicalApe/BASYS3-PONG,80200387,SystemVerilog,BASYS3-PONG,88,13,2023-12-07 04:22:44+00:00,"['basys3', 'verilog', 'vhdl', 'basys-board', 'pong-game']",None
30,https://github.com/yoonisi/R2FFT.git,2016-11-11 14:33:09+00:00,R2FFT is a fully synthesizable verilog module for doing the FFT on an FPGA or ASIC.,7,yoonisi/R2FFT,73484543,SystemVerilog,R2FFT,1005,11,2024-04-02 16:15:34+00:00,[],https://api.github.com/licenses/bsd-3-clause
31,https://github.com/wallento/wb2axi.git,2016-07-14 09:18:18+00:00,Wishbone to ARM AMBA 4 AXI,7,wallento/wb2axi,63321517,SystemVerilog,wb2axi,6,10,2023-09-28 17:02:25+00:00,[],None
32,https://github.com/zhiyb/SVNES.git,2016-08-12 12:03:33+00:00,NES implementation using SystemVerilog (WIP),2,zhiyb/SVNES,65550250,SystemVerilog,SVNES,917,10,2023-08-23 05:50:34+00:00,[],None
33,https://github.com/go2uvm/sva_traces.git,2016-09-02 16:55:56+00:00,Traces for SVA - SystemVerilog Assertions; Will use Go2UVM package to write traces and use uvm_report_mock to predict errors,4,go2uvm/sva_traces,67240009,SystemVerilog,sva_traces,13572,9,2021-11-18 14:16:15+00:00,[],https://api.github.com/licenses/apache-2.0
34,https://github.com/RoaLogic/memory.git,2017-01-10 17:14:11+00:00,Generic memory implementations,12,RoaLogic/memory,78555764,SystemVerilog,memory,54,9,2024-01-03 16:04:31+00:00,[],
35,https://github.com/mballance/amba_sys_ip.git,2016-06-23 22:24:50+00:00,AMBA-protocol system IP,6,mballance/amba_sys_ip,61840807,SystemVerilog,amba_sys_ip,52,9,2021-11-05 03:38:34+00:00,[],https://api.github.com/licenses/apache-2.0
36,https://github.com/sigasi/sigasi_demos.git,2016-06-30 13:00:29+00:00,,3,sigasi/sigasi_demos,62310897,SystemVerilog,sigasi_demos,40796,9,2023-11-04 15:46:28+00:00,[],None
37,https://github.com/iDoka/GNSS-verilog-signal-simulator.git,2016-07-21 12:39:22+00:00,GNSS Signal Generator writen on Verilog HDL for SDR platform (currently BladeRF),4,iDoka/GNSS-verilog-signal-simulator,63868173,SystemVerilog,GNSS-verilog-signal-simulator,6,8,2024-04-11 01:50:50+00:00,[],None
38,https://github.com/nelsoncsc/basic_uvmc_oct.git,2016-11-24 13:11:54+00:00,A simple UVM testbench using UVM Connect and Octave,1,nelsoncsc/basic_uvmc_oct,74674488,SystemVerilog,basic_uvmc_oct,8,8,2023-11-09 13:14:01+00:00,"['systemc', 'octave', 'uvm', 'functional-verification', 'systemverilog-hdl']",https://api.github.com/licenses/mit
39,https://github.com/rakeshgehalot/Ethernet_switch_verification.git,2016-10-21 04:42:11+00:00,Verification of Ethernet Switch System Verilog,1,rakeshgehalot/Ethernet_switch_verification,71530451,SystemVerilog,Ethernet_switch_verification,7,8,2024-01-31 08:05:14+00:00,[],None
40,https://github.com/advanced-uvm/hawkins.git,2016-06-21 19:08:52+00:00,,3,advanced-uvm/hawkins,61659986,SystemVerilog,hawkins,5839,7,2021-10-07 15:00:45+00:00,[],None
41,https://github.com/elegz/nnFPGA.git,2016-10-15 17:12:37+00:00,RTL for neural nets,2,elegz/nnFPGA,71002026,SystemVerilog,nnFPGA,34,7,2024-04-06 12:38:38+00:00,[],None
42,https://github.com/C-L-G/AXI_BFM.git,2016-07-26 09:47:32+00:00,AXI 总线验证 模块,3,C-L-G/AXI_BFM,64209885,SystemVerilog,AXI_BFM,32,7,2023-12-15 02:17:37+00:00,[],https://api.github.com/licenses/gpl-3.0
43,https://github.com/nelsoncsc/sv_math.git,2016-06-26 17:15:44+00:00,"Reusable math modules (multiplication, division, square root and logarithm) in SystemVerilog",2,nelsoncsc/sv_math,61999808,SystemVerilog,sv_math,17,7,2024-04-05 20:41:07+00:00,"['systemverilog', 'logarithm', 'division', 'arithmetic-computation']",https://api.github.com/licenses/mit
44,https://github.com/GuzTech/verilog_ips.git,2017-02-03 00:47:42+00:00,Various IPs implemented in Verilog,2,GuzTech/verilog_ips,80783991,SystemVerilog,verilog_ips,22,7,2022-02-05 06:04:34+00:00,"['verilog', 'formal-verification', 'hardware', 'fpga', 'yosys']",https://api.github.com/licenses/isc
45,https://github.com/miguelangelo78/LEGv8-ISA.git,2016-09-16 01:40:52+00:00,"Implementation of the ARMv8's subset Instruction Set Architecture from the Book ""Computer Organization and Design: The Hardware Software Interface: ARM Edition"" by David A. Patterson and John L. Hennessy",1,miguelangelo78/LEGv8-ISA,68345036,SystemVerilog,LEGv8-ISA,81,6,2022-11-15 06:56:03+00:00,[],None
46,https://github.com/ministrike3/ECE-385-Final-Project.git,2016-12-11 05:27:17+00:00,"System Verilog code to create a basic side scrolling, coin collecting mario-styled game for ECE 385 at UIUC",1,ministrike3/ECE-385-Final-Project,76156133,SystemVerilog,ECE-385-Final-Project,2486,6,2023-12-24 11:44:12+00:00,[],None
47,https://github.com/ppujari24/SonyCellSPU.git,2016-09-26 06:53:56+00:00,Implementation of a Dual Issue Pipelined Multimedia Processor Architecture (SONY Cell SPU) in SystemVerilog,0,ppujari24/SonyCellSPU,69221711,SystemVerilog,SonyCellSPU,27,6,2023-12-06 06:12:41+00:00,[],None
48,https://github.com/Ssssssstanley/Retrofitting-Concept-Vector-Representations-of-Medical-Concepts.git,2016-12-23 17:26:16+00:00,Retrofitting Concept Vectors ,1,Ssssssstanley/Retrofitting-Concept-Vector-Representations-of-Medical-Concepts,77240670,SystemVerilog,Retrofitting-Concept-Vector-Representations-of-Medical-Concepts,27355,5,2019-10-24 19:22:36+00:00,"['semantic', 'similarity-measures', 'relatedness']",None
49,https://github.com/Lorea-Aldabaldetreku/Icestudio_proiektuak.git,2016-12-30 08:18:37+00:00,Proyectos básicos de Icestudio con la placa IceZum Alhambra,0,Lorea-Aldabaldetreku/Icestudio_proiektuak,77672267,SystemVerilog,Icestudio_proiektuak,13775,5,2020-10-19 17:05:35+00:00,[],None
50,https://github.com/allanko/lasernet.git,2017-01-07 21:39:56+00:00,"TCP-like protocol over a laser-communication system, implemented on an FPGA",6,allanko/lasernet,78305265,SystemVerilog,lasernet,69949,4,2023-07-07 20:59:57+00:00,[],None
51,https://github.com/calculuswhiz/verilator-6502.git,2016-12-07 04:43:42+00:00,"Revived the xilinx version, except minus all the ISE overhead",0,calculuswhiz/verilator-6502,75800075,SystemVerilog,verilator-6502,418,4,2023-11-03 17:23:50+00:00,[],None
52,https://github.com/ciroceissler/sv_design_patterns.git,2016-06-30 02:04:50+00:00,Design Pattern with SystemVerilog,0,ciroceissler/sv_design_patterns,62271448,SystemVerilog,sv_design_patterns,6,4,2023-12-23 17:11:09+00:00,[],https://api.github.com/licenses/mit
53,https://github.com/alinaivanovaoff/moving_average.git,2016-09-02 11:44:30+00:00,Moving Average,2,alinaivanovaoff/moving_average,67218048,SystemVerilog,moving_average,19,4,2022-01-28 16:13:11+00:00,[],None
54,https://github.com/alinaivanovaoff/cordic.git,2016-10-26 12:58:33+00:00,CORDIC algorithm for calculation of amplitude and phase of complex value,3,alinaivanovaoff/cordic,72003236,SystemVerilog,cordic,42,4,2022-09-08 12:57:16+00:00,[],https://api.github.com/licenses/gpl-3.0
55,https://github.com/tudortimi/vgm_svunit_utils.git,2016-08-07 10:18:03+00:00,Incubation area for new SVUnit features,2,tudortimi/vgm_svunit_utils,65127360,SystemVerilog,vgm_svunit_utils,37,4,2023-01-14 19:47:44+00:00,[],https://api.github.com/licenses/apache-2.0
56,https://github.com/aravindprakash/uvm.git,2016-12-06 20:16:50+00:00,UVM Examples,16,aravindprakash/uvm,75767480,SystemVerilog,uvm,38,4,2021-12-04 12:06:54+00:00,[],None
57,https://github.com/ogvalt/hardware_design_course_vending_machine_design_and_verification.git,2016-12-14 22:19:05+00:00,This is a multilayer testbench for vending machine verification,2,ogvalt/hardware_design_course_vending_machine_design_and_verification,76501736,SystemVerilog,hardware_design_course_vending_machine_design_and_verification,48,4,2023-05-08 12:29:51+00:00,['verification'],None
58,https://github.com/jason0342/DCLAB-final-project-Visuaudio.git,2016-12-24 13:40:09+00:00,,0,jason0342/DCLAB-final-project-Visuaudio,77284730,SystemVerilog,DCLAB-final-project-Visuaudio,31447,3,2023-09-08 17:18:40+00:00,[],None
59,https://github.com/cpuex2016D/computer.git,2016-10-03 09:10:52+00:00,,2,cpuex2016D/computer,69855899,SystemVerilog,computer,221,3,2018-10-26 13:58:37+00:00,[],None
60,https://github.com/eneskeles/noctavia.git,2017-01-03 14:39:00+00:00,FPGA piano with five notes on VGA screen,0,eneskeles/noctavia,77925065,SystemVerilog,noctavia,12,3,2022-08-20 21:00:21+00:00,"['systemverilog', 'fpga', 'piano-practice']",None
61,https://github.com/himingway/Parallel_Multiplier.git,2016-11-14 16:13:06+00:00,A Parallel Multiplier Using SystemVerilog HDL,1,himingway/Parallel_Multiplier,73723224,SystemVerilog,Parallel_Multiplier,332,3,2023-05-16 22:43:16+00:00,"['systemverilog-hdl', 'multiplier']",https://api.github.com/licenses/mit
62,https://github.com/alinaivanovaoff/coding_style.git,2016-10-26 13:01:55+00:00,SystemVerilog Coding Style ,1,alinaivanovaoff/coding_style,72003547,SystemVerilog,coding_style,26,3,2021-05-29 19:22:01+00:00,[],https://api.github.com/licenses/gpl-3.0
63,https://github.com/elegz/sv_code_samples.git,2016-09-18 11:14:02+00:00,SystemVerilog code samples,2,elegz/sv_code_samples,68516494,SystemVerilog,sv_code_samples,18,3,2020-12-18 02:17:12+00:00,[],None
64,https://github.com/juzhimin/CAN_UVM.git,2016-12-18 12:57:57+00:00,,0,juzhimin/CAN_UVM,76783008,SystemVerilog,CAN_UVM,156,3,2024-03-07 09:07:58+00:00,[],None
65,https://github.com/nbrummel/uvm-templates.git,2016-09-06 17:23:04+00:00,This repo provides uvm templates to start a sv uvm project.,1,nbrummel/uvm-templates,67530728,SystemVerilog,uvm-templates,8,3,2024-04-07 07:51:41+00:00,[],https://api.github.com/licenses/apache-2.0
66,https://github.com/olivamadrigal/Advanced-Encryption-Standard.git,2016-07-01 21:39:40+00:00,Hardware Implementation of AES based on (FIPS) 197,1,olivamadrigal/Advanced-Encryption-Standard,62421128,SystemVerilog,Advanced-Encryption-Standard,586,3,2021-08-10 23:13:07+00:00,[],None
67,https://github.com/regmeg/AES128_ASIC.git,2016-12-07 19:51:57+00:00,,1,regmeg/AES128_ASIC,75870439,SystemVerilog,AES128_ASIC,6762,3,2018-02-12 15:31:44+00:00,[],None
68,https://github.com/wallento/uartdpi.git,2016-07-14 06:42:14+00:00,UART DPI module,0,wallento/uartdpi,63309544,SystemVerilog,uartdpi,8,3,2022-08-14 09:09:00+00:00,[],https://api.github.com/licenses/apache-2.0
69,https://github.com/alinaivanovaoff/trapez_shaper.git,2016-09-02 12:23:14+00:00,Trapezoidal Shaper,1,alinaivanovaoff/trapez_shaper,67220413,SystemVerilog,trapez_shaper,31,3,2021-05-29 19:23:53+00:00,[],None
70,https://github.com/alexisfrjp/wiki.git,2016-07-13 22:40:36+00:00,Linux commands,1,alexisfrjp/wiki,63284330,SystemVerilog,wiki,6033,3,2022-12-15 10:15:15+00:00,[],None
71,https://github.com/embeddedmoscow/HDL.git,2016-11-23 14:04:59+00:00,Verilog & SystemVerilog examples for articles,0,embeddedmoscow/HDL,74582305,SystemVerilog,HDL,2,3,2019-01-15 04:17:14+00:00,[],None
72,https://github.com/anssprasad/UVM_Examples.git,2016-06-05 01:55:59+00:00,,2,anssprasad/UVM_Examples,60438581,SystemVerilog,UVM_Examples,5706,3,2022-08-24 08:55:29+00:00,[],None
73,https://github.com/Digilent/CmodA7.git,2016-05-25 03:25:50+00:00,,2,Digilent/CmodA7,59627726,SystemVerilog,CmodA7,753,3,2018-06-09 14:33:32+00:00,[],None
74,https://github.com/davidmcdonald13/FPGA-Physics-Simulator.git,2016-08-31 15:48:31+00:00,,0,davidmcdonald13/FPGA-Physics-Simulator,67051755,SystemVerilog,FPGA-Physics-Simulator,47,2,2023-10-14 23:34:29+00:00,[],None
75,https://github.com/ti-rodrigues/SpacewireCodecSpwTCR.git,2016-10-05 14:28:00+00:00,,1,ti-rodrigues/SpacewireCodecSpwTCR,70068229,SystemVerilog,SpacewireCodecSpwTCR,16,2,2022-10-30 02:40:34+00:00,[],None
76,https://github.com/szrlee/mips-cpu.git,2016-06-18 07:06:05+00:00,MIPS CPU using FPGA,1,szrlee/mips-cpu,61421679,SystemVerilog,mips-cpu,50,2,2020-03-25 15:28:21+00:00,"['mips-simulator', 'fpga', 'verilog']",None
77,https://github.com/slee500/ece385-final.git,2016-11-06 06:09:20+00:00,ECE 385 Final Project,1,slee500/ece385-final,72973520,SystemVerilog,ece385-final,341687,2,2023-04-08 23:07:07+00:00,[],None
78,https://github.com/richagnetto/Adaptive-Noise-Cancellation.git,2016-12-31 23:31:49+00:00,Adaptive Noise Canceller implemented on an Altera DE2 FPGA using the Fast-LMS algorithm,2,richagnetto/Adaptive-Noise-Cancellation,77759441,SystemVerilog,Adaptive-Noise-Cancellation,30,2,2024-01-30 05:02:39+00:00,[],None
79,https://github.com/alterasoftware/design-flows.git,2016-06-24 16:30:33+00:00,Quartus Prime Pro Design Flows,5,alterasoftware/design-flows,61897806,SystemVerilog,design-flows,3655,2,2022-09-29 02:01:40+00:00,[],https://api.github.com/licenses/mit
80,https://github.com/vmanja16/Processor_Design.git,2016-08-28 05:01:28+00:00,Computer Design and Prototyping,0,vmanja16/Processor_Design,66750456,SystemVerilog,Processor_Design,1079,2,2020-07-07 02:41:17+00:00,[],None
81,https://github.com/sharmaprakhar/zynq_ddr_design_ex.git,2016-07-29 17:47:54+00:00,simulation setup (written in verilog) to simulate the signals of an AXI master burst IPIF and user logic (designed in vivado design suite aimed at zynq devices based xilinx FPGAs),1,sharmaprakhar/zynq_ddr_design_ex,64499743,SystemVerilog,zynq_ddr_design_ex,13,2,2022-09-02 16:08:38+00:00,[],None
82,https://github.com/ahartel/dendrigit.git,2016-05-25 10:20:31+00:00,Digital biologically inspired spiking neural network implementation,5,ahartel/dendrigit,59653663,SystemVerilog,dendrigit,217,2,2022-01-02 19:24:32+00:00,[],None
83,https://github.com/s-okai/sv-math.git,2016-06-21 22:57:59+00:00,SystemVerilog library for common math operations.,2,s-okai/sv-math,61672791,SystemVerilog,sv-math,13,2,2020-12-18 02:17:22+00:00,[],https://api.github.com/licenses/apache-2.0
84,https://github.com/peshwara/ScalarProcessor.git,2016-10-04 06:25:55+00:00,"Functional verification of Scalar Processor using System Verilog in a layered approach covering randomization, functional verification, Interface, OOP concepts",0,peshwara/ScalarProcessor,69939097,SystemVerilog,ScalarProcessor,12,2,2022-07-05 21:14:03+00:00,[],None
85,https://github.com/jflazaro/CSE31L-128-Bit-ALU.git,2016-10-23 23:32:12+00:00,Group Project on 128 bit ALU,0,jflazaro/CSE31L-128-Bit-ALU,71735987,SystemVerilog,CSE31L-128-Bit-ALU,3738,2,2022-03-06 17:03:25+00:00,[],None
86,https://github.com/hezt/SM3_Hash_Alg.git,2016-12-14 08:45:21+00:00,A SM3 hash function algorithm implemented on FPGA board.,1,hezt/SM3_Hash_Alg,76441120,SystemVerilog,SM3_Hash_Alg,15,2,2018-03-12 00:46:40+00:00,[],None
87,https://github.com/nelsoncsc/basic_uvmc.git,2016-10-16 17:57:22+00:00,A simple testbench with two refmods using UVM Connect,2,nelsoncsc/basic_uvmc,71067380,SystemVerilog,basic_uvmc,10,2,2023-03-02 16:50:06+00:00,"['systemverilog-hdl', 'uvm', 'functional-verification', 'systemc']",https://api.github.com/licenses/mit
88,https://github.com/russeree/fpga_sobel.git,2016-08-01 10:56:16+00:00,Optimized Sobel Filter for the Xilinx 7 series FPGAs,0,russeree/fpga_sobel,64659792,SystemVerilog,fpga_sobel,33,2,2023-01-28 07:45:49+00:00,[],https://api.github.com/licenses/mit
89,https://github.com/pmallya/verilog_logic_blocks.git,2016-05-25 02:27:49+00:00,An attempt to have as many basic logic blocks as I can.,0,pmallya/verilog_logic_blocks,59624355,SystemVerilog,verilog_logic_blocks,64,2,2022-06-23 19:20:12+00:00,[],None
90,https://github.com/Viraldoshi1989/Verification_IP.git,2016-11-18 20:56:06+00:00,Verification IP of AMBA 3 AXI 3 (SystemVerilog),0,Viraldoshi1989/Verification_IP,74165699,SystemVerilog,Verification_IP,10,2,2023-07-04 11:21:04+00:00,[],https://api.github.com/licenses/mit
91,https://github.com/alinaivanovaoff/convolution.git,2016-11-16 13:04:23+00:00,Convolution,1,alinaivanovaoff/convolution,73920865,SystemVerilog,convolution,22,2,2021-05-29 19:21:50+00:00,[],None
92,https://github.com/evanlissoos/SLC3-GPU.git,2016-12-21 19:04:21+00:00,Extended the SLC-3 instruction set to include graphics operations for a final class project.,0,evanlissoos/SLC3-GPU,77078763,SystemVerilog,SLC3-GPU,20,2,2019-10-15 16:31:08+00:00,[],None
93,https://github.com/wmy367/axi_vdma.git,2016-08-10 09:42:54+00:00,,0,wmy367/axi_vdma,65370473,SystemVerilog,axi_vdma,317,2,2021-08-08 11:39:13+00:00,[],None
94,https://github.com/Parth1693/LC3-Verification.git,2016-11-06 01:43:23+00:00,Repo for ECE745 LC3 Verification Project,1,Parth1693/LC3-Verification,72963927,SystemVerilog,LC3-Verification,860,2,2024-03-31 02:37:07+00:00,[],None
95,https://github.com/mazrouei/SimpleSwitch_SystemVerilog_Verification.git,2016-09-22 03:03:28+00:00,,0,mazrouei/SimpleSwitch_SystemVerilog_Verification,68879310,SystemVerilog,SimpleSwitch_SystemVerilog_Verification,4,2,2024-03-05 08:03:13+00:00,[],None
96,https://github.com/mwbrady/Lab5.git,2016-09-19 20:09:12+00:00,Code for lab 5 8-bit multiplier,0,mwbrady/Lab5,68642215,SystemVerilog,Lab5,12,1,2017-04-19 20:50:27+00:00,[],None
97,https://github.com/anycore/anycore-pisa.git,2016-11-15 05:25:09+00:00,The AnyCore toolset targetting the PISA ISA,3,anycore/anycore-pisa,73779313,SystemVerilog,anycore-pisa,723,1,2022-05-02 01:22:55+00:00,[],
98,https://github.com/nbkumar/uvm_object_automation.git,2016-07-21 16:33:30+00:00,Example code to demonstrate uvm_object for ethernet packet,0,nbkumar/uvm_object_automation,63885600,SystemVerilog,uvm_object_automation,2,1,2019-10-21 08:18:45+00:00,[],None
99,https://github.com/icdesigner2004/LOWRISC-T.git,2016-07-27 14:50:34+00:00,,0,icdesigner2004/LOWRISC-T,64317149,SystemVerilog,LOWRISC-T,2266,1,2023-11-08 05:51:49+00:00,[],
100,https://github.com/nax47/ECE-211-Pong-Project.git,2016-12-19 22:28:57+00:00,FPGA implementation of a Pong Arcade Game written in SystemVerilog,0,nax47/ECE-211-Pong-Project,76902407,SystemVerilog,ECE-211-Pong-Project,189,1,2020-07-31 04:24:55+00:00,[],None
101,https://github.com/AlexeyShashkov/RSA.git,2016-12-22 03:07:38+00:00,RSA Cryptographic Processor IP (SystemVerilog and UPF),0,AlexeyShashkov/RSA,77106870,SystemVerilog,RSA,20419,1,2019-04-05 19:43:32+00:00,[],None
102,https://github.com/sridhargunnam/mipsR3000.git,2016-10-11 21:42:34+00:00,,0,sridhargunnam/mipsR3000,70637840,SystemVerilog,mipsR3000,13,1,2018-12-24 14:31:49+00:00,[],None
103,https://github.com/balanx/LogicDesignLib.git,2016-10-13 03:12:07+00:00,A verilog library for digital circuit design,0,balanx/LogicDesignLib,70764354,SystemVerilog,LogicDesignLib,108,1,2022-12-14 22:38:49+00:00,[],https://api.github.com/licenses/apache-2.0
104,https://github.com/SemperAnte/audioCodecDriver.git,2016-10-17 16:27:13+00:00,,0,SemperAnte/audioCodecDriver,71158522,SystemVerilog,audioCodecDriver,118,1,2021-05-27 07:08:23+00:00,[],None
105,https://github.com/cpehle/aurora.git,2016-08-09 04:29:28+00:00,Prototype implementation of aurora link,0,cpehle/aurora,65262934,SystemVerilog,aurora,1,1,2023-02-10 23:33:36+00:00,[],None
106,https://github.com/lki1354/hdl_projects.git,2017-01-09 18:32:44+00:00,small projects which are written during FHV seminar,0,lki1354/hdl_projects,78456851,SystemVerilog,hdl_projects,1837,1,2017-01-15 01:14:35+00:00,[],https://api.github.com/licenses/mit
107,https://github.com/vishalsg/LCD-controller-LPC2478-.git,2016-05-29 21:49:35+00:00,,1,vishalsg/LCD-controller-LPC2478-,59965281,SystemVerilog,LCD-controller-LPC2478-,514,1,2022-05-20 08:23:32+00:00,[],None
108,https://github.com/mballance/oc_wb_ip.git,2016-06-02 00:50:47+00:00,Wishbone-based IP blocks from opencores.org wrapped up with SystemVerilog interfaces,0,mballance/oc_wb_ip,60220875,SystemVerilog,oc_wb_ip,840,1,2023-02-08 11:02:41+00:00,[],https://api.github.com/licenses/apache-2.0
109,https://github.com/sidharrthnarasimhan/uvm_logic.git,2016-11-21 18:06:05+00:00,sample uvm complete structure for beginners ,1,sidharrthnarasimhan/uvm_logic,74391563,SystemVerilog,uvm_logic,8,1,2017-05-27 02:44:32+00:00,[],None
110,https://github.com/zrounds/Snake-ASM.git,2016-07-15 15:23:52+00:00,Assembly language version of Snake. The game was developed for use on a programmable logic device for which I had developed a system verilog implementation of a simplified MIPS processor. It utilizes a display implemented as an array of characters from a hard-coded character set and features a module to handle keyboard input. The only shortcoming of the game is that the pills for the snake to eat are read out of a pre-defined chunk of memory. This is because my MIPS implementation lacked a pseudo-random number generator for lack of time. The system verilog MIPS implementation is included. ,0,zrounds/Snake-ASM,63431787,SystemVerilog,Snake-ASM,4242,1,2017-05-06 06:10:15+00:00,[],None
111,https://github.com/nbkumar/uvm_simulation_phases.git,2016-07-22 08:38:13+00:00,Bare Minumum framework for umv_simulation_phases,0,nbkumar/uvm_simulation_phases,63937839,SystemVerilog,uvm_simulation_phases,5,1,2019-10-21 08:18:59+00:00,[],None
112,https://github.com/pradyuman/mips-processor.git,2016-08-27 20:41:37+00:00,MIPS dualcore processor with pipelining and caching,0,pradyuman/mips-processor,66734662,SystemVerilog,mips-processor,460,1,2023-03-10 08:12:32+00:00,[],None
113,https://github.com/brian-rieder/mips-processor.git,2016-09-01 17:25:34+00:00,Processor designed to operate on the Altera Cyclone IV FPGA as part of ECE437: Introduction to Digital Computer Design,1,brian-rieder/mips-processor,67151948,SystemVerilog,mips-processor,19983,1,2018-01-30 23:04:07+00:00,[],None
114,https://github.com/agnicol88/Priority_4_to_1_Mux.git,2016-12-09 16:10:40+00:00,"4-to-1 Priority Mux, implemented is SystemVerilog.",0,agnicol88/Priority_4_to_1_Mux,76050353,SystemVerilog,Priority_4_to_1_Mux,32,1,2022-01-28 20:50:50+00:00,[],https://api.github.com/licenses/gpl-3.0
115,https://github.com/KazukiChiyo/Modified-MIPS.git,2017-01-23 21:46:53+00:00,"This is a modified version of the 32-bit MIPS microprocessor. Please refer to ""manual.pdf"" for more information.",0,KazukiChiyo/Modified-MIPS,79851621,SystemVerilog,Modified-MIPS,1301,1,2018-02-16 02:05:57+00:00,"['mips', 'systemverilog', 'assembler', 'fpga', 'c', 'fpu', 'alu', 'memory-management', 'vga-driver']",None
116,https://github.com/Lars139/ECE474.git,2016-06-25 10:59:48+00:00,ECE474 - Spring 2015 (VLSI Design class/projects),0,Lars139/ECE474,61939367,SystemVerilog,ECE474,20067,1,2018-06-04 03:33:29+00:00,[],None
117,https://github.com/nbkumar/uvm_hello_world.git,2016-07-20 10:27:04+00:00,simple example demonstrating uvm hello world,1,nbkumar/uvm_hello_world,63772587,SystemVerilog,uvm_hello_world,1,1,2019-10-21 08:17:54+00:00,[],None
118,https://github.com/kc285/ethernet.git,2016-07-14 14:41:01+00:00,Udemy project 2x2 ethernet switch,1,kc285/ethernet,63344439,SystemVerilog,ethernet,16,1,2020-06-10 12:18:26+00:00,[],None
119,https://github.com/UCI-31L-Fall2016/Final-Project.git,2016-11-22 05:29:09+00:00,,2,UCI-31L-Fall2016/Final-Project,74437663,SystemVerilog,Final-Project,5,1,2016-11-24 02:13:00+00:00,[],None
120,https://github.com/atrifex/Contra-SV.git,2016-10-15 08:58:49+00:00,Old school NES game contra implemented completely in SystemVerilog.,0,atrifex/Contra-SV,70977393,SystemVerilog,Contra-SV,117113,1,2021-02-19 23:00:12+00:00,[],None
121,https://github.com/melt-umn/ableC-algebraic-data-types.git,2016-12-31 01:48:26+00:00,ableC extension for algebraic data types,0,melt-umn/ableC-algebraic-data-types,77720006,SystemVerilog,ableC-algebraic-data-types,413,1,2022-01-15 18:36:28+00:00,[],https://api.github.com/licenses/lgpl-3.0
122,https://github.com/himito/is2uppaal.git,2017-01-20 09:07:51+00:00,Tool to translate an interactive scenario written in i-score into its UPPAAL model.,0,himito/is2uppaal,79543811,SystemVerilog,is2uppaal,1924,1,2023-06-17 03:40:44+00:00,"['uppaall', 'timed-automata', 'ocaml', 'i-score']",None
123,https://github.com/HuseyinOrkun/8x8-Led-Matrix-Tetris.git,2017-02-06 16:26:19+00:00,,0,HuseyinOrkun/8x8-Led-Matrix-Tetris,81106998,SystemVerilog,8x8-Led-Matrix-Tetris,391,1,2017-05-08 21:54:30+00:00,[],None
124,https://github.com/meagtan/cs-223-project.git,2017-01-12 11:16:48+00:00,Digital design project implementing checkers in SystemVerilog,0,meagtan/cs-223-project,78737898,SystemVerilog,cs-223-project,14,1,2023-03-05 03:13:23+00:00,[],https://api.github.com/licenses/lgpl-3.0
125,https://github.com/Beck-Sisyphus/EE271.git,2016-06-01 17:50:23+00:00,With professor Scott Hauck at University of Washington,0,Beck-Sisyphus/EE271,60198793,SystemVerilog,EE271,26942,1,2021-02-18 16:41:23+00:00,[],None
126,https://github.com/Arnab035/RISC-Processor.git,2017-02-03 00:15:27+00:00,Bleh Project for RISC-V5 Processor that handles RV64IM instructions with 2-way set associative Cache and 5-stage Pipeline with a 2-bit saturated branch predictor,1,Arnab035/RISC-Processor,80782160,SystemVerilog,RISC-Processor,214,1,2023-04-18 10:19:46+00:00,"['verilog', 'systemverilog']",https://api.github.com/licenses/mit
127,https://github.com/cellfoneguy/kNN-network.git,2017-02-11 03:10:57+00:00,18-340 Project 1: k-NN,0,cellfoneguy/kNN-network,81627102,SystemVerilog,kNN-network,21,1,2020-05-09 16:31:03+00:00,[],None
128,https://github.com/elegz/filter2d.git,2016-09-18 12:43:12+00:00,Local filter for image/video processing,1,elegz/filter2d,68520872,SystemVerilog,filter2d,8,1,2017-11-30 13:37:23+00:00,[],None
129,https://github.com/nelsoncsc/basicSV.git,2016-10-10 20:31:58+00:00,Very basic SystemVerilog examples,0,nelsoncsc/basicSV,70526310,SystemVerilog,basicSV,1353,1,2022-06-03 19:48:39+00:00,"['basics', 'systemverilog-hdl', 'examples']",https://api.github.com/licenses/mit
130,https://github.com/loserking/ECE-411.git,2016-09-08 06:17:40+00:00,5 stage pipeline processor with full LC3b and LC3x implementation and two level cache memory system implemented on SystemVerilog,0,loserking/ECE-411,67674373,SystemVerilog,ECE-411,8437,1,2022-10-14 11:14:44+00:00,[],None
131,https://github.com/fl4shk/jolt80_cpu.git,2016-11-17 21:43:25+00:00,This is a small CPU I'm developing to practice my SystemVerilog skills and CPU implementation skills,0,fl4shk/jolt80_cpu,74070131,SystemVerilog,jolt80_cpu,288,1,2017-01-16 03:26:33+00:00,[],https://api.github.com/licenses/gpl-3.0
132,https://github.com/annwuhoo/tetris-sysverilog.git,2016-08-16 04:34:04+00:00,SystemVerilog Design Project created April 2016 - May 2016 at UIUC,0,annwuhoo/tetris-sysverilog,65787742,SystemVerilog,tetris-sysverilog,1866,1,2021-05-29 22:46:50+00:00,[],None
133,https://github.com/iambate/riscv.git,2017-01-31 20:44:11+00:00,,1,iambate/riscv,80560361,SystemVerilog,riscv,12075,1,2021-11-12 21:43:40+00:00,[],None
134,https://github.com/Smolyarov/crossbar_demo.git,2016-06-15 12:02:15+00:00,,0,Smolyarov/crossbar_demo,61204762,SystemVerilog,crossbar_demo,37,1,2019-11-26 02:09:44+00:00,[],None
135,https://github.com/UCI-31L-Fall2016/Lab3.git,2016-10-11 05:18:31+00:00,,0,UCI-31L-Fall2016/Lab3,70558600,SystemVerilog,Lab3,5,1,2016-10-25 22:33:02+00:00,[],None
136,https://github.com/SemperAnte/spiSlave.git,2016-09-19 16:00:41+00:00,,0,SemperAnte/spiSlave,68621811,SystemVerilog,spiSlave,22,1,2019-09-09 07:21:18+00:00,[],None
137,https://github.com/onurkulak/Space-Impact-Reborn-CS233-Project.git,2017-01-15 20:19:21+00:00,A space shooter game implemented on 8x8 Led Dot Matrix using System Verilog HDL,0,onurkulak/Space-Impact-Reborn-CS233-Project,79057055,SystemVerilog,Space-Impact-Reborn-CS233-Project,16,1,2022-04-26 20:05:45+00:00,[],None
138,https://github.com/dh73/UVM_Learnings.git,2017-02-16 03:18:40+00:00,UVM for personal learnings repo,0,dh73/UVM_Learnings,82134006,SystemVerilog,UVM_Learnings,1,1,2022-07-02 23:14:29+00:00,[],None
139,https://github.com/verification-gentleman-blog/testing_seqs_and_props.git,2016-08-15 15:56:28+00:00,,2,verification-gentleman-blog/testing_seqs_and_props,65744940,SystemVerilog,testing_seqs_and_props,14,1,2023-03-23 14:57:46+00:00,[],https://api.github.com/licenses/apache-2.0
140,https://github.com/ece337/bitcoin-miner.git,2016-11-15 16:29:57+00:00,an asic bitcoin miner,0,ece337/bitcoin-miner,73832973,SystemVerilog,bitcoin-miner,541,1,2021-01-10 16:40:00+00:00,[],None
141,https://github.com/swlpark/resim.git,2016-11-26 00:21:09+00:00,,0,swlpark/resim,74795331,SystemVerilog,resim,15985,1,2017-09-11 21:28:51+00:00,[],
142,https://github.com/quioxl/tick2trade.git,2017-01-23 18:18:55+00:00,,0,quioxl/tick2trade,79833245,SystemVerilog,tick2trade,893,1,2019-03-05 22:40:28+00:00,[],None
143,https://github.com/ieee-uiuc/system-verilog-workshop.git,2016-11-05 22:41:28+00:00,FSMs in System Verilog,0,ieee-uiuc/system-verilog-workshop,72957339,SystemVerilog,system-verilog-workshop,1,1,2016-11-12 08:05:54+00:00,[],None
144,https://github.com/wafrelka/felis-core.git,2016-10-04 07:18:20+00:00,CPU for FELIS architecture,0,wafrelka/felis-core,69942158,SystemVerilog,felis-core,182,1,2023-01-28 16:32:10+00:00,[],None
145,https://github.com/alpers-git/Dino-Jumper.git,2017-02-06 19:39:03+00:00,CS223 Course Project made for BASYS3 FPGA and 8x8 dot Matrix using SystemVerilog,0,alpers-git/Dino-Jumper,81124470,SystemVerilog,Dino-Jumper,6,1,2023-11-17 02:17:42+00:00,[],None
146,https://github.com/nbdd0121/lowrisc-videox.git,2016-08-17 12:16:50+00:00,Video accelerator for lowRISC SoC,1,nbdd0121/lowrisc-videox,65905005,SystemVerilog,lowrisc-videox,37,1,2022-03-16 22:56:50+00:00,[],None
147,https://github.com/AloriumTechnology/XLR8SPI.git,2016-11-02 16:39:49+00:00,Library for extra SPI ports on the XLR8 board.,0,AloriumTechnology/XLR8SPI,72660303,SystemVerilog,XLR8SPI,21502,1,2022-07-11 21:38:36+00:00,[],https://api.github.com/licenses/lgpl-3.0
148,https://github.com/SQingXu/Comp541.git,2017-01-15 14:57:46+00:00,,0,SQingXu/Comp541,79039335,SystemVerilog,Comp541,3338,1,2018-01-30 22:45:40+00:00,[],None
149,https://github.com/tsimons89/RE_optical_flow_fpga.git,2017-01-31 15:50:03+00:00,,1,tsimons89/RE_optical_flow_fpga,80534960,SystemVerilog,RE_optical_flow_fpga,24,1,2019-01-24 02:09:21+00:00,[],None
150,https://github.com/Tatsuonline/ECE-337-Lab.git,2017-01-22 05:22:26+00:00,An introduction to application specific integrated circuits (ASIC) design.,0,Tatsuonline/ECE-337-Lab,79695638,SystemVerilog,ECE-337-Lab,1586,1,2022-04-08 12:38:26+00:00,[],https://api.github.com/licenses/gpl-3.0
151,https://github.com/SemperAnte/i2cMaster.git,2016-09-20 14:43:37+00:00,,0,SemperAnte/i2cMaster,68721793,SystemVerilog,i2cMaster,46,0,2016-09-20 14:44:25+00:00,[],None
152,https://github.com/SemperAnte/cordic.git,2016-09-20 14:56:48+00:00,Calculation of cosine/sine/magnitude/phase with CORDIC algorithm.,0,SemperAnte/cordic,68723083,SystemVerilog,cordic,67,0,2021-09-07 13:37:35+00:00,[],None
153,https://github.com/ryouhaku/system-verilog.git,2016-09-17 14:32:20+00:00,,0,ryouhaku/system-verilog,68457316,SystemVerilog,system-verilog,2,0,2016-09-17 14:49:09+00:00,[],None
154,https://github.com/SagarThakkar/Hardware-Generation-Tool-For-Matrix-Vector-Multiplication.git,2016-07-04 23:44:38+00:00,Hardware Generation Tool for Matrix Vector Multiplication,0,SagarThakkar/Hardware-Generation-Tool-For-Matrix-Vector-Multiplication,62593221,SystemVerilog,Hardware-Generation-Tool-For-Matrix-Vector-Multiplication,24857,0,2016-07-04 23:49:07+00:00,[],None
155,https://github.com/WilliamsTr/Pindel.git,2017-02-16 02:27:07+00:00,,0,WilliamsTr/Pindel,82129830,SystemVerilog,Pindel,93449,0,2017-02-16 02:33:22+00:00,[],https://api.github.com/licenses/gpl-3.0
156,https://github.com/chetanrbb/AXI_APB-Bridge.git,2017-02-20 22:03:58+00:00,,0,chetanrbb/AXI_APB-Bridge,82607366,SystemVerilog,AXI_APB-Bridge,24,0,2017-02-20 22:17:19+00:00,[],https://api.github.com/licenses/mit
157,https://github.com/ayushjain7/fhm.git,2016-11-01 17:38:27+00:00,,0,ayushjain7/fhm,72560492,SystemVerilog,fhm,7,0,2016-11-01 17:48:15+00:00,[],None
158,https://github.com/KennethWilke/sv-synchronizer.git,2016-11-03 13:49:21+00:00,A synchronizer register implementation,0,KennethWilke/sv-synchronizer,72749891,SystemVerilog,sv-synchronizer,1,0,2023-07-02 01:35:28+00:00,[],https://api.github.com/licenses/isc
159,https://github.com/Masshat/sv.git,2016-07-01 00:33:24+00:00,System Verilog,8,Masshat/sv,62350756,SystemVerilog,sv,172,0,2018-04-22 20:31:49+00:00,[],None
160,https://github.com/selinozdas/GuitarMaster.git,2017-01-07 10:03:21+00:00,Fake Guitar Hero implemented on FPGA. No one's gonna play it. No one.,0,selinozdas/GuitarMaster,78271681,SystemVerilog,GuitarMaster,14,0,2018-01-06 14:23:21+00:00,[],None
161,https://github.com/rakoskr6/ece437.git,2017-01-19 03:13:49+00:00,Purdue ECE 437,1,rakoskr6/ece437,79410335,SystemVerilog,ece437,844,0,2018-08-11 21:27:32+00:00,[],None
162,https://github.com/khaled-e-a/acdma-crossbar.git,2016-12-11 21:03:18+00:00,System-Verilog implementation of the ACDMA crossbar ,0,khaled-e-a/acdma-crossbar,76199804,SystemVerilog,acdma-crossbar,7,0,2018-11-25 10:33:15+00:00,"['verilog', 'system-on-chip', 'network-on-chip']",https://api.github.com/licenses/mit
163,https://github.com/solvery/lang_features_verilog.git,2016-12-05 12:26:09+00:00,lang_features_verilog,0,solvery/lang_features_verilog,75622523,SystemVerilog,lang_features_verilog,19,0,2016-12-05 12:28:35+00:00,[],None
164,https://github.com/DevinStoen/ARM_Microprocessor.git,2016-10-14 23:10:02+00:00,"Develop and simulate a simple, pipelined ARM microprocessor. Labs #1, Regfile.",0,DevinStoen/ARM_Microprocessor,70953333,SystemVerilog,ARM_Microprocessor,119,0,2016-10-14 23:12:58+00:00,[],None
165,https://github.com/rrivg/spicebox.git,2016-10-18 00:28:49+00:00,,0,rrivg/spicebox,71192791,SystemVerilog,spicebox,9,0,2017-03-07 02:21:49+00:00,[],None
166,https://github.com/yenng/FYP_DrowsinessDetector.git,2016-08-30 00:52:04+00:00,,0,yenng/FYP_DrowsinessDetector,66892676,SystemVerilog,FYP_DrowsinessDetector,836590,0,2017-12-27 07:19:45+00:00,[],None
167,https://github.com/yammouch/svlog_lesson.git,2016-08-17 03:02:21+00:00,,0,yammouch/svlog_lesson,65871398,SystemVerilog,svlog_lesson,59,0,2018-07-12 05:13:20+00:00,[],None
168,https://github.com/robertmlinden/e155-tetris.git,2016-11-09 04:48:32+00:00,LED Tetris: Paul Slaats and Robert Linden's E155 (MicroProcessors) Final Project.,0,robertmlinden/e155-tetris,73253058,SystemVerilog,e155-tetris,1038,0,2023-07-06 15:16:27+00:00,[],None
169,https://github.com/leandro1989/Leandro_Ex01_MB_SV.git,2016-11-20 13:22:01+00:00,Exercício para criar contadores em SistemVerilog,0,leandro1989/Leandro_Ex01_MB_SV,74275453,SystemVerilog,Leandro_Ex01_MB_SV,7,0,2016-11-20 16:26:53+00:00,[],None
170,https://github.com/ausshir/MOD465.git,2017-01-18 05:43:43+00:00,EE465 Cable Modem design files,0,ausshir/MOD465,79307641,SystemVerilog,MOD465,126706,0,2017-07-19 04:50:30+00:00,[],https://api.github.com/licenses/mit
171,https://github.com/AislanJefferson/Aislan_display7seg.git,2016-11-25 13:44:59+00:00,,0,AislanJefferson/Aislan_display7seg,74761805,SystemVerilog,Aislan_display7seg,0,0,2016-11-25 13:47:49+00:00,[],None
172,https://github.com/ThiHenrique/ThiagoHenrique_Ex01_MB_SV.git,2016-11-22 13:55:43+00:00,,0,ThiHenrique/ThiagoHenrique_Ex01_MB_SV,74477399,SystemVerilog,ThiagoHenrique_Ex01_MB_SV,7,0,2016-11-22 18:22:07+00:00,[],None
173,https://github.com/satputeaditya/Weighted_round_robbin_arbiter.git,2016-12-04 12:14:44+00:00,,0,satputeaditya/Weighted_round_robbin_arbiter,75535324,SystemVerilog,Weighted_round_robbin_arbiter,181,0,2016-12-10 20:35:40+00:00,[],None
174,https://github.com/e9brown/141L_Lab4.git,2016-12-06 19:46:38+00:00,,0,e9brown/141L_Lab4,75765383,SystemVerilog,141L_Lab4,2739,0,2016-12-06 20:50:59+00:00,[],None
175,https://github.com/kuhataku/tinymips.git,2017-02-20 23:13:09+00:00,,0,kuhataku/tinymips,82612441,SystemVerilog,tinymips,30,0,2017-02-20 23:16:40+00:00,[],None
176,https://github.com/Fitzy97/cs161.git,2016-12-09 17:31:52+00:00,,0,Fitzy97/cs161,76056402,SystemVerilog,cs161,100,0,2016-12-09 17:36:42+00:00,[],None
177,https://github.com/dschlai2/BarneyLights.git,2016-12-21 19:41:20+00:00,Test,0,dschlai2/BarneyLights,77081067,SystemVerilog,BarneyLights,5,0,2016-12-21 19:43:32+00:00,[],None
178,https://github.com/KennethWilke/hello-afu-vivado.git,2016-08-02 14:50:21+00:00,,0,KennethWilke/hello-afu-vivado,64765670,SystemVerilog,hello-afu-vivado,26,0,2016-08-02 17:18:49+00:00,[],None
179,https://github.com/tetranoir/sinm-alu.git,2017-02-05 22:11:44+00:00,,0,tetranoir/sinm-alu,81025993,SystemVerilog,sinm-alu,6469,0,2017-02-05 22:26:12+00:00,[],None
180,https://github.com/mikeev261/Arty_LED_test.git,2017-01-30 04:59:45+00:00,Simple Arty (ARTIX7 dev kit) LED design. ,0,mikeev261/Arty_LED_test,80394959,SystemVerilog,Arty_LED_test,8,0,2017-02-20 21:39:47+00:00,[],None
181,https://github.com/ebatuhankaynak/system-verilog-tetris.git,2017-02-06 16:37:37+00:00,,0,ebatuhankaynak/system-verilog-tetris,81108031,SystemVerilog,system-verilog-tetris,7,0,2017-02-06 16:46:59+00:00,[],None
182,https://github.com/xiao81/ECE437.git,2017-02-08 01:24:18+00:00,Computer Design and Prototyping,0,xiao81/ECE437,81273179,SystemVerilog,ECE437,788,0,2017-11-11 17:34:53+00:00,[],None
183,https://github.com/BerkMandiracioglu/Diamond-Explorer-Game.git,2017-01-31 10:00:27+00:00,This is a game that was implemented on a FPGA device called Basys3 using Systemverilog. ,0,BerkMandiracioglu/Diamond-Explorer-Game,80508924,SystemVerilog,Diamond-Explorer-Game,9,0,2017-03-04 13:07:48+00:00,[],None
184,https://github.com/gussmith23/calc1_example.git,2016-10-17 13:31:32+00:00,,0,gussmith23/calc1_example,71141834,SystemVerilog,calc1_example,28,0,2024-04-05 20:46:33+00:00,[],None
185,https://github.com/CharlieAnderson/ece411.git,2016-09-24 00:01:34+00:00,,0,CharlieAnderson/ece411,69068726,SystemVerilog,ece411,4234,0,2018-11-03 17:48:53+00:00,[],None
186,https://github.com/thaiduong1309/64-bit-Processor.git,2016-10-27 22:19:55+00:00,,0,thaiduong1309/64-bit-Processor,72152768,SystemVerilog,64-bit-Processor,8988,0,2016-11-18 05:57:39+00:00,[],None
187,https://github.com/bernardoabreu/CSEE4840.git,2017-01-18 19:50:01+00:00,Final project for the CSEE 4840 2016 Spring class at Columbia University,0,bernardoabreu/CSEE4840,79377725,SystemVerilog,CSEE4840,119,0,2017-01-18 19:54:21+00:00,[],None
188,https://github.com/BW0ng/High-Speed-Arthmetic.git,2017-02-01 23:49:52+00:00,,0,BW0ng/High-Speed-Arthmetic,80676682,SystemVerilog,High-Speed-Arthmetic,11,0,2018-06-23 15:50:16+00:00,['systemverilog'],None
189,https://github.com/Tatsuonline/ECE-437.git,2017-01-22 06:35:48+00:00,The most difficult course at Purdue. Completed with github.com/CrocKim.,0,Tatsuonline/ECE-437,79699052,SystemVerilog,ECE-437,18930,0,2017-01-22 06:40:36+00:00,[],https://api.github.com/licenses/gpl-3.0
190,https://github.com/melt-umn/ableC-goConcurrency.git,2017-01-30 22:33:10+00:00,An implementation in silver to add channels and goroutine equivalents from Go to ableC,0,melt-umn/ableC-goConcurrency,80470599,SystemVerilog,ableC-goConcurrency,717,0,2017-05-30 19:53:06+00:00,[],None
191,https://github.com/CiceraRodrigues/Cicera_Ex01_MB_SV.git,2016-11-22 18:26:15+00:00,Contador em SystemVerilog,0,CiceraRodrigues/Cicera_Ex01_MB_SV,74501615,SystemVerilog,Cicera_Ex01_MB_SV,8,0,2016-11-22 18:32:15+00:00,[],None
192,https://github.com/AlencarSN/Alencar_Ex01_MB_SV.git,2016-11-22 15:38:37+00:00,Somadores,0,AlencarSN/Alencar_Ex01_MB_SV,74487066,SystemVerilog,Alencar_Ex01_MB_SV,1,0,2016-11-22 15:39:43+00:00,[],None
193,https://github.com/gvilardefarias/Gustavo_Ex02_SV.git,2016-12-02 20:36:52+00:00,,0,gvilardefarias/Gustavo_Ex02_SV,75429036,SystemVerilog,Gustavo_Ex02_SV,1165,0,2016-12-02 20:39:47+00:00,[],None
194,https://github.com/verification-gentleman-blog/testing_uvm_drivers_pt2.git,2016-08-09 18:35:47+00:00,"Example code for ""Testing UVM Drivers, Part 2"" post",2,verification-gentleman-blog/testing_uvm_drivers_pt2,65319120,SystemVerilog,testing_uvm_drivers_pt2,20,0,2017-06-02 11:39:02+00:00,[],https://api.github.com/licenses/apache-2.0
195,https://github.com/EnergyStaRed/32_bit_FP_Adder.git,2016-12-07 21:32:15+00:00,,0,EnergyStaRed/32_bit_FP_Adder,75877469,SystemVerilog,32_bit_FP_Adder,1557,0,2016-12-07 21:34:32+00:00,[],None
196,https://github.com/gussmith23/calc2_example_public.git,2016-11-19 15:21:10+00:00,,0,gussmith23/calc2_example_public,74216406,SystemVerilog,calc2_example_public,1,0,2024-04-05 20:46:31+00:00,[],None
197,https://github.com/ErwanCheriaux/ELECINF102.git,2016-06-02 08:27:08+00:00,TP réalisé sur une carte FPGA,0,ErwanCheriaux/ELECINF102,60246261,SystemVerilog,ELECINF102,40,0,2016-06-02 08:38:05+00:00,[],None
198,https://github.com/pthomison/pipelinedProcessor.git,2016-09-18 16:14:40+00:00,Pipelined Proccessor for ECE 437 ,0,pthomison/pipelinedProcessor,68532475,SystemVerilog,pipelinedProcessor,944,0,2023-01-28 13:56:27+00:00,[],None
199,https://github.com/cpujikken/core.git,2016-10-11 00:36:29+00:00,,0,cpujikken/core,70540639,SystemVerilog,core,546,0,2016-10-23 06:29:48+00:00,[],None
200,https://github.com/enolla/ImgProc.git,2016-10-15 06:14:02+00:00,,0,enolla/ImgProc,70970319,SystemVerilog,ImgProc,14,0,2016-10-18 19:22:59+00:00,[],None
201,https://github.com/kieranhalliday/Verilog.git,2016-10-12 03:21:18+00:00,,0,kieranhalliday/Verilog,70658460,SystemVerilog,Verilog,12,0,2016-10-12 03:23:02+00:00,[],None
202,https://github.com/sukruthivempati/USART.git,2016-08-09 01:43:39+00:00,Design of USART in SystemVerilog,1,sukruthivempati/USART,65253062,SystemVerilog,USART,24,0,2016-08-09 01:47:04+00:00,[],https://api.github.com/licenses/apache-2.0
203,https://github.com/pthomison/multicore.git,2016-11-07 00:39:17+00:00,,0,pthomison/multicore,73028836,SystemVerilog,multicore,120,0,2023-01-28 13:56:28+00:00,[],None
204,https://github.com/SouICry/141.git,2016-11-02 03:00:10+00:00,,0,SouICry/141,72598633,SystemVerilog,141,9568,0,2016-11-04 02:43:41+00:00,[],None
205,https://github.com/SystemVerilogProject/AXIProtocol.git,2016-11-10 21:58:29+00:00,AXIProtocol,0,SystemVerilogProject/AXIProtocol,73424221,SystemVerilog,AXIProtocol,29,0,2016-11-28 06:53:45+00:00,[],None
206,https://github.com/YuriDants/Yuri_Dantas_Ex01_MB_SV.git,2016-11-22 17:02:07+00:00,,0,YuriDants/Yuri_Dantas_Ex01_MB_SV,74494802,SystemVerilog,Yuri_Dantas_Ex01_MB_SV,18,0,2016-11-22 19:15:57+00:00,[],None
207,https://github.com/leandro1989/Leandro_Decoder7Segmentos.git,2016-11-24 21:05:56+00:00,,0,leandro1989/Leandro_Decoder7Segmentos,74705063,SystemVerilog,Leandro_Decoder7Segmentos,0,0,2016-11-24 21:10:12+00:00,[],None
208,https://github.com/AlfredoRodrigo/Alfredo_Decodificador_Display_7_Seg.git,2016-11-25 20:07:51+00:00,"Decodificador para display de sete segmentos escrito em SystemVerilog, e seu respectivo arquivo de testbench.",0,AlfredoRodrigo/Alfredo_Decodificador_Display_7_Seg,74785405,SystemVerilog,Alfredo_Decodificador_Display_7_Seg,1,0,2016-11-25 20:08:28+00:00,[],None
209,https://github.com/JefferyLim/verilogClub.git,2017-02-07 23:43:16+00:00,Verilog Club Assignments at CU Boulder,0,JefferyLim/verilogClub,81266553,SystemVerilog,verilogClub,454,0,2017-02-20 06:07:04+00:00,[],None
210,https://github.com/Daniel-Pinheiro/Processador6Instr-FPGA.git,2016-11-29 23:14:04+00:00,Trabalho para disciplina Projeto de Circuitos Integrados Digitais. Processador de 6 instruções 8 bits em System Verilog implementado em placa FPGA.,0,Daniel-Pinheiro/Processador6Instr-FPGA,75130937,SystemVerilog,Processador6Instr-FPGA,922,0,2020-12-27 09:21:27+00:00,"['systemverilog', 'fpga-board']",None
211,https://github.com/darshil24/SystemVerilog.git,2017-02-03 16:09:56+00:00,init,0,darshil24/SystemVerilog,80845297,SystemVerilog,SystemVerilog,2,0,2017-02-03 16:14:17+00:00,[],None
212,https://github.com/hythzz/MIPS-Processor.git,2017-02-04 02:37:39+00:00,MIPS Processor Verilog Design,0,hythzz/MIPS-Processor,80887620,SystemVerilog,MIPS-Processor,4349,0,2018-04-10 16:35:20+00:00,"['mips', 'system-verilog']",https://api.github.com/licenses/mit
213,https://github.com/melissaly/Cse141L_Lab4.git,2016-12-04 22:27:21+00:00,,0,melissaly/Cse141L_Lab4,75568697,SystemVerilog,Cse141L_Lab4,578,0,2016-12-04 23:18:48+00:00,[],None
214,https://github.com/zhjohn925/sva.git,2016-12-03 00:49:45+00:00,,0,zhjohn925/sva,75442391,SystemVerilog,sva,11,0,2016-12-05 04:58:36+00:00,[],None
215,https://github.com/heyitskaya/PirateSquabbles.git,2016-12-11 00:24:57+00:00,The directory for a point click mobile game,0,heyitskaya/PirateSquabbles,76145357,SystemVerilog,PirateSquabbles,3,0,2016-12-11 17:30:31+00:00,[],None
216,https://github.com/AlbertoFelix/Alberto_Ex01_MB_SV.git,2016-11-20 04:36:05+00:00,,0,AlbertoFelix/Alberto_Ex01_MB_SV,74253046,SystemVerilog,Alberto_Ex01_MB_SV,6,0,2016-11-22 19:37:12+00:00,[],None
217,https://github.com/ddelafue/processor.git,2016-09-24 20:52:34+00:00,,1,ddelafue/processor,69127107,SystemVerilog,processor,270,0,2016-09-24 21:10:45+00:00,[],None
218,https://github.com/KennethWilke/sv-cdc-fifo.git,2016-11-03 13:39:38+00:00,A FIFO module for data transmission across clock domains,0,KennethWilke/sv-cdc-fifo,72749027,SystemVerilog,sv-cdc-fifo,3,0,2023-07-02 01:32:53+00:00,[],https://api.github.com/licenses/isc
219,https://github.com/vmanja16/ASIC_Design_Labs.git,2016-06-12 14:02:11+00:00,A repository for ECE 337- ASIC Design Lab,1,vmanja16/ASIC_Design_Labs,60970103,SystemVerilog,ASIC_Design_Labs,4308,0,2018-04-05 18:18:13+00:00,[],None
220,https://github.com/uea999/Test.git,2016-06-04 06:38:07+00:00,,0,uea999/Test,60396949,SystemVerilog,Test,29,0,2016-06-04 06:53:57+00:00,[],None
221,https://github.com/nbkumar/uvm_tlm_port_imp.git,2016-07-30 14:57:58+00:00,Illustration of TLM put port and implementation port.,0,nbkumar/uvm_tlm_port_imp,64549304,SystemVerilog,uvm_tlm_port_imp,2,0,2016-07-30 14:58:17+00:00,[],None
222,https://github.com/marshallversteeg/uvm.git,2016-07-11 11:35:30+00:00,,0,marshallversteeg/uvm,63062661,SystemVerilog,uvm,1,0,2016-07-11 11:38:40+00:00,[],None
223,https://github.com/Jeffffffff81/L4.git,2016-06-07 20:18:14+00:00,,0,Jeffffffff81/L4,60643558,SystemVerilog,L4,42,0,2016-06-10 05:07:42+00:00,[],None
224,https://github.com/dasushi/blips-n-chips.git,2016-05-26 04:17:45+00:00,SystemVerilog MIPS Memory Block,0,dasushi/blips-n-chips,59719302,SystemVerilog,blips-n-chips,9060,0,2017-12-08 14:53:08+00:00,[],https://api.github.com/licenses/mit
225,https://github.com/MateusDantas/proc.git,2016-05-30 03:35:32+00:00,,0,MateusDantas/proc,59978227,SystemVerilog,proc,5,0,2016-05-30 03:38:48+00:00,[],None
226,https://github.com/SLawson/CAH_SystemVerilogSimulation.git,2016-06-02 07:30:03+00:00,A System Verilog simulation for horrible people.,0,SLawson/CAH_SystemVerilogSimulation,60242233,SystemVerilog,CAH_SystemVerilogSimulation,22,0,2016-06-02 10:42:24+00:00,[],https://api.github.com/licenses/gpl-3.0
227,https://github.com/jflazaro/CSE31L-32-Bit-Processor.git,2016-11-20 23:35:47+00:00,,0,jflazaro/CSE31L-32-Bit-Processor,74309799,SystemVerilog,CSE31L-32-Bit-Processor,2913,0,2018-06-19 06:06:00+00:00,[],None
228,https://github.com/ktdilsiz/ece491labs.git,2016-09-06 17:03:31+00:00,,2,ktdilsiz/ece491labs,67529160,SystemVerilog,ece491labs,208068,0,2016-10-30 01:27:57+00:00,[],None
229,https://github.com/abbydsantos/EE-CSE-469.git,2016-10-12 07:50:10+00:00,,0,abbydsantos/EE-CSE-469,70676259,SystemVerilog,EE-CSE-469,17,0,2016-10-15 09:17:15+00:00,[],None
230,https://github.com/GorosVi/FPGA-practice.git,2016-11-17 19:26:38+00:00,,0,GorosVi/FPGA-practice,74060052,SystemVerilog,FPGA-practice,2078,0,2017-06-05 14:12:27+00:00,[],https://api.github.com/licenses/mit
231,https://github.com/carsonrobles/sseg_interface.git,2016-12-30 00:25:17+00:00,Verilog implementation of a simple SPI system to drive a seven segment display.,1,carsonrobles/sseg_interface,77648115,SystemVerilog,sseg_interface,31,0,2018-10-22 21:42:08+00:00,[],None
232,https://github.com/raymond88wang/CSE112L-Lab1.git,2017-01-23 23:33:10+00:00,,0,raymond88wang/CSE112L-Lab1,79859786,SystemVerilog,CSE112L-Lab1,211,0,2017-01-23 23:40:44+00:00,[],None
233,https://github.com/CiceraRodrigues/Cicera_Ex02_SV.git,2016-12-12 02:38:12+00:00,,0,CiceraRodrigues/Cicera_Ex02_SV,76215764,SystemVerilog,Cicera_Ex02_SV,1732,0,2016-12-12 02:44:41+00:00,[],None
234,https://github.com/apoorvvw/Computer_Architecture.git,2016-09-22 04:49:23+00:00,Designed a Processor,0,apoorvvw/Computer_Architecture,68885637,SystemVerilog,Computer_Architecture,269,0,2017-07-25 13:00:52+00:00,[],None
235,https://github.com/tianrenz2/Processor.git,2016-10-13 03:47:09+00:00,It's a complete processor coded with system verilog,2,tianrenz2/Processor,70766728,SystemVerilog,Processor,11,0,2017-08-07 20:21:23+00:00,[],None
236,https://github.com/alexram1313/DontMuxWithMe-ALU.git,2016-10-25 23:18:33+00:00,128-bit ALU we were asked to design in SystemVerilog for class.,0,alexram1313/DontMuxWithMe-ALU,71947001,SystemVerilog,DontMuxWithMe-ALU,21,0,2016-12-05 14:01:59+00:00,[],https://api.github.com/licenses/apache-2.0
237,https://github.com/siddhantekale/MIPS_Processor_Caches.git,2016-10-30 02:28:34+00:00,MIPS Processor with Icache and Dcache following LRU protocol,0,siddhantekale/MIPS_Processor_Caches,72320512,SystemVerilog,MIPS_Processor_Caches,45,0,2020-03-22 02:01:29+00:00,[],None
238,https://github.com/C-L-G/I2C_master.git,2016-11-13 01:37:07+00:00,IIC I2C Master,0,C-L-G/I2C_master,73589140,SystemVerilog,I2C_master,54,0,2016-11-15 05:43:09+00:00,[],None
239,https://github.com/leandrol/cse141l.git,2016-11-02 03:15:13+00:00,,0,leandrol/cse141l,72599698,SystemVerilog,cse141l,6919,0,2017-12-08 04:45:29+00:00,[],None
240,https://github.com/alex-ozdemir/graph-input.git,2016-11-06 03:14:58+00:00,Physical graph input using an FPGA,0,alex-ozdemir/graph-input,72967237,SystemVerilog,graph-input,1,0,2016-11-06 03:15:23+00:00,[],None
241,https://github.com/Jeffffffff81/L4B.git,2016-06-13 02:19:01+00:00,,0,Jeffffffff81/L4B,61000803,SystemVerilog,L4B,18,0,2016-06-13 02:21:18+00:00,[],None
242,https://github.com/k12a-cpu/rtl.git,2016-05-25 12:44:36+00:00,RTL (SystemVerilog) implementation of the K12a CPU,0,k12a-cpu/rtl,59662392,SystemVerilog,rtl,35,0,2023-01-28 21:17:16+00:00,[],https://api.github.com/licenses/mit
243,https://github.com/BharadwajChava/AWGN_IP_core.git,2016-07-27 20:02:45+00:00,,0,BharadwajChava/AWGN_IP_core,64338070,SystemVerilog,AWGN_IP_core,1880,0,2016-07-27 20:03:33+00:00,[],https://api.github.com/licenses/gpl-3.0
244,https://github.com/ZHOUJiemin/UVM-Practice-DUT-02.git,2016-07-06 03:30:37+00:00,a complete uvm tb,1,ZHOUJiemin/UVM-Practice-DUT-02,62688321,SystemVerilog,UVM-Practice-DUT-02,24,0,2016-07-06 03:30:56+00:00,[],None
245,https://github.com/guilherme27/Guilherme_Ex01_MB_SV.git,2016-11-22 18:23:09+00:00,,0,guilherme27/Guilherme_Ex01_MB_SV,74501371,SystemVerilog,Guilherme_Ex01_MB_SV,4,0,2016-11-22 18:34:57+00:00,[],None
246,https://github.com/MiqueasGaldino/Miqueas_Ex01_MB_SV.git,2016-11-22 04:40:26+00:00,,0,MiqueasGaldino/Miqueas_Ex01_MB_SV,74434878,SystemVerilog,Miqueas_Ex01_MB_SV,7,0,2016-11-22 18:40:01+00:00,[],None
247,https://github.com/Willian-Wauk/WillianAdriano_Decod7Seg_Uc_PEM.git,2016-11-25 20:00:54+00:00,decodificador 7 segmentos,0,Willian-Wauk/WillianAdriano_Decod7Seg_Uc_PEM,74785062,SystemVerilog,WillianAdriano_Decod7Seg_Uc_PEM,0,0,2016-11-25 20:10:21+00:00,[],None
248,https://github.com/filcaval1234/FilipeCazuza_ex02_MB_sv.git,2016-11-25 22:46:21+00:00,,0,filcaval1234/FilipeCazuza_ex02_MB_sv,74792192,SystemVerilog,FilipeCazuza_ex02_MB_sv,0,0,2016-11-25 22:53:13+00:00,[],None
249,https://github.com/arjungopal327/System-Verilog.git,2016-12-04 05:10:25+00:00,System-Verilog,0,arjungopal327/System-Verilog,75518746,SystemVerilog,System-Verilog,839,0,2016-12-04 05:10:33+00:00,[],None
250,https://github.com/padfoot999/bsodomizer-hd-c5g.git,2016-11-20 15:18:28+00:00,,0,padfoot999/bsodomizer-hd-c5g,74282963,SystemVerilog,bsodomizer-hd-c5g,4455,0,2019-09-20 08:08:40+00:00,[],None
251,https://github.com/AndressaM/MIPS.git,2016-11-23 17:07:27+00:00,MIPS Single-Cycle Processor,0,AndressaM/MIPS,74597787,SystemVerilog,MIPS,386,0,2016-11-23 17:22:33+00:00,[],None
252,https://github.com/nolderosw/Wesley_Ex01_MB_SV.git,2016-11-21 22:18:43+00:00,,0,nolderosw/Wesley_Ex01_MB_SV,74410863,SystemVerilog,Wesley_Ex01_MB_SV,2,0,2016-11-22 01:16:49+00:00,[],None
253,https://github.com/Ranzeus/Contador_de_0_a_15_a_0.git,2016-11-19 10:47:56+00:00,,0,Ranzeus/Contador_de_0_a_15_a_0,74202729,SystemVerilog,Contador_de_0_a_15_a_0,6,0,2020-04-16 19:28:31+00:00,[],None
254,https://github.com/isaacjing/ASIC-Design.git,2016-12-20 16:57:02+00:00,"Undergraduate ASIC Design Lab, written in VERILOG",0,isaacjing/ASIC-Design,76975055,SystemVerilog,ASIC-Design,1286,0,2016-12-20 19:33:52+00:00,[],None
255,https://github.com/msurendra29/ECE510.git,2017-02-12 23:38:49+00:00,Verification of PDP8 Instruction Set Architecture.,0,msurendra29/ECE510,81766320,SystemVerilog,ECE510,2602,0,2017-02-12 23:47:05+00:00,[],None
256,https://github.com/dwang56/Modified_MIPS.git,2017-02-05 03:52:48+00:00,,0,dwang56/Modified_MIPS,80967154,SystemVerilog,Modified_MIPS,1301,0,2017-02-05 04:06:24+00:00,[],None
257,https://github.com/kiraheta/MIPS-16-Processor-Implementation-.git,2016-07-01 22:04:03+00:00,MIPS 16 Processor Implementation via Verilog,1,kiraheta/MIPS-16-Processor-Implementation-,62422077,SystemVerilog,MIPS-16-Processor-Implementation-,6,0,2017-03-22 23:57:29+00:00,[],None
258,https://github.com/corecode/fpga-vga.git,2016-06-16 05:33:57+00:00,,0,corecode/fpga-vga,61264947,SystemVerilog,fpga-vga,8,0,2016-06-16 05:34:25+00:00,[],None
259,https://github.com/gussmith23/adder.git,2016-08-22 18:09:51+00:00,,0,gussmith23/adder,66296553,SystemVerilog,adder,1,0,2016-08-22 18:10:35+00:00,[],None
260,https://github.com/jpeezzy/wombocombo.git,2016-10-28 03:05:23+00:00,,1,jpeezzy/wombocombo,72168671,SystemVerilog,wombocombo,52,0,2016-11-11 22:13:42+00:00,[],None
261,https://github.com/MayurMJ/Decoder.git,2017-02-07 16:59:08+00:00,Designed and developed a sequential instruction fetcher and decoder for the RISC64IM ISA.,0,MayurMJ/Decoder,81232082,SystemVerilog,Decoder,18,0,2018-03-18 07:03:36+00:00,[],None
262,https://github.com/ayoungblood/QUAD.nibble.git,2017-02-08 19:08:37+00:00,16-bit CPU in SystemVerilog with human-readable machine code,0,ayoungblood/QUAD.nibble,81365679,SystemVerilog,QUAD.nibble,27,0,2017-02-09 05:27:50+00:00,[],None
263,https://github.com/menghuan007/LCD_Driver.git,2016-11-28 16:55:23+00:00,verilog lcd driver,0,menghuan007/LCD_Driver,74994222,SystemVerilog,LCD_Driver,2,0,2016-11-28 17:08:23+00:00,[],None
264,https://github.com/porzell/PS2_Keyboard.git,2016-12-01 16:20:33+00:00,A really skeletonized PS/2 Keyboard input controller written in SystemVerilog.,0,porzell/PS2_Keyboard,75310441,SystemVerilog,PS2_Keyboard,3,0,2016-12-01 16:21:13+00:00,[],https://api.github.com/licenses/mit
265,https://github.com/filipeferibeiro/Filipe_Fernandes_Ex01_MB_SV.git,2016-11-19 00:26:59+00:00,Dois contadores em System Verilog. PEM,0,filipeferibeiro/Filipe_Fernandes_Ex01_MB_SV,74176992,SystemVerilog,Filipe_Fernandes_Ex01_MB_SV,7,0,2016-11-19 00:29:03+00:00,[],None
266,https://github.com/Gregf36665/WimpFi.git,2016-11-15 13:08:59+00:00,Simple FPGA implementation of Wi-Fi without the full protocol,0,Gregf36665/WimpFi,73814638,SystemVerilog,WimpFi,2168,0,2016-11-15 13:37:47+00:00,[],None
267,https://github.com/vasudev287/test2.git,2016-10-08 19:27:36+00:00,Questa Working Module ,0,vasudev287/test2,70352870,SystemVerilog,test2,19,0,2016-10-23 02:40:59+00:00,[],None
268,https://github.com/UCI-31L-Fall2016/Lab2_bonus.git,2016-10-11 17:18:17+00:00,,0,UCI-31L-Fall2016/Lab2_bonus,70617422,SystemVerilog,Lab2_bonus,4,0,2016-10-11 17:19:01+00:00,[],None
269,https://github.com/kierdavis/multiplier.git,2016-11-20 22:18:39+00:00,4-bit binary multiplier,0,kierdavis/multiplier,74306222,SystemVerilog,multiplier,902,0,2023-01-28 21:17:40+00:00,[],https://api.github.com/licenses/mit
270,https://github.com/jayfurz/_teamNAME.git,2016-11-20 03:17:03+00:00,,0,jayfurz/_teamNAME,74250083,SystemVerilog,_teamNAME,1030,0,2022-05-03 16:24:46+00:00,[],None
271,https://github.com/fl4shk/jolt160_cpu.git,2017-01-21 01:06:24+00:00,This is a CPU I'm developing to provide an easier GCC target than my other CPU (which is called Jolt80).,0,fl4shk/jolt160_cpu,79614273,SystemVerilog,jolt160_cpu,144,0,2017-01-21 01:06:52+00:00,[],https://api.github.com/licenses/gpl-3.0
272,https://github.com/douglaskatz/reaction_game.git,2017-01-23 22:01:53+00:00,,0,douglaskatz/reaction_game,79852776,SystemVerilog,reaction_game,18062,0,2017-01-23 22:04:42+00:00,[],None
273,https://github.com/Xingyu96/CPEN311_lab4.git,2016-06-08 08:26:06+00:00,,0,Xingyu96/CPEN311_lab4,60681519,SystemVerilog,CPEN311_lab4,34,0,2016-06-12 20:15:49+00:00,[],None
274,https://github.com/dj08/ExperimentsWithSV.git,2016-06-20 06:27:31+00:00,,0,dj08/ExperimentsWithSV,61522150,SystemVerilog,ExperimentsWithSV,7,0,2016-06-20 06:28:17+00:00,[],None
275,https://github.com/DavidBaensch/FPGACore.git,2016-08-02 08:45:13+00:00,SystemVerilog playground,0,DavidBaensch/FPGACore,64740217,SystemVerilog,FPGACore,2,0,2016-08-02 09:25:11+00:00,[],https://api.github.com/licenses/mit
276,https://github.com/JVever/SystermVerilog-Exercise.git,2016-07-27 09:01:17+00:00,the project used to do some exercise,2,JVever/SystermVerilog-Exercise,64293514,SystemVerilog,SystermVerilog-Exercise,7,0,2016-07-28 02:47:29+00:00,[],None
277,https://github.com/JVever/From-Git.git,2016-07-27 10:21:05+00:00,,0,JVever/From-Git,64299210,SystemVerilog,From-Git,4,0,2016-07-27 10:27:12+00:00,[],None
278,https://github.com/elusive7/A-Mazing.git,2016-08-01 17:18:50+00:00,A maze game written in SystemVerilog for Digital Systems Laboratory (ECE385),0,elusive7/A-Mazing,64686794,SystemVerilog,A-Mazing,51928,0,2016-08-09 20:29:48+00:00,[],None
279,https://github.com/satputeaditya/CRC_Block_MKW2xD.git,2016-10-18 23:27:16+00:00,CRC Block implementation for NXP MKW2xD_CRC series of devices         . ,0,satputeaditya/CRC_Block_MKW2xD,71300039,SystemVerilog,CRC_Block_MKW2xD,7147,0,2016-10-24 11:32:04+00:00,[],https://api.github.com/licenses/mit
280,https://github.com/AlencarSN/Display_7_segmentos.git,2016-11-28 21:39:55+00:00,,0,AlencarSN/Display_7_segmentos,75016671,SystemVerilog,Display_7_segmentos,14,0,2016-11-28 21:41:31+00:00,[],None
281,https://github.com/anbirn/hello-world.git,2017-01-27 15:33:10+00:00,first step,0,anbirn/hello-world,80219441,SystemVerilog,hello-world,2,0,2022-06-30 16:13:25+00:00,[],None
282,https://github.com/tsimons89/of_test.git,2017-01-28 00:14:18+00:00,,0,tsimons89/of_test,80256926,SystemVerilog,of_test,13,0,2017-01-28 00:16:44+00:00,[],None
283,https://github.com/harshmomaya/SystemVerilog.git,2017-02-02 21:53:54+00:00,,0,harshmomaya/SystemVerilog,80772334,SystemVerilog,SystemVerilog,35,0,2017-03-06 04:39:42+00:00,[],None
284,https://github.com/rhgehring/uvmprimer.git,2016-10-19 03:37:33+00:00,,0,rhgehring/uvmprimer,71315920,SystemVerilog,uvmprimer,6016,0,2016-10-19 03:37:57+00:00,[],None
285,https://github.com/rhapsodykk/VLSI_System_Design.git,2016-10-25 08:32:34+00:00,OSU ECE 574 course projects,0,rhapsodykk/VLSI_System_Design,71876176,SystemVerilog,VLSI_System_Design,111,0,2016-10-25 08:43:22+00:00,[],None
286,https://github.com/ZoranZomboratGoran/VerilogTrainee.git,2016-11-09 20:43:52+00:00,Repository for Verilog training,1,ZoranZomboratGoran/VerilogTrainee,73319766,SystemVerilog,VerilogTrainee,32,0,2020-01-16 00:00:53+00:00,[],None
287,https://github.com/buraksibirlioglu/FPGA-Guitar-Hero.git,2017-02-16 12:19:41+00:00,Guitar Hero implementation using the Basys 3 FPGA Board and System Verilog,0,buraksibirlioglu/FPGA-Guitar-Hero,82177567,SystemVerilog,FPGA-Guitar-Hero,753,0,2017-02-16 16:57:21+00:00,[],None
288,https://github.com/kevintownsend/memory.git,2017-01-20 09:38:44+00:00,,0,kevintownsend/memory,79546172,SystemVerilog,memory,6,0,2017-01-25 06:37:27+00:00,[],https://api.github.com/licenses/apache-2.0
289,https://github.com/monicanimm/finalproject.git,2016-12-04 19:55:41+00:00,Cs 161 ,0,monicanimm/finalproject,75560673,SystemVerilog,finalproject,24,0,2016-12-04 20:03:16+00:00,[],None
290,https://github.com/DhatriPatel/Bidding-Arbitrator.git,2017-01-04 07:32:33+00:00,Design of bidding arbitrator that can arbitrate 4 masters to handle 4 slaves with proper interface.,0,DhatriPatel/Bidding-Arbitrator,77992455,SystemVerilog,Bidding-Arbitrator,16,0,2017-01-04 07:53:48+00:00,[],None
291,https://github.com/ConnorBlair/ECE385_Lab6.git,2017-02-21 01:56:55+00:00,,0,ConnorBlair/ECE385_Lab6,82623980,SystemVerilog,ECE385_Lab6,12,0,2017-02-21 01:58:35+00:00,[],None
292,https://github.com/s-okai/sv-memory.git,2016-06-22 02:34:02+00:00,SystemVerilog library for common memory modules.,1,s-okai/sv-memory,61682910,SystemVerilog,sv-memory,11,0,2016-06-29 05:42:49+00:00,[],https://api.github.com/licenses/apache-2.0
293,https://github.com/aditn/18341.git,2016-09-06 00:32:12+00:00,,0,aditn/18341,67459454,SystemVerilog,18341,93,0,2016-10-10 06:45:28+00:00,[],None
294,https://github.com/maltevesper/libprimitive.git,2016-09-23 12:45:43+00:00,,1,maltevesper/libprimitive,69024031,SystemVerilog,libprimitive,52,0,2016-09-23 12:46:34+00:00,[],
295,https://github.com/elymquez/BPROJECT.git,2016-09-30 21:46:11+00:00,Lab1,0,elymquez/BPROJECT,69704377,SystemVerilog,BPROJECT,19896,0,2016-09-30 22:39:06+00:00,[],None
296,https://github.com/dawnliang/ee271.git,2016-10-07 02:05:10+00:00,UW EE 271 Spring 2015,0,dawnliang/ee271,70208070,SystemVerilog,ee271,20099,0,2018-10-10 17:18:57+00:00,[],None
297,https://github.com/nbkumar/eth_verification_Env.git,2016-07-20 06:42:45+00:00,Hello_world_kind_of_Ethernet_verification_environment,0,nbkumar/eth_verification_Env,63757214,SystemVerilog,eth_verification_Env,9,0,2016-07-20 06:54:26+00:00,[],None
298,https://github.com/nbkumar/candy_taster.git,2016-07-25 10:26:43+00:00,"""Implementing Candy Taster Verification Env from cluelogic.com """,0,nbkumar/candy_taster,64125479,SystemVerilog,candy_taster,2,0,2016-11-28 08:15:45+00:00,[],None
299,https://github.com/krishswaroop/labs.git,2016-07-28 04:30:03+00:00,"Get hands-on experience on Verilog and System Verilog. You can find simple design and testbench codes for counters, adders and many more. Drop in comment if you find something fishy in my codes. I am learner like many of you out there. Help me and we will build a better place for the future engineers.",0,krishswaroop/labs,64364459,SystemVerilog,labs,8,0,2017-02-02 09:45:26+00:00,[],None
300,https://github.com/dirkxie/SystemVerilogSnippets.git,2016-06-23 19:17:16+00:00,,0,dirkxie/SystemVerilogSnippets,61830405,SystemVerilog,SystemVerilogSnippets,12,0,2016-06-26 18:33:40+00:00,[],None
301,https://github.com/mbusc1/Turing_Test_Midterm_Project_EECS_31L.git,2016-10-26 03:12:01+00:00,Project for EECS31L System Verilog 128 bit ALU,2,mbusc1/Turing_Test_Midterm_Project_EECS_31L,71961558,SystemVerilog,Turing_Test_Midterm_Project_EECS_31L,723,0,2016-10-29 02:52:10+00:00,[],None
302,https://github.com/enolla/Labyrinth.git,2016-10-15 10:38:07+00:00,,0,enolla/Labyrinth,70981787,SystemVerilog,Labyrinth,12,0,2016-10-15 10:40:11+00:00,[],None
303,https://github.com/UCI-31L-Fall2016/Midterm-Project.git,2016-10-20 00:46:26+00:00,,1,UCI-31L-Fall2016/Midterm-Project,71411720,SystemVerilog,Midterm-Project,481,0,2016-10-20 01:32:26+00:00,[],None
304,https://github.com/sufex00/Mips.git,2016-11-23 00:50:49+00:00,,0,sufex00/Mips,74526347,SystemVerilog,Mips,11750,0,2016-11-23 13:07:14+00:00,[],None
305,https://github.com/apantol/FFT.git,2016-10-21 15:38:12+00:00,,0,apantol/FFT,71578586,SystemVerilog,FFT,10,0,2016-10-21 15:39:37+00:00,[],None
306,https://github.com/KennethWilke/sv-dpram.git,2016-11-01 20:25:29+00:00,A SystemVerilog implementation of a dual port RAM module,1,KennethWilke/sv-dpram,72573590,SystemVerilog,sv-dpram,2,0,2023-06-30 04:38:34+00:00,[],https://api.github.com/licenses/isc
307,https://github.com/KennethWilke/sv-clock-controller.git,2016-11-11 16:15:23+00:00,A clock controller module,0,KennethWilke/sv-clock-controller,73492365,SystemVerilog,sv-clock-controller,1,0,2023-07-02 01:33:20+00:00,[],https://api.github.com/licenses/isc
308,https://github.com/jiruotong1024/ece437.git,2017-01-26 00:29:40+00:00,computer architecture,0,jiruotong1024/ece437,80072238,SystemVerilog,ece437,80,0,2017-01-26 00:42:47+00:00,[],None
309,https://github.com/willcro/edu.umn.cs.melt.exts.ableC.concur.git,2017-01-30 15:47:20+00:00,Silver extension to add Go style concurrency.,0,willcro/edu.umn.cs.melt.exts.ableC.concur,80435653,SystemVerilog,edu.umn.cs.melt.exts.ableC.concur,17,0,2017-01-30 16:02:22+00:00,[],None
310,https://github.com/gruwella/lc3.git,2016-12-05 18:00:07+00:00,620 Final Project,0,gruwella/lc3,75651985,SystemVerilog,lc3,374,0,2016-12-05 20:06:42+00:00,[],None
311,https://github.com/ndricimrr/Elevator-Control-System-FPGA.git,2017-01-18 15:42:01+00:00,This project implements a controller system for a pair of  elevators leveraging a programmable Basys 3 FPGA as well as external actuators like stepper motors.,0,ndricimrr/Elevator-Control-System-FPGA,79354906,SystemVerilog,Elevator-Control-System-FPGA,61,0,2020-12-14 03:51:38+00:00,[],https://api.github.com/licenses/mit
312,https://github.com/iMohannad/mips-processor.git,2016-12-18 04:52:08+00:00,,0,iMohannad/mips-processor,76763352,SystemVerilog,mips-processor,118,0,2016-12-18 04:56:05+00:00,[],None
313,https://github.com/talitavaleria/PEM.git,2016-12-06 17:54:12+00:00,Reposítório com Projetos desenvolvidos no PEM ,0,talitavaleria/PEM,75756842,SystemVerilog,PEM,7522,0,2016-12-06 18:03:41+00:00,[],None
314,https://github.com/luisspb/mic.git,2016-09-14 13:48:06+00:00,(Inactive) MIC processor,0,luisspb/mic,68210175,SystemVerilog,mic,259,0,2023-11-19 19:33:10+00:00,[],https://api.github.com/licenses/mit
315,https://github.com/UCI-31L-Fall2016/Lab2.git,2016-10-04 20:08:37+00:00,,0,UCI-31L-Fall2016/Lab2,70001913,SystemVerilog,Lab2,3,0,2016-10-11 02:51:41+00:00,[],None
316,https://github.com/lgoedde/CPU-Design.git,2016-09-18 18:34:41+00:00,,0,lgoedde/CPU-Design,68539816,SystemVerilog,CPU-Design,653,0,2017-01-17 01:18:37+00:00,[],None
317,https://github.com/miguelangelo78/MinCPU.git,2016-06-12 15:04:27+00:00,MinCPU is an educational project that implements an extremely minimal CPU using SystemVerilog within a single file.,0,miguelangelo78/MinCPU,60973272,SystemVerilog,MinCPU,22,0,2021-12-03 05:05:57+00:00,[],None
318,https://github.com/andrewparlane/FPGA_UVM_Components.git,2016-07-08 20:47:19+00:00,A collection of UVM components for use when building a verification interface,0,andrewparlane/FPGA_UVM_Components,62916564,SystemVerilog,FPGA_UVM_Components,33,0,2016-07-09 06:15:10+00:00,[],https://api.github.com/licenses/mit
319,https://github.com/miguelangelo78/MIPS-uCoded.git,2016-06-21 23:25:55+00:00,This repository holds an example of an unpipelined datapath of a MIPS implementation using microcoding.,0,miguelangelo78/MIPS-uCoded,61673995,SystemVerilog,MIPS-uCoded,130,0,2021-12-03 05:05:57+00:00,[],None
320,https://github.com/xinpan1992/10g_MAC.git,2016-06-18 23:51:00+00:00,,0,xinpan1992/10g_MAC,61457088,SystemVerilog,10g_MAC,1,0,2016-06-18 23:55:17+00:00,[],None
321,https://github.com/su2278370/andeas_pipeline.git,2016-11-18 02:24:11+00:00,Homework of VLSI design,0,su2278370/andeas_pipeline,74087226,SystemVerilog,andeas_pipeline,76,0,2016-11-18 07:18:31+00:00,[],None
322,https://github.com/verification-gentleman-blog/testing_uvm_drivers.git,2016-08-05 04:56:52+00:00,"Example code for ""Testing UVM Drivers""",3,verification-gentleman-blog/testing_uvm_drivers,64989697,SystemVerilog,testing_uvm_drivers,12,0,2016-08-15 15:56:51+00:00,[],https://api.github.com/licenses/apache-2.0
323,https://github.com/pichu0528/CSE141L-LAB3.git,2016-09-04 02:32:22+00:00,CSE141L LAB3,0,pichu0528/CSE141L-LAB3,67321690,SystemVerilog,CSE141L-LAB3,675,0,2016-09-04 02:39:41+00:00,[],None
324,https://github.com/SikkandarSulaiman/Distributed-ALU.git,2016-10-22 16:53:06+00:00,Design and verification of sequential distributed Arithmetic & Logic Unit which accepts many inputs and generates output for desired inputs,0,SikkandarSulaiman/Distributed-ALU,71652623,SystemVerilog,Distributed-ALU,3,0,2016-10-22 16:59:44+00:00,[],None
325,https://github.com/lucasebs/LucasEmanuelSantos_Ex01_MB_SV.git,2016-11-22 17:25:47+00:00,Exercício 1 - Módulo SystemVerilog - PEM,0,lucasebs/LucasEmanuelSantos_Ex01_MB_SV,74496937,SystemVerilog,LucasEmanuelSantos_Ex01_MB_SV,2,0,2016-11-22 17:58:48+00:00,[],None
326,https://github.com/ShichenLin/pipeline.git,2017-02-05 20:20:24+00:00,,0,ShichenLin/pipeline,81019382,SystemVerilog,pipeline,8640,0,2017-02-05 20:35:35+00:00,[],None
327,https://github.com/ConsVin/fpu_sv.git,2016-05-25 20:31:40+00:00,Floating point calculator units for RTL implementation in SV,0,ConsVin/fpu_sv,59695546,SystemVerilog,fpu_sv,20,0,2016-05-25 20:32:22+00:00,[],https://api.github.com/licenses/gpl-3.0
328,https://github.com/lucasebs/LucasEmanuelSantos_SV.git,2016-12-02 00:01:22+00:00,,0,lucasebs/LucasEmanuelSantos_SV,75343692,SystemVerilog,LucasEmanuelSantos_SV,1,0,2016-12-02 00:02:01+00:00,[],None
329,https://github.com/naveen4860/APB_prot.git,2017-01-24 12:38:35+00:00,,0,naveen4860/APB_prot,79910263,SystemVerilog,APB_prot,0,0,2017-01-24 12:43:45+00:00,[],None
330,https://github.com/RodrigoFarias23D/Rodrigo_Ex02_SV.git,2016-12-03 01:55:04+00:00,,0,RodrigoFarias23D/Rodrigo_Ex02_SV,75445183,SystemVerilog,Rodrigo_Ex02_SV,5772,0,2016-12-03 03:44:35+00:00,[],None
331,https://github.com/MicroSnail/fir_filter.git,2016-12-26 16:06:03+00:00,Finite Impulse Filter,0,MicroSnail/fir_filter,77394021,SystemVerilog,fir_filter,15,0,2016-12-26 16:06:12+00:00,[],None
332,https://github.com/laerty/Laerty_Ex02_SV.git,2016-12-09 17:15:11+00:00,Exercício 02 em SystemVerilog - Criação de Circuitos Sequenciais ,0,laerty/Laerty_Ex02_SV,76055159,SystemVerilog,Laerty_Ex02_SV,1557,0,2022-08-11 19:39:25+00:00,[],None
333,https://github.com/jvitale94/systems.git,2016-12-10 18:50:20+00:00,,0,jvitale94/systems,76131176,SystemVerilog,systems,19,0,2016-12-10 18:51:34+00:00,[],None
334,https://github.com/douglasleg1/DouglasDantas_7Segmentos_SV.git,2016-11-26 02:24:51+00:00,,0,douglasleg1/DouglasDantas_7Segmentos_SV,74799744,SystemVerilog,DouglasDantas_7Segmentos_SV,0,0,2016-11-26 02:30:05+00:00,[],None
335,https://github.com/MarlonCosta/Marlon_Decoder_7Seg.git,2016-11-26 19:58:23+00:00,Projeto do decodificador bin-bcd em SV,0,MarlonCosta/Marlon_Decoder_7Seg,74847555,SystemVerilog,Marlon_Decoder_7Seg,17,0,2023-01-28 20:40:47+00:00,[],None
336,https://github.com/raymond88wang/CSE112L-Lab2.git,2017-02-13 23:50:23+00:00,,0,raymond88wang/CSE112L-Lab2,81884093,SystemVerilog,CSE112L-Lab2,41848,0,2017-02-13 23:57:11+00:00,[],None
337,https://github.com/ADA007/SV_Test_Work.git,2016-07-26 18:04:43+00:00,test task on SV,0,ADA007/SV_Test_Work,64243397,SystemVerilog,SV_Test_Work,18,0,2016-07-26 18:07:10+00:00,[],None
338,https://github.com/vasudev287/twisted-masala-dosa.git,2016-07-26 23:22:26+00:00,,0,vasudev287/twisted-masala-dosa,64261229,SystemVerilog,twisted-masala-dosa,54,0,2016-07-27 01:09:00+00:00,[],None
339,https://github.com/m-liu/messageExtract.git,2016-10-02 05:24:32+00:00,,0,m-liu/messageExtract,69780627,SystemVerilog,messageExtract,5,0,2016-10-03 01:49:13+00:00,[],None
340,https://github.com/KennethWilke/sv-graycode.git,2016-11-02 16:54:46+00:00,Combinational gray code modules,0,KennethWilke/sv-graycode,72661683,SystemVerilog,sv-graycode,3,0,2023-07-02 01:32:02+00:00,[],https://api.github.com/licenses/isc
341,https://github.com/verification-gentleman-blog/svaunit_sandbox.git,2016-07-02 12:26:01+00:00,"Example code for ""A Quick Look at SVAunit"" post",3,verification-gentleman-blog/svaunit_sandbox,62449754,SystemVerilog,svaunit_sandbox,13,0,2016-08-09 18:37:40+00:00,[],https://api.github.com/licenses/apache-2.0
342,https://github.com/AbisheikJeyaraj/ez8_Verification.git,2016-08-05 14:52:04+00:00,8 bit - Program Counter - functional verification,0,AbisheikJeyaraj/ez8_Verification,65026702,SystemVerilog,ez8_Verification,48,0,2016-08-05 15:05:50+00:00,[],None
343,https://github.com/daniel13520cs/EE371Lab4.git,2016-05-28 17:36:30+00:00,ParallelToSerial and SerialToParallel modules for the FPGA to communicate,0,daniel13520cs/EE371Lab4,59906950,SystemVerilog,EE371Lab4,3,0,2018-02-03 05:38:38+00:00,[],None
344,https://github.com/apantol/FPGA-DSP.git,2016-10-01 12:36:41+00:00,,0,apantol/FPGA-DSP,69737865,SystemVerilog,FPGA-DSP,401,0,2016-10-01 12:46:10+00:00,[],None
345,https://github.com/MiqueasGaldino/Miqueas_Decodificador7segmentos.git,2016-11-26 02:33:44+00:00,,0,MiqueasGaldino/Miqueas_Decodificador7segmentos,74800093,SystemVerilog,Miqueas_Decodificador7segmentos,0,0,2016-11-26 02:56:41+00:00,[],None
346,https://github.com/alexbatista/MIPSProcessor.git,2016-11-22 20:36:09+00:00,,0,alexbatista/MIPSProcessor,74510952,SystemVerilog,MIPSProcessor,31,0,2016-11-25 20:50:19+00:00,[],None
347,https://github.com/AlfredoRodrigo/Alfredo_Ex01_MB_SV.git,2016-11-19 20:13:00+00:00,Exercício 1 de System Verilog - PEM,0,AlfredoRodrigo/Alfredo_Ex01_MB_SV,74232826,SystemVerilog,Alfredo_Ex01_MB_SV,1,0,2016-11-22 19:19:33+00:00,[],None
348,https://github.com/douglasleg1/DouglasDantas_Ex01_MB_SV.git,2016-11-21 19:28:54+00:00,Exercício 1 do professor Marcos Morais,0,douglasleg1/DouglasDantas_Ex01_MB_SV,74398478,SystemVerilog,DouglasDantas_Ex01_MB_SV,1,0,2016-11-21 19:41:42+00:00,[],None
349,https://github.com/alexram1313/DontMuxWithMe-CPU32.git,2016-11-22 05:38:44+00:00,Simple 32-bit processor we were asked to design for class.,0,alexram1313/DontMuxWithMe-CPU32,74438232,SystemVerilog,DontMuxWithMe-CPU32,47,0,2016-12-05 14:02:25+00:00,[],https://api.github.com/licenses/apache-2.0
350,https://github.com/ShichenLin/NVM.git,2017-02-08 21:59:58+00:00,,0,ShichenLin/NVM,81380418,SystemVerilog,NVM,12,0,2017-03-23 01:57:09+00:00,[],None
351,https://github.com/hvt1244/MIPS-Pipeline.git,2017-02-11 20:15:27+00:00,,0,hvt1244/MIPS-Pipeline,81679428,SystemVerilog,MIPS-Pipeline,12,0,2017-02-11 20:16:19+00:00,[],None
352,https://github.com/abrandemuehl/GameCubeFPGA.git,2016-12-03 05:25:36+00:00,,0,abrandemuehl/GameCubeFPGA,75453638,SystemVerilog,GameCubeFPGA,22,0,2016-12-03 05:25:51+00:00,"['systemverilog', 'gamecube']",None
353,https://github.com/xingengwang/Hardware-Vertifcation.git,2016-12-08 22:58:52+00:00,,0,xingengwang/Hardware-Vertifcation,75982178,SystemVerilog,Hardware-Vertifcation,5157,0,2017-02-06 21:09:25+00:00,[],None
354,https://github.com/ThiHenrique/ThiagoHenrique_Ex02_SV-master.git,2016-12-15 01:02:53+00:00,,0,ThiHenrique/ThiagoHenrique_Ex02_SV-master,76510456,SystemVerilog,ThiagoHenrique_Ex02_SV-master,0,0,2016-12-15 01:09:26+00:00,[],None
355,https://github.com/xshangyong/uvm.git,2017-01-05 13:30:45+00:00,test bench based on uvm,0,xshangyong/uvm,78115307,SystemVerilog,uvm,32,0,2017-01-05 13:33:01+00:00,[],None
356,https://github.com/DhatriPatel/NOC-as-a-Bus-Master-handles-CRC-as-a-Slave.git,2017-01-04 10:43:30+00:00,Design and implementation of Master/Slave system which also includes interface/bus ,0,DhatriPatel/NOC-as-a-Bus-Master-handles-CRC-as-a-Slave,78006921,SystemVerilog,NOC-as-a-Bus-Master-handles-CRC-as-a-Slave,506,0,2017-01-04 11:29:53+00:00,[],None
357,https://github.com/arifbozdag/Elevator-Similator.git,2017-01-20 18:53:49+00:00,A simulation made via SystemVerilog uses an FPGA and a step motor.,0,arifbozdag/Elevator-Similator,79587770,SystemVerilog,Elevator-Similator,10,0,2017-01-20 18:57:27+00:00,[],None
358,https://github.com/SkullKid4/SpaceInvaders.git,2017-01-18 07:07:12+00:00,,0,SkullKid4/SpaceInvaders,79313182,SystemVerilog,SpaceInvaders,21,0,2017-01-18 07:14:32+00:00,[],None
359,https://github.com/thaiduong1309/64-bit-pipeline-processor.git,2016-12-01 18:33:36+00:00,,0,thaiduong1309/64-bit-pipeline-processor,75321040,SystemVerilog,64-bit-pipeline-processor,6047,0,2016-12-01 18:36:36+00:00,[],None
360,https://github.com/csgardn2/ece385_lab4_refactor.git,2017-02-14 15:56:25+00:00,"Rewrite of the ECE385 intro to quartus tutorial, intro to systemverilog, and logic processor.  Both the code and documentation have been re-structured into a step-by-step tutorial on the systemverilog language (syntax and concepts) without changing the overall goals and lessons of the original lab.",0,csgardn2/ece385_lab4_refactor,81962284,SystemVerilog,ece385_lab4_refactor,2652,0,2017-02-14 16:24:19+00:00,[],None
361,https://github.com/orlandodan14/The-Odin-Project.git,2017-02-16 18:34:34+00:00,My work in The Odin Project,0,orlandodan14/The-Odin-Project,82213199,SystemVerilog,The-Odin-Project,396,0,2017-02-18 00:04:32+00:00,[],None
362,https://github.com/huangniuniu/dft_ral_model.git,2016-08-07 23:55:20+00:00,paper-ral,0,huangniuniu/dft_ral_model,65159558,SystemVerilog,dft_ral_model,11722,0,2016-08-07 23:55:36+00:00,[],None
363,https://github.com/rastogishubham/ECE437.git,2016-09-22 07:28:41+00:00,ECE 437 Pipeline and multi-core design,0,rastogishubham/ECE437,68895977,SystemVerilog,ECE437,1237,0,2020-10-15 22:08:17+00:00,[],None
364,https://github.com/ajdunker/ECE437.git,2016-09-21 00:44:30+00:00,ECE 437 Fall 2016,0,ajdunker/ECE437,68764990,SystemVerilog,ECE437,1806,0,2017-09-11 14:28:56+00:00,[],None
365,https://github.com/rpennell/Verilog.git,2016-06-09 00:44:49+00:00,None,0,rpennell/Verilog,60740568,SystemVerilog,Verilog,30,0,2016-06-09 00:44:56+00:00,[],None
366,https://github.com/srzy1990/hdllab.git,2016-08-09 15:57:57+00:00,hdllab new version,0,srzy1990/hdllab,65308609,SystemVerilog,hdllab,576,0,2017-07-15 21:18:24+00:00,[],None
367,https://github.com/CharlieAnderson/mp1.git,2016-09-11 22:44:44+00:00,,0,CharlieAnderson/mp1,67958323,SystemVerilog,mp1,8900,0,2018-11-03 17:49:13+00:00,[],None
368,https://github.com/johngilouie/sv-math-master.git,2016-07-02 18:06:08+00:00,Updated with Subtraction,0,johngilouie/sv-math-master,62463897,SystemVerilog,sv-math-master,6,0,2016-07-08 04:09:57+00:00,[],https://api.github.com/licenses/apache-2.0
369,https://github.com/CiceraRodrigues/Dec_Display_7_seg_Cicera.git,2016-11-24 19:01:22+00:00,,0,CiceraRodrigues/Dec_Display_7_seg_Cicera,74698615,SystemVerilog,Dec_Display_7_seg_Cicera,2,0,2016-11-24 19:16:50+00:00,[],None
370,https://github.com/atrifex/ECE-411.git,2017-01-22 02:45:57+00:00,,0,atrifex/ECE-411,79688562,SystemVerilog,ECE-411,100337,0,2018-08-15 16:07:07+00:00,[],None
371,https://github.com/melt-umn/dcv2.git,2017-01-26 17:33:55+00:00,A very simple expression-based language.,0,melt-umn/dcv2,80137810,SystemVerilog,dcv2,37,0,2020-10-27 16:35:47+00:00,[],None
372,https://github.com/serhataras/FPGAHero.git,2016-10-21 00:06:04+00:00,Guitar Hero implemented on an FPGA as a Digital Design project using SystemVerilog,0,serhataras/FPGAHero,71514225,SystemVerilog,FPGAHero,2872,0,2021-01-03 16:29:56+00:00,[],None
373,https://github.com/EnginerdingFTW/ECE437.git,2017-02-21 17:46:51+00:00,,0,EnginerdingFTW/ECE437,82709403,SystemVerilog,ECE437,1903,0,2020-05-22 15:28:31+00:00,[],None
374,https://github.com/aliir74/CompArchMidterm.git,2017-02-09 18:32:01+00:00,Computer Architecture course midterm project ( Cache implementation in verilog ),0,aliir74/CompArchMidterm,81481738,SystemVerilog,CompArchMidterm,410,0,2019-07-25 08:36:26+00:00,[],None
375,https://github.com/ChongjinChua/ECE437.git,2017-02-14 23:58:12+00:00,ECE437 computer architecture,2,ChongjinChua/ECE437,82001314,SystemVerilog,ECE437,5628,0,2017-02-14 23:59:28+00:00,[],None
376,https://github.com/adannawi/ECE437.git,2017-02-13 00:05:23+00:00,kill me,0,adannawi/ECE437,81767581,SystemVerilog,ECE437,296,0,2018-12-02 00:53:46+00:00,[],None
377,https://github.com/bwalkowi/vasm.git,2017-01-04 19:39:36+00:00,,0,bwalkowi/vasm,78046975,SystemVerilog,vasm,24,0,2017-01-11 21:56:44+00:00,[],None
378,https://github.com/hthatukuru/SobelEdgeDetection.git,2016-11-18 20:36:53+00:00,,0,hthatukuru/SobelEdgeDetection,74164525,SystemVerilog,SobelEdgeDetection,2266,0,2017-12-03 01:10:28+00:00,[],None
379,https://github.com/alkislardeniz/MemoryGame.git,2017-02-21 11:40:11+00:00,FPGA based memory game.,0,alkislardeniz/MemoryGame,82673080,SystemVerilog,MemoryGame,15,0,2019-04-10 05:36:38+00:00,[],None
380,https://github.com/petergmale/uvm_tb_ex.git,2016-08-08 07:21:20+00:00,,0,petergmale/uvm_tb_ex,65182004,SystemVerilog,uvm_tb_ex,4,0,2016-08-13 21:13:15+00:00,[],None
381,https://github.com/petergmale/sv_examples.git,2016-08-06 01:57:11+00:00,example code for my ref,0,petergmale/sv_examples,65060027,SystemVerilog,sv_examples,3,0,2016-08-06 02:06:00+00:00,[],https://api.github.com/licenses/unlicense
382,https://github.com/baba256/ECE581_proj.git,2016-10-14 04:55:07+00:00,proj 1,0,baba256/ECE581_proj,70875339,SystemVerilog,ECE581_proj,4251,0,2016-10-14 04:55:15+00:00,[],None
383,https://github.com/hchev001/CDA-4101-Group-6.git,2016-09-30 17:31:07+00:00,The projects of Group 6 Fall 2016,0,hchev001/CDA-4101-Group-6,69687482,SystemVerilog,CDA-4101-Group-6,6,0,2018-09-01 18:59:31+00:00,[],None
384,https://github.com/EEteam-FPGAcode/Pre-processing.git,2016-10-31 21:08:28+00:00,,0,EEteam-FPGAcode/Pre-processing,72478137,SystemVerilog,Pre-processing,3402,0,2016-10-31 21:15:54+00:00,[],None
385,https://github.com/KennethWilke/sv-pulse-counter.git,2016-11-14 17:52:32+00:00,A pulse counter in SystemVerilog,0,KennethWilke/sv-pulse-counter,73731706,SystemVerilog,sv-pulse-counter,1,0,2023-07-02 01:34:53+00:00,[],https://api.github.com/licenses/isc
386,https://github.com/filcaval1234/FilipeCazuza_ex01_MB_SV.git,2016-11-19 18:09:00+00:00,,0,filcaval1234/FilipeCazuza_ex01_MB_SV,74226077,SystemVerilog,FilipeCazuza_ex01_MB_SV,1,0,2016-11-19 18:11:38+00:00,[],None
387,https://github.com/prkumar/ark-processor.git,2016-11-04 18:06:57+00:00,"A simple processor, our quarter-long project for CSE141L",0,prkumar/ark-processor,72873211,SystemVerilog,ark-processor,138,0,2016-11-18 17:49:59+00:00,[],None
388,https://github.com/891680996/smg_display_sv.git,2016-11-16 05:21:02+00:00,,0,891680996/smg_display_sv,73886870,SystemVerilog,smg_display_sv,2,0,2016-11-16 05:33:07+00:00,[],https://api.github.com/licenses/mit
389,https://github.com/sugureshkumar/system-verilog.git,2016-10-31 06:36:16+00:00,system verilog programs ,0,sugureshkumar/system-verilog,72409590,SystemVerilog,system-verilog,33,0,2016-10-31 06:40:40+00:00,[],None
390,https://github.com/Willian-Wauk/WillianAdriano_Ex01_MB_SV.git,2016-11-22 03:10:05+00:00,Exercicio_SistemVerilog,0,Willian-Wauk/WillianAdriano_Ex01_MB_SV,74428963,SystemVerilog,WillianAdriano_Ex01_MB_SV,4,0,2016-11-22 14:57:12+00:00,[],None
391,https://github.com/ravidchi/ECE411-1.git,2017-02-12 06:05:24+00:00,My work for ECE411 at UIUC,1,ravidchi/ECE411-1,81706663,SystemVerilog,ECE411-1,22990,0,2017-10-09 22:13:08+00:00,[],None
392,https://github.com/douglasnickson/DouglasNickson_Ex02_MS_SV.git,2016-11-25 17:30:27+00:00,Display de 7 Segmentos com Testbench,0,douglasnickson/DouglasNickson_Ex02_MS_SV,74777044,SystemVerilog,DouglasNickson_Ex02_MS_SV,8,0,2016-11-25 17:34:24+00:00,[],None
393,https://github.com/laerty/Laerty_Ex01_MB_SV.git,2016-11-22 14:05:49+00:00,Exercício para criar contadores de 4 bits crescentes e decrescentes em System Verilog.,0,laerty/Laerty_Ex01_MB_SV,74478355,SystemVerilog,Laerty_Ex01_MB_SV,243,0,2016-11-22 16:21:00+00:00,[],None
394,https://github.com/rm1096/SystemVerilog.git,2016-12-23 16:36:24+00:00,,0,rm1096/SystemVerilog,77238023,SystemVerilog,SystemVerilog,2,0,2016-12-31 19:54:23+00:00,[],None
395,https://github.com/omkarpradhan/Digital-design-projects.git,2017-02-17 19:40:20+00:00,Digital logic design projects with HDL code,0,omkarpradhan/Digital-design-projects,82331812,SystemVerilog,Digital-design-projects,53,0,2017-02-17 20:08:36+00:00,[],None
396,https://github.com/vasudev287/Rocket_Dosa.git,2016-07-27 03:44:04+00:00,Enna Rascala ,0,vasudev287/Rocket_Dosa,64275001,SystemVerilog,Rocket_Dosa,34,0,2016-07-27 03:45:47+00:00,[],None
397,https://github.com/jpark2383/ECE411-MP3.git,2016-08-18 17:05:20+00:00,ECE411 Processor Project,0,jpark2383/ECE411-MP3,66015756,SystemVerilog,ECE411-MP3,74,0,2016-08-18 17:10:20+00:00,[],None
398,https://github.com/chaolicse/verilog.git,2016-08-18 09:33:23+00:00,,0,chaolicse/verilog,65984616,SystemVerilog,verilog,3319,0,2016-08-18 09:43:03+00:00,[],None
399,https://github.com/umanskky/First.git,2016-08-09 07:37:58+00:00,My first project,0,umanskky/First,65273771,SystemVerilog,First,1,0,2016-08-09 07:48:26+00:00,[],None
400,https://github.com/RodrigoFarias23D/Rodrigo_Ex01_MB_SV.git,2016-11-18 23:11:26+00:00,,0,RodrigoFarias23D/Rodrigo_Ex01_MB_SV,74173713,SystemVerilog,Rodrigo_Ex01_MB_SV,7,0,2016-11-19 18:18:04+00:00,[],None
401,https://github.com/zhl108/CSE-141L.git,2017-01-15 23:54:29+00:00,,2,zhl108/CSE-141L,79067589,SystemVerilog,CSE-141L,26984,0,2020-11-01 11:56:08+00:00,[],None
402,https://github.com/apantol/fir_filter.git,2016-10-09 14:46:21+00:00,,0,apantol/fir_filter,70409536,SystemVerilog,fir_filter,12,0,2016-10-09 14:46:57+00:00,[],None
403,https://github.com/isaiasmtp/Isaias_display7seg.git,2016-11-25 21:06:27+00:00,Projeto em SystemVerilog de um decodificador para display de 7 segmentos.,0,isaiasmtp/Isaias_display7seg,74788106,SystemVerilog,Isaias_display7seg,3,0,2019-05-01 18:40:42+00:00,[],None
404,https://github.com/henry-ns/Henrique_Martins_Ex02_SV.git,2016-12-04 15:17:43+00:00,Exercício 02 de SystemVerilog,0,henry-ns/Henrique_Martins_Ex02_SV,75545354,SystemVerilog,Henrique_Martins_Ex02_SV,7332,0,2020-01-05 01:52:38+00:00,"['exercism-solutions', 'training', 'microelectronics']",None
405,https://github.com/dschlai2/ChristmasLights.git,2016-12-02 03:15:02+00:00,Christmas Light Show -- SystemVerilog code for synthesizing to FPGA,0,dschlai2/ChristmasLights,75356112,SystemVerilog,ChristmasLights,30,0,2016-12-02 03:16:47+00:00,[],None
406,https://github.com/Ranzeus/Decod_7_seg.git,2016-11-26 01:19:15+00:00,Decodificador em SystemVerilog para Um display de 7 Seguimentos,0,Ranzeus/Decod_7_seg,74797221,SystemVerilog,Decod_7_seg,0,0,2020-06-06 18:44:55+00:00,[],None
407,https://github.com/qwerjkl112/cmpen475.git,2016-12-01 00:02:12+00:00,,0,qwerjkl112/cmpen475,75238197,SystemVerilog,cmpen475,612,0,2016-12-01 00:04:59+00:00,[],None
408,https://github.com/maheshbabugorantla/AES128Bit.git,2017-02-08 08:01:09+00:00,This is the Final Project for the ECE 337 Course which contains the AES (Advanced Encryption Standard) with 128 bit Key,0,maheshbabugorantla/AES128Bit,81303653,SystemVerilog,AES128Bit,6466,0,2023-01-28 20:45:13+00:00,[],None
409,https://github.com/zguo16/microprocessor-design-.git,2017-02-08 05:39:42+00:00,"•  Use the tool Altera Quartus as hardware IDE, design and self-test a simple ISA(instruction set architecture),  •   Includes all basic hardware components, like ALU, register files, program counter, memory address register, memory data register, decoder, mux, registers, data path, control unit, top level, comparator, adder, cache, test bench, and unity test assembly code.  •   support up to 20 simple instructions(data movement, ALU operations and change instruction orders) based on LC3 models, e.g: AND, ADD, (immediate and register mode)NOT, TRAP, JSR, JSRR, BR, JMP, SHF, LDI, LDR, STI, STR, LDB, STB",1,zguo16/microprocessor-design-,81292047,SystemVerilog,microprocessor-design-,13,0,2017-02-08 05:41:03+00:00,[],None
410,https://github.com/shpach/SoccerFPGA.git,2017-01-05 01:13:07+00:00,Play soccer on a DE2-115 Board! Has multi-key support for USB keyboards as well as a VGA interface. Game modes can be changed via switches on the board.,0,shpach/SoccerFPGA,78066615,SystemVerilog,SoccerFPGA,13,0,2017-01-05 01:16:19+00:00,[],None
411,https://github.com/rrivg/flappy-bird.git,2017-01-07 00:31:49+00:00,,0,rrivg/flappy-bird,78249149,SystemVerilog,flappy-bird,8,0,2017-01-07 01:12:55+00:00,[],None
412,https://github.com/chkeita/fpga_dac.git,2016-06-19 18:42:19+00:00,,0,chkeita/fpga_dac,61494743,SystemVerilog,fpga_dac,1984,0,2016-06-19 18:50:36+00:00,[],None
413,https://github.com/evaneven/eecs31L_midterm_project.git,2016-10-30 10:51:41+00:00,,0,evaneven/eecs31L_midterm_project,72343737,SystemVerilog,eecs31L_midterm_project,7,0,2019-04-08 08:00:13+00:00,[],None
414,https://github.com/UCI-31L-Fall2016/Sequential-Example.git,2016-11-08 21:36:34+00:00,,1,UCI-31L-Fall2016/Sequential-Example,73229136,SystemVerilog,Sequential-Example,6,0,2016-11-08 21:41:54+00:00,[],None
415,https://github.com/tejchava1460/Evaluation-Project-for-ASIC-FPGA-Design-Engineer.git,2016-07-24 08:23:40+00:00,,1,tejchava1460/Evaluation-Project-for-ASIC-FPGA-Design-Engineer,64055925,SystemVerilog,Evaluation-Project-for-ASIC-FPGA-Design-Engineer,2232,0,2016-07-24 08:46:04+00:00,[],https://api.github.com/licenses/gpl-3.0
416,https://github.com/AstroBoy1/EE-469.git,2016-10-17 21:42:09+00:00,labs and hw,0,AstroBoy1/EE-469,71183752,SystemVerilog,EE-469,11,0,2016-10-17 21:42:44+00:00,[],https://api.github.com/licenses/mit
417,https://github.com/sreelaxmiU/SV-.git,2016-09-20 09:02:19+00:00,,0,sreelaxmiU/SV-,68694070,SystemVerilog,SV-,0,0,2016-09-20 09:03:22+00:00,[],None
418,https://github.com/C-L-G/spi_flash.git,2016-09-30 09:08:59+00:00,spi flash interface x1 x2 x4,2,C-L-G/spi_flash,69652000,SystemVerilog,spi_flash,136,0,2016-09-30 09:13:55+00:00,[],None
419,https://github.com/pbzw/MIPS-Supscalar-Processor.git,2016-10-08 05:07:43+00:00,,0,pbzw/MIPS-Supscalar-Processor,70305485,SystemVerilog,MIPS-Supscalar-Processor,35,0,2016-10-08 05:09:23+00:00,[],None
420,https://github.com/douglasnickson/DouglasNickson_Ex01_MB_SV.git,2016-11-19 00:08:52+00:00,Exercício 01 - SystemVerilog,0,douglasnickson/DouglasNickson_Ex01_MB_SV,74176273,SystemVerilog,DouglasNickson_Ex01_MB_SV,5,0,2016-11-21 02:09:50+00:00,[],None
421,https://github.com/jwmynhier/ece337.git,2016-12-01 20:20:15+00:00,,0,jwmynhier/ece337,75329400,SystemVerilog,ece337,1889,0,2016-12-08 01:20:32+00:00,[],None
422,https://github.com/SemperAnte/gain.git,2016-11-30 10:26:15+00:00,,0,SemperAnte/gain,75176388,SystemVerilog,gain,9,0,2016-11-30 10:27:45+00:00,[],None
423,https://github.com/guilherme27/GuilhermeP_Display7_Seg.git,2016-11-25 16:58:19+00:00,,0,guilherme27/GuilhermeP_Display7_Seg,74775199,SystemVerilog,GuilhermeP_Display7_Seg,0,0,2016-11-25 16:59:49+00:00,[],None
424,https://github.com/nikhilgrover/EE469.git,2017-02-02 03:44:07+00:00,Lab assignments for EE469 at the University of Washington,0,nikhilgrover/EE469,80690745,SystemVerilog,EE469,55,0,2017-02-02 03:46:40+00:00,[],None
425,https://github.com/deterjan/FPGA-Tetris.git,2017-02-04 17:14:24+00:00,tetris in systemverilog on basys3,3,deterjan/FPGA-Tetris,80934610,SystemVerilog,FPGA-Tetris,32,0,2017-02-04 17:15:36+00:00,[],None
426,https://github.com/Manish1509/LayeredSequence.git,2016-12-16 06:57:02+00:00,,0,Manish1509/LayeredSequence,76629919,SystemVerilog,LayeredSequence,13,0,2016-12-16 07:12:46+00:00,[],None
427,https://github.com/tanishq-dubey/ECE411.git,2017-02-17 02:55:37+00:00,Repository for ECE 411 MP Code,1,tanishq-dubey/ECE411,82250498,SystemVerilog,ECE411,37852,0,2020-03-20 09:08:16+00:00,"['verilog', '420', 'fmax']",None
428,https://github.com/MarlonCosta/PID_SHA.git,2017-01-28 01:12:51+00:00,,0,MarlonCosta/PID_SHA,80259176,SystemVerilog,PID_SHA,4076,0,2017-01-28 01:15:02+00:00,[],None
429,https://github.com/HaoWangZ33/ECE437_Computer_Design_and_Prototyping.git,2017-01-20 02:57:49+00:00,Purdue ECE 437 Computer Design and Prototyping,0,HaoWangZ33/ECE437_Computer_Design_and_Prototyping,79519333,SystemVerilog,ECE437_Computer_Design_and_Prototyping,20583,0,2021-03-31 06:55:25+00:00,[],None
430,https://github.com/biyang23456/AWGN.git,2016-06-28 21:23:39+00:00,,0,biyang23456/AWGN,62175257,SystemVerilog,AWGN,4,0,2016-07-10 00:07:59+00:00,[],None
431,https://github.com/uarc/nexys4-u0-32.git,2016-06-30 00:33:51+00:00,The Nexys4 implementation of a u0-32.,0,uarc/nexys4-u0-32,62266903,SystemVerilog,nexys4-u0-32,56,0,2016-06-30 00:55:17+00:00,[],https://api.github.com/licenses/unlicense
432,https://github.com/melt-umn/ableC-regex-lib.git,2016-10-29 11:44:01+00:00,,0,melt-umn/ableC-regex-lib,72281493,SystemVerilog,ableC-regex-lib,28,0,2023-01-16 19:53:24+00:00,[],None
433,https://github.com/DelishusCake/CSE320-Project.git,2016-11-29 16:20:26+00:00,A simple voice recorder for an FPGA written in SystemVerilog. ,0,DelishusCake/CSE320-Project,75099509,SystemVerilog,CSE320-Project,39,0,2017-01-20 19:18:42+00:00,[],None
434,https://github.com/AislanJefferson/Aislan_Ex01_MB_SV.git,2016-11-18 22:49:28+00:00,,0,AislanJefferson/Aislan_Ex01_MB_SV,74172576,SystemVerilog,Aislan_Ex01_MB_SV,3,0,2016-11-18 22:58:00+00:00,[],None
435,https://github.com/henry-ns/Henrique_Martins_Ex01_MB_SV.git,2016-11-18 23:00:26+00:00,Execício 1 de SystemVerilog,0,henry-ns/Henrique_Martins_Ex01_MB_SV,74173148,SystemVerilog,Henrique_Martins_Ex01_MB_SV,7,0,2020-01-05 01:52:44+00:00,"['exercism-solutions', 'training', 'microelectronics']",None
436,https://github.com/gvilardefarias/Gustavo_Ex01_MB_SV.git,2016-11-18 16:29:59+00:00,,0,gvilardefarias/Gustavo_Ex01_MB_SV,74147287,SystemVerilog,Gustavo_Ex01_MB_SV,9,0,2016-11-18 20:31:16+00:00,[],None
437,https://github.com/victtorhugo/Victtorhugo_EX01_MB_SV.git,2016-11-22 12:07:05+00:00,,0,victtorhugo/Victtorhugo_EX01_MB_SV,74468763,SystemVerilog,Victtorhugo_EX01_MB_SV,6085,0,2016-11-22 18:24:11+00:00,[],None
438,https://github.com/AlbertoFelix/Alberto_Display_7_Segmentos.git,2016-11-25 00:26:21+00:00,,0,AlbertoFelix/Alberto_Display_7_Segmentos,74713019,SystemVerilog,Alberto_Display_7_Segmentos,12,0,2016-11-25 22:55:37+00:00,[],None
439,https://github.com/carvalhodj/Maq_Refri.git,2017-01-25 12:32:20+00:00,"Máquina de estados simulando uma máquina de refrigerante, desenvolvida para dsiciplina de Infraestrutura de Hardware, do curso de Bach. em Sistemas de Informação da UFRPE.",0,carvalhodj/Maq_Refri,80012747,SystemVerilog,Maq_Refri,656,0,2020-12-02 15:49:34+00:00,[],None
440,https://github.com/abzain/ECE212.git,2017-01-31 16:18:35+00:00,Digital circuits,0,abzain/ECE212,80537604,SystemVerilog,ECE212,3107,0,2017-02-01 20:53:16+00:00,[],None
441,https://github.com/kkiningh/CESEL.git,2017-01-17 10:23:39+00:00,,0,kkiningh/CESEL,79215821,SystemVerilog,CESEL,3,0,2017-03-17 19:57:32+00:00,[],None
442,https://github.com/p5davis/ECE_111_Projects.git,2017-01-24 19:35:36+00:00,,0,p5davis/ECE_111_Projects,79946593,SystemVerilog,ECE_111_Projects,40,0,2017-01-24 19:46:28+00:00,[],None
443,https://github.com/Xenocidel/Kikei.git,2017-01-21 00:04:48+00:00,ARM Processor developed in EECS 112L Winter 2017,0,Xenocidel/Kikei,79611282,SystemVerilog,Kikei,41940,0,2017-06-25 23:07:53+00:00,[],None
444,https://github.com/su2278370/Halftone.git,2016-12-11 09:49:12+00:00,Low Power Design Homework1 Problem3,0,su2278370/Halftone,76165940,SystemVerilog,Halftone,4,0,2016-12-11 10:06:36+00:00,[],None
445,https://github.com/ssampaths/RTL.git,2016-10-03 18:29:15+00:00,A few examples of RTL designs created by James Schulman,0,ssampaths/RTL,69898700,SystemVerilog,RTL,889,0,2016-10-03 18:29:17+00:00,[],None
