/* Generated by Yosys 0.48+5 (git sha1 7a362f1f7, clang++ 18.1.8 -fPIC -O3) */

(* top =  1  *)
(* src = "generators/generated/verilog_sv2v_clean/Decoder2to4.v:1.1-12.10" *)
module Decoder2to4(clock, reset, io_input, io_output);
  (* src = "generators/generated/verilog_sv2v_clean/Decoder2to4.v:7.8-7.13" *)
  input clock;
  wire clock;
  (* src = "generators/generated/verilog_sv2v_clean/Decoder2to4.v:9.14-9.22" *)
  input [1:0] io_input;
  wire [1:0] io_input;
  (* src = "generators/generated/verilog_sv2v_clean/Decoder2to4.v:10.20-10.29" *)
  output [3:0] io_output;
  wire [3:0] io_output;
  (* src = "generators/generated/verilog_sv2v_clean/Decoder2to4.v:8.8-8.13" *)
  input reset;
  wire reset;
  assign io_output[0] = ~(io_input[1] | io_input[0]);
  assign io_output[1] = io_input[0] & ~(io_input[1]);
  assign io_output[2] = io_input[1] & ~(io_input[0]);
  assign io_output[3] = io_input[1] & io_input[0];
endmodule
