Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date              : Wed Nov 18 11:01:03 2020
| Host              : gorgonzola.cs.cornell.edu running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design            : main
| Device            : xczu3eg-sbva484
| Speed File        : -1  PRODUCTION 1.25 05-09-2019
| Temperature Grade : E
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 101 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 153 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.451        0.000                      0                 6974        0.042        0.000                      0                 6974        2.927        0.000                       0                  3117  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 2.451        0.000                      0                 6974        0.042        0.000                      0                 6974        2.927        0.000                       0                  3117  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        2.451ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.042ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.927ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.451ns  (required time - arrival time)
  Source:                 done_reg9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_21_21/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.571ns (35.145%)  route 2.899ns (64.855%))
  Logic Levels:           11  (CARRY8=4 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.036     0.036    done_reg9/clk
    SLICE_X21Y77         FDRE                                         r  done_reg9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg9/out_reg[0]/Q
                         net (fo=3, routed)           0.198     0.330    fsm12/done_reg9_out
    SLICE_X22Y77         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     0.498 f  fsm12/tmp_int0_addr0[3]_INST_0_i_6/O
                         net (fo=9, routed)           0.345     0.843    fsm8/out_reg[0]_10
    SLICE_X19Y76         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     0.991 f  fsm8/tmp_int0_write_data[31]_INST_0_i_3/O
                         net (fo=8, routed)           0.116     1.107    fsm4/out_reg[1]_2
    SLICE_X18Y76         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.146 r  fsm4/tmp_int0_write_data[31]_INST_0_i_1/O
                         net (fo=160, routed)         0.862     2.008    fsm4/tmp_int0_done_0
    SLICE_X20Y65         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.046 r  fsm4/mem_reg_0_3_0_0_i_14/O
                         net (fo=2, routed)           0.363     2.409    add2/left[4]
    SLICE_X18Y64         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.557 r  add2/mem_reg_0_3_0_0_i_22/O
                         net (fo=1, routed)           0.008     2.565    add2/mem_reg_0_3_0_0_i_22_n_0
    SLICE_X18Y64         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.760 r  add2/mem_reg_0_3_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     2.788    add2/mem_reg_0_3_0_0_i_6_n_0
    SLICE_X18Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     2.885 r  add2/mem_reg_0_3_8_8_i_2/O[1]
                         net (fo=2, routed)           0.363     3.248    add3/tmp_int0_write_data[31]_INST_0_i_2_0[9]
    SLICE_X22Y67         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.397 r  add3/tmp_int0_write_data[15]_INST_0_i_16/O
                         net (fo=1, routed)           0.010     3.407    add3/tmp_int0_write_data[15]_INST_0_i_16_n_0
    SLICE_X22Y67         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.640 r  add3/tmp_int0_write_data[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.668    add3/tmp_int0_write_data[15]_INST_0_i_1_n_0
    SLICE_X22Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.813 r  add3/tmp_int0_write_data[23]_INST_0_i_1/O[5]
                         net (fo=2, routed)           0.331     4.144    fsm6/out[21]
    SLICE_X21Y69         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.115     4.259 r  fsm6/mem_reg_0_3_21_21_i_1__0/O
                         net (fo=1, routed)           0.247     4.506    y1/mem_reg_0_3_21_21/D
    SLICE_X20Y68         RAMS32                                       r  y1/mem_reg_0_3_21_21/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.052     7.052    y1/mem_reg_0_3_21_21/WCLK
    SLICE_X20Y68         RAMS32                                       r  y1/mem_reg_0_3_21_21/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y68         RAMS32 (Setup_B5LUT_SLICEM_CLK_I)
                                                     -0.060     6.957    y1/mem_reg_0_3_21_21/SP
  -------------------------------------------------------------------
                         required time                          6.957    
                         arrival time                          -4.506    
  -------------------------------------------------------------------
                         slack                                  2.451    

Slack (MET) :             2.521ns  (required time - arrival time)
  Source:                 done_reg9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_26_26/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.375ns  (logic 1.461ns (33.394%)  route 2.914ns (66.606%))
  Logic Levels:           12  (CARRY8=5 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.036     0.036    done_reg9/clk
    SLICE_X21Y77         FDRE                                         r  done_reg9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg9/out_reg[0]/Q
                         net (fo=3, routed)           0.198     0.330    fsm12/done_reg9_out
    SLICE_X22Y77         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     0.498 f  fsm12/tmp_int0_addr0[3]_INST_0_i_6/O
                         net (fo=9, routed)           0.345     0.843    fsm8/out_reg[0]_10
    SLICE_X19Y76         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     0.991 f  fsm8/tmp_int0_write_data[31]_INST_0_i_3/O
                         net (fo=8, routed)           0.116     1.107    fsm4/out_reg[1]_2
    SLICE_X18Y76         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.146 r  fsm4/tmp_int0_write_data[31]_INST_0_i_1/O
                         net (fo=160, routed)         0.862     2.008    fsm4/tmp_int0_done_0
    SLICE_X20Y65         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.046 r  fsm4/mem_reg_0_3_0_0_i_14/O
                         net (fo=2, routed)           0.363     2.409    add2/left[4]
    SLICE_X18Y64         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.557 r  add2/mem_reg_0_3_0_0_i_22/O
                         net (fo=1, routed)           0.008     2.565    add2/mem_reg_0_3_0_0_i_22_n_0
    SLICE_X18Y64         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.760 r  add2/mem_reg_0_3_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     2.788    add2/mem_reg_0_3_0_0_i_6_n_0
    SLICE_X18Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_CO[7])
                                                      0.023     2.811 r  add2/mem_reg_0_3_8_8_i_2/CO[7]
                         net (fo=1, routed)           0.028     2.839    add2/mem_reg_0_3_8_8_i_2_n_0
    SLICE_X18Y66         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     2.984 r  add2/mem_reg_0_3_16_16_i_2/O[5]
                         net (fo=2, routed)           0.391     3.375    add3/tmp_int0_write_data[31]_INST_0_i_2_0[21]
    SLICE_X22Y68         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.114     3.489 r  add3/tmp_int0_write_data[23]_INST_0_i_12/O
                         net (fo=1, routed)           0.012     3.501    add3/tmp_int0_write_data[23]_INST_0_i_12_n_0
    SLICE_X22Y68         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.698 r  add3/tmp_int0_write_data[23]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.726    add3/tmp_int0_write_data[23]_INST_0_i_1_n_0
    SLICE_X22Y69         CARRY8 (Prop_CARRY8_SLICEL_CI_O[2])
                                                      0.086     3.812 r  add3/tmp_int0_write_data[31]_INST_0_i_2/O[2]
                         net (fo=2, routed)           0.269     4.081    fsm6/out[26]
    SLICE_X22Y70         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.064     4.145 r  fsm6/mem_reg_0_3_26_26_i_1__0/O
                         net (fo=1, routed)           0.266     4.411    y1/mem_reg_0_3_26_26/D
    SLICE_X24Y69         RAMS32                                       r  y1/mem_reg_0_3_26_26/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.052     7.052    y1/mem_reg_0_3_26_26/WCLK
    SLICE_X24Y69         RAMS32                                       r  y1/mem_reg_0_3_26_26/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X24Y69         RAMS32 (Setup_G6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    y1/mem_reg_0_3_26_26/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.411    
  -------------------------------------------------------------------
                         slack                                  2.521    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_15_15/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.338ns  (logic 1.422ns (32.780%)  route 2.916ns (67.220%))
  Logic Levels:           10  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.037     0.037    fsm8/clk
    SLICE_X20Y77         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y77         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm8/out_reg[2]/Q
                         net (fo=22, routed)          0.190     0.322    fsm8/out_reg_n_0_[2]
    SLICE_X20Y78         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.169     0.491 f  fsm8/out[1]_i_3__4/O
                         net (fo=1, routed)           0.377     0.868    fsm8/out[1]_i_3__4_n_0
    SLICE_X19Y75         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     0.984 r  fsm8/out[1]_i_2__11/O
                         net (fo=12, routed)          0.238     1.222    fsm5/done_reg_2
    SLICE_X18Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     1.261 r  fsm5/mem_reg_0_3_0_0_i_5__2/O
                         net (fo=102, routed)         0.678     1.939    fsm4/mem_reg_0_3_24_24_i_10
    SLICE_X16Y66         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     2.039 r  fsm4/mem_reg_0_3_0_0_i_16__0/O
                         net (fo=2, routed)           0.470     2.509    add2/left[2]
    SLICE_X18Y64         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     2.547 r  add2/mem_reg_0_3_0_0_i_24/O
                         net (fo=1, routed)           0.011     2.558    add2/mem_reg_0_3_0_0_i_24_n_0
    SLICE_X18Y64         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     2.803 r  add2/mem_reg_0_3_0_0_i_6/O[5]
                         net (fo=2, routed)           0.381     3.184    add3/tmp_int0_write_data[31]_INST_0_i_2_0[5]
    SLICE_X22Y66         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.361 r  add3/tmp_int0_write_data[7]_INST_0_i_12/O
                         net (fo=1, routed)           0.012     3.373    add3/tmp_int0_write_data[7]_INST_0_i_12_n_0
    SLICE_X22Y66         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.570 r  add3/tmp_int0_write_data[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.598    add3/tmp_int0_write_data[7]_INST_0_i_1_n_0
    SLICE_X22Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.146     3.744 r  add3/tmp_int0_write_data[15]_INST_0_i_1/O[7]
                         net (fo=2, routed)           0.150     3.894    fsm6/out[15]
    SLICE_X21Y67         LUT3 (Prop_A6LUT_SLICEL_I2_O)
                                                      0.100     3.994 r  fsm6/mem_reg_0_3_15_15_i_1__0/O
                         net (fo=1, routed)           0.381     4.375    y1/mem_reg_0_3_15_15/D
    SLICE_X20Y68         RAMS32                                       r  y1/mem_reg_0_3_15_15/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.052     7.052    y1/mem_reg_0_3_15_15/WCLK
    SLICE_X20Y68         RAMS32                                       r  y1/mem_reg_0_3_15_15/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y68         RAMS32 (Setup_E6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y1/mem_reg_0_3_15_15/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.375    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.556ns  (required time - arrival time)
  Source:                 done_reg9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_22_22/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.340ns  (logic 1.479ns (34.078%)  route 2.861ns (65.922%))
  Logic Levels:           11  (CARRY8=4 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.036     0.036    done_reg9/clk
    SLICE_X21Y77         FDRE                                         r  done_reg9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg9/out_reg[0]/Q
                         net (fo=3, routed)           0.198     0.330    fsm12/done_reg9_out
    SLICE_X22Y77         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     0.498 f  fsm12/tmp_int0_addr0[3]_INST_0_i_6/O
                         net (fo=9, routed)           0.345     0.843    fsm8/out_reg[0]_10
    SLICE_X19Y76         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     0.991 f  fsm8/tmp_int0_write_data[31]_INST_0_i_3/O
                         net (fo=8, routed)           0.116     1.107    fsm4/out_reg[1]_2
    SLICE_X18Y76         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.146 r  fsm4/tmp_int0_write_data[31]_INST_0_i_1/O
                         net (fo=160, routed)         0.862     2.008    fsm4/tmp_int0_done_0
    SLICE_X20Y65         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.046 r  fsm4/mem_reg_0_3_0_0_i_14/O
                         net (fo=2, routed)           0.363     2.409    add2/left[4]
    SLICE_X18Y64         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.557 r  add2/mem_reg_0_3_0_0_i_22/O
                         net (fo=1, routed)           0.008     2.565    add2/mem_reg_0_3_0_0_i_22_n_0
    SLICE_X18Y64         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.760 r  add2/mem_reg_0_3_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     2.788    add2/mem_reg_0_3_0_0_i_6_n_0
    SLICE_X18Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     2.885 r  add2/mem_reg_0_3_8_8_i_2/O[1]
                         net (fo=2, routed)           0.363     3.248    add3/tmp_int0_write_data[31]_INST_0_i_2_0[9]
    SLICE_X22Y67         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.397 r  add3/tmp_int0_write_data[15]_INST_0_i_16/O
                         net (fo=1, routed)           0.010     3.407    add3/tmp_int0_write_data[15]_INST_0_i_16_n_0
    SLICE_X22Y67         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.640 r  add3/tmp_int0_write_data[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.668    add3/tmp_int0_write_data[15]_INST_0_i_1_n_0
    SLICE_X22Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.129     3.797 r  add3/tmp_int0_write_data[23]_INST_0_i_1/O[6]
                         net (fo=2, routed)           0.150     3.947    fsm6/out[22]
    SLICE_X21Y68         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.039     3.986 r  fsm6/mem_reg_0_3_22_22_i_1__0/O
                         net (fo=1, routed)           0.390     4.376    y1/mem_reg_0_3_22_22/D
    SLICE_X20Y68         RAMS32                                       r  y1/mem_reg_0_3_22_22/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.052     7.052    y1/mem_reg_0_3_22_22/WCLK
    SLICE_X20Y68         RAMS32                                       r  y1/mem_reg_0_3_22_22/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y68         RAMS32 (Setup_A6LUT_SLICEM_CLK_I)
                                                     -0.085     6.932    y1/mem_reg_0_3_22_22/SP
  -------------------------------------------------------------------
                         required time                          6.932    
                         arrival time                          -4.376    
  -------------------------------------------------------------------
                         slack                                  2.556    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_13_13/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 1.437ns (33.141%)  route 2.899ns (66.859%))
  Logic Levels:           10  (CARRY8=3 LUT2=1 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.037     0.037    fsm8/clk
    SLICE_X20Y77         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y77         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 r  fsm8/out_reg[2]/Q
                         net (fo=22, routed)          0.190     0.322    fsm8/out_reg_n_0_[2]
    SLICE_X20Y78         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.169     0.491 f  fsm8/out[1]_i_3__4/O
                         net (fo=1, routed)           0.377     0.868    fsm8/out[1]_i_3__4_n_0
    SLICE_X19Y75         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     0.984 r  fsm8/out[1]_i_2__11/O
                         net (fo=12, routed)          0.238     1.222    fsm5/done_reg_2
    SLICE_X18Y74         LUT6 (Prop_F6LUT_SLICEL_I5_O)
                                                      0.039     1.261 r  fsm5/mem_reg_0_3_0_0_i_5__2/O
                         net (fo=102, routed)         0.678     1.939    fsm4/mem_reg_0_3_24_24_i_10
    SLICE_X16Y66         LUT5 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.100     2.039 r  fsm4/mem_reg_0_3_0_0_i_16__0/O
                         net (fo=2, routed)           0.470     2.509    add2/left[2]
    SLICE_X18Y64         LUT6 (Prop_C6LUT_SLICEL_I0_O)
                                                      0.038     2.547 r  add2/mem_reg_0_3_0_0_i_24/O
                         net (fo=1, routed)           0.011     2.558    add2/mem_reg_0_3_0_0_i_24_n_0
    SLICE_X18Y64         CARRY8 (Prop_CARRY8_SLICEL_S[2]_O[5])
                                                      0.245     2.803 r  add2/mem_reg_0_3_0_0_i_6/O[5]
                         net (fo=2, routed)           0.381     3.184    add3/tmp_int0_write_data[31]_INST_0_i_2_0[5]
    SLICE_X22Y66         LUT6 (Prop_F6LUT_SLICEL_I1_O)
                                                      0.177     3.361 r  add3/tmp_int0_write_data[7]_INST_0_i_12/O
                         net (fo=1, routed)           0.012     3.373    add3/tmp_int0_write_data[7]_INST_0_i_12_n_0
    SLICE_X22Y66         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.197     3.570 r  add3/tmp_int0_write_data[7]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.598    add3/tmp_int0_write_data[7]_INST_0_i_1_n_0
    SLICE_X22Y67         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.145     3.743 r  add3/tmp_int0_write_data[15]_INST_0_i_1/O[5]
                         net (fo=2, routed)           0.207     3.950    fsm6/out[13]
    SLICE_X21Y67         LUT3 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.116     4.066 r  fsm6/mem_reg_0_3_13_13_i_1__0/O
                         net (fo=1, routed)           0.307     4.373    y1/mem_reg_0_3_13_13/D
    SLICE_X20Y68         RAMS32                                       r  y1/mem_reg_0_3_13_13/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.052     7.052    y1/mem_reg_0_3_13_13/WCLK
    SLICE_X20Y68         RAMS32                                       r  y1/mem_reg_0_3_13_13/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y68         RAMS32 (Setup_F6LUT_SLICEM_CLK_I)
                                                     -0.087     6.930    y1/mem_reg_0_3_13_13/SP
  -------------------------------------------------------------------
                         required time                          6.930    
                         arrival time                          -4.373    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.557ns  (required time - arrival time)
  Source:                 done_reg17/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_00/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.425ns  (logic 1.077ns (24.339%)  route 3.348ns (75.661%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.036     0.036    done_reg17/clk
    SLICE_X25Y77         FDRE                                         r  done_reg17/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg17/out_reg[0]/Q
                         net (fo=4, routed)           0.304     0.436    fsm12/done_reg17_out
    SLICE_X22Y78         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.629 r  fsm12/x_int0_addr0[3]_INST_0_i_4/O
                         net (fo=12, routed)          0.288     0.917    fsm10/out_reg[0]_9
    SLICE_X26Y78         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     1.030 f  fsm10/out[1]_i_3__5/O
                         net (fo=3, routed)           0.133     1.163    fsm9/out_reg[0]_19
    SLICE_X26Y78         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     1.339 r  fsm9/out[31]_i_4/O
                         net (fo=53, routed)          0.304     1.643    fsm11/mem_reg[7][3][31]_1
    SLICE_X24Y75         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.825 f  fsm11/mem[7][0][31]_i_16/O
                         net (fo=5, routed)           0.269     2.094    fsm11/mem[7][0][31]_i_16_n_0
    SLICE_X23Y74         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     2.194 r  fsm11/mem[7][3][31]_i_4/O
                         net (fo=72, routed)          1.151     3.345    A0_0/out[31]_i_6__0_0
    SLICE_X14Y63         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.386 r  A0_0/out[3]_i_9/O
                         net (fo=1, routed)           0.358     3.744    A0_0/out[3]_i_9_n_0
    SLICE_X15Y63         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     3.807 r  A0_0/out[3]_i_3__4/O
                         net (fo=3, routed)           0.464     4.271    A0_0/out[3]_i_3__4_n_0
    SLICE_X20Y63         LUT6 (Prop_C6LUT_SLICEM_I3_O)
                                                      0.113     4.384 r  A0_0/out[3]_i_1__4/O
                         net (fo=1, routed)           0.077     4.461    A_read1_00/D[3]
    SLICE_X20Y63         FDRE                                         r  A_read1_00/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.026     7.026    A_read1_00/clk
    SLICE_X20Y63         FDRE                                         r  A_read1_00/out_reg[3]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X20Y63         FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027     7.018    A_read1_00/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.461    
  -------------------------------------------------------------------
                         slack                                  2.557    

Slack (MET) :             2.558ns  (required time - arrival time)
  Source:                 done_reg17/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_00/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.143ns (25.842%)  route 3.280ns (74.158%))
  Logic Levels:           8  (LUT5=2 LUT6=6)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.036     0.036    done_reg17/clk
    SLICE_X25Y77         FDRE                                         r  done_reg17/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y77         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg17/out_reg[0]/Q
                         net (fo=4, routed)           0.304     0.436    fsm12/done_reg17_out
    SLICE_X22Y78         LUT5 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.193     0.629 r  fsm12/x_int0_addr0[3]_INST_0_i_4/O
                         net (fo=12, routed)          0.288     0.917    fsm10/out_reg[0]_9
    SLICE_X26Y78         LUT6 (Prop_C6LUT_SLICEL_I1_O)
                                                      0.113     1.030 f  fsm10/out[1]_i_3__5/O
                         net (fo=3, routed)           0.133     1.163    fsm9/out_reg[0]_19
    SLICE_X26Y78         LUT6 (Prop_E6LUT_SLICEL_I4_O)
                                                      0.176     1.339 r  fsm9/out[31]_i_4/O
                         net (fo=53, routed)          0.304     1.643    fsm11/mem_reg[7][3][31]_1
    SLICE_X24Y75         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.182     1.825 f  fsm11/mem[7][0][31]_i_16/O
                         net (fo=5, routed)           0.269     2.094    fsm11/mem[7][0][31]_i_16_n_0
    SLICE_X23Y74         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.100     2.194 r  fsm11/mem[7][3][31]_i_4/O
                         net (fo=72, routed)          1.151     3.345    A0_0/out[31]_i_6__0_0
    SLICE_X14Y63         LUT6 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.041     3.386 r  A0_0/out[3]_i_9/O
                         net (fo=1, routed)           0.358     3.744    A0_0/out[3]_i_9_n_0
    SLICE_X15Y63         LUT5 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.063     3.807 r  A0_0/out[3]_i_3__4/O
                         net (fo=3, routed)           0.413     4.220    A0_0/out[3]_i_3__4_n_0
    SLICE_X21Y63         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.179     4.399 r  A0_0/out[3]_i_1__3/O
                         net (fo=1, routed)           0.060     4.459    A_read0_00/D[3]
    SLICE_X21Y63         FDRE                                         r  A_read0_00/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.025     7.025    A_read0_00/clk
    SLICE_X21Y63         FDRE                                         r  A_read0_00/out_reg[3]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X21Y63         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_read0_00/out_reg[3]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.459    
  -------------------------------------------------------------------
                         slack                                  2.558    

Slack (MET) :             2.581ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read1_10/out_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.399ns  (logic 1.002ns (22.778%)  route 3.397ns (77.222%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.025ns = ( 7.025 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.037     0.037    fsm8/clk
    SLICE_X20Y77         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y77         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm8/out_reg[2]/Q
                         net (fo=22, routed)          0.190     0.322    fsm8/out_reg_n_0_[2]
    SLICE_X20Y78         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.169     0.491 r  fsm8/out[1]_i_3__4/O
                         net (fo=1, routed)           0.377     0.868    fsm8/out[1]_i_3__4_n_0
    SLICE_X19Y75         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     0.984 f  fsm8/out[1]_i_2__11/O
                         net (fo=12, routed)          0.310     1.294    fsm7/out_reg[1]_4
    SLICE_X17Y74         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.408 f  fsm7/out[31]_i_1__12/O
                         net (fo=40, routed)          0.605     2.013    fsm7/y0_10_write_en
    SLICE_X21Y73         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.191 f  fsm7/mem_reg_0_3_0_0_i_17/O
                         net (fo=1, routed)           0.099     2.290    fsm11/mem_reg_0_3_0_0_i_4_2
    SLICE_X21Y72         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     2.353 f  fsm11/mem_reg_0_3_0_0_i_8/O
                         net (fo=3, routed)           0.163     2.516    fsm11/mem_reg_0_3_0_0_i_8_n_0
    SLICE_X22Y73         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     2.632 r  fsm11/out[31]_i_6/O
                         net (fo=36, routed)          0.892     3.524    A0_1/A0_1_addr1[1]
    SLICE_X20Y91         LUT6 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.151     3.675 r  A0_1/out[30]_i_1/O
                         net (fo=3, routed)           0.761     4.436    A_read1_10/A0_1_read_data[30]
    SLICE_X17Y71         FDRE                                         r  A_read1_10/out_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.025     7.025    A_read1_10/clk
    SLICE_X17Y71         FDRE                                         r  A_read1_10/out_reg[30]/C
                         clock pessimism              0.000     7.025    
                         clock uncertainty           -0.035     6.990    
    SLICE_X17Y71         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.027     7.017    A_read1_10/out_reg[30]
  -------------------------------------------------------------------
                         required time                          7.017    
                         arrival time                          -4.436    
  -------------------------------------------------------------------
                         slack                                  2.581    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 done_reg9/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            y1/mem_reg_0_3_19_19/SP/I
                            (rising edge-triggered cell RAMS32 clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.303ns  (logic 1.455ns (33.814%)  route 2.848ns (66.186%))
  Logic Levels:           11  (CARRY8=4 LUT3=1 LUT5=3 LUT6=3)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.052ns = ( 7.052 - 7.000 ) 
    Source Clock Delay      (SCD):    0.036ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.036     0.036    done_reg9/clk
    SLICE_X21Y77         FDRE                                         r  done_reg9/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y77         FDRE (Prop_EFF_SLICEL_C_Q)
                                                      0.096     0.132 f  done_reg9/out_reg[0]/Q
                         net (fo=3, routed)           0.198     0.330    fsm12/done_reg9_out
    SLICE_X22Y77         LUT5 (Prop_C5LUT_SLICEL_I0_O)
                                                      0.168     0.498 f  fsm12/tmp_int0_addr0[3]_INST_0_i_6/O
                         net (fo=9, routed)           0.345     0.843    fsm8/out_reg[0]_10
    SLICE_X19Y76         LUT6 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.148     0.991 f  fsm8/tmp_int0_write_data[31]_INST_0_i_3/O
                         net (fo=8, routed)           0.116     1.107    fsm4/out_reg[1]_2
    SLICE_X18Y76         LUT5 (Prop_E6LUT_SLICEL_I1_O)
                                                      0.039     1.146 r  fsm4/tmp_int0_write_data[31]_INST_0_i_1/O
                         net (fo=160, routed)         0.862     2.008    fsm4/tmp_int0_done_0
    SLICE_X20Y65         LUT5 (Prop_F6LUT_SLICEM_I3_O)
                                                      0.038     2.046 r  fsm4/mem_reg_0_3_0_0_i_14/O
                         net (fo=2, routed)           0.363     2.409    add2/left[4]
    SLICE_X18Y64         LUT6 (Prop_E6LUT_SLICEL_I0_O)
                                                      0.148     2.557 r  add2/mem_reg_0_3_0_0_i_22/O
                         net (fo=1, routed)           0.008     2.565    add2/mem_reg_0_3_0_0_i_22_n_0
    SLICE_X18Y64         CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.195     2.760 r  add2/mem_reg_0_3_0_0_i_6/CO[7]
                         net (fo=1, routed)           0.028     2.788    add2/mem_reg_0_3_0_0_i_6_n_0
    SLICE_X18Y65         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.097     2.885 r  add2/mem_reg_0_3_8_8_i_2/O[1]
                         net (fo=2, routed)           0.363     3.248    add3/tmp_int0_write_data[31]_INST_0_i_2_0[9]
    SLICE_X22Y67         LUT6 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.149     3.397 r  add3/tmp_int0_write_data[15]_INST_0_i_16/O
                         net (fo=1, routed)           0.010     3.407    add3/tmp_int0_write_data[15]_INST_0_i_16_n_0
    SLICE_X22Y67         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.233     3.640 r  add3/tmp_int0_write_data[15]_INST_0_i_1/CO[7]
                         net (fo=1, routed)           0.028     3.668    add3/tmp_int0_write_data[15]_INST_0_i_1_n_0
    SLICE_X22Y68         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.104     3.772 r  add3/tmp_int0_write_data[23]_INST_0_i_1/O[3]
                         net (fo=2, routed)           0.196     3.968    fsm6/out[19]
    SLICE_X21Y69         LUT3 (Prop_B6LUT_SLICEL_I2_O)
                                                      0.040     4.008 r  fsm6/mem_reg_0_3_19_19_i_1__0/O
                         net (fo=1, routed)           0.331     4.339    y1/mem_reg_0_3_19_19/D
    SLICE_X20Y68         RAMS32                                       r  y1/mem_reg_0_3_19_19/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.052     7.052    y1/mem_reg_0_3_19_19/WCLK
    SLICE_X20Y68         RAMS32                                       r  y1/mem_reg_0_3_19_19/SP/CLK
                         clock pessimism              0.000     7.052    
                         clock uncertainty           -0.035     7.017    
    SLICE_X20Y68         RAMS32 (Setup_C6LUT_SLICEM_CLK_I)
                                                     -0.086     6.931    y1/mem_reg_0_3_19_19/SP
  -------------------------------------------------------------------
                         required time                          6.931    
                         arrival time                          -4.339    
  -------------------------------------------------------------------
                         slack                                  2.592    

Slack (MET) :             2.592ns  (required time - arrival time)
  Source:                 fsm8/out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            A_read0_10/out_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk rise@7.000ns - clk rise@0.000ns)
  Data Path Delay:        4.389ns  (logic 0.891ns (20.301%)  route 3.498ns (79.699%))
  Logic Levels:           7  (LUT2=1 LUT6=6)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.026ns = ( 7.026 - 7.000 ) 
    Source Clock Delay      (SCD):    0.037ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.037     0.037    fsm8/clk
    SLICE_X20Y77         FDRE                                         r  fsm8/out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y77         FDRE (Prop_HFF2_SLICEM_C_Q)
                                                      0.095     0.132 f  fsm8/out_reg[2]/Q
                         net (fo=22, routed)          0.190     0.322    fsm8/out_reg_n_0_[2]
    SLICE_X20Y78         LUT2 (Prop_C5LUT_SLICEM_I1_O)
                                                      0.169     0.491 r  fsm8/out[1]_i_3__4/O
                         net (fo=1, routed)           0.377     0.868    fsm8/out[1]_i_3__4_n_0
    SLICE_X19Y75         LUT6 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.116     0.984 f  fsm8/out[1]_i_2__11/O
                         net (fo=12, routed)          0.310     1.294    fsm7/out_reg[1]_4
    SLICE_X17Y74         LUT6 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.114     1.408 f  fsm7/out[31]_i_1__12/O
                         net (fo=40, routed)          0.605     2.013    fsm7/y0_10_write_en
    SLICE_X21Y73         LUT6 (Prop_G6LUT_SLICEL_I0_O)
                                                      0.178     2.191 f  fsm7/mem_reg_0_3_0_0_i_17/O
                         net (fo=1, routed)           0.099     2.290    fsm11/mem_reg_0_3_0_0_i_4_2
    SLICE_X21Y72         LUT6 (Prop_C6LUT_SLICEL_I4_O)
                                                      0.063     2.353 f  fsm11/mem_reg_0_3_0_0_i_8/O
                         net (fo=3, routed)           0.163     2.516    fsm11/mem_reg_0_3_0_0_i_8_n_0
    SLICE_X22Y73         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.116     2.632 r  fsm11/out[31]_i_6/O
                         net (fo=36, routed)          0.821     3.453    A0_1/A0_1_addr1[1]
    SLICE_X22Y91         LUT6 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.040     3.493 r  A0_1/out[26]_i_1/O
                         net (fo=3, routed)           0.933     4.426    A_read0_10/A0_1_read_data[26]
    SLICE_X29Y71         FDRE                                         r  A_read0_10/out_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.000     7.000 r  
                                                      0.000     7.000 r  clk (IN)
                         net (fo=3180, unset)         0.026     7.026    A_read0_10/clk
    SLICE_X29Y71         FDRE                                         r  A_read0_10/out_reg[26]/C
                         clock pessimism              0.000     7.026    
                         clock uncertainty           -0.035     6.991    
    SLICE_X29Y71         FDRE (Setup_CFF2_SLICEM_C_D)
                                                      0.027     7.018    A_read0_10/out_reg[26]
  -------------------------------------------------------------------
                         required time                          7.018    
                         arrival time                          -4.426    
  -------------------------------------------------------------------
                         slack                                  2.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg1/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg1/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    par_done_reg1/clk
    SLICE_X25Y73         FDRE                                         r  par_done_reg1/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y73         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg1/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset/par_done_reg1_out
    SLICE_X25Y73         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset/out[0]_i_1__29/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg1/out_reg[0]_0
    SLICE_X25Y73         FDRE                                         r  par_done_reg1/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    par_done_reg1/clk
    SLICE_X25Y73         FDRE                                         r  par_done_reg1/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y73         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg1/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 par_done_reg17/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg17/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.094ns  (logic 0.054ns (57.447%)  route 0.040ns (42.553%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    par_done_reg17/clk
    SLICE_X18Y73         FDRE                                         r  par_done_reg17/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg17/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.076    par_reset5/par_done_reg17_out
    SLICE_X18Y73         LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.015     0.091 r  par_reset5/out[0]_i_1__59/O
                         net (fo=1, routed)           0.015     0.106    par_done_reg17/out_reg[0]_0
    SLICE_X18Y73         FDRE                                         r  par_done_reg17/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    par_done_reg17/clk
    SLICE_X18Y73         FDRE                                         r  par_done_reg17/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X18Y73         FDRE (Hold_BFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg17/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.106    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 cond_computed0/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_computed0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.053ns (55.208%)  route 0.043ns (44.792%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    cond_computed0/clk
    SLICE_X25Y75         FDRE                                         r  cond_computed0/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y75         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 r  cond_computed0/out_reg[0]/Q
                         net (fo=6, routed)           0.027     0.078    fsm1/cond_computed0_out
    SLICE_X25Y75         LUT4 (Prop_D6LUT_SLICEL_I3_O)
                                                      0.014     0.092 r  fsm1/out[0]_i_1__24/O
                         net (fo=1, routed)           0.016     0.108    cond_computed0/out_reg[0]_0
    SLICE_X25Y75         FDRE                                         r  cond_computed0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    cond_computed0/clk
    SLICE_X25Y75         FDRE                                         r  cond_computed0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y75         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_computed0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.108    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 par_done_reg15/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg15/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.096ns  (logic 0.054ns (56.250%)  route 0.042ns (43.750%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.013ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.013     0.013    par_done_reg15/clk
    SLICE_X18Y73         FDRE                                         r  par_done_reg15/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y73         FDRE (Prop_HFF_SLICEL_C_Q)
                                                      0.039     0.052 r  par_done_reg15/out_reg[0]/Q
                         net (fo=3, routed)           0.025     0.077    par_reset5/par_done_reg15_out
    SLICE_X18Y73         LUT4 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.015     0.092 r  par_reset5/out[0]_i_1__57/O
                         net (fo=1, routed)           0.017     0.109    par_done_reg15/out_reg[0]_1
    SLICE_X18Y73         FDRE                                         r  par_done_reg15/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.019     0.019    par_done_reg15/clk
    SLICE_X18Y73         FDRE                                         r  par_done_reg15/out_reg[0]/C
                         clock pessimism              0.000     0.019    
    SLICE_X18Y73         FDRE (Hold_HFF_SLICEL_C_D)
                                                      0.046     0.065    par_done_reg15/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.065    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 done_reg11/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            cond_stored11/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    done_reg11/clk
    SLICE_X27Y75         FDRE                                         r  done_reg11/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_BFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg11/out_reg[0]/Q
                         net (fo=6, routed)           0.028     0.079    done_reg11/done_reg11_out
    SLICE_X27Y75         LUT4 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  done_reg11/out[0]_i_1__70/O
                         net (fo=1, routed)           0.016     0.109    cond_stored11/out_reg[0]_0
    SLICE_X27Y75         FDRE                                         r  cond_stored11/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    cond_stored11/clk
    SLICE_X27Y75         FDRE                                         r  cond_stored11/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y75         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    cond_stored11/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 mult_pipe3/out_tmp_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            mult_pipe3/out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.099ns  (logic 0.040ns (40.404%)  route 0.059ns (59.596%))
  Logic Levels:           0  
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.019ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    mult_pipe3/clk
    SLICE_X17Y65         FDRE                                         r  mult_pipe3/out_tmp_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y65         FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.040     0.052 r  mult_pipe3/out_tmp_reg[10]/Q
                         net (fo=1, routed)           0.059     0.111    mult_pipe3/p_1_in[10]
    SLICE_X17Y64         FDRE                                         r  mult_pipe3/out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.019     0.019    mult_pipe3/clk
    SLICE_X17Y64         FDRE                                         r  mult_pipe3/out_reg[10]/C
                         clock pessimism              0.000     0.019    
    SLICE_X17Y64         FDRE (Hold_EFF2_SLICEL_C_D)
                                                      0.047     0.066    mult_pipe3/out_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.066    
                         arrival time                           0.111    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.045ns  (arrival time - required time)
  Source:                 par_done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_reset0/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.097ns  (logic 0.053ns (54.639%)  route 0.044ns (45.361%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    par_done_reg2/clk
    SLICE_X23Y80         FDRE                                         r  par_done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y80         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg2/out_reg[0]/Q
                         net (fo=4, routed)           0.028     0.079    fsm/par_done_reg2_out
    SLICE_X23Y80         LUT6 (Prop_D6LUT_SLICEL_I0_O)
                                                      0.014     0.093 r  fsm/out[0]_i_1__37/O
                         net (fo=1, routed)           0.016     0.109    par_reset0/out_reg[0]_0
    SLICE_X23Y80         FDRE                                         r  par_reset0/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    par_reset0/clk
    SLICE_X23Y80         FDRE                                         r  par_reset0/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y80         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    par_reset0/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.109    
  -------------------------------------------------------------------
                         slack                                  0.045    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg2/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg2/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    par_done_reg2/clk
    SLICE_X23Y80         FDRE                                         r  par_done_reg2/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y80         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg2/out_reg[0]/Q
                         net (fo=4, routed)           0.028     0.079    fsm/par_done_reg2_out
    SLICE_X23Y80         LUT6 (Prop_C6LUT_SLICEL_I5_O)
                                                      0.014     0.093 r  fsm/out[0]_i_1__38/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg2/out_reg[0]_0
    SLICE_X23Y80         FDRE                                         r  par_done_reg2/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    par_done_reg2/clk
    SLICE_X23Y80         FDRE                                         r  par_done_reg2/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X23Y80         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg2/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 par_done_reg22/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            par_done_reg22/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    par_done_reg22/clk
    SLICE_X27Y75         FDRE                                         r  par_done_reg22/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y75         FDRE (Prop_CFF_SLICEL_C_Q)
                                                      0.039     0.051 r  par_done_reg22/out_reg[0]/Q
                         net (fo=5, routed)           0.028     0.079    par_reset7/par_done_reg22_out
    SLICE_X27Y75         LUT4 (Prop_C6LUT_SLICEL_I3_O)
                                                      0.014     0.093 r  par_reset7/out[0]_i_1__73/O
                         net (fo=1, routed)           0.017     0.110    par_done_reg22/out_reg[0]_1
    SLICE_X27Y75         FDRE                                         r  par_done_reg22/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    par_done_reg22/clk
    SLICE_X27Y75         FDRE                                         r  par_done_reg22/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X27Y75         FDRE (Hold_CFF_SLICEL_C_D)
                                                      0.046     0.064    par_done_reg22/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 done_reg/out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            done_reg/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.098ns  (logic 0.053ns (54.082%)  route 0.045ns (45.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.018ns
    Source Clock Delay      (SCD):    0.012ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.012     0.012    done_reg/clk
    SLICE_X25Y72         FDRE                                         r  done_reg/out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y72         FDRE (Prop_DFF_SLICEL_C_Q)
                                                      0.039     0.051 f  done_reg/out_reg[0]/Q
                         net (fo=7, routed)           0.029     0.080    y0/done_reg_out
    SLICE_X25Y72         LUT6 (Prop_D6LUT_SLICEL_I4_O)
                                                      0.014     0.094 r  y0/out[0]_i_1__23/O
                         net (fo=1, routed)           0.016     0.110    done_reg/out_reg[0]_0
    SLICE_X25Y72         FDRE                                         r  done_reg/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3180, unset)         0.018     0.018    done_reg/clk
    SLICE_X25Y72         FDRE                                         r  done_reg/out_reg[0]/C
                         clock pessimism              0.000     0.018    
    SLICE_X25Y72         FDRE (Hold_DFF_SLICEL_C_D)
                                                      0.046     0.064    done_reg/out_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.064    
                         arrival time                           0.110    
  -------------------------------------------------------------------
                         slack                                  0.046    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y72  x0/mem_reg_0_3_0_0/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y72  x0/mem_reg_0_3_10_10/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y72  x0/mem_reg_0_3_11_11/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y72  x0/mem_reg_0_3_12_12/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y72  x0/mem_reg_0_3_13_13/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y72  x0/mem_reg_0_3_14_14/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y72  x0/mem_reg_0_3_15_15/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y72  x0/mem_reg_0_3_16_16/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y72  x0/mem_reg_0_3_17_17/SP/CLK
Min Period        n/a     RAMS32/CLK  n/a            1.146         7.000       5.854      SLICE_X28Y72  x0/mem_reg_0_3_18_18/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_10_10/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_11_11/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_12_12/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_13_13/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_14_14/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_15_15/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_16_16/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_17_17/SP/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_18_18/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_10_10/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_11_11/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_12_12/SP/CLK
High Pulse Width  Slow    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_13_13/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.573         3.500       2.927      SLICE_X28Y72  x0/mem_reg_0_3_13_13/SP/CLK



