

================================================================
== Vivado HLS Report for 'frameSIPO'
================================================================
* Date:           Fri Sep  2 11:54:00 2016

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        pie_hls
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      7.70|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 1
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 2
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
* FSM state operations: 

 <State 1>: 7.70ns
ST_1: tmp [1/1] 0.00ns
codeRepl:9  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i8P.i2P(i8* %inData_V_data_V, i2* %inData_V_user_V, i32 1)

ST_1: stg_4 [1/1] 0.00ns
codeRepl:10  br i1 %tmp, label %0, label %._crit_edge90

ST_1: CNT_STATE_load [1/1] 0.00ns
:0  %CNT_STATE_load = load i1* @CNT_STATE, align 1

ST_1: byte_cnt_load [1/1] 0.00ns
:1  %byte_cnt_load = load i32* @byte_cnt, align 4

ST_1: empty [1/1] 0.00ns
:2  %empty = call { i8, i2 } @_ssdm_op_Read.axis.volatile.i8P.i2P(i8* %inData_V_data_V, i2* %inData_V_user_V)

ST_1: tmp_data_V [1/1] 0.00ns
:3  %tmp_data_V = extractvalue { i8, i2 } %empty, 0

ST_1: stg_9 [1/1] 0.00ns
:4  br i1 %CNT_STATE_load, label %3, label %1

ST_1: tmp_3 [1/1] 2.00ns
:0  %tmp_3 = icmp eq i8 %tmp_data_V, -43

ST_1: stg_11 [1/1] 1.57ns
:1  br i1 %tmp_3, label %mergeST, label %2

ST_1: stg_12 [1/1] 1.57ns
:0  store i32 0, i32* @byte_cnt, align 4

ST_1: stg_13 [1/1] 1.57ns
:1  br label %mergeST

ST_1: tmp_5 [1/1] 2.44ns
:0  %tmp_5 = add nsw i32 %byte_cnt_load, 1

ST_1: stg_15 [1/1] 1.57ns
:1  store i32 %tmp_5, i32* @byte_cnt, align 4

ST_1: tmp_6 [1/1] 2.52ns
:2  %tmp_6 = icmp slt i32 %tmp_5, 7

ST_1: stg_17 [1/1] 0.00ns
:4  br i1 %tmp_6, label %4, label %5

ST_1: tmp_9 [1/1] 2.52ns
:0  %tmp_9 = icmp slt i32 %tmp_5, 13

ST_1: stg_19 [1/1] 0.00ns
:2  br i1 %tmp_9, label %6, label %7

ST_1: tmp_2 [1/1] 2.52ns
:0  %tmp_2 = icmp eq i32 %tmp_5, 13

ST_1: stg_21 [1/1] 0.00ns
:2  br i1 %tmp_2, label %8, label %9

ST_1: tmp_4 [1/1] 2.52ns
:0  %tmp_4 = icmp eq i32 %tmp_5, 14

ST_1: stg_23 [1/1] 1.57ns
:1  br i1 %tmp_4, label %10, label %mergeST

ST_1: stg_24 [1/1] 1.57ns
:3  br label %mergeST

ST_1: stg_25 [1/1] 1.57ns
:2  br label %mergeST

ST_1: tmp_28 [1/1] 0.00ns
:0  %tmp_28 = trunc i32 %tmp_5 to i4

ST_1: tmp_s [1/1] 0.00ns
:1  %tmp_s = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_28, i3 0)

ST_1: Hi_assign_1 [1/1] 1.72ns
:2  %Hi_assign_1 = sub i7 -25, %tmp_s

ST_1: Lo_assign_1 [1/1] 1.72ns
:3  %Lo_assign_1 = sub i7 -32, %tmp_s

ST_1: tmp_29 [1/1] 1.97ns
:5  %tmp_29 = icmp ugt i7 %Lo_assign_1, %Hi_assign_1

ST_1: tmp_30 [1/1] 0.00ns
:6  %tmp_30 = trunc i7 %Lo_assign_1 to i6

ST_1: tmp_31 [1/1] 0.00ns
:7  %tmp_31 = trunc i7 %Hi_assign_1 to i6

ST_1: stg_33 [1/1] 1.57ns
:27  br label %mergeST

ST_1: tmp_1 [1/1] 0.00ns
:0  %tmp_1 = shl i32 %tmp_5, 3

ST_1: Hi_assign [1/1] 2.44ns
:1  %Hi_assign = sub i32 55, %tmp_1

ST_1: Lo_assign [1/1] 2.44ns
:2  %Lo_assign = sub i32 48, %tmp_1

ST_1: tmp_8 [1/1] 0.00ns
:5  %tmp_8 = trunc i32 %Lo_assign to i6

ST_1: tmp_10 [1/1] 0.00ns
:6  %tmp_10 = trunc i32 %Hi_assign to i6

ST_1: stg_39 [1/1] 1.57ns
:26  br label %mergeST

ST_1: CNT_STATE_new_4 [1/1] 0.00ns
mergeST:0  %CNT_STATE_new_4 = phi i1 [ false, %2 ], [ true, %1 ], [ true, %6 ], [ true, %10 ], [ false, %9 ], [ true, %8 ], [ true, %4 ]

ST_1: stg_41 [1/1] 0.00ns
mergeST:1  store i1 %CNT_STATE_new_4, i1* @CNT_STATE, align 1


 <State 2>: 6.98ns
ST_2: stg_42 [1/1] 0.00ns
codeRepl:0  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inData_V_data_V), !map !61

ST_2: stg_43 [1/1] 0.00ns
codeRepl:1  call void (...)* @_ssdm_op_SpecBitsMap(i2* %inData_V_user_V), !map !65

ST_2: stg_44 [1/1] 0.00ns
codeRepl:2  call void (...)* @_ssdm_op_SpecBitsMap(i48* %headerData_V_src_MAC_V), !map !69

ST_2: stg_45 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i48* %headerData_V_dest_MAC_V), !map !73

ST_2: stg_46 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i16* %headerData_V_ethertype_V), !map !77

ST_2: stg_47 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecTopModule([10 x i8]* @frameSIPO_str) nounwind

ST_2: stg_48 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecInterface(i8* %inData_V_data_V, i2* %inData_V_user_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_49 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i48* %headerData_V_src_MAC_V, i48* %headerData_V_dest_MAC_V, i16* %headerData_V_ethertype_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: stg_50 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 2, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_2: p_Val2_s [1/1] 0.00ns
:3  %p_Val2_s = load i48* @curr_header_dest_MAC_V, align 8

ST_2: p_Val2_3 [1/1] 0.00ns
:1  %p_Val2_3 = load i48* @curr_header_src_MAC_V, align 8

ST_2: p_Val2_2 [1/1] 0.00ns
:1  %p_Val2_2 = load i16* @curr_header_ethertype_V, align 2

ST_2: p_Result_4 [1/1] 0.00ns
:0  %p_Result_4 = call i16 @llvm.part.set.i16.i8(i16 %p_Val2_2, i8 %tmp_data_V, i32 0, i32 7)

ST_2: stg_55 [1/1] 1.57ns
:1  store i16 %p_Result_4, i16* @curr_header_ethertype_V, align 8

ST_2: stg_56 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.axis.volatile.i48P.i48P.i16P(i48* %headerData_V_src_MAC_V, i48* %headerData_V_dest_MAC_V, i16* %headerData_V_ethertype_V, i48 %p_Val2_3, i48 %p_Val2_s, i16 %p_Result_4)

ST_2: p_Result_2 [1/1] 0.00ns
:0  %p_Result_2 = call i16 @llvm.part.set.i16.i8(i16 %p_Val2_2, i8 %tmp_data_V, i32 8, i32 15)

ST_2: stg_58 [1/1] 1.57ns
:1  store i16 %p_Result_2, i16* @curr_header_ethertype_V, align 8

ST_2: loc_V_1 [1/1] 0.00ns (grouped into LUT with out node tmp_40)
:4  %loc_V_1 = zext i8 %tmp_data_V to i48

ST_2: tmp_32 [1/1] 1.72ns
:8  %tmp_32 = sub i6 -17, %tmp_30

ST_2: tmp_33 [1/1] 0.00ns (grouped into LUT with out node tmp_36)
:9  %tmp_33 = select i1 %tmp_29, i6 %tmp_30, i6 %tmp_31

ST_2: tmp_34 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
:10  %tmp_34 = select i1 %tmp_29, i6 %tmp_31, i6 %tmp_30

ST_2: tmp_35 [1/1] 0.00ns (grouped into LUT with out node tmp_40)
:11  %tmp_35 = select i1 %tmp_29, i6 %tmp_32, i6 %tmp_30

ST_2: tmp_36 [1/1] 1.72ns (out node of the LUT)
:12  %tmp_36 = sub i6 -17, %tmp_33

ST_2: tmp_37 [1/1] 0.00ns (grouped into LUT with out node tmp_40)
:13  %tmp_37 = zext i6 %tmp_35 to i48

ST_2: tmp_38 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
:14  %tmp_38 = zext i6 %tmp_34 to i48

ST_2: tmp_39 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
:15  %tmp_39 = zext i6 %tmp_36 to i48

ST_2: tmp_40 [1/1] 2.01ns (out node of the LUT)
:16  %tmp_40 = shl i48 %loc_V_1, %tmp_37

ST_2: tmp_41 [1/1] 0.00ns (grouped into LUT with out node p_Result_1)
:17  %tmp_41 = call i48 @llvm.part.select.i48(i48 %tmp_40, i32 47, i32 0)

ST_2: tmp_42 [1/1] 0.00ns (grouped into LUT with out node p_Result_1)
:18  %tmp_42 = select i1 %tmp_29, i48 %tmp_41, i48 %tmp_40

ST_2: tmp_43 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
:19  %tmp_43 = shl i48 -1, %tmp_38

ST_2: tmp_44 [1/1] 0.00ns (grouped into LUT with out node p_demorgan)
:20  %tmp_44 = lshr i48 -1, %tmp_39

ST_2: p_demorgan [1/1] 1.37ns (out node of the LUT)
:21  %p_demorgan = and i48 %tmp_43, %tmp_44

ST_2: tmp_45 [1/1] 0.00ns (grouped into LUT with out node p_Result_1)
:22  %tmp_45 = xor i48 %p_demorgan, -1

ST_2: tmp_46 [1/1] 0.00ns (grouped into LUT with out node p_Result_1)
:23  %tmp_46 = and i48 %p_Val2_3, %tmp_45

ST_2: tmp_47 [1/1] 0.00ns (grouped into LUT with out node p_Result_1)
:24  %tmp_47 = and i48 %tmp_42, %p_demorgan

ST_2: p_Result_1 [1/1] 1.37ns (out node of the LUT)
:25  %p_Result_1 = or i48 %tmp_46, %tmp_47

ST_2: stg_78 [1/1] 0.00ns
:26  store i48 %p_Result_1, i48* @curr_header_src_MAC_V, align 8

ST_2: loc_V [1/1] 0.00ns (grouped into LUT with out node tmp_19)
:3  %loc_V = zext i8 %tmp_data_V to i48

ST_2: tmp_7 [1/1] 2.52ns
:4  %tmp_7 = icmp ugt i32 %Lo_assign, %Hi_assign

ST_2: tmp_11 [1/1] 1.72ns
:7  %tmp_11 = sub i6 -17, %tmp_8

ST_2: tmp_12 [1/1] 0.00ns (grouped into LUT with out node tmp_15)
:8  %tmp_12 = select i1 %tmp_7, i6 %tmp_8, i6 %tmp_10

ST_2: tmp_13 [1/1] 0.00ns (grouped into LUT with out node p_demorgan3)
:9  %tmp_13 = select i1 %tmp_7, i6 %tmp_10, i6 %tmp_8

ST_2: tmp_14 [1/1] 0.00ns (grouped into LUT with out node tmp_19)
:10  %tmp_14 = select i1 %tmp_7, i6 %tmp_11, i6 %tmp_8

ST_2: tmp_15 [1/1] 1.72ns (out node of the LUT)
:11  %tmp_15 = sub i6 -17, %tmp_12

ST_2: tmp_16 [1/1] 0.00ns (grouped into LUT with out node tmp_19)
:12  %tmp_16 = zext i6 %tmp_14 to i48

ST_2: tmp_17 [1/1] 0.00ns (grouped into LUT with out node p_demorgan3)
:13  %tmp_17 = zext i6 %tmp_13 to i48

ST_2: tmp_18 [1/1] 0.00ns (grouped into LUT with out node p_demorgan3)
:14  %tmp_18 = zext i6 %tmp_15 to i48

ST_2: tmp_19 [1/1] 2.01ns (out node of the LUT)
:15  %tmp_19 = shl i48 %loc_V, %tmp_16

ST_2: tmp_20 [1/1] 0.00ns (grouped into LUT with out node p_Result_s)
:16  %tmp_20 = call i48 @llvm.part.select.i48(i48 %tmp_19, i32 47, i32 0)

ST_2: tmp_21 [1/1] 0.00ns (grouped into LUT with out node p_Result_s)
:17  %tmp_21 = select i1 %tmp_7, i48 %tmp_20, i48 %tmp_19

ST_2: tmp_22 [1/1] 0.00ns (grouped into LUT with out node p_demorgan3)
:18  %tmp_22 = shl i48 -1, %tmp_17

ST_2: tmp_23 [1/1] 0.00ns (grouped into LUT with out node p_demorgan3)
:19  %tmp_23 = lshr i48 -1, %tmp_18

ST_2: p_demorgan3 [1/1] 1.37ns (out node of the LUT)
:20  %p_demorgan3 = and i48 %tmp_22, %tmp_23

ST_2: tmp_24 [1/1] 0.00ns (grouped into LUT with out node p_Result_s)
:21  %tmp_24 = xor i48 %p_demorgan3, -1

ST_2: tmp_25 [1/1] 0.00ns (grouped into LUT with out node p_Result_s)
:22  %tmp_25 = and i48 %p_Val2_s, %tmp_24

ST_2: tmp_26 [1/1] 0.00ns (grouped into LUT with out node p_Result_s)
:23  %tmp_26 = and i48 %tmp_21, %p_demorgan3

ST_2: p_Result_s [1/1] 1.37ns (out node of the LUT)
:24  %p_Result_s = or i48 %tmp_25, %tmp_26

ST_2: stg_99 [1/1] 0.00ns
:25  store i48 %p_Result_s, i48* @curr_header_dest_MAC_V, align 8

ST_2: stg_100 [1/1] 0.00ns
mergeST:2  br label %._crit_edge90

ST_2: stg_101 [1/1] 0.00ns
._crit_edge90:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 1
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ inData_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ inData_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ headerData_V_src_MAC_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ headerData_V_dest_MAC_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ headerData_V_ethertype_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ CNT_STATE]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ byte_cnt]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ curr_header_dest_MAC_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ curr_header_src_MAC_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ curr_header_ethertype_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp             (nbreadreq     ) [ 011]
stg_4           (br            ) [ 000]
CNT_STATE_load  (load          ) [ 011]
byte_cnt_load   (load          ) [ 000]
empty           (read          ) [ 000]
tmp_data_V      (extractvalue  ) [ 011]
stg_9           (br            ) [ 000]
tmp_3           (icmp          ) [ 010]
stg_11          (br            ) [ 000]
stg_12          (store         ) [ 000]
stg_13          (br            ) [ 000]
tmp_5           (add           ) [ 000]
stg_15          (store         ) [ 000]
tmp_6           (icmp          ) [ 011]
stg_17          (br            ) [ 000]
tmp_9           (icmp          ) [ 011]
stg_19          (br            ) [ 000]
tmp_2           (icmp          ) [ 011]
stg_21          (br            ) [ 000]
tmp_4           (icmp          ) [ 011]
stg_23          (br            ) [ 000]
stg_24          (br            ) [ 000]
stg_25          (br            ) [ 000]
tmp_28          (trunc         ) [ 000]
tmp_s           (bitconcatenate) [ 000]
Hi_assign_1     (sub           ) [ 000]
Lo_assign_1     (sub           ) [ 000]
tmp_29          (icmp          ) [ 011]
tmp_30          (trunc         ) [ 011]
tmp_31          (trunc         ) [ 011]
stg_33          (br            ) [ 000]
tmp_1           (shl           ) [ 000]
Hi_assign       (sub           ) [ 011]
Lo_assign       (sub           ) [ 011]
tmp_8           (trunc         ) [ 011]
tmp_10          (trunc         ) [ 011]
stg_39          (br            ) [ 000]
CNT_STATE_new_4 (phi           ) [ 000]
stg_41          (store         ) [ 000]
stg_42          (specbitsmap   ) [ 000]
stg_43          (specbitsmap   ) [ 000]
stg_44          (specbitsmap   ) [ 000]
stg_45          (specbitsmap   ) [ 000]
stg_46          (specbitsmap   ) [ 000]
stg_47          (spectopmodule ) [ 000]
stg_48          (specinterface ) [ 000]
stg_49          (specinterface ) [ 000]
stg_50          (specpipeline  ) [ 000]
p_Val2_s        (load          ) [ 000]
p_Val2_3        (load          ) [ 000]
p_Val2_2        (load          ) [ 000]
p_Result_4      (partset       ) [ 000]
stg_55          (store         ) [ 000]
stg_56          (write         ) [ 000]
p_Result_2      (partset       ) [ 000]
stg_58          (store         ) [ 000]
loc_V_1         (zext          ) [ 000]
tmp_32          (sub           ) [ 000]
tmp_33          (select        ) [ 000]
tmp_34          (select        ) [ 000]
tmp_35          (select        ) [ 000]
tmp_36          (sub           ) [ 000]
tmp_37          (zext          ) [ 000]
tmp_38          (zext          ) [ 000]
tmp_39          (zext          ) [ 000]
tmp_40          (shl           ) [ 000]
tmp_41          (partselect    ) [ 000]
tmp_42          (select        ) [ 000]
tmp_43          (shl           ) [ 000]
tmp_44          (lshr          ) [ 000]
p_demorgan      (and           ) [ 000]
tmp_45          (xor           ) [ 000]
tmp_46          (and           ) [ 000]
tmp_47          (and           ) [ 000]
p_Result_1      (or            ) [ 000]
stg_78          (store         ) [ 000]
loc_V           (zext          ) [ 000]
tmp_7           (icmp          ) [ 000]
tmp_11          (sub           ) [ 000]
tmp_12          (select        ) [ 000]
tmp_13          (select        ) [ 000]
tmp_14          (select        ) [ 000]
tmp_15          (sub           ) [ 000]
tmp_16          (zext          ) [ 000]
tmp_17          (zext          ) [ 000]
tmp_18          (zext          ) [ 000]
tmp_19          (shl           ) [ 000]
tmp_20          (partselect    ) [ 000]
tmp_21          (select        ) [ 000]
tmp_22          (shl           ) [ 000]
tmp_23          (lshr          ) [ 000]
p_demorgan3     (and           ) [ 000]
tmp_24          (xor           ) [ 000]
tmp_25          (and           ) [ 000]
tmp_26          (and           ) [ 000]
p_Result_s      (or            ) [ 000]
stg_99          (store         ) [ 000]
stg_100         (br            ) [ 000]
stg_101         (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="inData_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inData_V_user_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inData_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="headerData_V_src_MAC_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="headerData_V_src_MAC_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="headerData_V_dest_MAC_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="headerData_V_dest_MAC_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="headerData_V_ethertype_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="headerData_V_ethertype_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="CNT_STATE">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="CNT_STATE"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="byte_cnt">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="byte_cnt"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="curr_header_dest_MAC_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_header_dest_MAC_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="curr_header_src_MAC_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_header_src_MAC_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="curr_header_ethertype_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="curr_header_ethertype_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P.i2P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i2P"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="frameSIPO_str"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i48P.i48P.i16P"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.select.i48"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="tmp_nbreadreq_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="0" index="2" bw="2" slack="0"/>
<pin id="90" dir="0" index="3" bw="1" slack="0"/>
<pin id="91" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="empty_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="10" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="0" index="2" bw="2" slack="0"/>
<pin id="100" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="stg_56_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="48" slack="0"/>
<pin id="107" dir="0" index="2" bw="48" slack="0"/>
<pin id="108" dir="0" index="3" bw="16" slack="0"/>
<pin id="109" dir="0" index="4" bw="48" slack="0"/>
<pin id="110" dir="0" index="5" bw="48" slack="0"/>
<pin id="111" dir="0" index="6" bw="16" slack="0"/>
<pin id="112" dir="1" index="7" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_56/2 "/>
</bind>
</comp>

<comp id="117" class="1005" name="CNT_STATE_new_4_reg_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="119" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="CNT_STATE_new_4 (phireg) "/>
</bind>
</comp>

<comp id="120" class="1004" name="CNT_STATE_new_4_phi_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="123" dir="0" index="2" bw="1" slack="0"/>
<pin id="124" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="4" bw="1" slack="0"/>
<pin id="126" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="6" bw="1" slack="0"/>
<pin id="128" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="8" bw="1" slack="0"/>
<pin id="130" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="131" dir="0" index="10" bw="1" slack="0"/>
<pin id="132" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="133" dir="0" index="12" bw="1" slack="0"/>
<pin id="134" dir="0" index="13" bw="0" slack="2147483647"/>
<pin id="135" dir="1" index="14" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="CNT_STATE_new_4/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="CNT_STATE_load_load_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="1" slack="0"/>
<pin id="145" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="CNT_STATE_load/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="byte_cnt_load_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="byte_cnt_load/1 "/>
</bind>
</comp>

<comp id="151" class="1004" name="tmp_data_V_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="10" slack="0"/>
<pin id="153" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V/1 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_3_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="8" slack="0"/>
<pin id="157" dir="0" index="1" bw="7" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="stg_12_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_12/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="tmp_5_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="32" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="stg_15_store_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="32" slack="0"/>
<pin id="176" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_15/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_6_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="0" index="1" bw="4" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="tmp_9_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="32" slack="0"/>
<pin id="187" dir="0" index="1" bw="5" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="tmp_2_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="0"/>
<pin id="193" dir="0" index="1" bw="5" slack="0"/>
<pin id="194" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_4_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="32" slack="0"/>
<pin id="199" dir="0" index="1" bw="5" slack="0"/>
<pin id="200" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="tmp_28_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="tmp_s_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="7" slack="0"/>
<pin id="209" dir="0" index="1" bw="4" slack="0"/>
<pin id="210" dir="0" index="2" bw="1" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="Hi_assign_1_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="6" slack="0"/>
<pin id="217" dir="0" index="1" bw="7" slack="0"/>
<pin id="218" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Hi_assign_1/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="Lo_assign_1_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="0" index="1" bw="7" slack="0"/>
<pin id="224" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Lo_assign_1/1 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_29_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="7" slack="0"/>
<pin id="229" dir="0" index="1" bw="7" slack="0"/>
<pin id="230" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_30_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_31_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="7" slack="0"/>
<pin id="239" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_31/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_1_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="32" slack="0"/>
<pin id="243" dir="0" index="1" bw="3" slack="0"/>
<pin id="244" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="247" class="1004" name="Hi_assign_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="7" slack="0"/>
<pin id="249" dir="0" index="1" bw="32" slack="0"/>
<pin id="250" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Hi_assign/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="Lo_assign_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="7" slack="0"/>
<pin id="255" dir="0" index="1" bw="32" slack="0"/>
<pin id="256" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Lo_assign/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_8_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="32" slack="0"/>
<pin id="261" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_8/1 "/>
</bind>
</comp>

<comp id="263" class="1004" name="tmp_10_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="0"/>
<pin id="265" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/1 "/>
</bind>
</comp>

<comp id="267" class="1004" name="stg_41_store_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="0"/>
<pin id="269" dir="0" index="1" bw="1" slack="0"/>
<pin id="270" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_41/1 "/>
</bind>
</comp>

<comp id="273" class="1004" name="p_Val2_s_load_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="48" slack="0"/>
<pin id="275" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_Val2_3_load_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="48" slack="0"/>
<pin id="280" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="p_Val2_2_load_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="16" slack="0"/>
<pin id="285" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="287" class="1004" name="p_Result_4_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="16" slack="0"/>
<pin id="289" dir="0" index="1" bw="16" slack="0"/>
<pin id="290" dir="0" index="2" bw="8" slack="1"/>
<pin id="291" dir="0" index="3" bw="1" slack="0"/>
<pin id="292" dir="0" index="4" bw="4" slack="0"/>
<pin id="293" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_4/2 "/>
</bind>
</comp>

<comp id="299" class="1004" name="stg_55_store_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="16" slack="0"/>
<pin id="301" dir="0" index="1" bw="16" slack="0"/>
<pin id="302" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_55/2 "/>
</bind>
</comp>

<comp id="305" class="1004" name="p_Result_2_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="16" slack="0"/>
<pin id="307" dir="0" index="1" bw="16" slack="0"/>
<pin id="308" dir="0" index="2" bw="8" slack="1"/>
<pin id="309" dir="0" index="3" bw="5" slack="0"/>
<pin id="310" dir="0" index="4" bw="5" slack="0"/>
<pin id="311" dir="1" index="5" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_2/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="stg_58_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_58/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="loc_V_1_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="8" slack="1"/>
<pin id="324" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loc_V_1/2 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_32_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="6" slack="0"/>
<pin id="327" dir="0" index="1" bw="6" slack="1"/>
<pin id="328" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_33_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="1"/>
<pin id="332" dir="0" index="1" bw="6" slack="1"/>
<pin id="333" dir="0" index="2" bw="6" slack="1"/>
<pin id="334" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_33/2 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_34_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="1" slack="1"/>
<pin id="337" dir="0" index="1" bw="6" slack="1"/>
<pin id="338" dir="0" index="2" bw="6" slack="1"/>
<pin id="339" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_34/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="tmp_35_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="1" slack="1"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="0" index="2" bw="6" slack="1"/>
<pin id="344" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_35/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="tmp_36_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="6" slack="0"/>
<pin id="349" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_36/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_37_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="6" slack="0"/>
<pin id="354" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="tmp_38_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="6" slack="0"/>
<pin id="358" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_38/2 "/>
</bind>
</comp>

<comp id="360" class="1004" name="tmp_39_fu_360">
<pin_list>
<pin id="361" dir="0" index="0" bw="6" slack="0"/>
<pin id="362" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_39/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_40_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="8" slack="0"/>
<pin id="366" dir="0" index="1" bw="6" slack="0"/>
<pin id="367" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_40/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="tmp_41_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="48" slack="0"/>
<pin id="372" dir="0" index="1" bw="48" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="0" index="3" bw="1" slack="0"/>
<pin id="375" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_41/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="tmp_42_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="1"/>
<pin id="382" dir="0" index="1" bw="48" slack="0"/>
<pin id="383" dir="0" index="2" bw="48" slack="0"/>
<pin id="384" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_42/2 "/>
</bind>
</comp>

<comp id="387" class="1004" name="tmp_43_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="6" slack="0"/>
<pin id="390" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_43/2 "/>
</bind>
</comp>

<comp id="393" class="1004" name="tmp_44_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="6" slack="0"/>
<pin id="396" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_44/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="p_demorgan_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="48" slack="0"/>
<pin id="401" dir="0" index="1" bw="48" slack="0"/>
<pin id="402" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan/2 "/>
</bind>
</comp>

<comp id="405" class="1004" name="tmp_45_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="48" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_45/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_46_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="48" slack="0"/>
<pin id="413" dir="0" index="1" bw="48" slack="0"/>
<pin id="414" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_46/2 "/>
</bind>
</comp>

<comp id="417" class="1004" name="tmp_47_fu_417">
<pin_list>
<pin id="418" dir="0" index="0" bw="48" slack="0"/>
<pin id="419" dir="0" index="1" bw="48" slack="0"/>
<pin id="420" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_47/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="p_Result_1_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="48" slack="0"/>
<pin id="425" dir="0" index="1" bw="48" slack="0"/>
<pin id="426" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_1/2 "/>
</bind>
</comp>

<comp id="429" class="1004" name="stg_78_store_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="48" slack="0"/>
<pin id="431" dir="0" index="1" bw="48" slack="0"/>
<pin id="432" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_78/2 "/>
</bind>
</comp>

<comp id="435" class="1004" name="loc_V_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="8" slack="1"/>
<pin id="437" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="loc_V/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_7_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="32" slack="1"/>
<pin id="440" dir="0" index="1" bw="32" slack="1"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="tmp_11_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="6" slack="0"/>
<pin id="444" dir="0" index="1" bw="6" slack="1"/>
<pin id="445" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_12_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="1" slack="0"/>
<pin id="449" dir="0" index="1" bw="6" slack="1"/>
<pin id="450" dir="0" index="2" bw="6" slack="1"/>
<pin id="451" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_12/2 "/>
</bind>
</comp>

<comp id="453" class="1004" name="tmp_13_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="1" slack="0"/>
<pin id="455" dir="0" index="1" bw="6" slack="1"/>
<pin id="456" dir="0" index="2" bw="6" slack="1"/>
<pin id="457" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_13/2 "/>
</bind>
</comp>

<comp id="459" class="1004" name="tmp_14_fu_459">
<pin_list>
<pin id="460" dir="0" index="0" bw="1" slack="0"/>
<pin id="461" dir="0" index="1" bw="6" slack="0"/>
<pin id="462" dir="0" index="2" bw="6" slack="1"/>
<pin id="463" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_14/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_15_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="6" slack="0"/>
<pin id="468" dir="0" index="1" bw="6" slack="0"/>
<pin id="469" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_15/2 "/>
</bind>
</comp>

<comp id="472" class="1004" name="tmp_16_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="6" slack="0"/>
<pin id="474" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="tmp_17_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="6" slack="0"/>
<pin id="478" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_17/2 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp_18_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="6" slack="0"/>
<pin id="482" dir="1" index="1" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_18/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_19_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="6" slack="0"/>
<pin id="487" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_19/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_20_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="48" slack="0"/>
<pin id="492" dir="0" index="1" bw="48" slack="0"/>
<pin id="493" dir="0" index="2" bw="7" slack="0"/>
<pin id="494" dir="0" index="3" bw="1" slack="0"/>
<pin id="495" dir="1" index="4" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_20/2 "/>
</bind>
</comp>

<comp id="500" class="1004" name="tmp_21_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="48" slack="0"/>
<pin id="503" dir="0" index="2" bw="48" slack="0"/>
<pin id="504" dir="1" index="3" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_21/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="tmp_22_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="1" slack="0"/>
<pin id="510" dir="0" index="1" bw="6" slack="0"/>
<pin id="511" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_22/2 "/>
</bind>
</comp>

<comp id="514" class="1004" name="tmp_23_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="6" slack="0"/>
<pin id="517" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="tmp_23/2 "/>
</bind>
</comp>

<comp id="520" class="1004" name="p_demorgan3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="48" slack="0"/>
<pin id="522" dir="0" index="1" bw="48" slack="0"/>
<pin id="523" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="p_demorgan3/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="tmp_24_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="48" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_24/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_25_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="48" slack="0"/>
<pin id="534" dir="0" index="1" bw="48" slack="0"/>
<pin id="535" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_25/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="tmp_26_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="48" slack="0"/>
<pin id="540" dir="0" index="1" bw="48" slack="0"/>
<pin id="541" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp_26/2 "/>
</bind>
</comp>

<comp id="544" class="1004" name="p_Result_s_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="48" slack="0"/>
<pin id="546" dir="0" index="1" bw="48" slack="0"/>
<pin id="547" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="p_Result_s/2 "/>
</bind>
</comp>

<comp id="550" class="1004" name="stg_99_store_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="48" slack="0"/>
<pin id="552" dir="0" index="1" bw="48" slack="0"/>
<pin id="553" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_99/2 "/>
</bind>
</comp>

<comp id="556" class="1005" name="tmp_reg_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="1"/>
<pin id="558" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="560" class="1005" name="CNT_STATE_load_reg_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="1" slack="1"/>
<pin id="562" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="CNT_STATE_load "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_data_V_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="8" slack="1"/>
<pin id="566" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_V "/>
</bind>
</comp>

<comp id="575" class="1005" name="tmp_6_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="1" slack="1"/>
<pin id="577" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

<comp id="579" class="1005" name="tmp_9_reg_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="1" slack="1"/>
<pin id="581" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="583" class="1005" name="tmp_2_reg_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="587" class="1005" name="tmp_4_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_4 "/>
</bind>
</comp>

<comp id="591" class="1005" name="tmp_29_reg_591">
<pin_list>
<pin id="592" dir="0" index="0" bw="1" slack="1"/>
<pin id="593" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_29 "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_30_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="6" slack="1"/>
<pin id="601" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_30 "/>
</bind>
</comp>

<comp id="607" class="1005" name="tmp_31_reg_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="6" slack="1"/>
<pin id="609" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="613" class="1005" name="Hi_assign_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="1"/>
<pin id="615" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Hi_assign "/>
</bind>
</comp>

<comp id="618" class="1005" name="Lo_assign_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Lo_assign "/>
</bind>
</comp>

<comp id="623" class="1005" name="tmp_8_reg_623">
<pin_list>
<pin id="624" dir="0" index="0" bw="6" slack="1"/>
<pin id="625" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="631" class="1005" name="tmp_10_reg_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="6" slack="1"/>
<pin id="633" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_10 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="92"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="94"><net_src comp="2" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="95"><net_src comp="22" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="101"><net_src comp="24" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="102"><net_src comp="0" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="103"><net_src comp="2" pin="0"/><net_sink comp="96" pin=2"/></net>

<net id="113"><net_src comp="72" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="114"><net_src comp="4" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="115"><net_src comp="6" pin="0"/><net_sink comp="104" pin=2"/></net>

<net id="116"><net_src comp="8" pin="0"/><net_sink comp="104" pin=3"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="137"><net_src comp="52" pin="0"/><net_sink comp="120" pin=2"/></net>

<net id="138"><net_src comp="52" pin="0"/><net_sink comp="120" pin=4"/></net>

<net id="139"><net_src comp="52" pin="0"/><net_sink comp="120" pin=6"/></net>

<net id="140"><net_src comp="50" pin="0"/><net_sink comp="120" pin=8"/></net>

<net id="141"><net_src comp="52" pin="0"/><net_sink comp="120" pin=10"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="120" pin=12"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="150"><net_src comp="12" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="96" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="151" pin="1"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="26" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="28" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="12" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="171"><net_src comp="147" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="22" pin="0"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="167" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="12" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="167" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="184"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="189"><net_src comp="167" pin="2"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="32" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="167" pin="2"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="201"><net_src comp="167" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="197" pin=1"/></net>

<net id="206"><net_src comp="167" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="212"><net_src comp="36" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="203" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="38" pin="0"/><net_sink comp="207" pin=2"/></net>

<net id="219"><net_src comp="40" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="220"><net_src comp="207" pin="3"/><net_sink comp="215" pin=1"/></net>

<net id="225"><net_src comp="42" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="207" pin="3"/><net_sink comp="221" pin=1"/></net>

<net id="231"><net_src comp="221" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="215" pin="2"/><net_sink comp="227" pin=1"/></net>

<net id="236"><net_src comp="221" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="215" pin="2"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="167" pin="2"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="44" pin="0"/><net_sink comp="241" pin=1"/></net>

<net id="251"><net_src comp="46" pin="0"/><net_sink comp="247" pin=0"/></net>

<net id="252"><net_src comp="241" pin="2"/><net_sink comp="247" pin=1"/></net>

<net id="257"><net_src comp="48" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="241" pin="2"/><net_sink comp="253" pin=1"/></net>

<net id="262"><net_src comp="253" pin="2"/><net_sink comp="259" pin=0"/></net>

<net id="266"><net_src comp="247" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="271"><net_src comp="120" pin="14"/><net_sink comp="267" pin=0"/></net>

<net id="272"><net_src comp="10" pin="0"/><net_sink comp="267" pin=1"/></net>

<net id="276"><net_src comp="14" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="104" pin=5"/></net>

<net id="281"><net_src comp="16" pin="0"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="104" pin=4"/></net>

<net id="286"><net_src comp="18" pin="0"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="70" pin="0"/><net_sink comp="287" pin=0"/></net>

<net id="295"><net_src comp="283" pin="1"/><net_sink comp="287" pin=1"/></net>

<net id="296"><net_src comp="28" pin="0"/><net_sink comp="287" pin=3"/></net>

<net id="297"><net_src comp="30" pin="0"/><net_sink comp="287" pin=4"/></net>

<net id="298"><net_src comp="287" pin="5"/><net_sink comp="104" pin=6"/></net>

<net id="303"><net_src comp="287" pin="5"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="18" pin="0"/><net_sink comp="299" pin=1"/></net>

<net id="312"><net_src comp="70" pin="0"/><net_sink comp="305" pin=0"/></net>

<net id="313"><net_src comp="283" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="314"><net_src comp="74" pin="0"/><net_sink comp="305" pin=3"/></net>

<net id="315"><net_src comp="76" pin="0"/><net_sink comp="305" pin=4"/></net>

<net id="320"><net_src comp="305" pin="5"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="329"><net_src comp="78" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="345"><net_src comp="325" pin="2"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="78" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="330" pin="3"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="340" pin="3"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="335" pin="3"/><net_sink comp="356" pin=0"/></net>

<net id="363"><net_src comp="346" pin="2"/><net_sink comp="360" pin=0"/></net>

<net id="368"><net_src comp="322" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="352" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="376"><net_src comp="80" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="377"><net_src comp="364" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="378"><net_src comp="82" pin="0"/><net_sink comp="370" pin=2"/></net>

<net id="379"><net_src comp="28" pin="0"/><net_sink comp="370" pin=3"/></net>

<net id="385"><net_src comp="370" pin="4"/><net_sink comp="380" pin=1"/></net>

<net id="386"><net_src comp="364" pin="2"/><net_sink comp="380" pin=2"/></net>

<net id="391"><net_src comp="84" pin="0"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="356" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="397"><net_src comp="84" pin="0"/><net_sink comp="393" pin=0"/></net>

<net id="398"><net_src comp="360" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="403"><net_src comp="387" pin="2"/><net_sink comp="399" pin=0"/></net>

<net id="404"><net_src comp="393" pin="2"/><net_sink comp="399" pin=1"/></net>

<net id="409"><net_src comp="399" pin="2"/><net_sink comp="405" pin=0"/></net>

<net id="410"><net_src comp="84" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="415"><net_src comp="278" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="416"><net_src comp="405" pin="2"/><net_sink comp="411" pin=1"/></net>

<net id="421"><net_src comp="380" pin="3"/><net_sink comp="417" pin=0"/></net>

<net id="422"><net_src comp="399" pin="2"/><net_sink comp="417" pin=1"/></net>

<net id="427"><net_src comp="411" pin="2"/><net_sink comp="423" pin=0"/></net>

<net id="428"><net_src comp="417" pin="2"/><net_sink comp="423" pin=1"/></net>

<net id="433"><net_src comp="423" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="16" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="446"><net_src comp="78" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="452"><net_src comp="438" pin="2"/><net_sink comp="447" pin=0"/></net>

<net id="458"><net_src comp="438" pin="2"/><net_sink comp="453" pin=0"/></net>

<net id="464"><net_src comp="438" pin="2"/><net_sink comp="459" pin=0"/></net>

<net id="465"><net_src comp="442" pin="2"/><net_sink comp="459" pin=1"/></net>

<net id="470"><net_src comp="78" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="447" pin="3"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="459" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="479"><net_src comp="453" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="466" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="435" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="472" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="496"><net_src comp="80" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="497"><net_src comp="484" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="498"><net_src comp="82" pin="0"/><net_sink comp="490" pin=2"/></net>

<net id="499"><net_src comp="28" pin="0"/><net_sink comp="490" pin=3"/></net>

<net id="505"><net_src comp="438" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="506"><net_src comp="490" pin="4"/><net_sink comp="500" pin=1"/></net>

<net id="507"><net_src comp="484" pin="2"/><net_sink comp="500" pin=2"/></net>

<net id="512"><net_src comp="84" pin="0"/><net_sink comp="508" pin=0"/></net>

<net id="513"><net_src comp="476" pin="1"/><net_sink comp="508" pin=1"/></net>

<net id="518"><net_src comp="84" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="480" pin="1"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="508" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="514" pin="2"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="84" pin="0"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="273" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="526" pin="2"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="500" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="520" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="548"><net_src comp="532" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=1"/></net>

<net id="554"><net_src comp="544" pin="2"/><net_sink comp="550" pin=0"/></net>

<net id="555"><net_src comp="14" pin="0"/><net_sink comp="550" pin=1"/></net>

<net id="559"><net_src comp="86" pin="4"/><net_sink comp="556" pin=0"/></net>

<net id="563"><net_src comp="143" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="567"><net_src comp="151" pin="1"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="287" pin=2"/></net>

<net id="569"><net_src comp="564" pin="1"/><net_sink comp="305" pin=2"/></net>

<net id="570"><net_src comp="564" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="571"><net_src comp="564" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="578"><net_src comp="179" pin="2"/><net_sink comp="575" pin=0"/></net>

<net id="582"><net_src comp="185" pin="2"/><net_sink comp="579" pin=0"/></net>

<net id="586"><net_src comp="191" pin="2"/><net_sink comp="583" pin=0"/></net>

<net id="590"><net_src comp="197" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="594"><net_src comp="227" pin="2"/><net_sink comp="591" pin=0"/></net>

<net id="595"><net_src comp="591" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="596"><net_src comp="591" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="597"><net_src comp="591" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="598"><net_src comp="591" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="602"><net_src comp="233" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="330" pin=1"/></net>

<net id="605"><net_src comp="599" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="606"><net_src comp="599" pin="1"/><net_sink comp="340" pin=2"/></net>

<net id="610"><net_src comp="237" pin="1"/><net_sink comp="607" pin=0"/></net>

<net id="611"><net_src comp="607" pin="1"/><net_sink comp="330" pin=2"/></net>

<net id="612"><net_src comp="607" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="616"><net_src comp="247" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="438" pin=1"/></net>

<net id="621"><net_src comp="253" pin="2"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="438" pin=0"/></net>

<net id="626"><net_src comp="259" pin="1"/><net_sink comp="623" pin=0"/></net>

<net id="627"><net_src comp="623" pin="1"/><net_sink comp="442" pin=1"/></net>

<net id="628"><net_src comp="623" pin="1"/><net_sink comp="447" pin=1"/></net>

<net id="629"><net_src comp="623" pin="1"/><net_sink comp="453" pin=2"/></net>

<net id="630"><net_src comp="623" pin="1"/><net_sink comp="459" pin=2"/></net>

<net id="634"><net_src comp="263" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="635"><net_src comp="631" pin="1"/><net_sink comp="447" pin=2"/></net>

<net id="636"><net_src comp="631" pin="1"/><net_sink comp="453" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: headerData_V_src_MAC_V | {2 }
	Port: headerData_V_dest_MAC_V | {2 }
	Port: headerData_V_ethertype_V | {2 }
	Port: CNT_STATE | {1 }
	Port: byte_cnt | {1 }
	Port: curr_header_dest_MAC_V | {2 }
	Port: curr_header_src_MAC_V | {2 }
	Port: curr_header_ethertype_V | {2 }
 - Input state : 
	Port: frameSIPO : inData_V_data_V | {1 }
	Port: frameSIPO : inData_V_user_V | {1 }
	Port: frameSIPO : CNT_STATE | {1 }
	Port: frameSIPO : byte_cnt | {1 }
	Port: frameSIPO : curr_header_dest_MAC_V | {2 }
	Port: frameSIPO : curr_header_src_MAC_V | {2 }
	Port: frameSIPO : curr_header_ethertype_V | {2 }
  - Chain level:
	State 1
		stg_9 : 1
		tmp_3 : 1
		stg_11 : 2
		tmp_5 : 1
		stg_15 : 2
		tmp_6 : 2
		stg_17 : 3
		tmp_9 : 2
		stg_19 : 3
		tmp_2 : 2
		stg_21 : 3
		tmp_4 : 2
		stg_23 : 3
		tmp_28 : 2
		tmp_s : 3
		Hi_assign_1 : 4
		Lo_assign_1 : 4
		tmp_29 : 5
		tmp_30 : 5
		tmp_31 : 5
		tmp_1 : 2
		Hi_assign : 2
		Lo_assign : 2
		tmp_8 : 3
		tmp_10 : 3
		CNT_STATE_new_4 : 3
		stg_41 : 4
	State 2
		p_Result_4 : 1
		stg_55 : 2
		stg_56 : 2
		p_Result_2 : 1
		stg_58 : 2
		tmp_35 : 1
		tmp_36 : 1
		tmp_37 : 2
		tmp_38 : 1
		tmp_39 : 2
		tmp_40 : 3
		tmp_41 : 4
		tmp_42 : 5
		tmp_43 : 2
		tmp_44 : 3
		p_demorgan : 4
		tmp_45 : 4
		tmp_46 : 4
		tmp_47 : 6
		p_Result_1 : 4
		stg_78 : 4
		tmp_12 : 1
		tmp_13 : 1
		tmp_14 : 1
		tmp_15 : 2
		tmp_16 : 2
		tmp_17 : 2
		tmp_18 : 3
		tmp_19 : 3
		tmp_20 : 4
		tmp_21 : 5
		tmp_22 : 3
		tmp_23 : 4
		p_demorgan3 : 5
		tmp_24 : 5
		tmp_25 : 5
		tmp_26 : 6
		p_Result_s : 5
		stg_99 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|
| Operation|   Functional Unit   |    FF   |   LUT   |
|----------|---------------------|---------|---------|
|          |  p_demorgan_fu_399  |    0    |    66   |
|          |    tmp_46_fu_411    |    0    |    66   |
|    and   |    tmp_47_fu_417    |    0    |    66   |
|          |  p_demorgan3_fu_520 |    0    |    66   |
|          |    tmp_25_fu_532    |    0    |    66   |
|          |    tmp_26_fu_538    |    0    |    66   |
|----------|---------------------|---------|---------|
|          |    tmp_33_fu_330    |    0    |    6    |
|          |    tmp_34_fu_335    |    0    |    6    |
|          |    tmp_35_fu_340    |    0    |    6    |
|  select  |    tmp_42_fu_380    |    0    |    48   |
|          |    tmp_12_fu_447    |    0    |    6    |
|          |    tmp_13_fu_453    |    0    |    6    |
|          |    tmp_14_fu_459    |    0    |    6    |
|          |    tmp_21_fu_500    |    0    |    48   |
|----------|---------------------|---------|---------|
|    xor   |    tmp_45_fu_405    |    0    |    66   |
|          |    tmp_24_fu_526    |    0    |    66   |
|----------|---------------------|---------|---------|
|    or    |  p_Result_1_fu_423  |    0    |    66   |
|          |  p_Result_s_fu_544  |    0    |    66   |
|----------|---------------------|---------|---------|
|          |  Hi_assign_1_fu_215 |    0    |    7    |
|          |  Lo_assign_1_fu_221 |    0    |    7    |
|          |   Hi_assign_fu_247  |    0    |    32   |
|    sub   |   Lo_assign_fu_253  |    0    |    32   |
|          |    tmp_32_fu_325    |    0    |    6    |
|          |    tmp_36_fu_346    |    0    |    6    |
|          |    tmp_11_fu_442    |    0    |    6    |
|          |    tmp_15_fu_466    |    0    |    6    |
|----------|---------------------|---------|---------|
|          |     tmp_3_fu_155    |    0    |    3    |
|          |     tmp_6_fu_179    |    0    |    11   |
|          |     tmp_9_fu_185    |    0    |    11   |
|   icmp   |     tmp_2_fu_191    |    0    |    11   |
|          |     tmp_4_fu_197    |    0    |    11   |
|          |    tmp_29_fu_227    |    0    |    3    |
|          |     tmp_7_fu_438    |    0    |    11   |
|----------|---------------------|---------|---------|
|          |     tmp_1_fu_241    |    0    |    0    |
|          |    tmp_40_fu_364    |    0    |    12   |
|    shl   |    tmp_43_fu_387    |    0    |    8    |
|          |    tmp_19_fu_484    |    0    |    12   |
|          |    tmp_22_fu_508    |    0    |    8    |
|----------|---------------------|---------|---------|
|    add   |     tmp_5_fu_167    |    0    |    32   |
|----------|---------------------|---------|---------|
|   lshr   |    tmp_44_fu_393    |    0    |    8    |
|          |    tmp_23_fu_514    |    0    |    8    |
|----------|---------------------|---------|---------|
| nbreadreq| tmp_nbreadreq_fu_86 |    0    |    0    |
|----------|---------------------|---------|---------|
|   read   |   empty_read_fu_96  |    0    |    0    |
|----------|---------------------|---------|---------|
|   write  | stg_56_write_fu_104 |    0    |    0    |
|----------|---------------------|---------|---------|
|extractvalue|  tmp_data_V_fu_151  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    tmp_28_fu_203    |    0    |    0    |
|          |    tmp_30_fu_233    |    0    |    0    |
|   trunc  |    tmp_31_fu_237    |    0    |    0    |
|          |     tmp_8_fu_259    |    0    |    0    |
|          |    tmp_10_fu_263    |    0    |    0    |
|----------|---------------------|---------|---------|
|bitconcatenate|     tmp_s_fu_207    |    0    |    0    |
|----------|---------------------|---------|---------|
|  partset |  p_Result_4_fu_287  |    0    |    0    |
|          |  p_Result_2_fu_305  |    0    |    0    |
|----------|---------------------|---------|---------|
|          |    loc_V_1_fu_322   |    0    |    0    |
|          |    tmp_37_fu_352    |    0    |    0    |
|          |    tmp_38_fu_356    |    0    |    0    |
|   zext   |    tmp_39_fu_360    |    0    |    0    |
|          |     loc_V_fu_435    |    0    |    0    |
|          |    tmp_16_fu_472    |    0    |    0    |
|          |    tmp_17_fu_476    |    0    |    0    |
|          |    tmp_18_fu_480    |    0    |    0    |
|----------|---------------------|---------|---------|
|partselect|    tmp_41_fu_370    |    0    |    0    |
|          |    tmp_20_fu_490    |    0    |    0    |
|----------|---------------------|---------|---------|
|   Total  |                     |    0    |   1043  |
|----------|---------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
| CNT_STATE_load_reg_560|    1   |
|CNT_STATE_new_4_reg_117|    1   |
|   Hi_assign_reg_613   |   32   |
|   Lo_assign_reg_618   |   32   |
|     tmp_10_reg_631    |    6   |
|     tmp_29_reg_591    |    1   |
|     tmp_2_reg_583     |    1   |
|     tmp_30_reg_599    |    6   |
|     tmp_31_reg_607    |    6   |
|     tmp_4_reg_587     |    1   |
|     tmp_6_reg_575     |    1   |
|     tmp_8_reg_623     |    6   |
|     tmp_9_reg_579     |    1   |
|   tmp_data_V_reg_564  |    8   |
|      tmp_reg_556      |    1   |
+-----------------------+--------+
|         Total         |   104  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  1043  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   104  |    -   |
+-----------+--------+--------+
|   Total   |   104  |  1043  |
+-----------+--------+--------+
