static int F_1 ( T_1 V_1 )\r\n{\r\nV_1 ^= ( V_1 >> 4 ) ;\r\nV_1 ^= ( V_1 >> 2 ) ;\r\nV_1 ^= ( V_1 >> 1 ) ;\r\nreturn V_1 & 1 ;\r\n}\r\nstatic int F_2 ( T_1 * V_2 , T_1 * V_3 )\r\n{\r\nstatic const T_1 V_4 [] = {\r\n0xf0 , 0x78 , 0x70 , 0xf0 , 0xb4 , 0x3c , 0x34 , 0xb4 ,\r\n0xb0 , 0x38 , 0x30 , 0xb0 , 0xf0 , 0x78 , 0x70 , 0xf0 ,\r\n0xd2 , 0x5a , 0x52 , 0xd2 , 0x96 , 0x1e , 0x16 , 0x96 ,\r\n0x92 , 0x1a , 0x12 , 0x92 , 0xd2 , 0x5a , 0x52 , 0xd2 ,\r\n0xd0 , 0x58 , 0x50 , 0xd0 , 0x94 , 0x1c , 0x14 , 0x94 ,\r\n0x90 , 0x18 , 0x10 , 0x90 , 0xd0 , 0x58 , 0x50 , 0xd0 ,\r\n0xf0 , 0x78 , 0x70 , 0xf0 , 0xb4 , 0x3c , 0x34 , 0xb4 ,\r\n0xb0 , 0x38 , 0x30 , 0xb0 , 0xf0 , 0x78 , 0x70 , 0xf0 ,\r\n0xe1 , 0x69 , 0x61 , 0xe1 , 0xa5 , 0x2d , 0x25 , 0xa5 ,\r\n0xa1 , 0x29 , 0x21 , 0xa1 , 0xe1 , 0x69 , 0x61 , 0xe1 ,\r\n0xc3 , 0x4b , 0x43 , 0xc3 , 0x87 , 0x0f , 0x07 , 0x87 ,\r\n0x83 , 0x0b , 0x03 , 0x83 , 0xc3 , 0x4b , 0x43 , 0xc3 ,\r\n0xc1 , 0x49 , 0x41 , 0xc1 , 0x85 , 0x0d , 0x05 , 0x85 ,\r\n0x81 , 0x09 , 0x01 , 0x81 , 0xc1 , 0x49 , 0x41 , 0xc1 ,\r\n0xe1 , 0x69 , 0x61 , 0xe1 , 0xa5 , 0x2d , 0x25 , 0xa5 ,\r\n0xa1 , 0x29 , 0x21 , 0xa1 , 0xe1 , 0x69 , 0x61 , 0xe1 ,\r\n0xe0 , 0x68 , 0x60 , 0xe0 , 0xa4 , 0x2c , 0x24 , 0xa4 ,\r\n0xa0 , 0x28 , 0x20 , 0xa0 , 0xe0 , 0x68 , 0x60 , 0xe0 ,\r\n0xc2 , 0x4a , 0x42 , 0xc2 , 0x86 , 0x0e , 0x06 , 0x86 ,\r\n0x82 , 0x0a , 0x02 , 0x82 , 0xc2 , 0x4a , 0x42 , 0xc2 ,\r\n0xc0 , 0x48 , 0x40 , 0xc0 , 0x84 , 0x0c , 0x04 , 0x84 ,\r\n0x80 , 0x08 , 0x00 , 0x80 , 0xc0 , 0x48 , 0x40 , 0xc0 ,\r\n0xe0 , 0x68 , 0x60 , 0xe0 , 0xa4 , 0x2c , 0x24 , 0xa4 ,\r\n0xa0 , 0x28 , 0x20 , 0xa0 , 0xe0 , 0x68 , 0x60 , 0xe0 ,\r\n0xf0 , 0x78 , 0x70 , 0xf0 , 0xb4 , 0x3c , 0x34 , 0xb4 ,\r\n0xb0 , 0x38 , 0x30 , 0xb0 , 0xf0 , 0x78 , 0x70 , 0xf0 ,\r\n0xd2 , 0x5a , 0x52 , 0xd2 , 0x96 , 0x1e , 0x16 , 0x96 ,\r\n0x92 , 0x1a , 0x12 , 0x92 , 0xd2 , 0x5a , 0x52 , 0xd2 ,\r\n0xd0 , 0x58 , 0x50 , 0xd0 , 0x94 , 0x1c , 0x14 , 0x94 ,\r\n0x90 , 0x18 , 0x10 , 0x90 , 0xd0 , 0x58 , 0x50 , 0xd0 ,\r\n0xf0 , 0x78 , 0x70 , 0xf0 , 0xb4 , 0x3c , 0x34 , 0xb4 ,\r\n0xb0 , 0x38 , 0x30 , 0xb0 , 0xf0 , 0x78 , 0x70 , 0xf0 ,\r\n} ;\r\nT_1 V_1 , V_5 = 0 ;\r\nint V_6 ;\r\nfor ( V_6 = 0 ; V_6 < 2 * 13 ; V_6 += 2 ) {\r\nV_5 |= V_4 [ V_3 [ V_6 ] ] | V_4 [ V_3 [ V_6 + 1 ] ] ;\r\nV_1 = ( V_4 [ V_3 [ V_6 + 1 ] ] & 0xf ) |\r\n( ( V_4 [ V_3 [ V_6 ] ] & 0xf ) << 4 ) ;\r\nV_2 [ V_6 / 2 ] = V_1 ;\r\n}\r\nreturn V_5 & 0xf0 ;\r\n}\r\nint F_3 ( struct V_7 * V_8 , struct V_9 * V_10 )\r\n{\r\nstruct V_11 * V_12 = F_4 ( V_8 ) ;\r\nstruct V_13 * V_14 = F_5 ( V_8 ) ;\r\nstatic const T_2 V_15 [] = {\r\n0 , V_16 , 0 ,\r\n0 , V_17 , 0 ,\r\nV_18 ,\r\n0 , 0 , V_19 , 0 , 0 ,\r\n0 , 0 , 0 , 0\r\n} ;\r\nint V_20 = ! ( V_14 -> V_21 & V_22 ) ;\r\nint V_6 ;\r\nmemset ( V_10 -> V_23 , 0 , sizeof( V_10 -> V_23 ) ) ;\r\nV_10 -> V_24 = 0 ;\r\nif ( ( F_6 ( V_12 , 0x404 ) & 0x10 ) == 0 )\r\nreturn 0 ;\r\nif ( V_20 ) {\r\nfor ( V_6 = 7 ; V_6 <= 23 ; V_6 ++ ) {\r\nT_1 V_25 = F_6 ( V_12 ,\r\nV_14 -> V_26 + 0x424 + V_6 - 7 ) ;\r\nV_10 -> V_23 [ 0 ] [ V_6 ] = V_15 [ V_25 >> 4 ] ;\r\nV_10 -> V_23 [ 1 ] [ V_6 ] = V_15 [ V_25 & 0xf ] ;\r\nV_10 -> V_24 |= V_10 -> V_23 [ 0 ] [ V_6 ] |\r\nV_10 -> V_23 [ 1 ] [ V_6 ] ;\r\n}\r\n} else {\r\nfor ( V_6 = 10 ; V_6 <= 21 ; V_6 ++ ) {\r\nT_1 V_25 = F_6 ( V_12 ,\r\nV_14 -> V_26 + 0x424 + V_6 - 10 ) ;\r\nV_10 -> V_23 [ 0 ] [ V_6 ] = V_15 [ V_25 >> 4 ] ;\r\nV_10 -> V_23 [ 1 ] [ V_6 ] = V_15 [ V_25 & 0xf ] ;\r\nV_10 -> V_24 |= V_10 -> V_23 [ 0 ] [ V_6 ] |\r\nV_10 -> V_23 [ 1 ] [ V_6 ] ;\r\n}\r\n}\r\nreturn 0 ;\r\n}\r\nint F_7 ( struct V_7 * V_8 , struct V_27 * V_28 )\r\n{\r\nstruct V_11 * V_12 = F_4 ( V_8 ) ;\r\nstruct V_13 * V_14 = F_5 ( V_8 ) ;\r\nint V_20 = ! ( V_14 -> V_21 & V_22 ) ;\r\nint V_29 = V_20 ? 1 : 0 ;\r\nF_8 ( V_12 ) ;\r\nif ( F_9 ( V_14 ) )\r\nF_10 ( V_12 , 0x54f , V_29 ) ;\r\nelse\r\nF_10 ( V_12 , 0x47f , V_29 ) ;\r\nF_10 ( V_12 , 0x404 , 0x2e ) ;\r\nreturn 0 ;\r\n}\r\nint F_11 ( struct V_7 * V_8 , struct V_9 * V_10 )\r\n{\r\nstruct V_11 * V_12 = F_4 ( V_8 ) ;\r\nstruct V_13 * V_14 = F_5 ( V_8 ) ;\r\nint V_20 = ! ( V_14 -> V_21 & V_22 ) ;\r\nint V_29 = V_20 ? 1 : 0 ;\r\nint V_6 , V_30 ;\r\nT_1 V_31 [ 24 ] ;\r\nfor ( V_30 = 0 ; V_30 <= 23 ; V_30 ++ )\r\nV_31 [ V_30 ] = 0x00 ;\r\nF_8 ( V_12 ) ;\r\nF_10 ( V_12 , 0x404 , 0x32 ) ;\r\nF_10 ( V_12 , 0x406 , 0x13 ) ;\r\nif ( F_9 ( V_14 ) )\r\nF_10 ( V_12 , 0x54f , V_29 ) ;\r\nelse\r\nF_10 ( V_12 , 0x47f , V_29 ) ;\r\nif ( V_20 ) {\r\nfor ( V_6 = 0 ; V_6 <= 6 ; V_6 ++ )\r\nV_10 -> V_23 [ 0 ] [ V_6 ] =\r\nV_10 -> V_23 [ 1 ] [ V_6 ] = 0 ;\r\n} else {\r\nfor ( V_6 = 0 ; V_6 <= 9 ; V_6 ++ )\r\nV_10 -> V_23 [ 0 ] [ V_6 ] =\r\nV_10 -> V_23 [ 1 ] [ V_6 ] = 0 ;\r\nfor ( V_6 = 22 ; V_6 <= 23 ; V_6 ++ )\r\nV_10 -> V_23 [ 0 ] [ V_6 ] =\r\nV_10 -> V_23 [ 1 ] [ V_6 ] = 0 ;\r\n}\r\nfor ( V_6 = 7 ; V_6 <= 23 ; V_6 ++ ) {\r\nfor ( V_30 = 0 ; V_30 <= 1 ; V_30 ++ ) {\r\nswitch ( V_10 -> V_23 [ 1 - V_30 ] [ V_6 ] ) {\r\ncase V_16 :\r\nV_31 [ V_6 ] |= 1 << ( 4 * V_30 ) ;\r\nbreak;\r\ncase V_17 :\r\nV_31 [ V_6 ] |= 4 << ( 4 * V_30 ) ;\r\nbreak;\r\ncase V_18 :\r\nV_31 [ V_6 ] |= 6 << ( 4 * V_30 ) ;\r\nbreak;\r\ncase V_19 :\r\nV_31 [ V_6 ] |= 9 << ( 4 * V_30 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\nif ( V_20 ) {\r\nfor ( V_30 = 1 , V_6 = V_14 -> V_26 + 0x424 ;\r\nV_6 <= V_14 -> V_26 + 0x434 ; V_6 ++ , V_30 ++ )\r\nF_10 ( V_12 , V_6 , V_31 [ 6 + V_30 ] ) ;\r\n} else {\r\nfor ( V_30 = 1 , V_6 = V_14 -> V_26 + 0x424 ;\r\nV_6 <= V_14 -> V_26 + 0x430 ; V_6 ++ , V_30 ++ )\r\nF_10 ( V_12 , V_6 , V_31 [ 9 + V_30 ] ) ;\r\nfor ( V_6 = V_14 -> V_26 + 0x431 ;\r\nV_6 <= V_14 -> V_26 + 0x434 ; V_6 ++ )\r\nF_10 ( V_12 , V_6 , 0 ) ;\r\n}\r\nF_10 ( V_12 , V_14 -> V_26 + 0x43c , 0x16 ) ;\r\nif ( F_9 ( V_14 ) )\r\nF_10 ( V_12 , 0x428 , V_20 ? 0x2a : 0x22 ) ;\r\nelse\r\nF_10 ( V_12 , 0x474 , V_20 ? 0x2a : 0x22 ) ;\r\nreturn 0 ;\r\n}\r\nint F_12 ( struct V_7 * V_8 , struct V_32 * V_33 )\r\n{\r\nstruct V_13 * V_14 = F_5 ( V_8 ) ;\r\nT_1 * V_3 = V_33 -> V_3 ;\r\nint V_34 , V_35 , V_36 , V_5 = 0 ;\r\nif ( V_3 [ 0 ] || V_3 [ 1 ] != 0xff || V_3 [ 2 ] != 0xff ||\r\n( V_3 [ 3 ] != 0x55 && V_3 [ 3 ] != 0x91 ) ) {\r\nV_33 -> line = V_33 -> type = 0 ;\r\nreturn 0 ;\r\n}\r\nV_3 += 4 ;\r\nV_34 = V_3 [ - 1 ] ;\r\nV_35 = V_3 [ 0 ] & 0xf ;\r\nV_36 = V_3 [ 2 ] & 0x3f ;\r\nV_36 += V_14 -> V_37 ;\r\nV_3 += 4 ;\r\nswitch ( V_35 ) {\r\ncase 1 :\r\nV_35 = V_16 ;\r\nbreak;\r\ncase 4 :\r\nV_35 = V_17 ;\r\nbreak;\r\ncase 6 :\r\nV_35 = V_18 ;\r\nV_5 = ! F_1 ( V_3 [ 0 ] ) || ! F_1 ( V_3 [ 1 ] ) ;\r\nbreak;\r\ncase 9 :\r\nV_35 = V_19 ;\r\nif ( F_2 ( V_3 , V_3 ) != 0 )\r\nV_5 = 1 ;\r\nbreak;\r\ndefault:\r\nV_35 = 0 ;\r\nV_5 = 1 ;\r\nbreak;\r\n}\r\nV_33 -> type = V_5 ? 0 : V_35 ;\r\nV_33 -> line = V_5 ? 0 : V_36 ;\r\nV_33 -> V_38 = V_5 ? 0 : ( V_34 == 0x55 ) ;\r\nV_33 -> V_3 = V_3 ;\r\nreturn 0 ;\r\n}
