{"Source Block": ["oh/emmu/hdl/emmu.v@83:95@HdlStmAssign", "   /*****************************/\n   /*MMU WRITE LOGIC            */\n   /*****************************/\n\n   //write controls\n   assign mi_wr_vec[5:0] = (mi_en & mi_we & ~mi_addr[2]) ? 6'b001111 :\n\t                   (mi_en & mi_we & mi_addr[2])  ? 6'b110000 :\n\t\t\t                                   6'b000000 ;\n\n   //write data\n   assign mi_wr_data[63:0] = {mi_din[31:0], mi_din[31:0]};\n\n   //todo: implement readback? worth it?\n"], "Clone Blocks": [["oh/emmu/hdl/emmu.v@88:98", "   assign mi_wr_vec[5:0] = (mi_en & mi_we & ~mi_addr[2]) ? 6'b001111 :\n\t                   (mi_en & mi_we & mi_addr[2])  ? 6'b110000 :\n\t\t\t                                   6'b000000 ;\n\n   //write data\n   assign mi_wr_data[63:0] = {mi_din[31:0], mi_din[31:0]};\n\n   //todo: implement readback? worth it?\n   assign mi_dout[DW-1:0] = 'b0;\n\n   /*****************************/\n"]], "Diff Content": {"Delete": [[88, "   assign mi_wr_vec[5:0] = (mi_en & mi_we & ~mi_addr[2]) ? 6'b001111 :\n"], [89, "\t                   (mi_en & mi_we & mi_addr[2])  ? 6'b110000 :\n"], [90, "\t\t\t                                   6'b000000 ;\n"]], "Add": [[90, "   assign mem_wem[MW-1:0] = ~reg_dstaddr[2] ? {{(MW-32){1'b0}},32'hFFFFFFFF} :\n"], [90, "                                              {{(MW-32){1'b0}},32'h00000000};\n"], [90, "   assign mem_write       = reg_access & \n"], [90, "\t\t\t    reg_write  &\n"], [90, "\t\t\t    (reg_dstaddr[15]==BID);//RX=1,TX=0\n"]]}}