Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Wed Dec 16 22:42:37 2020
| Host         : DESKTOP-BL0DMSK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (85)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (159)
5. checking no_input_delay (1)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (85)
-------------------------
 There are 85 register/latch pins with no clock driven by root clock pin: baudrateGen1/baud_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (159)
--------------------------------------------------
 There are 159 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.788        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.788        0.000                      0                   65        0.263        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.788ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 baudrateGen1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 2.481ns (43.325%)  route 3.245ns (56.675%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560     5.081    baudrateGen1/clk
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrateGen1/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.085    baudrateGen1/counter_reg[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.665 r  baudrateGen1/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    baudrateGen1/counter_reg[0]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  baudrateGen1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.779    baudrateGen1/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  baudrateGen1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.893    baudrateGen1/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  baudrateGen1/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    baudrateGen1/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  baudrateGen1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.121    baudrateGen1/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  baudrateGen1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.235    baudrateGen1/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  baudrateGen1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.349    baudrateGen1/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 f  baudrateGen1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.487    baudrateGen1/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.790 f  baudrateGen1/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.740    baudrateGen1/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.864 r  baudrateGen1/counter[0]_i_1/O
                         net (fo=33, routed)          0.944    10.808    baudrateGen1/clear
    SLICE_X37Y41         FDRE                                         r  baudrateGen1/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    baudrateGen1/clk
    SLICE_X37Y41         FDRE                                         r  baudrateGen1/counter_reg[20]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    baudrateGen1/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 baudrateGen1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 2.481ns (43.325%)  route 3.245ns (56.675%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560     5.081    baudrateGen1/clk
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrateGen1/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.085    baudrateGen1/counter_reg[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.665 r  baudrateGen1/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    baudrateGen1/counter_reg[0]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  baudrateGen1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.779    baudrateGen1/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  baudrateGen1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.893    baudrateGen1/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  baudrateGen1/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    baudrateGen1/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  baudrateGen1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.121    baudrateGen1/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  baudrateGen1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.235    baudrateGen1/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  baudrateGen1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.349    baudrateGen1/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 f  baudrateGen1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.487    baudrateGen1/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.790 f  baudrateGen1/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.740    baudrateGen1/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.864 r  baudrateGen1/counter[0]_i_1/O
                         net (fo=33, routed)          0.944    10.808    baudrateGen1/clear
    SLICE_X37Y41         FDRE                                         r  baudrateGen1/counter_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    baudrateGen1/clk
    SLICE_X37Y41         FDRE                                         r  baudrateGen1/counter_reg[21]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    baudrateGen1/counter_reg[21]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 baudrateGen1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 2.481ns (43.325%)  route 3.245ns (56.675%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560     5.081    baudrateGen1/clk
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrateGen1/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.085    baudrateGen1/counter_reg[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.665 r  baudrateGen1/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    baudrateGen1/counter_reg[0]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  baudrateGen1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.779    baudrateGen1/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  baudrateGen1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.893    baudrateGen1/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  baudrateGen1/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    baudrateGen1/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  baudrateGen1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.121    baudrateGen1/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  baudrateGen1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.235    baudrateGen1/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  baudrateGen1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.349    baudrateGen1/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 f  baudrateGen1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.487    baudrateGen1/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.790 f  baudrateGen1/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.740    baudrateGen1/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.864 r  baudrateGen1/counter[0]_i_1/O
                         net (fo=33, routed)          0.944    10.808    baudrateGen1/clear
    SLICE_X37Y41         FDRE                                         r  baudrateGen1/counter_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    baudrateGen1/clk
    SLICE_X37Y41         FDRE                                         r  baudrateGen1/counter_reg[22]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    baudrateGen1/counter_reg[22]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.788ns  (required time - arrival time)
  Source:                 baudrateGen1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 2.481ns (43.325%)  route 3.245ns (56.675%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560     5.081    baudrateGen1/clk
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrateGen1/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.085    baudrateGen1/counter_reg[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.665 r  baudrateGen1/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    baudrateGen1/counter_reg[0]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  baudrateGen1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.779    baudrateGen1/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  baudrateGen1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.893    baudrateGen1/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  baudrateGen1/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    baudrateGen1/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  baudrateGen1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.121    baudrateGen1/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  baudrateGen1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.235    baudrateGen1/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  baudrateGen1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.349    baudrateGen1/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 f  baudrateGen1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.487    baudrateGen1/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.790 f  baudrateGen1/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.740    baudrateGen1/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.864 r  baudrateGen1/counter[0]_i_1/O
                         net (fo=33, routed)          0.944    10.808    baudrateGen1/clear
    SLICE_X37Y41         FDRE                                         r  baudrateGen1/counter_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.444    14.785    baudrateGen1/clk
    SLICE_X37Y41         FDRE                                         r  baudrateGen1/counter_reg[23]/C
                         clock pessimism              0.275    15.060    
                         clock uncertainty           -0.035    15.025    
    SLICE_X37Y41         FDRE (Setup_fdre_C_R)       -0.429    14.596    baudrateGen1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         14.596    
                         arrival time                         -10.808    
  -------------------------------------------------------------------
                         slack                                  3.788    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 baudrateGen1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 2.481ns (43.393%)  route 3.236ns (56.607%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560     5.081    baudrateGen1/clk
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrateGen1/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.085    baudrateGen1/counter_reg[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.665 r  baudrateGen1/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    baudrateGen1/counter_reg[0]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  baudrateGen1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.779    baudrateGen1/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  baudrateGen1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.893    baudrateGen1/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  baudrateGen1/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    baudrateGen1/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  baudrateGen1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.121    baudrateGen1/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  baudrateGen1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.235    baudrateGen1/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  baudrateGen1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.349    baudrateGen1/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 f  baudrateGen1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.487    baudrateGen1/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.790 f  baudrateGen1/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.740    baudrateGen1/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.864 r  baudrateGen1/counter[0]_i_1/O
                         net (fo=33, routed)          0.935    10.799    baudrateGen1/clear
    SLICE_X37Y43         FDRE                                         r  baudrateGen1/counter_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    baudrateGen1/clk
    SLICE_X37Y43         FDRE                                         r  baudrateGen1/counter_reg[28]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudrateGen1/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 baudrateGen1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 2.481ns (43.393%)  route 3.236ns (56.607%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560     5.081    baudrateGen1/clk
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrateGen1/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.085    baudrateGen1/counter_reg[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.665 r  baudrateGen1/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    baudrateGen1/counter_reg[0]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  baudrateGen1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.779    baudrateGen1/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  baudrateGen1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.893    baudrateGen1/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  baudrateGen1/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    baudrateGen1/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  baudrateGen1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.121    baudrateGen1/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  baudrateGen1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.235    baudrateGen1/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  baudrateGen1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.349    baudrateGen1/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 f  baudrateGen1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.487    baudrateGen1/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.790 f  baudrateGen1/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.740    baudrateGen1/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.864 r  baudrateGen1/counter[0]_i_1/O
                         net (fo=33, routed)          0.935    10.799    baudrateGen1/clear
    SLICE_X37Y43         FDRE                                         r  baudrateGen1/counter_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    baudrateGen1/clk
    SLICE_X37Y43         FDRE                                         r  baudrateGen1/counter_reg[29]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudrateGen1/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 baudrateGen1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 2.481ns (43.393%)  route 3.236ns (56.607%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560     5.081    baudrateGen1/clk
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrateGen1/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.085    baudrateGen1/counter_reg[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.665 r  baudrateGen1/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    baudrateGen1/counter_reg[0]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  baudrateGen1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.779    baudrateGen1/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  baudrateGen1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.893    baudrateGen1/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  baudrateGen1/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    baudrateGen1/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  baudrateGen1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.121    baudrateGen1/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  baudrateGen1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.235    baudrateGen1/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  baudrateGen1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.349    baudrateGen1/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 f  baudrateGen1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.487    baudrateGen1/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.790 f  baudrateGen1/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.740    baudrateGen1/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.864 r  baudrateGen1/counter[0]_i_1/O
                         net (fo=33, routed)          0.935    10.799    baudrateGen1/clear
    SLICE_X37Y43         FDRE                                         r  baudrateGen1/counter_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    baudrateGen1/clk
    SLICE_X37Y43         FDRE                                         r  baudrateGen1/counter_reg[30]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudrateGen1/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.798ns  (required time - arrival time)
  Source:                 baudrateGen1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.717ns  (logic 2.481ns (43.393%)  route 3.236ns (56.607%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560     5.081    baudrateGen1/clk
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrateGen1/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.085    baudrateGen1/counter_reg[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.665 r  baudrateGen1/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    baudrateGen1/counter_reg[0]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  baudrateGen1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.779    baudrateGen1/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  baudrateGen1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.893    baudrateGen1/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  baudrateGen1/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    baudrateGen1/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  baudrateGen1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.121    baudrateGen1/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  baudrateGen1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.235    baudrateGen1/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  baudrateGen1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.349    baudrateGen1/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 f  baudrateGen1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.487    baudrateGen1/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.790 f  baudrateGen1/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.740    baudrateGen1/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.864 r  baudrateGen1/counter[0]_i_1/O
                         net (fo=33, routed)          0.935    10.799    baudrateGen1/clear
    SLICE_X37Y43         FDRE                                         r  baudrateGen1/counter_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.445    14.786    baudrateGen1/clk
    SLICE_X37Y43         FDRE                                         r  baudrateGen1/counter_reg[31]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X37Y43         FDRE (Setup_fdre_C_R)       -0.429    14.597    baudrateGen1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                         -10.799    
  -------------------------------------------------------------------
                         slack                                  3.798    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 baudrateGen1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.481ns (43.704%)  route 3.196ns (56.296%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560     5.081    baudrateGen1/clk
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrateGen1/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.085    baudrateGen1/counter_reg[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.665 r  baudrateGen1/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    baudrateGen1/counter_reg[0]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  baudrateGen1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.779    baudrateGen1/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  baudrateGen1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.893    baudrateGen1/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  baudrateGen1/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    baudrateGen1/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  baudrateGen1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.121    baudrateGen1/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  baudrateGen1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.235    baudrateGen1/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  baudrateGen1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.349    baudrateGen1/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 f  baudrateGen1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.487    baudrateGen1/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.790 f  baudrateGen1/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.740    baudrateGen1/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.864 r  baudrateGen1/counter[0]_i_1/O
                         net (fo=33, routed)          0.894    10.758    baudrateGen1/clear
    SLICE_X37Y37         FDRE                                         r  baudrateGen1/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.441    14.782    baudrateGen1/clk
    SLICE_X37Y37         FDRE                                         r  baudrateGen1/counter_reg[4]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X37Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    baudrateGen1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  3.835    

Slack (MET) :             3.835ns  (required time - arrival time)
  Source:                 baudrateGen1/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.677ns  (logic 2.481ns (43.704%)  route 3.196ns (56.296%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.081ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.560     5.081    baudrateGen1/clk
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.456     5.537 r  baudrateGen1/counter_reg[0]/Q
                         net (fo=3, routed)           0.547     6.085    baudrateGen1/counter_reg[0]
    SLICE_X36Y36         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     6.665 r  baudrateGen1/counter_reg[0]_i_17/CO[3]
                         net (fo=1, routed)           0.000     6.665    baudrateGen1/counter_reg[0]_i_17_n_0
    SLICE_X36Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.779 r  baudrateGen1/counter_reg[0]_i_13/CO[3]
                         net (fo=1, routed)           0.000     6.779    baudrateGen1/counter_reg[0]_i_13_n_0
    SLICE_X36Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.893 r  baudrateGen1/counter_reg[0]_i_14/CO[3]
                         net (fo=1, routed)           0.000     6.893    baudrateGen1/counter_reg[0]_i_14_n_0
    SLICE_X36Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.007 r  baudrateGen1/counter_reg[0]_i_16/CO[3]
                         net (fo=1, routed)           0.000     7.007    baudrateGen1/counter_reg[0]_i_16_n_0
    SLICE_X36Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.121 r  baudrateGen1/counter_reg[0]_i_15/CO[3]
                         net (fo=1, routed)           0.000     7.121    baudrateGen1/counter_reg[0]_i_15_n_0
    SLICE_X36Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.235 r  baudrateGen1/counter_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.235    baudrateGen1/counter_reg[0]_i_10_n_0
    SLICE_X36Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.349 r  baudrateGen1/counter_reg[0]_i_11/CO[3]
                         net (fo=1, routed)           0.000     7.349    baudrateGen1/counter_reg[0]_i_11_n_0
    SLICE_X36Y43         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.683 f  baudrateGen1/counter_reg[0]_i_12/O[1]
                         net (fo=1, routed)           0.804     8.487    baudrateGen1/p_0_in[30]
    SLICE_X38Y43         LUT2 (Prop_lut2_I0_O)        0.303     8.790 f  baudrateGen1/counter[0]_i_7/O
                         net (fo=1, routed)           0.950     9.740    baudrateGen1/counter[0]_i_7_n_0
    SLICE_X38Y39         LUT6 (Prop_lut6_I4_O)        0.124     9.864 r  baudrateGen1/counter[0]_i_1/O
                         net (fo=33, routed)          0.894    10.758    baudrateGen1/clear
    SLICE_X37Y37         FDRE                                         r  baudrateGen1/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.441    14.782    baudrateGen1/clk
    SLICE_X37Y37         FDRE                                         r  baudrateGen1/counter_reg[5]/C
                         clock pessimism              0.275    15.057    
                         clock uncertainty           -0.035    15.022    
    SLICE_X37Y37         FDRE (Setup_fdre_C_R)       -0.429    14.593    baudrateGen1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         14.593    
                         arrival time                         -10.758    
  -------------------------------------------------------------------
                         slack                                  3.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrateGen1/counter_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    baudrateGen1/clk
    SLICE_X37Y40         FDRE                                         r  baudrateGen1/counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrateGen1/counter_reg[19]/Q
                         net (fo=2, routed)           0.119     1.705    baudrateGen1/counter_reg[19]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudrateGen1/counter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudrateGen1/counter_reg[16]_i_1_n_4
    SLICE_X37Y40         FDRE                                         r  baudrateGen1/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    baudrateGen1/clk
    SLICE_X37Y40         FDRE                                         r  baudrateGen1/counter_reg[19]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrateGen1/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrateGen1/counter_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    baudrateGen1/clk
    SLICE_X37Y41         FDRE                                         r  baudrateGen1/counter_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrateGen1/counter_reg[23]/Q
                         net (fo=2, routed)           0.119     1.705    baudrateGen1/counter_reg[23]
    SLICE_X37Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudrateGen1/counter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudrateGen1/counter_reg[20]_i_1_n_4
    SLICE_X37Y41         FDRE                                         r  baudrateGen1/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    baudrateGen1/clk
    SLICE_X37Y41         FDRE                                         r  baudrateGen1/counter_reg[23]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrateGen1/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrateGen1/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    baudrateGen1/clk
    SLICE_X37Y42         FDRE                                         r  baudrateGen1/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y42         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrateGen1/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.705    baudrateGen1/counter_reg[27]
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  baudrateGen1/counter_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.813    baudrateGen1/counter_reg[24]_i_1_n_4
    SLICE_X37Y42         FDRE                                         r  baudrateGen1/counter_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    baudrateGen1/clk
    SLICE_X37Y42         FDRE                                         r  baudrateGen1/counter_reg[27]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y42         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrateGen1/counter_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrateGen1/counter_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    baudrateGen1/clk
    SLICE_X37Y43         FDRE                                         r  baudrateGen1/counter_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  baudrateGen1/counter_reg[31]/Q
                         net (fo=2, routed)           0.119     1.706    baudrateGen1/counter_reg[31]
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.814 r  baudrateGen1/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.814    baudrateGen1/counter_reg[28]_i_1_n_4
    SLICE_X37Y43         FDRE                                         r  baudrateGen1/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.832     1.959    baudrateGen1/clk
    SLICE_X37Y43         FDRE                                         r  baudrateGen1/counter_reg[31]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    baudrateGen1/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrateGen1/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    baudrateGen1/clk
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  baudrateGen1/counter_reg[3]/Q
                         net (fo=2, routed)           0.119     1.702    baudrateGen1/counter_reg[3]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.810 r  baudrateGen1/counter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.810    baudrateGen1/counter_reg[0]_i_2_n_4
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    baudrateGen1/clk
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    baudrateGen1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrateGen1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.560     1.443    baudrateGen1/clk
    SLICE_X37Y37         FDRE                                         r  baudrateGen1/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  baudrateGen1/counter_reg[7]/Q
                         net (fo=2, routed)           0.119     1.703    baudrateGen1/counter_reg[7]
    SLICE_X37Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  baudrateGen1/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    baudrateGen1/counter_reg[4]_i_1_n_4
    SLICE_X37Y37         FDRE                                         r  baudrateGen1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.828     1.955    baudrateGen1/clk
    SLICE_X37Y37         FDRE                                         r  baudrateGen1/counter_reg[7]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X37Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    baudrateGen1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrateGen1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    baudrateGen1/clk
    SLICE_X37Y38         FDRE                                         r  baudrateGen1/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudrateGen1/counter_reg[11]/Q
                         net (fo=2, routed)           0.119     1.704    baudrateGen1/counter_reg[11]
    SLICE_X37Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudrateGen1/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudrateGen1/counter_reg[8]_i_1_n_4
    SLICE_X37Y38         FDRE                                         r  baudrateGen1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    baudrateGen1/clk
    SLICE_X37Y38         FDRE                                         r  baudrateGen1/counter_reg[11]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    baudrateGen1/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 baudrateGen1/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.561     1.444    baudrateGen1/clk
    SLICE_X37Y39         FDRE                                         r  baudrateGen1/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y39         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  baudrateGen1/counter_reg[15]/Q
                         net (fo=2, routed)           0.119     1.704    baudrateGen1/counter_reg[15]
    SLICE_X37Y39         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.812 r  baudrateGen1/counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.812    baudrateGen1/counter_reg[12]_i_1_n_4
    SLICE_X37Y39         FDRE                                         r  baudrateGen1/counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.830     1.957    baudrateGen1/clk
    SLICE_X37Y39         FDRE                                         r  baudrateGen1/counter_reg[15]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X37Y39         FDRE (Hold_fdre_C_D)         0.105     1.549    baudrateGen1/counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 baudrateGen1/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.559     1.442    baudrateGen1/clk
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  baudrateGen1/counter_reg[2]/Q
                         net (fo=2, routed)           0.120     1.704    baudrateGen1/counter_reg[2]
    SLICE_X37Y36         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.815 r  baudrateGen1/counter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.815    baudrateGen1/counter_reg[0]_i_2_n_5
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.827     1.954    baudrateGen1/clk
    SLICE_X37Y36         FDRE                                         r  baudrateGen1/counter_reg[2]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X37Y36         FDRE (Hold_fdre_C_D)         0.105     1.547    baudrateGen1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 baudrateGen1/counter_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baudrateGen1/counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.562     1.445    baudrateGen1/clk
    SLICE_X37Y40         FDRE                                         r  baudrateGen1/counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  baudrateGen1/counter_reg[18]/Q
                         net (fo=2, routed)           0.120     1.707    baudrateGen1/counter_reg[18]
    SLICE_X37Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.818 r  baudrateGen1/counter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.818    baudrateGen1/counter_reg[16]_i_1_n_5
    SLICE_X37Y40         FDRE                                         r  baudrateGen1/counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.831     1.958    baudrateGen1/clk
    SLICE_X37Y40         FDRE                                         r  baudrateGen1/counter_reg[18]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X37Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    baudrateGen1/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.267    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X36Y46   baudrateGen1/baud_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y36   baudrateGen1/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   baudrateGen1/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y38   baudrateGen1/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   baudrateGen1/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   baudrateGen1/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   baudrateGen1/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y39   baudrateGen1/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y40   baudrateGen1/counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrateGen1/baud_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   baudrateGen1/counter_reg[28]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   baudrateGen1/counter_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   baudrateGen1/counter_reg[30]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   baudrateGen1/counter_reg[31]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrateGen1/baud_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrateGen1/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrateGen1/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   baudrateGen1/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y39   baudrateGen1/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   baudrateGen1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   baudrateGen1/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   baudrateGen1/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   baudrateGen1/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X36Y46   baudrateGen1/baud_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y36   baudrateGen1/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrateGen1/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrateGen1/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrateGen1/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y38   baudrateGen1/counter_reg[11]/C



