Release 14.4 - xst P.49d (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: melody.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report

=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "melody.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "melody"
Output Format                      : NGC
Target Device                      : XC9500XL CPLDs

---- Source Options
Top Module Name                    : melody
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
Mux Extraction                     : Yes
Resource Sharing                   : YES

---- Target Options
Add IO Buffers                     : YES
MACRO Preserve                     : YES
XOR Preserve                       : YES
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : Yes
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Verilog 2001                       : YES

---- Other Options
Clock Enable                       : YES
wysiwyg                            : NO

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/team1/melody/melody.vhd" in Library work.
Architecture behavioral of Entity melody is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <melody> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <melody> in library <work> (Architecture <behavioral>).
Entity <melody> analyzed. Unit <melody> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <melody>.
    Related source file is "C:/team1/melody/melody.vhd".
    Found 6-bit up counter for signal <ADDR>.
    Found 6-bit adder for signal <ADDR$addsub0000> created at line 103.
    Found 14-bit adder for signal <ADDR$addsub0001> created at line 100.
    Found 14-bit up counter for signal <counter>.
    Summary:
	inferred   2 Counter(s).
	inferred   2 Adder/Subtractor(s).
Unit <melody> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 14-bit adder                                          : 1
 6-bit adder                                           : 1
# Counters                                             : 2
 14-bit up counter                                     : 1
 6-bit up counter                                      : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 14-bit adder                                          : 1
 6-bit adder                                           : 1
# Counters                                             : 2
 14-bit up counter                                     : 1
 6-bit up counter                                      : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <melody> ...
  implementation constraint: INIT=r	 : ADDR_1
  implementation constraint: INIT=r	 : ADDR_4
  implementation constraint: INIT=r	 : ADDR_5
  implementation constraint: INIT=r	 : ADDR_0
  implementation constraint: INIT=r	 : counter_13
  implementation constraint: INIT=r	 : counter_12
  implementation constraint: INIT=r	 : counter_11
  implementation constraint: INIT=r	 : counter_10
  implementation constraint: INIT=r	 : counter_9
  implementation constraint: INIT=r	 : counter_8
  implementation constraint: INIT=r	 : counter_7
  implementation constraint: INIT=r	 : counter_6
  implementation constraint: INIT=r	 : counter_5
  implementation constraint: INIT=r	 : counter_4
  implementation constraint: INIT=r	 : counter_3
  implementation constraint: INIT=r	 : counter_2
  implementation constraint: INIT=r	 : counter_1
  implementation constraint: INIT=r	 : counter_0
  implementation constraint: INIT=r	 : ADDR_3
  implementation constraint: INIT=r	 : ADDR_2

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : melody.ngr
Top Level Output File Name         : melody
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : Yes
Target Technology                  : XC9500XL CPLDs
Macro Preserve                     : YES
XOR Preserve                       : YES
Clock Enable                       : YES
wysiwyg                            : NO

Design Statistics
# IOs                              : 10

Cell Usage :
# BELS                             : 187
#      AND2                        : 65
#      AND3                        : 9
#      AND4                        : 4
#      AND6                        : 1
#      GND                         : 1
#      INV                         : 67
#      OR2                         : 20
#      OR3                         : 2
#      XOR2                        : 18
# FlipFlops/Latches                : 20
#      FDCE                        : 20
# IO Buffers                       : 10
#      IBUF                        : 2
#      OBUF                        : 8
=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.73 secs
 
--> 

Total memory usage is 248792 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

