// Seed: 3866153142
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  output wire id_12;
  inout supply1 id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  assign id_11 = 1'd0;
  assign id_5  = id_9;
endmodule
module module_1 (
    id_1,
    id_2
);
  input logic [7:0] id_2;
  output wire id_1;
  wire [1 : 1] id_3;
  assign id_1 = id_3;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_3
  );
  xor primCall (id_1, id_2, id_3);
  parameter id_4 = -1;
  logic id_5;
  ;
  logic id_6, id_7, id_8;
endmodule
