Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Feb 20 15:15:29 2024
| Host         : m210-linux-12.thayer.dartmouth.edu running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_control_sets -verbose -file module6_hw_wrapper_control_sets_placed.rpt
| Design       : module6_hw_wrapper
| Device       : xc7z010
-----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    84 |
|    Minimum number of control sets                        |    84 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   243 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    84 |
| >= 0 to < 4        |     7 |
| >= 4 to < 6        |    24 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     6 |
| >= 14 to < 16      |     3 |
| >= 16              |    30 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             236 |           98 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             385 |          116 |
| Yes          | No                    | No                     |             442 |          107 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             422 |          150 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                    Clock Signal                   |                                                                           Enable Signal                                                                          |                                                                     Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                              |                1 |              1 |         1.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R                                                                                                 |                1 |              1 |         1.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0 |                1 |              1 |         1.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[4].ce_out_i_reg[4]_0                                        |                1 |              1 |         1.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/GEN_BKEND_CE_REGISTERS[0].ce_out_i_reg[0]_0                                        |                1 |              1 |         1.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE0_I_i_1_n_0                                                                              |                1 |              1 |         1.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                       |                                                                                                                                                         |                1 |              2 |         2.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | module6_hw_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | module6_hw_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                2 |              4 |         2.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                2 |              4 |         2.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                              | module6_hw_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |         2.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | module6_hw_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_gpio_2/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | module6_hw_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLIN1_ND.READ_REG_GEN[3].reg1[31]_i_1_n_0                                                              |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_gpio_0/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                  |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | module6_hw_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/rst_ps7_0_50M/U0/EXT_LPF/lpf_int                                                                                                           |                3 |              4 |         1.33 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | module6_hw_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                2 |              4 |         2.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/D[6]                                                                                                                | module6_hw_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                          |                2 |              4 |         2.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                | module6_hw_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | module6_hw_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                     |                1 |              4 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | module6_hw_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              5 |         5.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |         5.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                2 |              5 |         2.50 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | module6_hw_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |              6 |         3.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/rst_ps7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                     | module6_hw_i/rst_ps7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                                     |                1 |              6 |         6.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                      | module6_hw_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              6 |         6.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                     |                2 |              6 |         3.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                | module6_hw_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                          |                2 |              7 |         3.50 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/dpto_cnt0                                                                               |                2 |              7 |         3.50 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                              | module6_hw_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                4 |              8 |         2.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                     | module6_hw_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                1 |              8 |         8.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | module6_hw_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                2 |              8 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                           | module6_hw_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                3 |              8 |         2.67 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                3 |              8 |         2.67 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                              | module6_hw_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                2 |              9 |         4.50 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                3 |             10 |         3.33 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |                4 |             11 |         2.75 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                         |                3 |             12 |         4.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                       |                                                                                                                                                         |                4 |             12 |         3.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |                4 |             12 |         3.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |                6 |             12 |         2.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                         |                4 |             13 |         3.25 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                4 |             13 |         3.25 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                         |                2 |             14 |         7.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                3 |             14 |         4.67 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             14 |         2.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/xadc_wiz_0/inst/AXI_XADC_CORE_I/do_reg[15]_i_1_n_0                                                                                         |                3 |             16 |         5.33 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                        |                                                                                                                                                         |                3 |             16 |         5.33 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                   | module6_hw_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                          |               12 |             17 |         1.42 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                    | module6_hw_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                9 |             20 |         2.22 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                8 |             20 |         2.50 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | module6_hw_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                4 |             21 |         5.25 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                        |                                                                                                                                                         |                7 |             21 |         3.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                             | module6_hw_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                5 |             21 |         4.20 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_gpio_3/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |                7 |             22 |         3.14 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1          |                                                                                                                                                         |               10 |             24 |         2.40 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | module6_hw_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                8 |             24 |         3.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/start                                                                                  | module6_hw_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                     |               11 |             25 |         2.27 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                   |                6 |             26 |         4.33 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/generateOutPre0_reg_0                                                                                      | module6_hw_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                4 |             32 |         8.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                         | module6_hw_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                          |               32 |             32 |         1.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/TCSR0_GENERATE[20].TCSR0_FF_I_1                                                                            | module6_hw_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |                4 |             32 |         8.00 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                       | module6_hw_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |               11 |             32 |         2.91 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                         | module6_hw_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/s_axi_aresetn_0                                                            |               10 |             32 |         3.20 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                         |                9 |             34 |         3.78 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                         |                9 |             35 |         3.89 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               11 |             40 |         3.64 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/axi_gpio_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                     |               12 |             40 |         3.33 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                         |                7 |             47 |         6.71 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                         |                8 |             47 |         5.88 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |               13 |             48 |         3.69 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                         |               11 |             48 |         4.36 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                         |               10 |             48 |         4.80 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 | module6_hw_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                         |               10 |             48 |         4.80 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  | module6_hw_i/xadc_wiz_0/inst/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/reset2ip_reset                                                                          |               28 |            115 |         4.11 |
|  module6_hw_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                  |                                                                                                                                                         |               99 |            237 |         2.39 |
+---------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


