[
    {
        "ports": [
            {
                "direction": "Input",
                "name": "a",
                "range": {
                    "lsb": 0,
                    "msb": 19
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "b",
                "range": {
                    "lsb": 0,
                    "msb": 17
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "clock0",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "reset",
                "range": {
                    "lsb": 0,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "acc_fir",
                "range": {
                    "lsb": 0,
                    "msb": 5
                },
                "type": "WIRE"
            },
            {
                "direction": "Input",
                "name": "id",
                "range": {
                    "lsb": -1,
                    "msb": 0
                },
                "type": "WIRE"
            },
            {
                "direction": "Output",
                "name": "out",
                "range": {
                    "lsb": 0,
                    "msb": 37
                },
                "type": "WIRE"
            }
        ],
        "topModule": "add_shifted_a_to_mult_output"
    }
]
