strict digraph "" {
	node [label="\N"];
	"2676:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b5e990>",
		fillcolor=springgreen,
		label="2676:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2677:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5ed10>",
		fillcolor=firebrick,
		label="2677:NS
rx_rtr1 <= #Tp 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5ed10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2676:IF" -> "2677:NS"	 [cond="['go_rx_ide', 'go_error_frame']",
		label="(go_rx_ide | go_error_frame)",
		lineno=2676];
	"2678:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f6b5ea10>",
		fillcolor=springgreen,
		label="2678:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2676:IF" -> "2678:IF"	 [cond="['go_rx_ide', 'go_error_frame']",
		label="!((go_rx_ide | go_error_frame))",
		lineno=2676];
	"2675:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5efd0>",
		fillcolor=firebrick,
		label="2675:NS
rx_rtr1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5efd0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_2672:AL"	 [def_var="['rx_rtr1']",
		label="Leaf_2672:AL"];
	"2675:NS" -> "Leaf_2672:AL"	 [cond="[]",
		lineno=None];
	"2677:NS" -> "Leaf_2672:AL"	 [cond="[]",
		lineno=None];
	"2679:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5ea90>",
		fillcolor=firebrick,
		label="2679:NS
rx_rtr1 <= #Tp 1'b1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f44f6b5ea90>]",
		style=filled,
		typ=NonblockingSubstitution];
	"2678:IF" -> "2679:NS"	 [cond="['go_rx_rtr1']",
		label=go_rx_rtr1,
		lineno=2678];
	"2673:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7f44f692f1d0>",
		fillcolor=turquoise,
		label="2673:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"2674:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f44f692f210>",
		fillcolor=springgreen,
		label="2674:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"2673:BL" -> "2674:IF"	 [cond="[]",
		lineno=None];
	"2674:IF" -> "2676:IF"	 [cond="['rst']",
		label="!(rst)",
		lineno=2674];
	"2674:IF" -> "2675:NS"	 [cond="['rst']",
		label=rst,
		lineno=2674];
	"2679:NS" -> "Leaf_2672:AL"	 [cond="[]",
		lineno=None];
	"2672:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f44f692f290>",
		clk_sens=True,
		fillcolor=gold,
		label="2672:AL",
		sens="['clk', 'rst']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['rst', 'go_rx_rtr1', 'go_rx_ide', 'go_error_frame']"];
	"2672:AL" -> "2673:BL"	 [cond="[]",
		lineno=None];
}
