# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 667 \
    name query_0_val1 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_0_val1 \
    op interface \
    ports { query_0_val1 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 668 \
    name query_1_val2 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_1_val2 \
    op interface \
    ports { query_1_val2 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 669 \
    name query_2_val3 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_2_val3 \
    op interface \
    ports { query_2_val3 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 670 \
    name query_3_val4 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_3_val4 \
    op interface \
    ports { query_3_val4 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 671 \
    name query_4_val5 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_4_val5 \
    op interface \
    ports { query_4_val5 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 672 \
    name query_5_val6 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_5_val6 \
    op interface \
    ports { query_5_val6 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 673 \
    name query_6_val7 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_6_val7 \
    op interface \
    ports { query_6_val7 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 674 \
    name query_7_val8 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_7_val8 \
    op interface \
    ports { query_7_val8 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 675 \
    name query_8_val9 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_8_val9 \
    op interface \
    ports { query_8_val9 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 676 \
    name query_9_val10 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_9_val10 \
    op interface \
    ports { query_9_val10 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 677 \
    name query_10_val11 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_10_val11 \
    op interface \
    ports { query_10_val11 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 678 \
    name query_11_val12 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_11_val12 \
    op interface \
    ports { query_11_val12 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 679 \
    name query_12_val13 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_12_val13 \
    op interface \
    ports { query_12_val13 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 680 \
    name query_13_val14 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_13_val14 \
    op interface \
    ports { query_13_val14 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 681 \
    name query_14_val15 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_14_val15 \
    op interface \
    ports { query_14_val15 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 682 \
    name query_15_val16 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_15_val16 \
    op interface \
    ports { query_15_val16 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 683 \
    name query_16_val17 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_16_val17 \
    op interface \
    ports { query_16_val17 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 684 \
    name query_17_val18 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_17_val18 \
    op interface \
    ports { query_17_val18 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 685 \
    name query_18_val19 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_18_val19 \
    op interface \
    ports { query_18_val19 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 686 \
    name query_19_val20 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_19_val20 \
    op interface \
    ports { query_19_val20 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 687 \
    name query_20_val21 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_20_val21 \
    op interface \
    ports { query_20_val21 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 688 \
    name query_21_val22 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_21_val22 \
    op interface \
    ports { query_21_val22 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 689 \
    name query_22_val23 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_22_val23 \
    op interface \
    ports { query_22_val23 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 690 \
    name query_23_val24 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_23_val24 \
    op interface \
    ports { query_23_val24 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 691 \
    name query_24_val25 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_24_val25 \
    op interface \
    ports { query_24_val25 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 692 \
    name query_25_val26 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_25_val26 \
    op interface \
    ports { query_25_val26 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 693 \
    name query_26_val27 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_26_val27 \
    op interface \
    ports { query_26_val27 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 694 \
    name query_27_val28 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_27_val28 \
    op interface \
    ports { query_27_val28 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 695 \
    name query_28_val29 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_28_val29 \
    op interface \
    ports { query_28_val29 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 696 \
    name query_29_val30 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_29_val30 \
    op interface \
    ports { query_29_val30 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 697 \
    name query_30_val31 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_30_val31 \
    op interface \
    ports { query_30_val31 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 698 \
    name query_31_val32 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_31_val32 \
    op interface \
    ports { query_31_val32 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 699 \
    name query_32_val33 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_32_val33 \
    op interface \
    ports { query_32_val33 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 700 \
    name query_33_val34 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_33_val34 \
    op interface \
    ports { query_33_val34 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 701 \
    name query_34_val35 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_34_val35 \
    op interface \
    ports { query_34_val35 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 702 \
    name query_35_val36 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_35_val36 \
    op interface \
    ports { query_35_val36 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 703 \
    name query_36_val37 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_36_val37 \
    op interface \
    ports { query_36_val37 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 704 \
    name query_37_val38 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_37_val38 \
    op interface \
    ports { query_37_val38 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 705 \
    name query_38_val39 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_38_val39 \
    op interface \
    ports { query_38_val39 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 706 \
    name query_39_val40 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_39_val40 \
    op interface \
    ports { query_39_val40 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 707 \
    name query_40_val41 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_40_val41 \
    op interface \
    ports { query_40_val41 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 708 \
    name query_41_val42 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_41_val42 \
    op interface \
    ports { query_41_val42 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 709 \
    name query_42_val43 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_42_val43 \
    op interface \
    ports { query_42_val43 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 710 \
    name query_43_val44 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_43_val44 \
    op interface \
    ports { query_43_val44 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 711 \
    name query_44_val45 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_44_val45 \
    op interface \
    ports { query_44_val45 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 712 \
    name query_45_val46 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_45_val46 \
    op interface \
    ports { query_45_val46 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 713 \
    name query_46_val47 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_46_val47 \
    op interface \
    ports { query_46_val47 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 714 \
    name query_47_val48 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_47_val48 \
    op interface \
    ports { query_47_val48 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 715 \
    name query_48_val49 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_48_val49 \
    op interface \
    ports { query_48_val49 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 716 \
    name query_49_val50 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_49_val50 \
    op interface \
    ports { query_49_val50 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 717 \
    name query_50_val51 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_50_val51 \
    op interface \
    ports { query_50_val51 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 718 \
    name query_51_val52 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_51_val52 \
    op interface \
    ports { query_51_val52 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 719 \
    name query_52_val53 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_52_val53 \
    op interface \
    ports { query_52_val53 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 720 \
    name query_53_val54 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_53_val54 \
    op interface \
    ports { query_53_val54 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 721 \
    name query_54_val55 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_54_val55 \
    op interface \
    ports { query_54_val55 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 722 \
    name query_55_val56 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_55_val56 \
    op interface \
    ports { query_55_val56 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 723 \
    name query_56_val57 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_56_val57 \
    op interface \
    ports { query_56_val57 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 724 \
    name query_57_val58 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_57_val58 \
    op interface \
    ports { query_57_val58 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 725 \
    name query_58_val59 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_58_val59 \
    op interface \
    ports { query_58_val59 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 726 \
    name query_59_val60 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_59_val60 \
    op interface \
    ports { query_59_val60 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 727 \
    name query_60_val61 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_60_val61 \
    op interface \
    ports { query_60_val61 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 728 \
    name query_61_val62 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_61_val62 \
    op interface \
    ports { query_61_val62 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 729 \
    name query_62_val63 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_62_val63 \
    op interface \
    ports { query_62_val63 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 730 \
    name query_63_val64 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_query_63_val64 \
    op interface \
    ports { query_63_val64 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 731 \
    name key_0_val65 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_0_val65 \
    op interface \
    ports { key_0_val65 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 732 \
    name key_1_val66 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_1_val66 \
    op interface \
    ports { key_1_val66 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 733 \
    name key_2_val67 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_2_val67 \
    op interface \
    ports { key_2_val67 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 734 \
    name key_3_val68 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_3_val68 \
    op interface \
    ports { key_3_val68 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 735 \
    name key_4_val69 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_4_val69 \
    op interface \
    ports { key_4_val69 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 736 \
    name key_5_val70 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_5_val70 \
    op interface \
    ports { key_5_val70 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 737 \
    name key_6_val71 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_6_val71 \
    op interface \
    ports { key_6_val71 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 738 \
    name key_7_val72 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_7_val72 \
    op interface \
    ports { key_7_val72 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 739 \
    name key_8_val73 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_8_val73 \
    op interface \
    ports { key_8_val73 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 740 \
    name key_9_val74 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_9_val74 \
    op interface \
    ports { key_9_val74 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 741 \
    name key_10_val75 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_10_val75 \
    op interface \
    ports { key_10_val75 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 742 \
    name key_11_val76 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_11_val76 \
    op interface \
    ports { key_11_val76 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 743 \
    name key_12_val77 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_12_val77 \
    op interface \
    ports { key_12_val77 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 744 \
    name key_13_val78 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_13_val78 \
    op interface \
    ports { key_13_val78 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 745 \
    name key_14_val79 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_14_val79 \
    op interface \
    ports { key_14_val79 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 746 \
    name key_15_val80 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_15_val80 \
    op interface \
    ports { key_15_val80 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 747 \
    name key_16_val81 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_16_val81 \
    op interface \
    ports { key_16_val81 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 748 \
    name key_17_val82 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_17_val82 \
    op interface \
    ports { key_17_val82 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 749 \
    name key_18_val83 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_18_val83 \
    op interface \
    ports { key_18_val83 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 750 \
    name key_19_val84 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_19_val84 \
    op interface \
    ports { key_19_val84 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 751 \
    name key_20_val85 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_20_val85 \
    op interface \
    ports { key_20_val85 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 752 \
    name key_21_val86 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_21_val86 \
    op interface \
    ports { key_21_val86 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 753 \
    name key_22_val87 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_22_val87 \
    op interface \
    ports { key_22_val87 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 754 \
    name key_23_val88 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_23_val88 \
    op interface \
    ports { key_23_val88 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 755 \
    name key_24_val89 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_24_val89 \
    op interface \
    ports { key_24_val89 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 756 \
    name key_25_val90 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_25_val90 \
    op interface \
    ports { key_25_val90 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 757 \
    name key_26_val91 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_26_val91 \
    op interface \
    ports { key_26_val91 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 758 \
    name key_27_val92 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_27_val92 \
    op interface \
    ports { key_27_val92 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 759 \
    name key_28_val93 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_28_val93 \
    op interface \
    ports { key_28_val93 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 760 \
    name key_29_val94 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_29_val94 \
    op interface \
    ports { key_29_val94 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 761 \
    name key_30_val95 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_30_val95 \
    op interface \
    ports { key_30_val95 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 762 \
    name key_31_val96 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_31_val96 \
    op interface \
    ports { key_31_val96 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 763 \
    name key_32_val97 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_32_val97 \
    op interface \
    ports { key_32_val97 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 764 \
    name key_33_val98 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_33_val98 \
    op interface \
    ports { key_33_val98 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 765 \
    name key_34_val99 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_34_val99 \
    op interface \
    ports { key_34_val99 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 766 \
    name key_35_val100 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_35_val100 \
    op interface \
    ports { key_35_val100 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 767 \
    name key_36_val101 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_36_val101 \
    op interface \
    ports { key_36_val101 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 768 \
    name key_37_val102 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_37_val102 \
    op interface \
    ports { key_37_val102 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 769 \
    name key_38_val103 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_38_val103 \
    op interface \
    ports { key_38_val103 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 770 \
    name key_39_val104 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_39_val104 \
    op interface \
    ports { key_39_val104 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 771 \
    name key_40_val105 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_40_val105 \
    op interface \
    ports { key_40_val105 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 772 \
    name key_41_val106 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_41_val106 \
    op interface \
    ports { key_41_val106 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 773 \
    name key_42_val107 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_42_val107 \
    op interface \
    ports { key_42_val107 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 774 \
    name key_43_val108 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_43_val108 \
    op interface \
    ports { key_43_val108 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 775 \
    name key_44_val109 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_44_val109 \
    op interface \
    ports { key_44_val109 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 776 \
    name key_45_val110 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_45_val110 \
    op interface \
    ports { key_45_val110 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 777 \
    name key_46_val111 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_46_val111 \
    op interface \
    ports { key_46_val111 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 778 \
    name key_47_val112 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_47_val112 \
    op interface \
    ports { key_47_val112 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 779 \
    name key_48_val113 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_48_val113 \
    op interface \
    ports { key_48_val113 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 780 \
    name key_49_val114 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_49_val114 \
    op interface \
    ports { key_49_val114 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 781 \
    name key_50_val115 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_50_val115 \
    op interface \
    ports { key_50_val115 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 782 \
    name key_51_val116 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_51_val116 \
    op interface \
    ports { key_51_val116 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 783 \
    name key_52_val117 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_52_val117 \
    op interface \
    ports { key_52_val117 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 784 \
    name key_53_val118 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_53_val118 \
    op interface \
    ports { key_53_val118 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 785 \
    name key_54_val119 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_54_val119 \
    op interface \
    ports { key_54_val119 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 786 \
    name key_55_val120 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_55_val120 \
    op interface \
    ports { key_55_val120 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 787 \
    name key_56_val121 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_56_val121 \
    op interface \
    ports { key_56_val121 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 788 \
    name key_57_val122 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_57_val122 \
    op interface \
    ports { key_57_val122 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 789 \
    name key_58_val123 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_58_val123 \
    op interface \
    ports { key_58_val123 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 790 \
    name key_59_val124 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_59_val124 \
    op interface \
    ports { key_59_val124 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 791 \
    name key_60_val125 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_60_val125 \
    op interface \
    ports { key_60_val125 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 792 \
    name key_61_val126 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_61_val126 \
    op interface \
    ports { key_61_val126 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 793 \
    name key_62_val127 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_62_val127 \
    op interface \
    ports { key_62_val127 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 794 \
    name key_63_val128 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_key_63_val128 \
    op interface \
    ports { key_63_val128 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 795 \
    name value_0_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_0_val \
    op interface \
    ports { value_0_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 796 \
    name value_1_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_1_val \
    op interface \
    ports { value_1_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 797 \
    name value_2_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_2_val \
    op interface \
    ports { value_2_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 798 \
    name value_3_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_3_val \
    op interface \
    ports { value_3_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 799 \
    name value_4_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_4_val \
    op interface \
    ports { value_4_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 800 \
    name value_5_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_5_val \
    op interface \
    ports { value_5_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 801 \
    name value_6_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_6_val \
    op interface \
    ports { value_6_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 802 \
    name value_7_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_7_val \
    op interface \
    ports { value_7_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 803 \
    name value_8_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_8_val \
    op interface \
    ports { value_8_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 804 \
    name value_9_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_9_val \
    op interface \
    ports { value_9_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 805 \
    name value_10_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_10_val \
    op interface \
    ports { value_10_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 806 \
    name value_11_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_11_val \
    op interface \
    ports { value_11_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 807 \
    name value_12_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_12_val \
    op interface \
    ports { value_12_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 808 \
    name value_13_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_13_val \
    op interface \
    ports { value_13_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 809 \
    name value_14_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_14_val \
    op interface \
    ports { value_14_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 810 \
    name value_15_val \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_value_15_val \
    op interface \
    ports { value_15_val { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 811 \
    name padding_mask_0_val129 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_0_val129 \
    op interface \
    ports { padding_mask_0_val129 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 812 \
    name padding_mask_1_val130 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_1_val130 \
    op interface \
    ports { padding_mask_1_val130 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 813 \
    name padding_mask_2_val131 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_2_val131 \
    op interface \
    ports { padding_mask_2_val131 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 814 \
    name padding_mask_3_val132 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_3_val132 \
    op interface \
    ports { padding_mask_3_val132 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 815 \
    name padding_mask_4_val133 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_4_val133 \
    op interface \
    ports { padding_mask_4_val133 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 816 \
    name padding_mask_5_val134 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_5_val134 \
    op interface \
    ports { padding_mask_5_val134 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 817 \
    name padding_mask_6_val135 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_6_val135 \
    op interface \
    ports { padding_mask_6_val135 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id 818 \
    name padding_mask_7_val136 \
    type other \
    dir I \
    reset_level 1 \
    sync_rst true \
    corename dc_padding_mask_7_val136 \
    op interface \
    ports { padding_mask_7_val136 { I 13 vector } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}

# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -2 \
    name ap_return \
    type ap_return \
    reset_level 1 \
    sync_rst true \
    corename ap_return \
    op interface \
    ports { ap_return { O 1 vector } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -4 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_ce
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_ce] == "cg_default_interface_gen_ce"} {
eval "cg_default_interface_gen_ce { \
    id -5 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_ce \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


