ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.syntax unified
  15              		.file	"stm32f1xx_hal_rcc_ex.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.HAL_RCCEx_PeriphCLKConfig,"ax",%progbits
  20              		.align	1
  21              		.global	HAL_RCCEx_PeriphCLKConfig
  22              		.thumb
  23              		.thumb_func
  25              	HAL_RCCEx_PeriphCLKConfig:
  26              	.LFB65:
  27              		.file 1 "./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c"
   1:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /**
   2:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   ******************************************************************************
   3:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @file    stm32f1xx_hal_rcc_ex.c
   4:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @author  MCD Application Team
   5:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @brief   Extended RCC HAL module driver.
   6:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *          This file provides firmware functions to manage the following
   7:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *          functionalities RCC extension peripheral:
   8:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *           + Extended Peripheral Control functions
   9:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *
  10:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   ******************************************************************************
  11:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @attention
  12:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *
  13:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * <h2><center>&copy; Copyright (c) 2016 STMicroelectronics.
  14:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * All rights reserved.</center></h2>
  15:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *
  16:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * This software component is licensed by ST under BSD 3-Clause license,
  17:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * the "License"; You may not use this file except in compliance with the
  18:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * License. You may obtain a copy of the License at:
  19:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *                        opensource.org/licenses/BSD-3-Clause
  20:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *
  21:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   ******************************************************************************
  22:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   */
  23:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
  24:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /* Includes ------------------------------------------------------------------*/
  25:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #include "stm32f1xx_hal.h"
  26:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
  27:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /** @addtogroup STM32F1xx_HAL_Driver
  28:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @{
  29:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   */
  30:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
  31:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #ifdef HAL_RCC_MODULE_ENABLED
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 2


  32:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
  33:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /** @defgroup RCCEx RCCEx
  34:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @brief RCC Extension HAL module driver.
  35:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @{
  36:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   */
  37:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
  38:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /* Private typedef -----------------------------------------------------------*/
  39:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /* Private define ------------------------------------------------------------*/
  40:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Constants RCCEx Private Constants
  41:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @{
  42:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   */
  43:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /**
  44:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @}
  45:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   */
  46:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
  47:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /* Private macro -------------------------------------------------------------*/
  48:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Private_Macros RCCEx Private Macros
  49:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @{
  50:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   */
  51:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /**
  52:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @}
  53:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   */
  54:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
  55:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /* Private variables ---------------------------------------------------------*/
  56:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /* Private function prototypes -----------------------------------------------*/
  57:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /* Private functions ---------------------------------------------------------*/
  58:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
  59:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions RCCEx Exported Functions
  60:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @{
  61:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   */
  62:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
  63:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /** @defgroup RCCEx_Exported_Functions_Group1 Peripheral Control functions
  64:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *  @brief  Extended Peripheral Control functions
  65:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *
  66:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** @verbatim
  67:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****  ===============================================================================
  68:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****                 ##### Extended Peripheral Control functions  #####
  69:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****  ===============================================================================
  70:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     [..]
  71:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     This subsection provides a set of functions allowing to control the RCC Clocks
  72:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     frequencies.
  73:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     [..]
  74:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     (@) Important note: Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to
  75:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         select the RTC clock source; in this case the Backup domain will be reset in
  76:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         order to modify the RTC Clock source, as consequence RTC registers (including
  77:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         the backup registers) are set to their reset values.
  78:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
  79:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** @endverbatim
  80:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @{
  81:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   */
  82:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
  83:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /**
  84:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @brief  Initializes the RCC extended peripherals clocks according to the specified parameters i
  85:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *         RCC_PeriphCLKInitTypeDef.
  86:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
  87:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *         contains the configuration information for the Extended Peripherals clocks(RTC clock).
  88:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 3


  89:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @note   Care must be taken when HAL_RCCEx_PeriphCLKConfig() is used to select
  90:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *         the RTC clock source; in this case the Backup domain will be reset in
  91:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *         order to modify the RTC Clock source, as consequence RTC registers (including
  92:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *         the backup registers) are set to their reset values.
  93:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *
  94:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @note   In case of STM32F105xC or STM32F107xC devices, PLLI2S will be enabled if requested on
  95:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *         one of 2 I2S interfaces. When PLLI2S is enabled, you need to call HAL_RCCEx_DisablePLLI
  96:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *         manually disable it.
  97:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *
  98:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @retval HAL status
  99:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   */
 100:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 101:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** {
  28              		.loc 1 101 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32              	.LVL0:
 102:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   uint32_t tickstart = 0U, temp_reg = 0U;
 103:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 104:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   uint32_t  pllactive = 0U;
 105:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif /* STM32F105xC || STM32F107xC */
 106:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 107:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /* Check the parameters */
 108:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
 109:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 110:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /*------------------------------- RTC/LCD Configuration ------------------------*/
 111:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
  33              		.loc 1 111 0
  34 0000 0368     		ldr	r3, [r0]
 101:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   uint32_t tickstart = 0U, temp_reg = 0U;
  35              		.loc 1 101 0
  36 0002 2DE9F341 		push	{r0, r1, r4, r5, r6, r7, r8, lr}
  37              	.LCFI0:
  38              		.cfi_def_cfa_offset 32
  39              		.cfi_offset 4, -24
  40              		.cfi_offset 5, -20
  41              		.cfi_offset 6, -16
  42              		.cfi_offset 7, -12
  43              		.cfi_offset 8, -8
  44              		.cfi_offset 14, -4
  45              		.loc 1 111 0
  46 0006 D907     		lsls	r1, r3, #31
 101:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   uint32_t tickstart = 0U, temp_reg = 0U;
  47              		.loc 1 101 0
  48 0008 0546     		mov	r5, r0
  49              		.loc 1 111 0
  50 000a 56D5     		bpl	.L3
  51              	.LVL1:
  52              	.LBB2:
 112:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   {
 113:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* check for RTC Parameters used to output RTCCLK */
 114:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));
 115:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 116:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     FlagStatus       pwrclkchanged = RESET;
 117:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 118:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* As soon as function is called to change RTC clock source, activation of the
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 4


 119:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****        power domain is done. */
 120:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* Requires to enable write access to Backup Domain of necessary */
 121:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     if (__HAL_RCC_PWR_IS_CLK_DISABLED())
  53              		.loc 1 121 0
  54 000c 374C     		ldr	r4, .L29
  55 000e E369     		ldr	r3, [r4, #28]
  56 0010 DA00     		lsls	r2, r3, #3
  57 0012 0AD4     		bmi	.L18
  58              	.LBB3:
 122:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     {
 123:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_ENABLE();
  59              		.loc 1 123 0
  60 0014 E369     		ldr	r3, [r4, #28]
  61              	.LBE3:
 124:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
  62              		.loc 1 124 0
  63 0016 0127     		movs	r7, #1
  64              	.LBB4:
 123:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       pwrclkchanged = SET;
  65              		.loc 1 123 0
  66 0018 43F08053 		orr	r3, r3, #268435456
  67 001c E361     		str	r3, [r4, #28]
  68 001e E369     		ldr	r3, [r4, #28]
  69 0020 03F08053 		and	r3, r3, #268435456
  70 0024 0193     		str	r3, [sp, #4]
  71 0026 019B     		ldr	r3, [sp, #4]
  72              	.LVL2:
  73 0028 00E0     		b	.L4
  74              	.LVL3:
  75              	.L18:
  76              	.LBE4:
 116:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
  77              		.loc 1 116 0
  78 002a 0027     		movs	r7, #0
  79              	.LVL4:
  80              	.L4:
 125:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     }
 126:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 127:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
  81              		.loc 1 127 0
  82 002c 304E     		ldr	r6, .L29+4
  83 002e 3368     		ldr	r3, [r6]
  84 0030 DB05     		lsls	r3, r3, #23
  85 0032 05D5     		bpl	.L5
  86              	.LVL5:
  87              	.L11:
 128:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     {
 129:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Enable write access to Backup domain */
 130:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       SET_BIT(PWR->CR, PWR_CR_DBP);
 131:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 132:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Wait for Backup domain Write protection disable */
 133:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 134:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 135:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 136:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 137:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 138:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         {
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 5


 139:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           return HAL_TIMEOUT;
 140:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         }
 141:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
 142:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     }
 143:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 144:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value 
 145:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
  88              		.loc 1 145 0
  89 0034 236A     		ldr	r3, [r4, #32]
  90              	.LVL6:
  91 0036 2D49     		ldr	r1, .L29
 146:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCS
  92              		.loc 1 146 0
  93 0038 13F44073 		ands	r3, r3, #768
  94              	.LVL7:
  95 003c 12D1     		bne	.L6
  96 003e 16E0     		b	.L7
  97              	.LVL8:
  98              	.L5:
 130:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
  99              		.loc 1 130 0
 100 0040 3368     		ldr	r3, [r6]
 101 0042 43F48073 		orr	r3, r3, #256
 102 0046 3360     		str	r3, [r6]
 133:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 103              		.loc 1 133 0
 104 0048 FFF7FEFF 		bl	HAL_GetTick
 105              	.LVL9:
 106 004c 8046     		mov	r8, r0
 107              	.LVL10:
 108              	.L8:
 135:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 109              		.loc 1 135 0
 110 004e 3368     		ldr	r3, [r6]
 111 0050 D805     		lsls	r0, r3, #23
 112 0052 EFD4     		bmi	.L11
 137:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         {
 113              		.loc 1 137 0
 114 0054 FFF7FEFF 		bl	HAL_GetTick
 115              	.LVL11:
 116 0058 C8EB0000 		rsb	r0, r8, r0
 117 005c 6428     		cmp	r0, #100
 118 005e F6D9     		bls	.L8
 119              	.LVL12:
 120              	.L15:
 139:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         }
 121              		.loc 1 139 0
 122 0060 0320     		movs	r0, #3
 123 0062 3FE0     		b	.L9
 124              	.LVL13:
 125              	.L6:
 126              		.loc 1 146 0 discriminator 1
 127 0064 6A68     		ldr	r2, [r5, #4]
 128 0066 02F44072 		and	r2, r2, #768
 129 006a 9342     		cmp	r3, r2
 130 006c 0CD1     		bne	.L28
 131              	.LVL14:
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 6


 132              	.L7:
 147:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     {
 148:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Store the content of BDCR register before the reset of Backup Domain */
 149:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 150:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 151:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_FORCE();
 152:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_RELEASE();
 153:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Restore the Content of BDCR register */
 154:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       RCC->BDCR = temp_reg;
 155:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 156:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Wait for LSERDY if LSE was enabled */
 157:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 158:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 159:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         /* Get Start Tick */
 160:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         tickstart = HAL_GetTick();
 161:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 162:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         /* Wait till LSE is ready */
 163:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 164:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         {
 165:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 166:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           {
 167:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****             return HAL_TIMEOUT;
 168:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           }
 169:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         }
 170:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
 171:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     }
 172:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 133              		.loc 1 172 0
 134 006e 236A     		ldr	r3, [r4, #32]
 135 0070 1E49     		ldr	r1, .L29
 136 0072 23F44072 		bic	r2, r3, #768
 137 0076 6B68     		ldr	r3, [r5, #4]
 138 0078 1343     		orrs	r3, r3, r2
 139 007a 2362     		str	r3, [r4, #32]
 173:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 174:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* Require to disable power clock if necessary */
 175:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     if (pwrclkchanged == SET)
 140              		.loc 1 175 0
 141 007c EFB1     		cbz	r7, .L3
 176:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     {
 177:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       __HAL_RCC_PWR_CLK_DISABLE();
 142              		.loc 1 177 0
 143 007e CB69     		ldr	r3, [r1, #28]
 144 0080 23F08053 		bic	r3, r3, #268435456
 145 0084 CB61     		str	r3, [r1, #28]
 146 0086 18E0     		b	.L3
 147              	.LVL15:
 148              	.L28:
 149:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 149              		.loc 1 149 0
 150 0088 0B6A     		ldr	r3, [r1, #32]
 151              	.LVL16:
 151:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       __HAL_RCC_BACKUPRESET_RELEASE();
 152              		.loc 1 151 0
 153 008a 1A4A     		ldr	r2, .L29+8
 154 008c 0126     		movs	r6, #1
 155 008e 1660     		str	r6, [r2]
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 7


 149:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* RTC Clock selection can be changed only if the Backup Domain is reset */
 156              		.loc 1 149 0
 157 0090 23F44070 		bic	r0, r3, #768
 158              	.LVL17:
 152:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Restore the Content of BDCR register */
 159              		.loc 1 152 0
 160 0094 0026     		movs	r6, #0
 161 0096 1660     		str	r6, [r2]
 154:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 162              		.loc 1 154 0
 163 0098 0862     		str	r0, [r1, #32]
 157:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 164              		.loc 1 157 0
 165 009a D907     		lsls	r1, r3, #31
 166 009c E7D5     		bpl	.L7
 160:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 167              		.loc 1 160 0
 168 009e FFF7FEFF 		bl	HAL_GetTick
 169              	.LVL18:
 165:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           {
 170              		.loc 1 165 0
 171 00a2 41F28838 		movw	r8, #5000
 160:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 172              		.loc 1 160 0
 173 00a6 0646     		mov	r6, r0
 174              	.LVL19:
 175              	.L14:
 163:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         {
 176              		.loc 1 163 0
 177 00a8 236A     		ldr	r3, [r4, #32]
 178 00aa 9A07     		lsls	r2, r3, #30
 179 00ac DFD4     		bmi	.L7
 165:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           {
 180              		.loc 1 165 0
 181 00ae FFF7FEFF 		bl	HAL_GetTick
 182              	.LVL20:
 183 00b2 801B     		subs	r0, r0, r6
 184 00b4 4045     		cmp	r0, r8
 185 00b6 F7D9     		bls	.L14
 186 00b8 D2E7     		b	.L15
 187              	.LVL21:
 188              	.L3:
 189              	.LBE2:
 178:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     }
 179:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   }
 180:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 181:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /*------------------------------ ADC clock Configuration ------------------*/
 182:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 190              		.loc 1 182 0
 191 00ba 2868     		ldr	r0, [r5]
 192 00bc 8307     		lsls	r3, r0, #30
 193 00be 06D5     		bpl	.L17
 183:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   {
 184:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* Check the parameters */
 185:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));
 186:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 187:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* Configure the ADC clock source */
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 8


 188:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 194              		.loc 1 188 0
 195 00c0 0A49     		ldr	r1, .L29
 196 00c2 4B68     		ldr	r3, [r1, #4]
 197 00c4 23F44042 		bic	r2, r3, #49152
 198 00c8 AB68     		ldr	r3, [r5, #8]
 199 00ca 1343     		orrs	r3, r3, r2
 200 00cc 4B60     		str	r3, [r1, #4]
 201              	.L17:
 189:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   }
 190:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 191:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 192:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /*------------------------------ I2S2 Configuration ------------------------*/
 193:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == RCC_PERIPHCLK_I2S2)
 194:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   {
 195:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* Check the parameters */
 196:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));
 197:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 198:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* Configure the I2S2 clock source */
 199:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 200:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   }
 201:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 202:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /*------------------------------ I2S3 Configuration ------------------------*/
 203:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S3) == RCC_PERIPHCLK_I2S3)
 204:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   {
 205:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* Check the parameters */
 206:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     assert_param(IS_RCC_I2S3CLKSOURCE(PeriphClkInit->I2s3ClockSelection));
 207:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 208:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* Configure the I2S3 clock source */
 209:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     __HAL_RCC_I2S3_CONFIG(PeriphClkInit->I2s3ClockSelection);
 210:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   }
 211:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 212:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /*------------------------------ PLL I2S Configuration ----------------------*/
 213:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /* Check that PLLI2S need to be enabled */
 214:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S2SRC) || HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_I2S3SRC
 215:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   {
 216:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* Update flag to indicate that PLL I2S should be active */
 217:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     pllactive = 1;
 218:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   }
 219:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 220:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /* Check if PLL I2S need to be enabled */
 221:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   if (pllactive == 1)
 222:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   {
 223:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* Enable PLL I2S only if not active */
 224:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     if (HAL_IS_BIT_CLR(RCC->CR, RCC_CR_PLL3ON))
 225:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     {
 226:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Check the parameters */
 227:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       assert_param(IS_RCC_PLLI2S_MUL(PeriphClkInit->PLLI2S.PLLI2SMUL));
 228:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       assert_param(IS_RCC_HSE_PREDIV2(PeriphClkInit->PLLI2S.HSEPrediv2Value));
 229:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 230:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Prediv2 can be written only when the PLL2 is disabled. */
 231:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Return an error only if new value is different from the programmed value */
 232:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL2ON) && \
 233:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           (__HAL_RCC_HSE_GET_PREDIV2() != PeriphClkInit->PLLI2S.HSEPrediv2Value))
 234:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 235:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         return HAL_ERROR;
 236:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 9


 237:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 238:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Configure the HSE prediv2 factor --------------------------------*/
 239:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       __HAL_RCC_HSE_PREDIV2_CONFIG(PeriphClkInit->PLLI2S.HSEPrediv2Value);
 240:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 241:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Configure the main PLLI2S multiplication factors. */
 242:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SMUL);
 243:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 244:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Enable the main PLLI2S. */
 245:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       __HAL_RCC_PLLI2S_ENABLE();
 246:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 247:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Get Start Tick*/
 248:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       tickstart = HAL_GetTick();
 249:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 250:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Wait till PLLI2S is ready */
 251:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 252:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 253:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 254:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         {
 255:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           return HAL_TIMEOUT;
 256:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         }
 257:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
 258:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     }
 259:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     else
 260:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     {
 261:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Return an error only if user wants to change the PLLI2SMUL whereas PLLI2S is active */
 262:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       if (READ_BIT(RCC->CFGR2, RCC_CFGR2_PLL3MUL) != PeriphClkInit->PLLI2S.PLLI2SMUL)
 263:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 264:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         return HAL_ERROR;
 265:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
 266:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     }
 267:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   }
 268:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif /* STM32F105xC || STM32F107xC */
 269:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 270:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 271:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****  || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 272:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****  || defined(STM32F105xC) || defined(STM32F107xC)
 273:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /*------------------------------ USB clock Configuration ------------------*/
 274:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 202              		.loc 1 274 0
 203 00ce 10F01000 		ands	r0, r0, #16
 204 00d2 07D0     		beq	.L9
 275:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   {
 276:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* Check the parameters */
 277:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));
 278:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 279:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     /* Configure the USB clock source */
 280:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 205              		.loc 1 280 0
 206 00d4 0549     		ldr	r1, .L29
 281:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   }
 282:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG ||
 283:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 284:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   return HAL_OK;
 207              		.loc 1 284 0
 208 00d6 0020     		movs	r0, #0
 280:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   }
 209              		.loc 1 280 0
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 10


 210 00d8 4B68     		ldr	r3, [r1, #4]
 211 00da 23F48002 		bic	r2, r3, #4194304
 212 00de EB68     		ldr	r3, [r5, #12]
 213 00e0 1343     		orrs	r3, r3, r2
 214 00e2 4B60     		str	r3, [r1, #4]
 215              	.L9:
 285:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** }
 216              		.loc 1 285 0
 217 00e4 02B0     		add	sp, sp, #8
 218              	.LCFI1:
 219              		.cfi_def_cfa_offset 24
 220              		@ sp needed
 221 00e6 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 222              	.LVL22:
 223              	.L30:
 224 00ea 00BF     		.align	2
 225              	.L29:
 226 00ec 00100240 		.word	1073876992
 227 00f0 00700040 		.word	1073770496
 228 00f4 40044242 		.word	1111622720
 229              		.cfi_endproc
 230              	.LFE65:
 232              		.section	.text.HAL_RCCEx_GetPeriphCLKConfig,"ax",%progbits
 233              		.align	1
 234              		.global	HAL_RCCEx_GetPeriphCLKConfig
 235              		.thumb
 236              		.thumb_func
 238              	HAL_RCCEx_GetPeriphCLKConfig:
 239              	.LFB66:
 286:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 287:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /**
 288:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @brief  Get the PeriphClkInit according to the internal
 289:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * RCC configuration registers.
 290:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @param  PeriphClkInit pointer to an RCC_PeriphCLKInitTypeDef structure that
 291:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *         returns the configuration information for the Extended Peripherals clocks(RTC, I2S, ADC
 292:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @retval None
 293:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   */
 294:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** void HAL_RCCEx_GetPeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
 295:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** {
 240              		.loc 1 295 0
 241              		.cfi_startproc
 242              		@ args = 0, pretend = 0, frame = 0
 243              		@ frame_needed = 0, uses_anonymous_args = 0
 244              		@ link register save eliminated.
 245              	.LVL23:
 296:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   uint32_t srcclk = 0U;
 297:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 298:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /* Set all possible values for the extended clock type parameter------------*/
 299:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection = RCC_PERIPHCLK_RTC;
 300:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 301:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /* Get the RTC configuration -----------------------------------------------*/
 302:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   srcclk = __HAL_RCC_GET_RTC_SOURCE();
 246              		.loc 1 302 0
 247 0000 074B     		ldr	r3, .L32
 248 0002 1A6A     		ldr	r2, [r3, #32]
 249              	.LVL24:
 303:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /* Source clock is LSE or LSI*/
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 11


 304:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   PeriphClkInit->RTCClockSelection = srcclk;
 250              		.loc 1 304 0
 251 0004 02F44072 		and	r2, r2, #768
 252              	.LVL25:
 253 0008 4260     		str	r2, [r0, #4]
 305:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 306:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /* Get the ADC clock configuration -----------------------------------------*/
 307:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_ADC;
 308:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   PeriphClkInit->AdcClockSelection = __HAL_RCC_GET_ADC_SOURCE();
 254              		.loc 1 308 0
 255 000a 5A68     		ldr	r2, [r3, #4]
 256              	.LVL26:
 257 000c 02F44042 		and	r2, r2, #49152
 258 0010 8260     		str	r2, [r0, #8]
 309:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 310:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 311:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /* Get the I2S2 clock configuration -----------------------------------------*/
 312:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2S2;
 313:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   PeriphClkInit->I2s2ClockSelection = __HAL_RCC_GET_I2S2_SOURCE();
 314:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 315:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /* Get the I2S3 clock configuration -----------------------------------------*/
 316:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2S3;
 317:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   PeriphClkInit->I2s3ClockSelection = __HAL_RCC_GET_I2S3_SOURCE();
 318:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 319:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif /* STM32F105xC || STM32F107xC */
 320:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 321:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F103xE) || defined(STM32F103xG)
 322:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /* Get the I2S2 clock configuration -----------------------------------------*/
 323:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2S2;
 324:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   PeriphClkInit->I2s2ClockSelection = RCC_I2S2CLKSOURCE_SYSCLK;
 325:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 326:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /* Get the I2S3 clock configuration -----------------------------------------*/
 327:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_I2S3;
 328:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   PeriphClkInit->I2s3ClockSelection = RCC_I2S3CLKSOURCE_SYSCLK;
 329:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 330:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif /* STM32F103xE || STM32F103xG */
 331:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 332:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 333:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****  || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 334:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****  || defined(STM32F105xC) || defined(STM32F107xC)
 335:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /* Get the USB clock configuration -----------------------------------------*/
 336:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   PeriphClkInit->PeriphClockSelection |= RCC_PERIPHCLK_USB;
 259              		.loc 1 336 0
 260 0012 1322     		movs	r2, #19
 261 0014 0260     		str	r2, [r0]
 337:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   PeriphClkInit->UsbClockSelection = __HAL_RCC_GET_USB_SOURCE();
 262              		.loc 1 337 0
 263 0016 5B68     		ldr	r3, [r3, #4]
 264 0018 03F48003 		and	r3, r3, #4194304
 265 001c C360     		str	r3, [r0, #12]
 266 001e 7047     		bx	lr
 267              	.L33:
 268              		.align	2
 269              	.L32:
 270 0020 00100240 		.word	1073876992
 271              		.cfi_endproc
 272              	.LFE66:
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 12


 274              		.section	.text.HAL_RCCEx_GetPeriphCLKFreq,"ax",%progbits
 275              		.align	1
 276              		.global	HAL_RCCEx_GetPeriphCLKFreq
 277              		.thumb
 278              		.thumb_func
 280              	HAL_RCCEx_GetPeriphCLKFreq:
 281              	.LFB67:
 338:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG ||
 339:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** }
 340:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 341:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** /**
 342:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @brief  Returns the peripheral clock frequency
 343:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @note   Returns 0 if peripheral clock is unknown
 344:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @param  PeriphClk Peripheral clock identifier
 345:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *         This parameter can be one of the following values:
 346:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_RTC  RTC peripheral clock
 347:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_ADC  ADC peripheral clock
 348:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   @if STM32F103xE
 349:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S2 I2S2 peripheral clock
 350:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S3 I2S3 peripheral clock
 351:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S3 I2S3 peripheral clock
 352:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   @endif
 353:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   @if STM32F103xG
 354:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S2 I2S2 peripheral clock
 355:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S3 I2S3 peripheral clock
 356:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S3 I2S3 peripheral clock
 357:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S2 I2S2 peripheral clock
 358:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   @endif
 359:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   @if STM32F105xC
 360:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S2 I2S2 peripheral clock
 361:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S3 I2S3 peripheral clock
 362:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S3 I2S3 peripheral clock
 363:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S2 I2S2 peripheral clock
 364:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S3 I2S3 peripheral clock
 365:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S3 I2S3 peripheral clock
 366:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S2 I2S2 peripheral clock
 367:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
 368:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   @endif
 369:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   @if STM32F107xC
 370:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S2 I2S2 peripheral clock
 371:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S3 I2S3 peripheral clock
 372:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S3 I2S3 peripheral clock
 373:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S2 I2S2 peripheral clock
 374:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S3 I2S3 peripheral clock
 375:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S3 I2S3 peripheral clock
 376:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_I2S2 I2S2 peripheral clock
 377:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
 378:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   @endif
 379:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   @if STM32F102xx
 380:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
 381:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   @endif
 382:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   @if STM32F103xx
 383:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
 384:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   @endif
 385:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
 386:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   */
 387:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 13


 388:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** {
 282              		.loc 1 388 0
 283              		.cfi_startproc
 284              		@ args = 0, pretend = 0, frame = 24
 285              		@ frame_needed = 0, uses_anonymous_args = 0
 286              	.LVL27:
 389:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 390:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   const uint8_t aPLLMULFactorTable[14] = {0, 0, 4, 5, 6, 7, 8, 9, 0, 0, 0, 0, 0, 13};
 391:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   const uint8_t aPredivFactorTable[16] = {1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16};
 392:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 393:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 394:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   uint32_t pll2mul = 0U, pll3mul = 0U, prediv2 = 0U;
 395:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif /* STM32F105xC || STM32F107xC */
 396:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
 397:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
 398:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   const uint8_t aPLLMULFactorTable[16] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
 287              		.loc 1 398 0
 288 0000 354B     		ldr	r3, .L55
 388:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 289              		.loc 1 388 0
 290 0002 F0B5     		push	{r4, r5, r6, r7, lr}
 291              	.LCFI2:
 292              		.cfi_def_cfa_offset 20
 293              		.cfi_offset 4, -20
 294              		.cfi_offset 5, -16
 295              		.cfi_offset 6, -12
 296              		.cfi_offset 7, -8
 297              		.cfi_offset 14, -4
 298              		.loc 1 398 0
 299 0004 03F11006 		add	r6, r3, #16
 388:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 300              		.loc 1 388 0
 301 0008 0446     		mov	r4, r0
 302 000a 3746     		mov	r7, r6
 303 000c 87B0     		sub	sp, sp, #28
 304              	.LCFI3:
 305              		.cfi_def_cfa_offset 48
 306              		.loc 1 398 0
 307 000e 02AD     		add	r5, sp, #8
 308              	.LVL28:
 309              	.L35:
 310 0010 2A46     		mov	r2, r5
 311 0012 1868     		ldr	r0, [r3]	@ unaligned
 312 0014 5968     		ldr	r1, [r3, #4]	@ unaligned
 313 0016 0833     		adds	r3, r3, #8
 314 0018 03C2     		stmia	r2!, {r0, r1}
 315 001a B342     		cmp	r3, r6
 316 001c 1546     		mov	r5, r2
 317 001e F7D1     		bne	.L35
 399:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   const uint8_t aPredivFactorTable[2] = {1, 2};
 318              		.loc 1 399 0
 319 0020 3B88     		ldrh	r3, [r7]	@ unaligned
 400:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 401:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 402:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
 403:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   uint32_t temp_reg = 0U, frequency = 0U;
 404:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 14


 405:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   /* Check the parameters */
 406:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));
 407:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 408:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   switch (PeriphClk)
 320              		.loc 1 408 0
 321 0022 022C     		cmp	r4, #2
 399:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   const uint8_t aPredivFactorTable[2] = {1, 2};
 322              		.loc 1 399 0
 323 0024 ADF80430 		strh	r3, [sp, #4]	@ unaligned
 324              	.LVL29:
 325              		.loc 1 408 0
 326 0028 45D0     		beq	.L37
 327 002a 102C     		cmp	r4, #16
 328 002c 02D0     		beq	.L38
 329 002e 012C     		cmp	r4, #1
 330 0030 4FD1     		bne	.L47
 331 0032 22E0     		b	.L54
 332              	.L38:
 409:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   {
 410:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 411:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****  || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 412:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****  || defined(STM32F105xC) || defined(STM32F107xC)
 413:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_USB:
 414:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     {
 415:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Get RCC configuration ------------------------------------------------------*/
 416:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       temp_reg = RCC->CFGR;
 333              		.loc 1 416 0
 334 0034 294B     		ldr	r3, .L55+4
 335 0036 5968     		ldr	r1, [r3, #4]
 336              	.LVL30:
 417:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 418:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Check if PLL is enabled */
 419:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 337              		.loc 1 419 0
 338 0038 1868     		ldr	r0, [r3]
 339 003a 1A46     		mov	r2, r3
 340 003c 10F08070 		ands	r0, r0, #16777216
 341 0040 48D0     		beq	.L36
 420:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 421:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos
 342              		.loc 1 421 0
 343 0042 C1F38343 		ubfx	r3, r1, #18, #4
 422:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 344              		.loc 1 422 0
 345 0046 C903     		lsls	r1, r1, #15
 346              	.LVL31:
 423:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         {
 424:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F105xC) || defined(STM32F107xC) || defined(STM32F100xB)\
 425:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****  || defined(STM32F100xE)
 426:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PRED
 427:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #else
 428:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTP
 347              		.loc 1 428 0
 348 0048 48BF     		it	mi
 349 004a 5168     		ldrmi	r1, [r2, #4]
 421:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 350              		.loc 1 421 0
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 15


 351 004c 06A8     		add	r0, sp, #24
 352              		.loc 1 428 0
 353 004e 44BF     		itt	mi
 354 0050 C1F34041 		ubfxmi	r1, r1, #17, #1
 355 0054 0918     		addmi	r1, r1, r0
 421:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 356              		.loc 1 421 0
 357 0056 0344     		add	r3, r3, r0
 429:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif /* STM32F105xC || STM32F107xC || STM32F100xB || STM32F100xE */
 430:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 431:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 432:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           if (HAL_IS_BIT_SET(RCC->CFGR2, RCC_CFGR2_PREDIV1SRC))
 433:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           {
 434:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****             /* PLL2 selected as Prediv1 source */
 435:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****             /* PLLCLK = PLL2CLK / PREDIV1 * PLLMUL with PLL2CLK = HSE/PREDIV2 * PLL2MUL */
 436:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****             prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 437:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****             pll2mul = ((RCC->CFGR2 & RCC_CFGR2_PLL2MUL) >> RCC_CFGR2_PLL2MUL_Pos) + 2;
 438:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****             pllclk = (uint32_t)((((HSE_VALUE / prediv2) * pll2mul) / prediv1) * pllmul);
 439:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           }
 440:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           else
 441:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           {
 442:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****             /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
 443:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****             pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 444:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           }
 445:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 446:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           /* If PLLMUL was set to 13 means that it was to cover the case PLLMUL 6.5 (avoid using fl
 447:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           /* In this case need to divide pllclk by 2 */
 448:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           if (pllmul == aPLLMULFactorTable[(uint32_t)(RCC_CFGR_PLLMULL6_5) >> RCC_CFGR_PLLMULL_Pos]
 449:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           {
 450:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****             pllclk = pllclk / 2;
 451:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           }
 452:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #else
 453:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 454:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           {
 455:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****             /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
 456:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****             pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 358              		.loc 1 456 0
 359 0058 44BF     		itt	mi
 360 005a 11F8140C 		ldrbmi	r0, [r1, #-20]	@ zero_extendqisi2
 361 005e 2049     		ldrmi	r1, .L55+8
 421:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 362              		.loc 1 421 0
 363 0060 13F8103C 		ldrb	r3, [r3, #-16]	@ zero_extendqisi2
 364              	.LVL32:
 365              		.loc 1 456 0
 366 0064 4CBF     		ite	mi
 367 0066 B1FBF0F0 		udivmi	r0, r1, r0
 457:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           }
 458:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif /* STM32F105xC || STM32F107xC */
 459:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         }
 460:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         else
 461:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         {
 462:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
 463:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 368              		.loc 1 463 0
 369 006a 1E48     		ldrpl	r0, .L55+12
 370 006c 5843     		muls	r0, r3, r0
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 16


 371              	.LVL33:
 464:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         }
 465:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 466:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         /* Calcul of the USB frequency*/
 467:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F105xC) || defined(STM32F107xC)
 468:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         /* USBCLK = PLLVCO = (2 x PLLCLK) / USB prescaler */
 469:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL_DIV2)
 470:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         {
 471:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           /* Prescaler of 2 selected for USB */
 472:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           frequency = pllclk;
 473:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         }
 474:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         else
 475:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         {
 476:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           /* Prescaler of 3 selected for USB */
 477:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           frequency = (2 * pllclk) / 3;
 478:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         }
 479:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #else
 480:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         /* USBCLK = PLLCLK / USB prescaler */
 481:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 372              		.loc 1 481 0
 373 006e 5368     		ldr	r3, [r2, #4]
 374              	.LVL34:
 375 0070 5B02     		lsls	r3, r3, #9
 376 0072 2FD4     		bmi	.L36
 482:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         {
 483:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           /* No prescaler selected for USB */
 484:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           frequency = pllclk;
 485:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         }
 486:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         else
 487:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         {
 488:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           /* Prescaler of 1.5 selected for USB */
 489:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           frequency = (pllclk * 2) / 3;
 377              		.loc 1 489 0
 378 0074 4000     		lsls	r0, r0, #1
 379              	.LVL35:
 380 0076 0323     		movs	r3, #3
 381 0078 25E0     		b	.L52
 382              	.LVL36:
 383              	.L54:
 490:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         }
 491:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif
 492:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
 493:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       break;
 494:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     }
 495:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG ||
 496:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F103xE) || defined(STM32F103xG) || defined(STM32F105xC) || defined(STM32F107xC)
 497:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2S2:
 498:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     {
 499:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F103xE) || defined(STM32F103xG)
 500:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* SYSCLK used as source clock for I2S2 */
 501:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       frequency = HAL_RCC_GetSysClockFreq();
 502:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #else
 503:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_I2S2_SOURCE() == RCC_I2S2CLKSOURCE_SYSCLK)
 504:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 505:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         /* SYSCLK used as source clock for I2S2 */
 506:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 507:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 17


 508:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       else
 509:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 510:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         /* Check if PLLI2S is enabled */
 511:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 512:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         {
 513:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           /* PLLI2SVCO = 2 * PLLI2SCLK = 2 * (HSE/PREDIV2 * PLL3MUL) */
 514:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 515:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 516:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 517:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         }
 518:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
 519:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif /* STM32F103xE || STM32F103xG */
 520:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       break;
 521:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     }
 522:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_I2S3:
 523:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     {
 524:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #if defined(STM32F103xE) || defined(STM32F103xG)
 525:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* SYSCLK used as source clock for I2S3 */
 526:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       frequency = HAL_RCC_GetSysClockFreq();
 527:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #else
 528:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       if (__HAL_RCC_GET_I2S3_SOURCE() == RCC_I2S3CLKSOURCE_SYSCLK)
 529:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 530:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         /* SYSCLK used as source clock for I2S3 */
 531:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         frequency = HAL_RCC_GetSysClockFreq();
 532:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
 533:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       else
 534:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 535:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         /* Check if PLLI2S is enabled */
 536:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLL3ON))
 537:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         {
 538:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           /* PLLI2SVCO = 2 * PLLI2SCLK = 2 * (HSE/PREDIV2 * PLL3MUL) */
 539:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           prediv2 = ((RCC->CFGR2 & RCC_CFGR2_PREDIV2) >> RCC_CFGR2_PREDIV2_Pos) + 1;
 540:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           pll3mul = ((RCC->CFGR2 & RCC_CFGR2_PLL3MUL) >> RCC_CFGR2_PLL3MUL_Pos) + 2;
 541:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****           frequency = (uint32_t)(2 * ((HSE_VALUE / prediv2) * pll3mul));
 542:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         }
 543:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
 544:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif /* STM32F103xE || STM32F103xG */
 545:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       break;
 546:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     }
 547:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** #endif /* STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */
 548:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_RTC:
 549:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     {
 550:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Get RCC BDCR configuration ------------------------------------------------------*/
 551:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       temp_reg = RCC->BDCR;
 552:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 553:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Check if LSE is ready if RTC clock selection is LSE */
 554:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_B
 384              		.loc 1 554 0
 385 007a 40F20231 		movw	r1, #770
 551:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 386              		.loc 1 551 0
 387 007e 174A     		ldr	r2, .L55+4
 388 0080 136A     		ldr	r3, [r2, #32]
 389              	.LVL37:
 390              		.loc 1 554 0
 391 0082 1940     		ands	r1, r1, r3
 392 0084 B1F5817F 		cmp	r1, #258
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 18


 393 0088 20D0     		beq	.L45
 555:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 556:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         frequency = LSE_VALUE;
 557:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
 558:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Check if LSI is ready if RTC clock selection is LSI */
 559:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, 
 394              		.loc 1 559 0
 395 008a 03F44073 		and	r3, r3, #768
 396              	.LVL38:
 397 008e B3F5007F 		cmp	r3, #512
 398 0092 05D1     		bne	.L42
 399              		.loc 1 559 0 is_stmt 0 discriminator 1
 400 0094 536A     		ldr	r3, [r2, #36]
 560:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 561:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         frequency = LSI_VALUE;
 401              		.loc 1 561 0 is_stmt 1 discriminator 1
 402 0096 49F64040 		movw	r0, #40000
 403 009a 13F0020F 		tst	r3, #2
 404 009e 07E0     		b	.L53
 405              	.L42:
 562:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
 563:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC
 406              		.loc 1 563 0
 407 00a0 B3F5407F 		cmp	r3, #768
 408 00a4 15D1     		bne	.L47
 564:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 565:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         frequency = HSE_VALUE / 128U;
 409              		.loc 1 565 0 discriminator 1
 410 00a6 4FF22440 		movw	r0, #62500
 563:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 411              		.loc 1 563 0 discriminator 1
 412 00aa 1368     		ldr	r3, [r2]
 413              		.loc 1 565 0 discriminator 1
 414 00ac 13F4003F 		tst	r3, #131072
 415              	.L53:
 416 00b0 08BF     		it	eq
 417 00b2 0020     		moveq	r0, #0
 418 00b4 0EE0     		b	.L36
 419              	.LVL39:
 420              	.L37:
 566:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
 567:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       /* Clock not enabled for RTC*/
 568:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       else
 569:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       {
 570:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****         /* nothing to do: frequency already initialized to 0U */
 571:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
 572:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       break;
 573:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     }
 574:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     case RCC_PERIPHCLK_ADC:
 575:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     {
 576:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 
 421              		.loc 1 576 0
 422 00b6 FFF7FEFF 		bl	HAL_RCC_GetPCLK2Freq
 423              	.LVL40:
 424 00ba 084B     		ldr	r3, .L55+4
 425 00bc 5B68     		ldr	r3, [r3, #4]
 426 00be C3F38133 		ubfx	r3, r3, #14, #2
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 19


 427 00c2 0133     		adds	r3, r3, #1
 428 00c4 5B00     		lsls	r3, r3, #1
 429              	.LVL41:
 430              	.L52:
 431 00c6 B0FBF3F0 		udiv	r0, r0, r3
 432              	.LVL42:
 577:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       break;
 433              		.loc 1 577 0
 434 00ca 03E0     		b	.L36
 435              	.LVL43:
 436              	.L45:
 556:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       }
 437              		.loc 1 556 0
 438 00cc 4FF40040 		mov	r0, #32768
 439 00d0 00E0     		b	.L36
 440              	.LVL44:
 441              	.L47:
 403:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** 
 442              		.loc 1 403 0
 443 00d2 0020     		movs	r0, #0
 444              	.LVL45:
 445              	.L36:
 578:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     }
 579:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     default:
 580:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     {
 581:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****       break;
 582:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****     }
 583:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   }
 584:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c ****   return (frequency);
 585:./Drivers1/STM32F1xx_HAL_Driver/Src/stm32f1xx_hal_rcc_ex.c **** }
 446              		.loc 1 585 0
 447 00d4 07B0     		add	sp, sp, #28
 448              	.LCFI4:
 449              		.cfi_def_cfa_offset 20
 450              		@ sp needed
 451 00d6 F0BD     		pop	{r4, r5, r6, r7, pc}
 452              	.LVL46:
 453              	.L56:
 454              		.align	2
 455              	.L55:
 456 00d8 00000000 		.word	.LANCHOR0
 457 00dc 00100240 		.word	1073876992
 458 00e0 00127A00 		.word	8000000
 459 00e4 00093D00 		.word	4000000
 460              		.cfi_endproc
 461              	.LFE67:
 463              		.section	.rodata
 464              		.set	.LANCHOR0,. + 0
 465              	.LC0:
 466 0000 02       		.byte	2
 467 0001 03       		.byte	3
 468 0002 04       		.byte	4
 469 0003 05       		.byte	5
 470 0004 06       		.byte	6
 471 0005 07       		.byte	7
 472 0006 08       		.byte	8
 473 0007 09       		.byte	9
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 20


 474 0008 0A       		.byte	10
 475 0009 0B       		.byte	11
 476 000a 0C       		.byte	12
 477 000b 0D       		.byte	13
 478 000c 0E       		.byte	14
 479 000d 0F       		.byte	15
 480 000e 10       		.byte	16
 481 000f 10       		.byte	16
 482              	.LC1:
 483 0010 01       		.byte	1
 484 0011 02       		.byte	2
 485              		.text
 486              	.Letext0:
 487              		.file 2 "/usr/local/Cellar/gcc-arm-none-eabi/20160928/arm-none-eabi/include/machine/_default_types
 488              		.file 3 "/usr/local/Cellar/gcc-arm-none-eabi/20160928/arm-none-eabi/include/sys/_stdint.h"
 489              		.file 4 "./Drivers1/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 490              		.file 5 "./Drivers1/CMSIS/Device/ST/STM32F1xx/Include/stm32f1xx.h"
 491              		.file 6 "./Drivers1/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 492              		.file 7 "./Drivers1/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc_ex.h"
 493              		.file 8 "./Drivers1/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal.h"
 494              		.file 9 "./Drivers1/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_rcc.h"
 495              		.file 10 "./Drivers1/CMSIS/Include/core_cm3.h"
ARM GAS  /var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s 			page 21


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_rcc_ex.c
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s:20     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s:25     .text.HAL_RCCEx_PeriphCLKConfig:0000000000000000 HAL_RCCEx_PeriphCLKConfig
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s:226    .text.HAL_RCCEx_PeriphCLKConfig:00000000000000ec $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s:233    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s:238    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000000 HAL_RCCEx_GetPeriphCLKConfig
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s:270    .text.HAL_RCCEx_GetPeriphCLKConfig:0000000000000020 $d
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s:275    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 $t
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s:280    .text.HAL_RCCEx_GetPeriphCLKFreq:0000000000000000 HAL_RCCEx_GetPeriphCLKFreq
/var/folders/jn/652hmfdj2m99syhs9p34dk640000gq/T//cc6AgFo4.s:456    .text.HAL_RCCEx_GetPeriphCLKFreq:00000000000000d8 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_GetTick
HAL_RCC_GetPCLK2Freq
