;redcode
;assert 1
	SPL 0, <-54
	CMP -207, <-120
	MOV -1, <-20
	MOV @-7, <-20
	DJN -1, @-20
	SUB -840, 0
	SPL @-12, #10
	DJN -1, @-20
	ADD 210, 30
	MOV @-7, <-20
	SUB 161, 100
	MOV @-7, <-20
	JMP 0, #204
	JMZ 10, 5
	JMZ 10, 5
	JMZ <120, #103
	JMZ <120, #103
	SUB 12, -10
	JMN 0, #400
	MOV -1, <-20
	SUB 10, 0
	JMN @502, #240
	SUB #12, @110
	SUB <0, @2
	SUB <0, @2
	SLT 20, @12
	JMZ <120, #103
	JMZ <120, #103
	SUB 12, -10
	JMZ <120, #103
	SUB #12, @110
	ADD #270, <1
	ADD #270, <1
	SUB #12, @110
	SPL 60, -100
	JMZ <120, #103
	SLT 121, 102
	SUB #321, -103
	SUB @-127, 100
	SUB @-127, 100
	SUB @-127, 100
	MOV @-7, <-20
	MOV @-7, <-20
	CMP -207, <-120
	MOV @-7, <-20
	SUB 4, <0
	JMZ <120, #103
	CMP -207, <-120
	MOV -1, <-20
	MOV -1, <-20
