<?xml version="1.0" encoding="UTF-8"?>
<root versionMajor="1" versionMinor="6">
  <kernel name="mkKernelTop" language="ip_c" vlnv="arda.ics.uci.edu:kernel:mkKernelTop:1.0" attributes="" preferredWorkGroupSizeMultiple="0" workGroupSize="1" interrupt="true" hwControlProtocol="ap_ctrl_hs">
    <ports>
      <port name="s_axi_control" mode="slave" range="0x1000" dataWidth="32" portType="addressable" base="0x0"/>
      <port name="m00_axi" mode="master" range="0xFFFFFFFFFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="m01_axi" mode="master" range="0xFFFFFFFFFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="m02_axi" mode="master" range="0xFFFFFFFFFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="m03_axi" mode="master" range="0xFFFFFFFFFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="m04_axi" mode="master" range="0xFFFFFFFFFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="m05_axi" mode="master" range="0xFFFFFFFFFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="m06_axi" mode="master" range="0xFFFFFFFFFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
      <port name="m07_axi" mode="master" range="0xFFFFFFFFFFFFFFFF" dataWidth="512" portType="addressable" base="0x0"/>
    </ports>
    <args>
      <arg name="scalar00" addressQualifier="0" id="0" port="s_axi_control" size="0x4" offset="0x010" type="uint" hostOffset="0x0" hostSize="0x4"/> 
      <arg name="mem0" addressQualifier="1" id="1" port="m00_axi" size="0x8" offset="0x18" type="int*" hostOffset="0x0" hostSize="0x8"/> 
      <arg name="mem1" addressQualifier="1" id="2" port="m01_axi" size="0x8" offset="0x24" type="int*" hostOffset="0x0" hostSize="0x8"/> 
      <arg name="mem2" addressQualifier="1" id="3" port="m02_axi" size="0x8" offset="0x30" type="int*" hostOffset="0x0" hostSize="0x8"/> 
      <arg name="mem3" addressQualifier="1" id="4" port="m03_axi" size="0x8" offset="0x3C" type="int*" hostOffset="0x0" hostSize="0x8"/> 
      <arg name="mem4" addressQualifier="1" id="5" port="m04_axi" size="0x8" offset="0x48" type="int*" hostOffset="0x0" hostSize="0x8"/> 
      <arg name="mem5" addressQualifier="1" id="6" port="m05_axi" size="0x8" offset="0x54" type="int*" hostOffset="0x0" hostSize="0x8"/> 
      <arg name="mem6" addressQualifier="1" id="7" port="m06_axi" size="0x8" offset="0x60" type="int*" hostOffset="0x0" hostSize="0x8"/> 
      <arg name="mem7" addressQualifier="1" id="8" port="m07_axi" size="0x8" offset="0x6C" type="int*" hostOffset="0x0" hostSize="0x8"/> 
    </args>
  </kernel>
</root>

