// Seed: 3384261538
module module_0;
  logic [7:0][1] id_1 = -1'b0;
  assign id_1 = id_1;
  assign id_1 = id_1;
endmodule
module module_1 #(
    parameter id_12 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8#(.id_9(1)),
    id_10,
    id_11,
    _id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17,
    id_18,
    id_19,
    id_20,
    id_21
);
  output wire id_20;
  input logic [7:0] id_19;
  input wire id_18;
  input wire id_17;
  input wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  inout wire _id_12;
  inout logic [7:0] id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  xor primCall (
      id_1,
      id_10,
      id_11,
      id_13,
      id_16,
      id_17,
      id_18,
      id_19,
      id_2,
      id_21,
      id_3,
      id_4,
      id_5,
      id_6,
      id_7,
      id_8
  );
  wire id_22 = -1 - -1;
  assign {id_3} = id_11;
endmodule
