// Seed: 2037732052
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input id_8;
  input id_7;
  inout id_6;
  output id_5;
  output id_4;
  inout id_3;
  inout id_2;
  output id_1;
  type_10(
      1, id_3, id_4 - id_3, 1'b0, 1 & 1
  );
  always begin
    if (1) id_2 <= id_8;
    @(negedge (1 == id_3), negedge 1 or posedge id_2) begin : id_8
      id_1 = id_8;
    end
  end
  logic id_9;
endmodule
`timescale 1ps / 1 ps
`define pp_8 0
