#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Jun  1 17:46:08 2024
# Process ID: 17724
# Current directory: D:/B.Tech/RTL_resources/verilog FPGA course Projects/Demo_IP/Demo_IP.runs/Mux_8_1_Mux_2_1_0_6_synth_1
# Command line: vivado.exe -log Mux_8_1_Mux_2_1_0_6.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Mux_8_1_Mux_2_1_0_6.tcl
# Log file: D:/B.Tech/RTL_resources/verilog FPGA course Projects/Demo_IP/Demo_IP.runs/Mux_8_1_Mux_2_1_0_6_synth_1/Mux_8_1_Mux_2_1_0_6.vds
# Journal file: D:/B.Tech/RTL_resources/verilog FPGA course Projects/Demo_IP/Demo_IP.runs/Mux_8_1_Mux_2_1_0_6_synth_1\vivado.jou
#-----------------------------------------------------------
source Mux_8_1_Mux_2_1_0_6.tcl -notrace
