# compile vhdl design source files
vhdl axi_lite_ipif_v3_0  "../../../lab8.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/ipif_pkg.vhd"
vhdl axi_lite_ipif_v3_0  "../../../lab8.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/pselect_f.vhd"
vhdl axi_lite_ipif_v3_0  "../../../lab8.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/address_decoder.vhd"
vhdl axi_lite_ipif_v3_0  "../../../lab8.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/slave_attachment.vhd"
vhdl axi_lite_ipif_v3_0  "../../../lab8.srcs/sources_1/ipshared/xilinx.com/axi_lite_ipif_v3_0/876b8fe4/hdl/src/vhdl/axi_lite_ipif.vhd"
vhdl lib_cdc_v1_0  "../../../lab8.srcs/sources_1/ipshared/xilinx.com/lib_cdc_v1_0/ea79928f/hdl/src/vhdl/cdc_sync.vhd"
vhdl interrupt_control_v3_1  "../../../lab8.srcs/sources_1/ipshared/xilinx.com/interrupt_control_v3_1/dd9a9dbd/hdl/src/vhdl/interrupt_control.vhd"
vhdl axi_gpio_v2_0  "../../../lab8.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/gpio_core.vhd"
vhdl axi_gpio_v2_0  "../../../lab8.srcs/sources_1/ipshared/xilinx.com/axi_gpio_v2_0/e416c384/hdl/src/vhdl/axi_gpio.vhd"
vhdl xil_defaultlib  "../../../lab8.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_0_0/sim/zynq_interrupt_system_axi_gpio_0_0.vhd"
vhdl xil_defaultlib  "../../../lab8.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_axi_gpio_1_0/sim/zynq_interrupt_system_axi_gpio_1_0.vhd"
vhdl proc_sys_reset_v5_0  "../../../lab8.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/upcnt_n.vhd"
vhdl proc_sys_reset_v5_0  "../../../lab8.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/sequence.vhd"
vhdl proc_sys_reset_v5_0  "../../../lab8.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/lpf.vhd"
vhdl proc_sys_reset_v5_0  "../../../lab8.srcs/sources_1/ipshared/xilinx.com/proc_sys_reset_v5_0/066de7cd/hdl/src/vhdl/proc_sys_reset.vhd"
vhdl xil_defaultlib  "../../../lab8.srcs/sources_1/bd/zynq_interrupt_system/ip/zynq_interrupt_system_rst_processing_system7_0_100M_0/sim/zynq_interrupt_system_rst_processing_system7_0_100M_0.vhd"
vhdl fifo_generator_v12_0  "../../../lab8.srcs/sources_1/ipshared/xilinx.com/fifo_generator_v12_0/15467f24/hdl/fifo_generator_v12_0_rfs.vhd"

# Do not sort compile order
nosort
