0.7
2020.2
Nov 18 2020
09:20:35
/home/minseok/study/vivado/0521HW_SV_16register/0521HW_SV_16register.sim/sim_1/behav/xsim/glbl.v,1605673889,verilog,,,,glbl,,uvm,,,,,,
/home/minseok/study/vivado/0521HW_SV_16register/0521HW_SV_16register.srcs/sim_1/new/tb_register.sv,1716293276,systemVerilog,,,,$unit_tb_register_sv;register_interface;tb_register,,uvm,,,,,,
/home/minseok/study/vivado/0521HW_SV_16register/0521HW_SV_16register.srcs/sources_1/new/register.v,1716280624,verilog,,,,register,,uvm,,,,,,
