Reading timing models for corner nom_tt_025C_1v80…
Reading timing library for the 'nom_tt_025C_1v80' corner at '/home/diddy/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading timing models for corner nom_ff_n40C_1v95…
Reading timing library for the 'nom_ff_n40C_1v95' corner at '/home/diddy/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ff_n40C_1v95.lib'…
Reading timing models for corner nom_ss_100C_1v60…
Reading timing library for the 'nom_ss_100C_1v60' corner at '/home/diddy/.ciel/ciel/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__ss_100C_1v60.lib'…
Reading OpenROAD database at '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/33-openroad-detailedplacement/ALU.odb'…
Reading design constraints file at '/nix/store/ifgrnqkf6pcsk2qzdn5bai2rvd4skbbc-python3-3.11.9-env/lib/python3.11/site-packages/librelane/scripts/base.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 3.0
[INFO] Setting input delay to: 3.0
[INFO] Setting load to: 0.033442
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] Setting RC values…
[INFO] Configuring cts characterization…
[INFO] Performing clock tree synthesis…
[INFO] Looking for the following net(s): clk
[INFO] Running Clock Tree Synthesis…
[INFO CTS-0050] Root buffer is sky130_fd_sc_hd__clkbuf_16.
[INFO CTS-0051] Sink buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0052] The following clock buffers will be used for CTS:
                    sky130_fd_sc_hd__clkbuf_2
                    sky130_fd_sc_hd__clkbuf_4
                    sky130_fd_sc_hd__clkbuf_8
[INFO CTS-0049] Characterization buffer is sky130_fd_sc_hd__clkbuf_8.
[INFO CTS-0007] Net "clk" found for clock "clk".
[INFO CTS-0010]  Clock net "clk" has 314 sinks.
[INFO CTS-0008] TritonCTS found 1 clock nets.
[INFO CTS-0097] Characterization used 3 buffer(s) types.
[INFO CTS-0200] 0 placement blockages have been identified.
[INFO CTS-0201] 0 placed hard macros will be treated like blockages.
[INFO CTS-0027] Generating H-Tree topology for net clk.
[INFO CTS-0028]  Total number of sinks: 314.
[INFO CTS-0029]  Sinks will be clustered in groups of up to 25 and with maximum cluster diameter of 50.0 um.
[INFO CTS-0030]  Number of static layers: 0.
[INFO CTS-0020]  Wire segment unit: 13600  dbu (13 um).
[INFO CTS-0204] A clustering solution was found from clustering size of 25 and clustering diameter of 50.
[INFO CTS-0205] Better solution may be possible if either -sink_clustering_size, -sink_clustering_max_diameter, or both options are omitted to enable automatic clustering.
[INFO CTS-0019]  Total number of sinks after clustering: 32.
[INFO CTS-0024]  Normalized sink region: [(1.02968, 12.05), (27.4165, 28.2209)].
[INFO CTS-0025]     Width:  26.3869.
[INFO CTS-0026]     Height: 16.1709.
 Level 1
    Direction: Horizontal
    Sinks per sub-region: 16
    Sub-region size: 13.1934 X 16.1709
[INFO CTS-0034]     Segment length (rounded): 6.
 Level 2
    Direction: Vertical
    Sinks per sub-region: 8
    Sub-region size: 13.1934 X 8.0854
[INFO CTS-0034]     Segment length (rounded): 4.
[INFO CTS-0032]  Stop criterion found. Max number of sinks is 15.
[INFO CTS-0035]  Number of sinks covered: 32.
[INFO CTS-0018]     Created 35 clock buffers.
[INFO CTS-0012]     Minimum number of buffers in the clock path: 2.
[INFO CTS-0013]     Maximum number of buffers in the clock path: 3.
[INFO CTS-0015]     Created 35 clock nets.
[INFO CTS-0016]     Fanout distribution for the current clock = 2:3, 3:2, 5:1, 6:3, 7:1, 8:4, 9:1, 10:2, 11:5, 12:2, 14:2, 15:2, 16:2, 17:1, 18:2, 19:1..
[INFO CTS-0017]     Max level of the clock tree: 2.
[INFO CTS-0098] Clock net "clk"
[INFO CTS-0099]  Sinks 343
[INFO CTS-0100]  Leaf buffers 30
[INFO CTS-0101]  Average sink wire length 533.84 um
[INFO CTS-0102]  Path depth 2 - 3
[INFO CTS-0207]  Leaf load cells 29
[INFO] Repairing long wires on clock nets…
[INFO RSZ-0058] Using max wire length 6335um.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               280    1051.01
  Tap cell                               2059    2576.22
  Clock buffer                             37     559.29
  Timing Repair Buffer                    549    3211.83
  Inverter                                415    1557.74
  Clock inverter                           27     330.32
  Sequential cell                         314    8035.21
  Multi-Input combinational cell         4220   32044.48
  Total                                  7901   49366.10
Writing OpenROAD database to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/34-openroad-cts/ALU.odb'…
Writing netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/34-openroad-cts/ALU.nl.v'…
Writing powered netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/34-openroad-cts/ALU.pnl.v'…
Writing layout to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/34-openroad-cts/ALU.def'…
Writing timing constraints to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/34-openroad-cts/ALU.sdc'…
[INFO] Legalizing…
Placement Analysis
---------------------------------
total displacement        314.5 u
average displacement        0.0 u
max displacement            7.1 u
original HPWL          154024.4 u
legalized HPWL         157854.8 u
delta HPWL                    2 %

[INFO DPL-0020] Mirrored 2299 instances
[INFO DPL-0021] HPWL before          157854.8 u
[INFO DPL-0022] HPWL after           154124.9 u
[INFO DPL-0023] HPWL delta               -2.4 %
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               280    1051.01
  Tap cell                               2059    2576.22
  Clock buffer                             37     559.29
  Timing Repair Buffer                    549    3211.83
  Inverter                                415    1557.74
  Clock inverter                           27     330.32
  Sequential cell                         314    8035.21
  Multi-Input combinational cell         4220   32044.48
  Total                                  7901   49366.10
Writing OpenROAD database to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/34-openroad-cts/ALU.odb'…
Writing netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/34-openroad-cts/ALU.nl.v'…
Writing powered netlist to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/34-openroad-cts/ALU.pnl.v'…
Writing layout to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/34-openroad-cts/ALU.def'…
Writing timing constraints to '/mnt/c/Data/IEEE/32Bit-ALU/pd/runs/RUN_2026-01-21_11-02-41/34-openroad-cts/ALU.sdc'…
%OL_CREATE_REPORT cts.rpt
[INFO CTS-0003] Total number of Clock Roots: 1.
[INFO CTS-0004] Total number of Buffers Inserted: 35.
[INFO CTS-0005] Total number of Clock Subnets: 35.
[INFO CTS-0006] Total number of Sinks: 314.
%OL_END_REPORT
