// Seed: 547626293
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire [-1 : 1] id_8;
  wire id_9;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output logic [7:0] id_4;
  inout wand id_3;
  inout supply1 id_2;
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3
  );
  assign id_3 = id_1;
  parameter id_5 = -1;
  assign id_3 = -1;
  id_6 :
  assert property (@(posedge -1) -1)
  else $signed(19);
  ;
  bit id_7;
  ;
  assign id_2 = 1;
  always id_7 <= -1;
endmodule
