# 0 "arch/arm64/boot/dts/freescale/fsl-ls1088a-rdb.dts"
# 0 "<built-in>"
# 0 "<command-line>"
# 1 "arch/arm64/boot/dts/freescale/fsl-ls1088a-rdb.dts"
# 11 "arch/arm64/boot/dts/freescale/fsl-ls1088a-rdb.dts"
/dts-v1/;

# 1 "arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi" 1
# 10 "arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/clock/fsl,qoriq-clockgen.h" 1
# 11 "arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 1
# 9 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h"
# 1 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/irq.h" 1
# 10 "./scripts/dtc/include-prefixes/dt-bindings/interrupt-controller/arm-gic.h" 2
# 12 "arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi" 2
# 1 "./scripts/dtc/include-prefixes/dt-bindings/thermal/thermal.h" 1
# 13 "arch/arm64/boot/dts/freescale/fsl-ls1088a.dtsi" 2

/ {
 compatible = "fsl,ls1088a";
 interrupt-parent = <&gic>;
 #address-cells = <2>;
 #size-cells = <2>;

 aliases {
  crypto = &crypto;
  rtc1 = &ftm_alarm0;
 };

 cpus {
  #address-cells = <1>;
  #size-cells = <0>;


  cpu0: cpu@0 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x0>;
   clocks = <&clockgen 1 0>;
   cpu-idle-states = <&CPU_PH20>;
   #cooling-cells = <2>;
  };

  cpu1: cpu@1 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x1>;
   clocks = <&clockgen 1 0>;
   cpu-idle-states = <&CPU_PH20>;
   #cooling-cells = <2>;
  };

  cpu2: cpu@2 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x2>;
   clocks = <&clockgen 1 0>;
   cpu-idle-states = <&CPU_PH20>;
   #cooling-cells = <2>;
  };

  cpu3: cpu@3 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x3>;
   clocks = <&clockgen 1 0>;
   cpu-idle-states = <&CPU_PH20>;
   #cooling-cells = <2>;
  };

  cpu4: cpu@100 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x100>;
   clocks = <&clockgen 1 1>;
   cpu-idle-states = <&CPU_PH20>;
   #cooling-cells = <2>;
  };

  cpu5: cpu@101 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x101>;
   clocks = <&clockgen 1 1>;
   cpu-idle-states = <&CPU_PH20>;
   #cooling-cells = <2>;
  };

  cpu6: cpu@102 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x102>;
   clocks = <&clockgen 1 1>;
   cpu-idle-states = <&CPU_PH20>;
   #cooling-cells = <2>;
  };

  cpu7: cpu@103 {
   device_type = "cpu";
   compatible = "arm,cortex-a53";
   reg = <0x103>;
   clocks = <&clockgen 1 1>;
   cpu-idle-states = <&CPU_PH20>;
   #cooling-cells = <2>;
  };

  CPU_PH20: cpu-ph20 {
   compatible = "arm,idle-state";
   idle-state-name = "PH20";
   arm,psci-suspend-param = <0x0>;
   entry-latency-us = <1000>;
   exit-latency-us = <1000>;
   min-residency-us = <3000>;
  };
 };

 gic: interrupt-controller@6000000 {
  compatible = "arm,gic-v3";
  #interrupt-cells = <3>;
  interrupt-controller;
  reg = <0x0 0x06000000 0 0x10000>,
        <0x0 0x06100000 0 0x100000>,
        <0x0 0x0c0c0000 0 0x2000>,
        <0x0 0x0c0d0000 0 0x1000>,
        <0x0 0x0c0e0000 0 0x20000>;
  interrupts = <1 9 4>;
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;

  its: msi-controller@6020000 {
   compatible = "arm,gic-v3-its";
   msi-controller;
   reg = <0x0 0x6020000 0 0x20000>;
  };
 };

 thermal-zones {
  core-cluster {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;
   thermal-sensors = <&tmu 0>;

   trips {
    core_cluster_alert: core-cluster-alert {
     temperature = <85000>;
     hysteresis = <2000>;
     type = "passive";
    };

    core-cluster-crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };

   cooling-maps {
    map0 {
     trip = <&core_cluster_alert>;
     cooling-device =
      <&cpu0 (~0) (~0)>,
      <&cpu1 (~0) (~0)>,
      <&cpu2 (~0) (~0)>,
      <&cpu3 (~0) (~0)>,
      <&cpu4 (~0) (~0)>,
      <&cpu5 (~0) (~0)>,
      <&cpu6 (~0) (~0)>,
      <&cpu7 (~0) (~0)>;
    };
   };
  };

  soc {
   polling-delay-passive = <1000>;
   polling-delay = <5000>;
   thermal-sensors = <&tmu 1>;

   trips {
    soc-crit {
     temperature = <95000>;
     hysteresis = <2000>;
     type = "critical";
    };
   };
  };
 };

 timer {
  compatible = "arm,armv8-timer";
  interrupts = <1 13 8>,
        <1 14 8>,
        <1 11 8>,
        <1 10 8>;
 };

 pmu {
  compatible = "arm,cortex-a53-pmu";
  interrupts = <1 7 8>;
 };

 psci {
  compatible = "arm,psci-0.2";
  method = "smc";
 };

 sysclk: sysclk {
  compatible = "fixed-clock";
  #clock-cells = <0>;
  clock-frequency = <100000000>;
  clock-output-names = "sysclk";
 };

 reboot {
  compatible = "syscon-reboot";
  regmap = <&reset>;
  offset = <0x0>;
  mask = <0x02>;
 };

 soc {
  compatible = "simple-bus";
  #address-cells = <2>;
  #size-cells = <2>;
  ranges;
  dma-ranges = <0x0 0x0 0x0 0x0 0x10000 0x00000000>;

  clockgen: clocking@1300000 {
   compatible = "fsl,ls1088a-clockgen";
   reg = <0 0x1300000 0 0xa0000>;
   #clock-cells = <2>;
   clocks = <&sysclk>;
  };

  dcfg: dcfg@1e00000 {
   compatible = "fsl,ls1088a-dcfg", "syscon";
   reg = <0x0 0x1e00000 0x0 0x10000>;
   little-endian;
  };

  reset: syscon@1e60000 {
   compatible = "fsl,ls1088a-reset", "syscon";
   reg = <0x0 0x1e60000 0x0 0x10000>;
  };

  isc: syscon@1f70000 {
   compatible = "fsl,ls1088a-isc", "syscon";
   reg = <0x0 0x1f70000 0x0 0x10000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x0 0x1f70000 0x10000>;

   extirq: interrupt-controller@14 {
    compatible = "fsl,ls1088a-extirq";
    #interrupt-cells = <2>;
    #address-cells = <0>;
    interrupt-controller;
    reg = <0x14 4>;
    interrupt-map =
     <0 0 &gic 0 0 4>,
     <1 0 &gic 0 1 4>,
     <2 0 &gic 0 2 4>,
     <3 0 &gic 0 3 4>,
     <4 0 &gic 0 4 4>,
     <5 0 &gic 0 5 4>,
     <6 0 &gic 0 6 4>,
     <7 0 &gic 0 7 4>,
     <8 0 &gic 0 8 4>,
     <9 0 &gic 0 9 4>,
     <10 0 &gic 0 10 4>,
     <11 0 &gic 0 11 4>;
    interrupt-map-mask = <0xf 0x0>;
   };
  };

  sfp: efuse@1e80000 {
   compatible = "fsl,ls1028a-sfp";
   reg = <0x0 0x1e80000 0x0 0x10000>;
   clocks = <&clockgen 4
         ((4) - 1)>;
   clock-names = "sfp";
  };

  tmu: tmu@1f80000 {
   compatible = "fsl,qoriq-tmu";
   reg = <0x0 0x1f80000 0x0 0x10000>;
   interrupts = <0 23 0x4>;
   fsl,tmu-range = <0xb0000 0x9002a 0x6004c 0x70062>;
   fsl,tmu-calibration =

    <0x00000000 0x00000023
    0x00000001 0x0000002a
    0x00000002 0x00000030
    0x00000003 0x00000037
    0x00000004 0x0000003d
    0x00000005 0x00000044
    0x00000006 0x0000004a
    0x00000007 0x00000051
    0x00000008 0x00000057
    0x00000009 0x0000005e
    0x0000000a 0x00000064
    0x0000000b 0x0000006b

    0x00010000 0x00000022
    0x00010001 0x0000002a
    0x00010002 0x00000032
    0x00010003 0x0000003a
    0x00010004 0x00000042
    0x00010005 0x0000004a
    0x00010006 0x00000052
    0x00010007 0x0000005a
    0x00010008 0x00000062
    0x00010009 0x0000006a

    0x00020000 0x00000021
    0x00020001 0x0000002b
    0x00020002 0x00000035
    0x00020003 0x00000040
    0x00020004 0x0000004a
    0x00020005 0x00000054
    0x00020006 0x0000005e

    0x00030000 0x00000010
    0x00030001 0x0000001c
    0x00030002 0x00000027
    0x00030003 0x00000032
    0x00030004 0x0000003e
    0x00030005 0x00000049
    0x00030006 0x00000054
    0x00030007 0x00000060>;
   little-endian;
   #thermal-sensor-cells = <1>;
  };

  dspi: spi@2100000 {
   compatible = "fsl,ls1088a-dspi",
         "fsl,ls1021a-v1.0-dspi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2100000 0x0 0x10000>;
   interrupts = <0 26 4>;
   clock-names = "dspi";
   clocks = <&clockgen 4
         ((2) - 1)>;
   spi-num-chipselects = <6>;
   status = "disabled";
  };

  duart0: serial@21c0500 {
   compatible = "fsl,ns16550", "ns16550a";
   reg = <0x0 0x21c0500 0x0 0x100>;
   clocks = <&clockgen 4
         ((4) - 1)>;
   interrupts = <0 32 4>;
   status = "disabled";
  };

  duart1: serial@21c0600 {
   compatible = "fsl,ns16550", "ns16550a";
   reg = <0x0 0x21c0600 0x0 0x100>;
   clocks = <&clockgen 4
         ((4) - 1)>;
   interrupts = <0 32 4>;
   status = "disabled";
  };

  gpio0: gpio@2300000 {
   compatible = "fsl,ls1088a-gpio", "fsl,qoriq-gpio";
   reg = <0x0 0x2300000 0x0 0x10000>;
   interrupts = <0 36 4>;
   little-endian;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio1: gpio@2310000 {
   compatible = "fsl,ls1088a-gpio", "fsl,qoriq-gpio";
   reg = <0x0 0x2310000 0x0 0x10000>;
   interrupts = <0 36 4>;
   little-endian;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio2: gpio@2320000 {
   compatible = "fsl,ls1088a-gpio", "fsl,qoriq-gpio";
   reg = <0x0 0x2320000 0x0 0x10000>;
   interrupts = <0 37 4>;
   little-endian;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  gpio3: gpio@2330000 {
   compatible = "fsl,ls1088a-gpio", "fsl,qoriq-gpio";
   reg = <0x0 0x2330000 0x0 0x10000>;
   interrupts = <0 37 4>;
   little-endian;
   gpio-controller;
   #gpio-cells = <2>;
   interrupt-controller;
   #interrupt-cells = <2>;
  };

  ifc: memory-controller@2240000 {
   compatible = "fsl,ifc";
   reg = <0x0 0x2240000 0x0 0x20000>;
   interrupts = <0 21 4>;
   little-endian;
   #address-cells = <2>;
   #size-cells = <1>;
   status = "disabled";
  };

  i2c0: i2c@2000000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2000000 0x0 0x10000>;
   interrupts = <0 34 4>;
   clocks = <&clockgen 4
         ((8) - 1)>;
   status = "disabled";
  };

  i2c1: i2c@2010000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2010000 0x0 0x10000>;
   interrupts = <0 34 4>;
   clocks = <&clockgen 4
         ((8) - 1)>;
   status = "disabled";
  };

  i2c2: i2c@2020000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2020000 0x0 0x10000>;
   interrupts = <0 35 4>;
   clocks = <&clockgen 4
         ((8) - 1)>;
   status = "disabled";
  };

  i2c3: i2c@2030000 {
   compatible = "fsl,vf610-i2c";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x2030000 0x0 0x10000>;
   interrupts = <0 35 4>;
   clocks = <&clockgen 4
         ((8) - 1)>;
   status = "disabled";
  };

  qspi: spi@20c0000 {
   compatible = "fsl,ls2080a-qspi";
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x0 0x20c0000 0x0 0x10000>,
         <0x0 0x20000000 0x0 0x10000000>;
   reg-names = "QuadSPI", "QuadSPI-memory";
   interrupts = <0 25 4>;
   clock-names = "qspi_en", "qspi";
   clocks = <&clockgen 4
         ((4) - 1)>,
     <&clockgen 4
         ((4) - 1)>;
   status = "disabled";
  };

  esdhc: esdhc@2140000 {
   compatible = "fsl,ls1088a-esdhc", "fsl,esdhc";
   reg = <0x0 0x2140000 0x0 0x10000>;
   interrupts = <0 28 0x4>;
   clock-frequency = <0>;
   clocks = <&clockgen 2 1>;
   voltage-ranges = <1800 1800 3300 3300>;
   sdhci,auto-cmd12;
   little-endian;
   bus-width = <4>;
   status = "disabled";
  };

  usb0: usb@3100000 {
   compatible = "snps,dwc3";
   reg = <0x0 0x3100000 0x0 0x10000>;
   interrupts = <0 80 4>;
   dr_mode = "host";
   snps,quirk-frame-length-adjustment = <0x20>;
   snps,dis_rxdet_inp3_quirk;
   snps,incr-burst-type-adjustment = <1>, <4>, <8>, <16>;
   status = "disabled";
  };

  usb1: usb@3110000 {
   compatible = "snps,dwc3";
   reg = <0x0 0x3110000 0x0 0x10000>;
   interrupts = <0 81 4>;
   dr_mode = "host";
   snps,quirk-frame-length-adjustment = <0x20>;
   snps,dis_rxdet_inp3_quirk;
   snps,incr-burst-type-adjustment = <1>, <4>, <8>, <16>;
   status = "disabled";
  };

  sata: sata@3200000 {
   compatible = "fsl,ls1088a-ahci";
   reg = <0x0 0x3200000 0x0 0x10000>,
    <0x7 0x100520 0x0 0x4>;
   reg-names = "ahci", "sata-ecc";
   interrupts = <0 133 4>;
   clocks = <&clockgen 4
         ((4) - 1)>;
   dma-coherent;
   status = "disabled";
  };

  crypto: crypto@8000000 {
   compatible = "fsl,sec-v5.0", "fsl,sec-v4.0";
   fsl,sec-era = <8>;
   #address-cells = <1>;
   #size-cells = <1>;
   ranges = <0x0 0x00 0x8000000 0x100000>;
   reg = <0x00 0x8000000 0x0 0x100000>;
   interrupts = <0 139 4>;
   dma-coherent;

   sec_jr0: jr@10000 {
    compatible = "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x10000 0x10000>;
    interrupts = <0 140 4>;
   };

   sec_jr1: jr@20000 {
    compatible = "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x20000 0x10000>;
    interrupts = <0 141 4>;
   };

   sec_jr2: jr@30000 {
    compatible = "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x30000 0x10000>;
    interrupts = <0 142 4>;
   };

   sec_jr3: jr@40000 {
    compatible = "fsl,sec-v5.0-job-ring",
          "fsl,sec-v4.0-job-ring";
    reg = <0x40000 0x10000>;
    interrupts = <0 143 4>;
   };
  };

  pcie1: pcie@3400000 {
   compatible = "fsl,ls1088a-pcie";
   reg = <0x00 0x03400000 0x0 0x00100000>,
         <0x20 0x00000000 0x0 0x00002000>;
   reg-names = "regs", "config";
   interrupts = <0 108 4>;
   interrupt-names = "aer";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   dma-coherent;
   num-viewport = <256>;
   bus-range = <0x0 0xff>;
   ranges = <0x81000000 0x0 0x00000000 0x20 0x00010000 0x0 0x00010000
      0x82000000 0x0 0x40000000 0x20 0x40000000 0x0 0x40000000>;
   msi-parent = <&its>;
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0000 0 0 1 &gic 0 0 0 109 4>,
     <0000 0 0 2 &gic 0 0 0 110 4>,
     <0000 0 0 3 &gic 0 0 0 111 4>,
     <0000 0 0 4 &gic 0 0 0 112 4>;
   iommu-map = <0 &smmu 0 1>;
   status = "disabled";
  };

  pcie_ep1: pcie-ep@3400000 {
   compatible = "fsl,ls1088a-pcie-ep", "fsl,ls-pcie-ep";
   reg = <0x00 0x03400000 0x0 0x00100000>,
         <0x20 0x00000000 0x8 0x00000000>;
   reg-names = "regs", "addr_space";
   num-ib-windows = <24>;
   num-ob-windows = <256>;
   max-functions = /bits/ 8 <2>;
   status = "disabled";
  };

  pcie2: pcie@3500000 {
   compatible = "fsl,ls1088a-pcie";
   reg = <0x00 0x03500000 0x0 0x00100000>,
         <0x28 0x00000000 0x0 0x00002000>;
   reg-names = "regs", "config";
   interrupts = <0 113 4>;
   interrupt-names = "aer";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   dma-coherent;
   num-viewport = <6>;
   bus-range = <0x0 0xff>;
   ranges = <0x81000000 0x0 0x00000000 0x28 0x00010000 0x0 0x00010000
      0x82000000 0x0 0x40000000 0x28 0x40000000 0x0 0x40000000>;
   msi-parent = <&its>;
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0000 0 0 1 &gic 0 0 0 114 4>,
     <0000 0 0 2 &gic 0 0 0 115 4>,
     <0000 0 0 3 &gic 0 0 0 116 4>,
     <0000 0 0 4 &gic 0 0 0 117 4>;
   iommu-map = <0 &smmu 0 1>;
   status = "disabled";
  };

  pcie_ep2: pcie-ep@3500000 {
   compatible = "fsl,ls1088a-pcie-ep", "fsl,ls-pcie-ep";
   reg = <0x00 0x03500000 0x0 0x00100000>,
         <0x28 0x00000000 0x8 0x00000000>;
   reg-names = "regs", "addr_space";
   num-ib-windows = <6>;
   num-ob-windows = <6>;
   status = "disabled";
  };

  pcie3: pcie@3600000 {
   compatible = "fsl,ls1088a-pcie";
   reg = <0x00 0x03600000 0x0 0x00100000>,
         <0x30 0x00000000 0x0 0x00002000>;
   reg-names = "regs", "config";
   interrupts = <0 118 4>;
   interrupt-names = "aer";
   #address-cells = <3>;
   #size-cells = <2>;
   device_type = "pci";
   dma-coherent;
   num-viewport = <6>;
   bus-range = <0x0 0xff>;
   ranges = <0x81000000 0x0 0x00000000 0x30 0x00010000 0x0 0x00010000
      0x82000000 0x0 0x40000000 0x30 0x40000000 0x0 0x40000000>;
   msi-parent = <&its>;
   #interrupt-cells = <1>;
   interrupt-map-mask = <0 0 0 7>;
   interrupt-map = <0000 0 0 1 &gic 0 0 0 119 4>,
     <0000 0 0 2 &gic 0 0 0 120 4>,
     <0000 0 0 3 &gic 0 0 0 121 4>,
     <0000 0 0 4 &gic 0 0 0 122 4>;
   iommu-map = <0 &smmu 0 1>;
   status = "disabled";
  };

  pcie_ep3: pcie-ep@3600000 {
   compatible = "fsl,ls1088a-pcie-ep", "fsl,ls-pcie-ep";
   reg = <0x00 0x03600000 0x0 0x00100000>,
         <0x30 0x00000000 0x8 0x00000000>;
   reg-names = "regs", "addr_space";
   num-ib-windows = <6>;
   num-ob-windows = <6>;
   status = "disabled";
  };

  smmu: iommu@5000000 {
   compatible = "arm,mmu-500";
   reg = <0 0x5000000 0 0x800000>;
   #iommu-cells = <1>;
   stream-match-mask = <0x7C00>;
   dma-coherent;
   #global-interrupts = <12>;

   interrupts = <0 13 4>,

         <0 14 4>,

         <0 15 4>,

         <0 16 4>,

         <0 211 4>,
         <0 212 4>,
         <0 213 4>,
         <0 214 4>,
         <0 215 4>,
         <0 216 4>,
         <0 217 4>,
         <0 218 4>,

         <0 146 4>,
         <0 147 4>,
         <0 148 4>,
         <0 149 4>,
         <0 150 4>,
         <0 151 4>,
         <0 152 4>,
         <0 153 4>,
         <0 154 4>,
         <0 155 4>,
         <0 156 4>,
         <0 157 4>,
         <0 158 4>,
         <0 159 4>,
         <0 160 4>,
         <0 161 4>,
         <0 162 4>,
         <0 163 4>,
         <0 164 4>,
         <0 165 4>,
         <0 166 4>,
         <0 167 4>,
         <0 168 4>,
         <0 169 4>,
         <0 170 4>,
         <0 171 4>,
         <0 172 4>,
         <0 173 4>,
         <0 174 4>,
         <0 175 4>,
         <0 176 4>,
         <0 177 4>,
         <0 178 4>,
         <0 179 4>,
         <0 180 4>,
         <0 181 4>,
         <0 182 4>,
         <0 183 4>,
         <0 184 4>,
         <0 185 4>,
         <0 186 4>,
         <0 187 4>,
         <0 188 4>,
         <0 189 4>,
         <0 190 4>,
         <0 191 4>,
         <0 192 4>,
         <0 193 4>,
         <0 194 4>,
         <0 195 4>,
         <0 196 4>,
         <0 197 4>,
         <0 198 4>,
         <0 199 4>,
         <0 200 4>,
         <0 201 4>,
         <0 202 4>,
         <0 203 4>,
         <0 204 4>,
         <0 205 4>,
         <0 206 4>,
         <0 207 4>,
         <0 208 4>,
         <0 209 4>;
  };

  console@8340020 {
   compatible = "fsl,dpaa2-console";
   reg = <0x00000000 0x08340020 0 0x2>;
  };

  ptp-timer@8b95000 {
   compatible = "fsl,dpaa2-ptp";
   reg = <0x0 0x8b95000 0x0 0x100>;
   clocks = <&clockgen 4
         ((1) - 1)>;
   little-endian;
   fsl,extts-fifo;
  };

  emdio1: mdio@8b96000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8b96000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   clock-frequency = <2500000>;
   clocks = <&clockgen 4
         ((1) - 1)>;
   status = "disabled";
  };

  emdio2: mdio@8b97000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8b97000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   clock-frequency = <2500000>;
   clocks = <&clockgen 4
         ((1) - 1)>;
   status = "disabled";
  };

  pcs_mdio1: mdio@8c07000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c07000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs1: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio2: mdio@8c0b000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c0b000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs2: ethernet-phy@0 {
    reg = <0>;
   };
  };

  pcs_mdio3: mdio@8c0f000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c0f000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs3_0: ethernet-phy@0 {
    reg = <0>;
   };

   pcs3_1: ethernet-phy@1 {
    reg = <1>;
   };

   pcs3_2: ethernet-phy@2 {
    reg = <2>;
   };

   pcs3_3: ethernet-phy@3 {
    reg = <3>;
   };
  };

  pcs_mdio7: mdio@8c1f000 {
   compatible = "fsl,fman-memac-mdio";
   reg = <0x0 0x8c1f000 0x0 0x1000>;
   little-endian;
   #address-cells = <1>;
   #size-cells = <0>;
   status = "disabled";

   pcs7_0: ethernet-phy@0 {
    reg = <0>;
   };

   pcs7_1: ethernet-phy@1 {
    reg = <1>;
   };

   pcs7_2: ethernet-phy@2 {
    reg = <2>;
   };

   pcs7_3: ethernet-phy@3 {
    reg = <3>;
   };
  };

  cluster1_core0_watchdog: wdt@c000000 {
   compatible = "arm,sp805", "arm,primecell";
   reg = <0x0 0xc000000 0x0 0x1000>;
   clocks = <&clockgen 4
         ((16) - 1)>,
     <&clockgen 4
         ((16) - 1)>;
   clock-names = "wdog_clk", "apb_pclk";
  };

  cluster1_core1_watchdog: wdt@c010000 {
   compatible = "arm,sp805", "arm,primecell";
   reg = <0x0 0xc010000 0x0 0x1000>;
   clocks = <&clockgen 4
         ((16) - 1)>,
     <&clockgen 4
         ((16) - 1)>;
   clock-names = "wdog_clk", "apb_pclk";
  };

  cluster1_core2_watchdog: wdt@c020000 {
   compatible = "arm,sp805", "arm,primecell";
   reg = <0x0 0xc020000 0x0 0x1000>;
   clocks = <&clockgen 4
         ((16) - 1)>,
     <&clockgen 4
         ((16) - 1)>;
   clock-names = "wdog_clk", "apb_pclk";
  };

  cluster1_core3_watchdog: wdt@c030000 {
   compatible = "arm,sp805", "arm,primecell";
   reg = <0x0 0xc030000 0x0 0x1000>;
   clocks = <&clockgen 4
         ((16) - 1)>,
     <&clockgen 4
         ((16) - 1)>;
   clock-names = "wdog_clk", "apb_pclk";
  };

  cluster2_core0_watchdog: wdt@c100000 {
   compatible = "arm,sp805", "arm,primecell";
   reg = <0x0 0xc100000 0x0 0x1000>;
   clocks = <&clockgen 4
         ((16) - 1)>,
     <&clockgen 4
         ((16) - 1)>;
   clock-names = "wdog_clk", "apb_pclk";
  };

  cluster2_core1_watchdog: wdt@c110000 {
   compatible = "arm,sp805", "arm,primecell";
   reg = <0x0 0xc110000 0x0 0x1000>;
   clocks = <&clockgen 4
         ((16) - 1)>,
     <&clockgen 4
         ((16) - 1)>;
   clock-names = "wdog_clk", "apb_pclk";
  };

  cluster2_core2_watchdog: wdt@c120000 {
   compatible = "arm,sp805", "arm,primecell";
   reg = <0x0 0xc120000 0x0 0x1000>;
   clocks = <&clockgen 4
         ((16) - 1)>,
     <&clockgen 4
         ((16) - 1)>;
   clock-names = "wdog_clk", "apb_pclk";
  };

  cluster2_core3_watchdog: wdt@c130000 {
   compatible = "arm,sp805", "arm,primecell";
   reg = <0x0 0xc130000 0x0 0x1000>;
   clocks = <&clockgen 4
         ((16) - 1)>,
     <&clockgen 4
         ((16) - 1)>;
   clock-names = "wdog_clk", "apb_pclk";
  };

  fsl_mc: fsl-mc@80c000000 {
   compatible = "fsl,qoriq-mc";
   reg = <0x00000008 0x0c000000 0 0x40>,
         <0x00000000 0x08340000 0 0x40000>;
   msi-parent = <&its>;
   iommu-map = <0 &smmu 0 0>;
   dma-coherent;
   #address-cells = <3>;
   #size-cells = <1>;





   ranges = <0x0 0x0 0x0 0x8 0x0c000000 0x4000000
      0x1 0x0 0x0 0x8 0x18000000 0x8000000>;

   dpmacs {
    #address-cells = <1>;
    #size-cells = <0>;

    dpmac1: ethernet@1 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <1>;
    };

    dpmac2: ethernet@2 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <2>;
    };

    dpmac3: ethernet@3 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <3>;
    };

    dpmac4: ethernet@4 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <4>;
    };

    dpmac5: ethernet@5 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <5>;
    };

    dpmac6: ethernet@6 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <6>;
    };

    dpmac7: ethernet@7 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <7>;
    };

    dpmac8: ethernet@8 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <8>;
    };

    dpmac9: ethernet@9 {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <9>;
    };

    dpmac10: ethernet@a {
     compatible = "fsl,qoriq-mc-dpmac";
     reg = <0xa>;
    };
   };
  };

  rcpm: power-controller@1e34040 {
   compatible = "fsl,ls1088a-rcpm", "fsl,qoriq-rcpm-2.1+";
   reg = <0x0 0x1e34040 0x0 0x18>;
   #fsl,rcpm-wakeup-cells = <6>;
   little-endian;
  };

  ftm_alarm0: timer@2800000 {
   compatible = "fsl,ls1088a-ftm-alarm";
   reg = <0x0 0x2800000 0x0 0x10000>;
   fsl,rcpm-wakeup = <&rcpm 0x0 0x0 0x0 0x0 0x4000 0x0>;
   interrupts = <0 44 4>;
  };
 };

 firmware {
  optee {
   compatible = "linaro,optee-tz";
   method = "smc";
  };
 };
};
# 14 "arch/arm64/boot/dts/freescale/fsl-ls1088a-rdb.dts" 2

/ {
 model = "LS1088A RDB Board";
 compatible = "fsl,ls1088a-rdb", "fsl,ls1088a";
};

&dpmac2 {
 phy-handle = <&mdio2_aquantia_phy>;
 phy-connection-type = "10gbase-r";
 pcs-handle = <&pcs2>;
};

&dpmac3 {
 phy-handle = <&mdio1_phy5>;
 phy-connection-type = "qsgmii";
 managed = "in-band-status";
 pcs-handle = <&pcs3_0>;
};

&dpmac4 {
 phy-handle = <&mdio1_phy6>;
 phy-connection-type = "qsgmii";
 managed = "in-band-status";
 pcs-handle = <&pcs3_1>;
};

&dpmac5 {
 phy-handle = <&mdio1_phy7>;
 phy-connection-type = "qsgmii";
 managed = "in-band-status";
 pcs-handle = <&pcs3_2>;
};

&dpmac6 {
 phy-handle = <&mdio1_phy8>;
 phy-connection-type = "qsgmii";
 managed = "in-band-status";
 pcs-handle = <&pcs3_3>;
};

&dpmac7 {
 phy-handle = <&mdio1_phy1>;
 phy-connection-type = "qsgmii";
 managed = "in-band-status";
 pcs-handle = <&pcs7_0>;
};

&dpmac8 {
 phy-handle = <&mdio1_phy2>;
 phy-connection-type = "qsgmii";
 managed = "in-band-status";
 pcs-handle = <&pcs7_1>;
};

&dpmac9 {
 phy-handle = <&mdio1_phy3>;
 phy-connection-type = "qsgmii";
 managed = "in-band-status";
 pcs-handle = <&pcs7_2>;
};

&dpmac10 {
 phy-handle = <&mdio1_phy4>;
 phy-connection-type = "qsgmii";
 managed = "in-band-status";
 pcs-handle = <&pcs7_3>;
};

&emdio1 {
 status = "okay";

 mdio1_phy5: ethernet-phy@c {
  interrupts-extended = <&extirq 1 8>;
  reg = <0xc>;
 };

 mdio1_phy6: ethernet-phy@d {
  interrupts-extended = <&extirq 1 8>;
  reg = <0xd>;
 };

 mdio1_phy7: ethernet-phy@e {
  interrupts-extended = <&extirq 1 8>;
  reg = <0xe>;
 };

 mdio1_phy8: ethernet-phy@f {
  interrupts-extended = <&extirq 1 8>;
  reg = <0xf>;
 };

 mdio1_phy1: ethernet-phy@1c {
  interrupts-extended = <&extirq 1 8>;
  reg = <0x1c>;
 };

 mdio1_phy2: ethernet-phy@1d {
  interrupts-extended = <&extirq 1 8>;
  reg = <0x1d>;
 };

 mdio1_phy3: ethernet-phy@1e {
  interrupts-extended = <&extirq 1 8>;
  reg = <0x1e>;
 };

 mdio1_phy4: ethernet-phy@1f {
  interrupts-extended = <&extirq 1 8>;
  reg = <0x1f>;
 };
};

&emdio2 {
 status = "okay";

 mdio2_aquantia_phy: ethernet-phy@0 {
  compatible = "ethernet-phy-ieee802.3-c45";
  interrupts-extended = <&extirq 2 8>;
  reg = <0x0>;
 };
};

&i2c0 {
 status = "okay";

 i2c-mux@77 {
  compatible = "nxp,pca9547";
  reg = <0x77>;
  #address-cells = <1>;
  #size-cells = <0>;

  i2c@2 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x2>;

   ina220@40 {
    compatible = "ti,ina220";
    reg = <0x40>;
    shunt-resistor = <1000>;
   };
  };

  i2c@3 {
   #address-cells = <1>;
   #size-cells = <0>;
   reg = <0x3>;

   temp-sensor@4c {
    compatible = "adi,adt7461a";
    reg = <0x4c>;
   };

   rtc@51 {
    compatible = "nxp,pcf2129";
    reg = <0x51>;

    interrupts-extended = <&extirq 0 8>;
   };
  };
 };
};

&ifc {
 ranges = <0 0 0x5 0x30000000 0x00010000
    2 0 0x5 0x20000000 0x00010000>;
 status = "okay";

 nand@0,0 {
  compatible = "fsl,ifc-nand";
  reg = <0x0 0x0 0x10000>;
 };

 fpga: board-control@2,0 {
  compatible = "fsl,ls1088ardb-fpga", "fsl,fpga-qixis";
  reg = <0x2 0x0 0x0000100>;
 };
};

&duart0 {
 status = "okay";
};

&duart1 {
 status = "okay";
};

&esdhc {
 mmc-hs200-1_8v;
 status = "okay";
};

&pcs_mdio2 {
 status = "okay";
};

&pcs_mdio3 {
 status = "okay";
};

&pcs_mdio7 {
 status = "okay";
};

&qspi {
 status = "okay";

 s25fs512s0: flash@0 {
  compatible = "jedec,spi-nor";
  #address-cells = <1>;
  #size-cells = <1>;
  spi-max-frequency = <50000000>;
  spi-rx-bus-width = <4>;
  spi-tx-bus-width = <1>;
  reg = <0>;
 };

 s25fs512s1: flash@1 {
  compatible = "jedec,spi-nor";
  #address-cells = <1>;
  #size-cells = <1>;
  spi-max-frequency = <50000000>;
  spi-rx-bus-width = <4>;
  spi-tx-bus-width = <1>;
  reg = <1>;
 };
};

&sata {
 status = "okay";
};

&usb0 {
 status = "okay";
};

&usb1 {
 dr_mode = "otg";
 status = "okay";
};
