#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
<<<<<<< HEAD
S_000001d38691e130 .scope module, "VGAtimingSim" "VGAtimingSim" 2 102;
 .timescale 0 0;
v000001d38690a250_0 .net "blank", 0 0, L_000001d38691f6c0;  1 drivers
v000001d38690a2f0_0 .net "clk_25MHz", 0 0, v000001d38690a1b0_0;  1 drivers
v000001d38690a390_0 .net "hcnt", 10 0, L_000001d38691f500;  1 drivers
v000001d3869763e0_0 .net "hsync", 0 0, L_000001d38691f180;  1 drivers
v000001d386976660_0 .var "reset", 0 0;
v000001d386975a80_0 .net "vcnt", 10 0, L_000001d38691f2d0;  1 drivers
v000001d386975f80_0 .net "vsync", 0 0, L_000001d38691f340;  1 drivers
S_000001d38691e2c0 .scope module, "VGAtiming" "VGAtiming" 2 107, 2 31 0, S_000001d38691e130;
=======
S_0000019ce377dca0 .scope module, "VGAtimingSim" "VGAtimingSim" 2 96;
 .timescale 0 0;
v0000019ce3769100_0 .net "blank", 0 0, L_0000019ce377efd0;  1 drivers
v0000019ce37691a0_0 .net "clk_25MHz", 0 0, v0000019ce3769060_0;  1 drivers
v0000019ce3769240_0 .net "hcnt", 10 0, L_0000019ce377ea90;  1 drivers
v0000019ce37722a0_0 .net "hsync", 0 0, L_0000019ce377eb00;  1 drivers
v0000019ce3772340_0 .var "reset", 0 0;
v0000019ce3771e40_0 .net "vcnt", 10 0, L_0000019ce377eda0;  1 drivers
v0000019ce3772160_0 .net "vsync", 0 0, L_0000019ce377ef60;  1 drivers
S_0000019ce377de30 .scope module, "VGAtiming" "VGAtiming" 2 101, 2 31 0, S_0000019ce377dca0;
>>>>>>> ac06b05d8a90e6634f1ea879ab1c7a9159856dbb
 .timescale 0 0;
    .port_info 0 /INPUT 1 "PCLK_I";
    .port_info 1 /INPUT 1 "RST_I";
    .port_info 2 /OUTPUT 1 "BLANK_O";
    .port_info 3 /OUTPUT 1 "HSYNC_O";
    .port_info 4 /OUTPUT 1 "VSYNC_O";
    .port_info 5 /OUTPUT 11 "HCNT_O";
    .port_info 6 /OUTPUT 11 "VCNT_O";
<<<<<<< HEAD
L_000001d38691f500 .functor BUFZ 11, v000001d3868c9f70_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_000001d38691f2d0 .functor BUFZ 11, v000001d3868e2e20_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_000001d38691f180 .functor BUFZ 1, v000001d3868e3000_0, C4<0>, C4<0>, C4<0>;
L_000001d38691f340 .functor BUFZ 1, v000001d3868e30a0_0, C4<0>, C4<0>, C4<0>;
L_000001d38691f6c0 .functor BUFZ 1, v000001d3868e2f60_0, C4<0>, C4<0>, C4<0>;
v000001d3868e3360_0 .net "BLANK_O", 0 0, L_000001d38691f6c0;  alias, 1 drivers
v000001d3868cbd20_0 .net "HCNT_O", 10 0, L_000001d38691f500;  alias, 1 drivers
v000001d3868c9f70_0 .var "HCnt", 10 0;
v000001d38691e450_0 .net "HSYNC_O", 0 0, L_000001d38691f180;  alias, 1 drivers
v000001d38691e4f0_0 .net "PCLK_I", 0 0, v000001d38690a1b0_0;  alias, 1 drivers
v000001d3868e2ce0_0 .net "RST_I", 0 0, v000001d386976660_0;  1 drivers
v000001d3868e2d80_0 .net "VCNT_O", 10 0, L_000001d38691f2d0;  alias, 1 drivers
v000001d3868e2e20_0 .var "VCnt", 10 0;
v000001d3868e2ec0_0 .net "VSYNC_O", 0 0, L_000001d38691f340;  alias, 1 drivers
v000001d3868e2f60_0 .var "blank", 0 0;
v000001d3868e3000_0 .var "hsync", 0 0;
v000001d3868e30a0_0 .var "vsync", 0 0;
E_000001d3869097a0 .event posedge, v000001d38691e4f0_0;
S_000001d38690a020 .scope module, "clock2_25MHz" "clock2_25MHz" 2 106, 2 97 0, S_000001d38691e130;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_25MHz";
v000001d38690a1b0_0 .var "clk_25MHz", 0 0;
    .scope S_000001d38690a020;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d38690a1b0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_000001d38690a020;
T_1 ;
    %delay 20, 0;
    %load/vec4 v000001d38690a1b0_0;
    %inv;
    %store/vec4 v000001d38690a1b0_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d38691e2c0;
T_2 ;
    %wait E_000001d3869097a0;
    %load/vec4 v000001d3868e2ce0_0;
=======
L_0000019ce377ea90 .functor BUFZ 11, v0000019ce377e270_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0000019ce377eda0 .functor BUFZ 11, v0000019ce377e590_0, C4<00000000000>, C4<00000000000>, C4<00000000000>;
L_0000019ce377eb00 .functor BUFZ 1, v0000019ce3742650_0, C4<0>, C4<0>, C4<0>;
L_0000019ce377ef60 .functor BUFZ 1, v0000019ce37426f0_0, C4<0>, C4<0>, C4<0>;
L_0000019ce377efd0 .functor BUFZ 1, v0000019ce37425b0_0, C4<0>, C4<0>, C4<0>;
v0000019ce3742b70_0 .net "BLANK_O", 0 0, L_0000019ce377efd0;  alias, 1 drivers
v0000019ce377e1d0_0 .net "HCNT_O", 10 0, L_0000019ce377ea90;  alias, 1 drivers
v0000019ce377e270_0 .var "HCnt", 10 0;
v0000019ce377e310_0 .net "HSYNC_O", 0 0, L_0000019ce377eb00;  alias, 1 drivers
v0000019ce377e3b0_0 .net "PCLK_I", 0 0, v0000019ce3769060_0;  alias, 1 drivers
v0000019ce377e450_0 .net "RST_I", 0 0, v0000019ce3772340_0;  1 drivers
v0000019ce377e4f0_0 .net "VCNT_O", 10 0, L_0000019ce377eda0;  alias, 1 drivers
v0000019ce377e590_0 .var "VCnt", 10 0;
v0000019ce3742510_0 .net "VSYNC_O", 0 0, L_0000019ce377ef60;  alias, 1 drivers
v0000019ce37425b0_0 .var "blank", 0 0;
v0000019ce3742650_0 .var "hsync", 0 0;
v0000019ce37426f0_0 .var "vsync", 0 0;
E_0000019ce372b710 .event posedge, v0000019ce377e3b0_0;
S_0000019ce3742790 .scope module, "clock2_25MHz" "clock2_25MHz" 2 100, 2 91 0, S_0000019ce377dca0;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk_25MHz";
v0000019ce3769060_0 .var "clk_25MHz", 0 0;
    .scope S_0000019ce3742790;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019ce3769060_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_0000019ce3742790;
T_1 ;
    %delay 20, 0;
    %load/vec4 v0000019ce3769060_0;
    %inv;
    %store/vec4 v0000019ce3769060_0, 0, 1;
    %jmp T_1;
    .thread T_1;
    .scope S_0000019ce377de30;
T_2 ;
    %wait E_0000019ce372b710;
    %load/vec4 v0000019ce377e450_0;
>>>>>>> ac06b05d8a90e6634f1ea879ab1c7a9159856dbb
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %pushi/vec4 19, 0, 11;
<<<<<<< HEAD
    %assign/vec4 v000001d3868c9f70_0, 0;
    %pushi/vec4 14, 0, 11;
    %assign/vec4 v000001d3868e2e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3868e3000_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3868e30a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d3868c9f70_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %load/vec4 v000001d3868e2e20_0;
    %pad/u 32;
    %cmpi/u 5, 0, 32;
    %flag_get/vec4 5;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001d3868c9f70_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3868e2f60_0, 0;
    %load/vec4 v000001d3868e2e20_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001d3868e2e20_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001d3868c9f70_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.5, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3868e2f60_0, 0;
    %load/vec4 v000001d3868c9f70_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001d3868c9f70_0, 0;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000001d3868c9f70_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.7, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3868e3000_0, 0;
    %load/vec4 v000001d3868c9f70_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001d3868c9f70_0, 0;
    %jmp T_2.8;
T_2.7 ;
    %load/vec4 v000001d3868c9f70_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3868e3000_0, 0;
    %load/vec4 v000001d3868c9f70_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001d3868c9f70_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000001d3868c9f70_0;
    %addi 1, 0, 11;
    %assign/vec4 v000001d3868c9f70_0, 0;
T_2.10 ;
T_2.8 ;
T_2.6 ;
T_2.3 ;
    %load/vec4 v000001d3868e2e20_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v000001d3868e2e20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3868e2f60_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v000001d3868e2e20_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3868e2f60_0, 0;
    %jmp T_2.14;
T_2.13 ;
    %load/vec4 v000001d3868e2e20_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.17, 4;
    %load/vec4 v000001d3868c9f70_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.17;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.15, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d3868e30a0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000001d3868e2e20_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.20, 4;
    %load/vec4 v000001d3868e2e20_0;
=======
    %assign/vec4 v0000019ce377e270_0, 0;
    %pushi/vec4 14, 0, 11;
    %assign/vec4 v0000019ce377e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ce3742650_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ce37426f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000019ce377e270_0;
    %pad/u 32;
    %cmpi/e 19, 0, 32;
    %jmp/0xz  T_2.2, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000019ce377e270_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ce37425b0_0, 0;
    %load/vec4 v0000019ce377e590_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000019ce377e590_0, 0;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v0000019ce377e270_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019ce37425b0_0, 0;
    %load/vec4 v0000019ce377e270_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000019ce377e270_0, 0;
    %jmp T_2.5;
T_2.4 ;
    %load/vec4 v0000019ce377e270_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_2.6, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019ce3742650_0, 0;
    %load/vec4 v0000019ce377e270_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000019ce377e270_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v0000019ce377e270_0;
    %pad/u 32;
    %cmpi/e 15, 0, 32;
    %jmp/0xz  T_2.8, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ce3742650_0, 0;
    %load/vec4 v0000019ce377e270_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000019ce377e270_0, 0;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000019ce377e270_0;
    %addi 1, 0, 11;
    %assign/vec4 v0000019ce377e270_0, 0;
T_2.9 ;
T_2.7 ;
T_2.5 ;
T_2.3 ;
    %load/vec4 v0000019ce377e590_0;
    %pad/u 32;
    %cmpi/e 14, 0, 32;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 11;
    %assign/vec4 v0000019ce377e590_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ce37425b0_0, 0;
    %jmp T_2.11;
T_2.10 ;
    %load/vec4 v0000019ce377e590_0;
    %pad/u 32;
    %cmpi/e 5, 0, 32;
    %jmp/0xz  T_2.12, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019ce37425b0_0, 0;
    %jmp T_2.13;
T_2.12 ;
    %load/vec4 v0000019ce377e590_0;
    %pad/u 32;
    %cmpi/e 10, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.16, 4;
    %load/vec4 v0000019ce377e270_0;
>>>>>>> ac06b05d8a90e6634f1ea879ab1c7a9159856dbb
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.16;
    %flag_set/vec4 8;
<<<<<<< HEAD
    %jmp/0xz  T_2.18, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001d3868e30a0_0, 0;
T_2.18 ;
T_2.16 ;
T_2.14 ;
T_2.12 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d38691e130;
T_3 ;
    %vpi_call 2 109 "$display", "clk reset hsync vsync blank hcnt vcnt   time(ns)" {0 0 0};
    %vpi_call 2 110 "$monitor", " %b    %b     %b     %b     %b   %3d  %3d", v000001d38690a2f0_0, v000001d386976660_0, v000001d3869763e0_0, v000001d386975f80_0, v000001d38690a250_0, v000001d38690a390_0, v000001d386975a80_0, $stime {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d386976660_0, 0, 1;
    %wait E_000001d3869097a0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d386976660_0, 0, 1;
    %wait E_000001d3869097a0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d386976660_0, 0, 1;
    %delay 24120, 0;
    %vpi_call 2 115 "$finish" {0 0 0};
=======
    %jmp/0xz  T_2.14, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000019ce37426f0_0, 0;
    %jmp T_2.15;
T_2.14 ;
    %load/vec4 v0000019ce377e590_0;
    %pad/u 32;
    %cmpi/e 12, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_2.19, 4;
    %load/vec4 v0000019ce377e590_0;
    %pad/u 32;
    %pushi/vec4 9, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_2.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.17, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000019ce37426f0_0, 0;
T_2.17 ;
T_2.15 ;
T_2.13 ;
T_2.11 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000019ce377dca0;
T_3 ;
    %vpi_call 2 103 "$display", "clk reset hsync vsync blank hcnt vcnt   time(ns)" {0 0 0};
    %vpi_call 2 104 "$monitor", " %b    %b     %b     %b     %b   %3d  %3d", v0000019ce37691a0_0, v0000019ce3772340_0, v0000019ce37722a0_0, v0000019ce3772160_0, v0000019ce3769100_0, v0000019ce3769240_0, v0000019ce3771e40_0, $stime {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019ce3772340_0, 0, 1;
    %wait E_0000019ce372b710;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000019ce3772340_0, 0, 1;
    %wait E_0000019ce372b710;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000019ce3772340_0, 0, 1;
    %delay 30000, 0;
    %vpi_call 2 109 "$finish" {0 0 0};
>>>>>>> ac06b05d8a90e6634f1ea879ab1c7a9159856dbb
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "VGAtiming.v";
