Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.1 (win64) Build 4081461 Thu Dec 14 12:24:51 MST 2023
| Date         : Tue Feb 13 11:45:39 2024
| Host         : CallumsLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file CA_IP_v1_0_control_sets_placed.rpt
| Design       : CA_IP_v1_0
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    17 |
|    Minimum number of control sets                        |    17 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    17 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              27 |           18 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               8 |            3 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             132 |           30 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+----------------------------------------------+--------------------------------+------------------+----------------+--------------+
|       Clock Signal      |                 Enable Signal                |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------+----------------------------------------------+--------------------------------+------------------+----------------+--------------+
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/axi_awready0         | CA_IP_v1_0_S00_AXI_inst/p_0_in |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/axi_arready0         | CA_IP_v1_0_S00_AXI_inst/p_0_in |                1 |              2 |         2.00 |
|  s00_axi_aclk_IBUF_BUFG |                                              | CA_IP_v1_0_S00_AXI_inst/p_0_in |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0 | CA_IP_v1_0_S00_AXI_inst/p_0_in |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0 | CA_IP_v1_0_S00_AXI_inst/p_0_in |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0 | CA_IP_v1_0_S00_AXI_inst/p_0_in |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0 | CA_IP_v1_0_S00_AXI_inst/p_0_in |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0 | CA_IP_v1_0_S00_AXI_inst/p_0_in |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0  | CA_IP_v1_0_S00_AXI_inst/p_0_in |                3 |              8 |         2.67 |
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0  | CA_IP_v1_0_S00_AXI_inst/p_0_in |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0 | CA_IP_v1_0_S00_AXI_inst/p_0_in |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/p_1_in[31]           | CA_IP_v1_0_S00_AXI_inst/p_0_in |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/p_1_in[23]           | CA_IP_v1_0_S00_AXI_inst/p_0_in |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/p_1_in[15]           | CA_IP_v1_0_S00_AXI_inst/p_0_in |                1 |              8 |         8.00 |
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/p_1_in[7]            | CA_IP_v1_0_S00_AXI_inst/p_0_in |                2 |              8 |         4.00 |
|  s00_axi_aclk_IBUF_BUFG |                                              |                                |               18 |             27 |         1.50 |
|  s00_axi_aclk_IBUF_BUFG | CA_IP_v1_0_S00_AXI_inst/slv_reg_rden__0      | CA_IP_v1_0_S00_AXI_inst/p_0_in |               10 |             32 |         3.20 |
+-------------------------+----------------------------------------------+--------------------------------+------------------+----------------+--------------+


