

================================================================
== Vivado HLS Report for 'conv2d_C1'
================================================================
* Date:           Sun Mar  8 14:26:31 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lenet_cnn
* Solution:       solution2_opt
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.188|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  33325|  33325|  33325|  33325|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                    |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- OFM               |  33324|  33324|      5554|          -|          -|     6|    no    |
        | + ROW_CLR_COL_CLR  |    784|    784|         2|          1|          1|   784|    yes   |
        | + ROW_COL          |   3976|   3976|        62|          5|          1|   784|    yes   |
        | + ROW_CPY_COL_CPY  |    785|    785|         3|          1|          1|   784|    yes   |
        +--------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    878|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     10|     696|   1422|    -|
|Memory           |        2|      -|     320|     30|    0|
|Multiplexer      |        -|      -|       -|    608|    -|
|Register         |        0|      -|    2011|    288|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        2|     10|    3027|   3226|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |    ~0   |      4|       2|      6|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |lenet_fadd_32ns_3kbM_U1  |lenet_fadd_32ns_3kbM  |        0|      2|  205|  390|    0|
    |lenet_fadd_32ns_3kbM_U2  |lenet_fadd_32ns_3kbM  |        0|      2|  205|  390|    0|
    |lenet_fmul_32ns_3lbW_U3  |lenet_fmul_32ns_3lbW  |        0|      3|  143|  321|    0|
    |lenet_fmul_32ns_3lbW_U4  |lenet_fmul_32ns_3lbW  |        0|      3|  143|  321|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     10|  696| 1422|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |C1_biases_U         |conv2d_C1_C1_biases   |        0|  32|   3|    0|     6|   32|     1|          192|
    |C1_weights_0_0_0_U  |conv2d_C1_C1_weigbkb  |        0|  32|   3|    0|     6|   32|     1|          192|
    |C1_weights_0_0_1_U  |conv2d_C1_C1_weigcud  |        0|  32|   3|    0|     6|   32|     1|          192|
    |C1_weights_0_0_2_U  |conv2d_C1_C1_weigdEe  |        0|  32|   3|    0|     6|   32|     1|          192|
    |C1_weights_0_1_0_U  |conv2d_C1_C1_weigeOg  |        0|  32|   3|    0|     6|   32|     1|          192|
    |C1_weights_0_1_1_U  |conv2d_C1_C1_weigfYi  |        0|  32|   3|    0|     6|   32|     1|          192|
    |C1_weights_0_1_2_U  |conv2d_C1_C1_weigg8j  |        0|  32|   3|    0|     6|   32|     1|          192|
    |C1_weights_0_2_0_U  |conv2d_C1_C1_weighbi  |        0|  32|   3|    0|     6|   32|     1|          192|
    |C1_weights_0_2_1_U  |conv2d_C1_C1_weigibs  |        0|  32|   3|    0|     6|   32|     1|          192|
    |C1_weights_0_2_2_U  |conv2d_C1_C1_weigjbC  |        0|  32|   3|    0|     6|   32|     1|          192|
    |acc_buf_U           |conv2d_C1_acc_buf     |        2|   0|   0|    0|   784|   32|     1|        25088|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total               |                      |        2| 320|  30|    0|   844|  352|    11|        27008|
    +--------------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+-------+---+----+------------+------------+
    |       Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |add_ln20_fu_570_p2        |     +    |      0|  0|  14|          10|           1|
    |add_ln23_fu_641_p2        |     +    |      0|  0|   8|          11|          11|
    |add_ln28_fu_688_p2        |     +    |      0|  0|  14|          10|           1|
    |add_ln35_1_fu_670_p2      |     +    |      0|  0|  15|           5|           1|
    |add_ln35_2_fu_704_p2      |     +    |      0|  0|  15|           6|           2|
    |add_ln35_3_fu_849_p2      |     +    |      0|  0|  15|           5|           2|
    |add_ln35_fu_656_p2        |     +    |      0|  0|  15|           6|           2|
    |add_ln36_1_fu_885_p2      |     +    |      0|  0|  15|           5|           1|
    |add_ln36_fu_769_p2        |     +    |      0|  0|  15|           6|           2|
    |add_ln40_1_fu_867_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln40_2_fu_950_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln40_3_fu_802_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln40_4_fu_955_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln40_5_fu_965_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln40_6_fu_894_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln40_7_fu_978_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln40_8_fu_987_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln40_fu_787_p2        |     +    |      0|  0|  13|          11|          11|
    |add_ln52_fu_1077_p2       |     +    |      0|  0|  14|          10|           1|
    |add_ln55_1_fu_1189_p2     |     +    |      0|  0|   8|          14|          14|
    |add_ln55_2_fu_1195_p2     |     +    |      0|  0|   8|          11|          11|
    |add_ln55_fu_1120_p2       |     +    |      0|  0|  14|          10|          10|
    |c_3_fu_1111_p2            |     +    |      0|  0|  15|           1|           5|
    |c_fu_604_p2               |     +    |      0|  0|  15|           5|           1|
    |ofm_fu_519_p2             |     +    |      0|  0|  12|           3|           1|
    |r_3_fu_1083_p2            |     +    |      0|  0|  15|           1|           5|
    |r_fu_576_p2               |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_fu_632_p2        |     -    |      0|  0|   8|          11|          11|
    |sub_ln40_1_fu_759_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln40_2_fu_944_p2      |     -    |      0|  0|  13|          11|          11|
    |sub_ln40_fu_843_p2        |     -    |      0|  0|  13|          11|          11|
    |sub_ln55_1_fu_1149_p2     |     -    |      0|  0|   8|          14|          14|
    |sub_ln55_2_fu_1177_p2     |     -    |      0|  0|   8|          11|          11|
    |sub_ln55_fu_554_p2        |     -    |      0|  0|  15|           9|           9|
    |ap_condition_1422         |    and   |      0|  0|   2|           1|           1|
    |icmp_ln18_fu_513_p2       |   icmp   |      0|  0|   9|           3|           3|
    |icmp_ln20_fu_564_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln21_fu_582_p2       |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln28_fu_682_p2       |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln29_fu_694_p2       |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln37_1_fu_904_p2     |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln37_2_fu_1000_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln37_fu_676_p2       |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln52_fu_1071_p2      |   icmp   |      0|  0|  13|          10|           9|
    |icmp_ln53_fu_1089_p2      |   icmp   |      0|  0|  11|           5|           4|
    |ap_block_state1           |    or    |      0|  0|   2|           1|           1|
    |or_ln37_1_fu_1005_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln37_2_fu_1039_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln37_3_fu_1059_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln37_fu_855_p2         |    or    |      0|  0|   6|           6|           6|
    |select_ln23_1_fu_596_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln23_fu_588_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln28_1_fu_813_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln28_2_fu_710_p3   |  select  |      0|  0|   6|           1|           6|
    |select_ln28_3_fu_726_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln28_4_fu_909_p3   |  select  |      0|  0|   2|           1|           1|
    |select_ln28_5_fu_915_p3   |  select  |      0|  0|   5|           1|           5|
    |select_ln28_fu_734_p3     |  select  |      0|  0|   5|           1|           1|
    |select_ln37_1_fu_970_p3   |  select  |      0|  0|  32|           1|           1|
    |select_ln37_2_fu_1010_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln37_3_fu_1019_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln37_4_fu_1031_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln37_5_fu_1043_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln37_6_fu_1051_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln37_7_fu_1063_p3  |  select  |      0|  0|  32|           1|           1|
    |select_ln37_fu_877_p3     |  select  |      0|  0|  32|           1|           1|
    |select_ln55_1_fu_1103_p3  |  select  |      0|  0|   5|           1|           5|
    |select_ln55_fu_1095_p3    |  select  |      0|  0|   5|           1|           1|
    |ap_enable_pp0             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp2             |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1   |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp2_iter1   |    xor   |      0|  0|   2|           2|           1|
    +--------------------------+----------+-------+---+----+------------+------------+
    |Total                     |          |      0|  0| 878|         400|         361|
    +--------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |acc_buf_address0                           |  15|          3|   10|         30|
    |acc_buf_address1                           |  15|          3|   10|         30|
    |ap_NS_fsm                                  |  62|         15|    1|         15|
    |ap_done                                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                    |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter12                   |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter1                    |   9|          2|    1|          2|
    |ap_enable_reg_pp2_iter2                    |   9|          2|    1|          2|
    |ap_phi_mux_c2_0_0_phi_fu_444_p4            |   9|          2|    5|         10|
    |ap_phi_mux_indvar_flatten11_phi_fu_421_p4  |   9|          2|   10|         20|
    |ap_phi_mux_r1_0_0_phi_fu_432_p4            |   9|          2|    5|         10|
    |ap_phi_mux_r3_0_phi_fu_467_p4              |   9|          2|    5|         10|
    |ap_phi_mux_r_0_phi_fu_399_p4               |   9|          2|    5|         10|
    |c2_0_0_reg_440                             |   9|          2|    5|         10|
    |c4_0_reg_474                               |   9|          2|    5|         10|
    |c_0_reg_406                                |   9|          2|    5|         10|
    |grp_fu_485_p0                              |  33|          6|   32|        192|
    |grp_fu_485_p1                              |  33|          6|   32|        192|
    |grp_fu_490_p0                              |  33|          6|   32|        192|
    |grp_fu_490_p1                              |  33|          6|   32|        192|
    |grp_fu_494_p0                              |  33|          6|   32|        192|
    |grp_fu_494_p1                              |  33|          6|   32|        192|
    |grp_fu_498_p0                              |  27|          5|   32|        160|
    |grp_fu_498_p1                              |  27|          5|   32|        160|
    |in_r_address0                              |  33|          6|   10|         60|
    |in_r_address1                              |  27|          5|   10|         50|
    |indvar_flatten11_reg_417                   |   9|          2|   10|         20|
    |indvar_flatten23_reg_452                   |   9|          2|   10|         20|
    |indvar_flatten_reg_384                     |   9|          2|   10|         20|
    |ofm_0_reg_372                              |   9|          2|    3|          6|
    |r1_0_0_reg_428                             |   9|          2|    5|         10|
    |r3_0_reg_463                               |   9|          2|    5|         10|
    |r_0_reg_395                                |   9|          2|    5|         10|
    |reg_502                                    |   9|          2|   32|         64|
    |reg_507                                    |   9|          2|   32|         64|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 608|        123|  459|       1982|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |C1_biases_load_reg_1241           |  32|   0|   32|          0|
    |C1_weights_0_0_0_loa_reg_1317     |  32|   0|   32|          0|
    |C1_weights_0_0_1_loa_reg_1322     |  32|   0|   32|          0|
    |C1_weights_0_0_2_loa_reg_1327     |  32|   0|   32|          0|
    |C1_weights_0_1_0_loa_reg_1332     |  32|   0|   32|          0|
    |C1_weights_0_1_1_loa_reg_1337     |  32|   0|   32|          0|
    |C1_weights_0_1_2_loa_reg_1342     |  32|   0|   32|          0|
    |C1_weights_0_2_0_loa_reg_1347     |  32|   0|   32|          0|
    |C1_weights_0_2_1_loa_reg_1352     |  32|   0|   32|          0|
    |C1_weights_0_2_2_loa_reg_1357     |  32|   0|   32|          0|
    |acc_010_0_1_reg_1634              |  32|   0|   32|          0|
    |acc_010_0_2_reg_1639              |  32|   0|   32|          0|
    |acc_010_1_1_reg_1649              |  32|   0|   32|          0|
    |acc_010_1_2_reg_1654              |  32|   0|   32|          0|
    |acc_010_1_reg_1644                |  32|   0|   32|          0|
    |acc_010_2_1_reg_1664              |  32|   0|   32|          0|
    |acc_010_2_2_reg_1674              |  32|   0|   32|          0|
    |acc_010_2_reg_1659                |  32|   0|   32|          0|
    |acc_buf_addr_4_reg_1512           |  10|   0|   10|          0|
    |acc_buf_load_2_reg_1669           |  32|   0|   32|          0|
    |acc_s_reg_1629                    |  32|   0|   32|          0|
    |add_ln28_reg_1377                 |  10|   0|   10|          0|
    |add_ln35_1_reg_1362               |   5|   0|    5|          0|
    |add_ln35_3_reg_1457               |   5|   0|    5|          0|
    |add_ln36_1_reg_1473               |   5|   0|    5|          0|
    |add_ln36_reg_1413                 |   6|   0|    6|          0|
    |add_ln40_2_reg_1497               |  11|   0|   11|          0|
    |add_ln40_5_reg_1507               |  11|   0|   11|          0|
    |add_ln40_8_reg_1528               |  11|   0|   11|          0|
    |add_ln55_1_reg_1712               |  14|   0|   14|          0|
    |ap_CS_fsm                         |  14|   0|   14|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter11          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter12          |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter9           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter2           |   1|   0|    1|          0|
    |c2_0_0_reg_440                    |   5|   0|    5|          0|
    |c4_0_reg_474                      |   5|   0|    5|          0|
    |c_0_reg_406                       |   5|   0|    5|          0|
    |icmp_ln20_reg_1246                |   1|   0|    1|          0|
    |icmp_ln28_reg_1373                |   1|   0|    1|          0|
    |icmp_ln29_reg_1382                |   1|   0|    1|          0|
    |icmp_ln37_2_reg_1543              |   1|   0|    1|          0|
    |icmp_ln37_reg_1368                |   1|   0|    1|          0|
    |icmp_ln52_reg_1684                |   1|   0|    1|          0|
    |icmp_ln52_reg_1684_pp2_iter1_reg  |   1|   0|    1|          0|
    |indvar_flatten11_reg_417          |  10|   0|   10|          0|
    |indvar_flatten23_reg_452          |  10|   0|   10|          0|
    |indvar_flatten_reg_384            |  10|   0|   10|          0|
    |ofm_0_reg_372                     |   3|   0|    3|          0|
    |ofm_reg_1213                      |   3|   0|    3|          0|
    |r1_0_0_reg_428                    |   5|   0|    5|          0|
    |r3_0_reg_463                      |   5|   0|    5|          0|
    |r_0_reg_395                       |   5|   0|    5|          0|
    |reg_502                           |  32|   0|   32|          0|
    |reg_507                           |  32|   0|   32|          0|
    |select_ln23_1_reg_1260            |   5|   0|    5|          0|
    |select_ln23_reg_1255              |   5|   0|    5|          0|
    |select_ln28_1_reg_1446            |   5|   0|    5|          0|
    |select_ln28_2_reg_1390            |   6|   0|    6|          0|
    |select_ln28_3_reg_1397            |   1|   0|    1|          0|
    |select_ln28_4_reg_1490            |   1|   0|    1|          0|
    |select_ln28_reg_1403              |   5|   0|    5|          0|
    |select_ln37_5_reg_1569            |  32|   0|   32|          0|
    |select_ln37_7_reg_1589            |  32|   0|   32|          0|
    |select_ln37_reg_1468              |  32|   0|   32|          0|
    |select_ln55_1_reg_1699            |   5|   0|    5|          0|
    |select_ln55_reg_1693              |   5|   0|    5|          0|
    |sext_ln40_1_reg_1424              |  11|   0|   11|          0|
    |sext_ln55_reg_1236                |   8|   0|   10|          2|
    |sub_ln40_1_reg_1408               |   9|   0|   11|          2|
    |sub_ln40_reg_1451                 |   9|   0|   11|          2|
    |tmp5_reg_1679                     |  32|   0|   32|          0|
    |tmp_0_0_1_reg_1579                |  32|   0|   32|          0|
    |tmp_0_0_1_reg_1579_pp1_iter2_reg  |  32|   0|   32|          0|
    |tmp_0_0_2_reg_1594                |  32|   0|   32|          0|
    |tmp_0_1_1_reg_1604                |  32|   0|   32|          0|
    |tmp_0_1_2_reg_1609                |  32|   0|   32|          0|
    |tmp_0_1_reg_1599                  |  32|   0|   32|          0|
    |tmp_0_2_1_reg_1619                |  32|   0|   32|          0|
    |tmp_0_2_2_reg_1624                |  32|   0|   32|          0|
    |tmp_0_2_reg_1614                  |  32|   0|   32|          0|
    |tmp_124_reg_1418                  |   1|   0|    1|          0|
    |tmp_19_reg_1574                   |  32|   0|   32|          0|
    |zext_ln23_reg_1218                |   3|   0|   64|         61|
    |zext_ln40_6_reg_1435              |   5|   0|   11|          6|
    |zext_ln40_9_reg_1479              |   5|   0|   11|          6|
    |acc_buf_addr_4_reg_1512           |  64|  32|   10|          0|
    |icmp_ln28_reg_1373                |  64|  32|    1|          0|
    |tmp_0_0_2_reg_1594                |  64|  32|   32|          0|
    |tmp_0_1_1_reg_1604                |  64|  32|   32|          0|
    |tmp_0_1_2_reg_1609                |  64|  32|   32|          0|
    |tmp_0_1_reg_1599                  |  64|  32|   32|          0|
    |tmp_0_2_1_reg_1619                |  64|  32|   32|          0|
    |tmp_0_2_2_reg_1624                |  64|  32|   32|          0|
    |tmp_0_2_reg_1614                  |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |2011| 288| 1749|         79|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_rst          |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_start        |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_done         | out |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_continue     |  in |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_idle         | out |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|ap_ready        | out |    1| ap_ctrl_hs |   conv2d_C1  | return value |
|in_r_address0   | out |   10|  ap_memory |     in_r     |     array    |
|in_r_ce0        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q0         |  in |   32|  ap_memory |     in_r     |     array    |
|in_r_address1   | out |   10|  ap_memory |     in_r     |     array    |
|in_r_ce1        | out |    1|  ap_memory |     in_r     |     array    |
|in_r_q1         |  in |   32|  ap_memory |     in_r     |     array    |
|out_r_address0  | out |   13|  ap_memory |     out_r    |     array    |
|out_r_ce0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_we0       | out |    1|  ap_memory |     out_r    |     array    |
|out_r_d0        | out |   32|  ap_memory |     out_r    |     array    |
+----------------+-----+-----+------------+--------------+--------------+

