#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "B:\iverilog\lib\ivl\system.vpi";
:vpi_module "B:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "B:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "B:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "B:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "B:\iverilog\lib\ivl\v2009.vpi";
S_0000011de19dbc40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000011de1a546f0 .scope module, "testy_jakies" "testy_jakies" 3 3;
 .timescale -9 -12;
P_0000011de1a54880 .param/l "adres_W" 1 3 14, +C4<00000000000000000000000000000101>;
P_0000011de1a548b8 .param/l "data_W" 1 3 15, +C4<00000000000000000000000000010000>;
v0000011de1aa9ba0_0 .net "CDC_A", 5 0, v0000011de1aa7f10_0;  1 drivers
v0000011de1aa9f60_0 .net "CDC_data", 15 0, v0000011de1aa7bf0_0;  1 drivers
v0000011de1aa9d80_0 .net "CDC_wr", 0 0, v0000011de1aa7e70_0;  1 drivers
v0000011de1aaa320_0 .var "DONE", 0 0;
v0000011de1aa8c00_0 .net "Dekoder_MUX", 0 0, v0000011de1aa8370_0;  1 drivers
v0000011de1aa8fc0_0 .net "Ile_probek", 13 0, v0000011de1aa8ac0_0;  1 drivers
v0000011de1aa92e0_0 .net "Ile_wsp", 5 0, v0000011de1aa9600_0;  1 drivers
v0000011de1aaa0a0_0 .var "Pracuje", 0 0;
v0000011de1aa8840_0 .net "Rej_out", 15 0, v0000011de1aa97e0_0;  1 drivers
v0000011de1aa9560_0 .net "Start", 0 0, v0000011de1aa8b60_0;  1 drivers
v0000011de1aa9920_0 .net "address_RAM", 4 0, v0000011de1aa7d30_0;  1 drivers
v0000011de1aa9c40_0 .var "clk", 0 0;
v0000011de1aa9060_0 .var "clk_a", 0 0;
v0000011de1aaa000_0 .net "data_back", 15 0, L_0000011de1aa8980;  1 drivers
v0000011de1aaa140_0 .net "nr_Rejestru", 2 0, v0000011de1aa82d0_0;  1 drivers
v0000011de1aaa1e0_0 .net "out", 15 0, v0000011de1a54040_0;  1 drivers
v0000011de1aa9420_0 .var "p_address", 5 0;
v0000011de1aa8520_0 .var "p_data", 15 0;
v0000011de1aa88e0_0 .net "p_data_back", 15 0, v0000011de1aa7ab0_0;  1 drivers
v0000011de1aa85c0_0 .var "p_wr", 0 0;
v0000011de1aa87a0_0 .var "rst_n", 0 0;
v0000011de1aa8660_0 .net "wr_RAM", 0 0, v0000011de1aa7470_0;  1 drivers
v0000011de1aa94c0_0 .net "wr_Rej", 0 0, v0000011de1aa7510_0;  1 drivers
S_0000011de1a44820 .scope module, "DUT" "ram" 3 76, 4 3 0, S_0000011de1a546f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "adres";
    .port_info 2 /INPUT 16 "data";
    .port_info 3 /INPUT 1 "wr";
    .port_info 4 /OUTPUT 16 "data_out";
P_0000011de1a1e490 .param/l "ADDR_WIDTH" 0 4 4, +C4<00000000000000000000000000000101>;
P_0000011de1a1e4c8 .param/l "DATA_WIDTH" 0 4 5, +C4<00000000000000000000000000010000>;
v0000011de19f34b0_0 .net "adres", 4 0, v0000011de1aa7d30_0;  alias, 1 drivers
v0000011de19f3740_0 .net "clk", 0 0, v0000011de1aa9c40_0;  1 drivers
v0000011de19dad60_0 .net "data", 15 0, v0000011de1aa7bf0_0;  alias, 1 drivers
v0000011de1a54040_0 .var "data_out", 15 0;
v0000011de1a540e0 .array "pamiec_RAM", 31 0, 15 0;
v0000011de1a1fa80_0 .net "wr", 0 0, v0000011de1aa7470_0;  alias, 1 drivers
E_0000011de1a1bb40 .event posedge, v0000011de19f3740_0;
S_0000011de1a449b0 .scope begin, "Ram" "Ram" 4 17, 4 17 0, S_0000011de1a44820;
 .timescale 0 0;
S_0000011de1a33490 .scope module, "dut" "decoder" 3 62, 5 1 0, S_0000011de1a546f0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "CDC_A";
    .port_info 1 /INPUT 1 "CDC_wr";
    .port_info 2 /OUTPUT 1 "Dekoder_MUX";
    .port_info 3 /OUTPUT 5 "address_RAM";
    .port_info 4 /OUTPUT 1 "wr_RAM";
    .port_info 5 /OUTPUT 3 "nr_Rejestru";
    .port_info 6 /OUTPUT 1 "wr_Rej";
v0000011de1a1fb20_0 .net "CDC_A", 5 0, v0000011de1aa7f10_0;  alias, 1 drivers
v0000011de1a44b40_0 .net "CDC_wr", 0 0, v0000011de1aa7e70_0;  alias, 1 drivers
v0000011de1aa8370_0 .var "Dekoder_MUX", 0 0;
v0000011de1aa7d30_0 .var "address_RAM", 4 0;
v0000011de1aa82d0_0 .var "nr_Rejestru", 2 0;
v0000011de1aa7470_0 .var "wr_RAM", 0 0;
v0000011de1aa7510_0 .var "wr_Rej", 0 0;
E_0000011de1a1cd80 .event anyedge, v0000011de1a1fb20_0, v0000011de1a1fb20_0, v0000011de1a44b40_0, v0000011de1a1fb20_0;
S_0000011de1a33620 .scope module, "duta" "multiplekser" 3 99, 6 3 0, S_0000011de1a546f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_a";
    .port_info 1 /INPUT 16 "data_b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 16 "data_out";
P_0000011de1a1c600 .param/l "WIDTH" 0 6 4, +C4<00000000000000000000000000010000>;
v0000011de1aa75b0_0 .net "data_a", 15 0, v0000011de1aa97e0_0;  alias, 1 drivers
v0000011de1aa76f0_0 .net "data_b", 15 0, v0000011de1a54040_0;  alias, 1 drivers
v0000011de1aa7fb0_0 .net "data_out", 15 0, L_0000011de1aa8980;  alias, 1 drivers
v0000011de1aa7b50_0 .net "sel", 0 0, v0000011de1aa8370_0;  alias, 1 drivers
L_0000011de1aa8980 .functor MUXZ 16, v0000011de1a54040_0, v0000011de1aa97e0_0, v0000011de1aa8370_0, C4<>;
S_0000011de1a2a180 .scope module, "dutcdc" "cdc_module" 3 46, 7 3 0, S_0000011de1a546f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_a";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 6 "p_address";
    .port_info 3 /INPUT 16 "p_data";
    .port_info 4 /INPUT 1 "p_wr";
    .port_info 5 /OUTPUT 16 "p_data_back";
    .port_info 6 /INPUT 1 "clk_b";
    .port_info 7 /OUTPUT 6 "CDC_A";
    .port_info 8 /OUTPUT 16 "CDC_data";
    .port_info 9 /OUTPUT 1 "CDC_wr";
    .port_info 10 /INPUT 16 "data_back";
v0000011de1aa7f10_0 .var "CDC_A", 5 0;
v0000011de1aa7bf0_0 .var "CDC_data", 15 0;
v0000011de1aa7e70_0 .var "CDC_wr", 0 0;
v0000011de1aa8050_0 .var "ack_a_sync1", 0 0;
v0000011de1aa7650_0 .var "ack_a_sync2", 0 0;
v0000011de1aa7c90_0 .var "ack_b", 0 0;
v0000011de1aa7970_0 .var "addr_a_reg", 5 0;
v0000011de1aa7790_0 .net "clk_a", 0 0, v0000011de1aa9060_0;  1 drivers
v0000011de1aa8230_0 .net "clk_b", 0 0, v0000011de1aa9c40_0;  alias, 1 drivers
v0000011de1aa7dd0_0 .var "data_a_reg", 15 0;
v0000011de1aa7830_0 .net "data_back", 15 0, L_0000011de1aa8980;  alias, 1 drivers
v0000011de1aa80f0_0 .var "data_back_a", 15 0;
v0000011de1aa78d0_0 .var "data_back_reg", 15 0;
v0000011de1aa8190_0 .net "p_address", 5 0, v0000011de1aa9420_0;  1 drivers
v0000011de1aa7a10_0 .net "p_data", 15 0, v0000011de1aa8520_0;  1 drivers
v0000011de1aa7ab0_0 .var "p_data_back", 15 0;
v0000011de1aa91a0_0 .net "p_wr", 0 0, v0000011de1aa85c0_0;  1 drivers
v0000011de1aa9380_0 .var "req_a", 0 0;
v0000011de1aa9b00_0 .var "req_b_sync1", 0 0;
v0000011de1aa8480_0 .var "req_b_sync2", 0 0;
v0000011de1aaa280_0 .net "rst_n", 0 0, v0000011de1aa87a0_0;  1 drivers
v0000011de1aa8a20_0 .var "wr_a_reg", 0 0;
E_0000011de1a1ce40/0 .event negedge, v0000011de1aaa280_0;
E_0000011de1a1ce40/1 .event posedge, v0000011de19f3740_0;
E_0000011de1a1ce40 .event/or E_0000011de1a1ce40/0, E_0000011de1a1ce40/1;
E_0000011de1a1cc80/0 .event negedge, v0000011de1aaa280_0;
E_0000011de1a1cc80/1 .event posedge, v0000011de1aa7790_0;
E_0000011de1a1cc80 .event/or E_0000011de1a1cc80/0, E_0000011de1a1cc80/1;
S_0000011de1a2a310 .scope module, "dutreg" "ctrl_registers" 3 85, 8 3 0, S_0000011de1a546f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk_b";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 16 "CDC_data";
    .port_info 3 /INPUT 3 "nr_Rejestru";
    .port_info 4 /INPUT 1 "wr_Rej";
    .port_info 5 /OUTPUT 16 "Rej_out";
    .port_info 6 /OUTPUT 1 "Start";
    .port_info 7 /INPUT 1 "Pracuje";
    .port_info 8 /INPUT 1 "DONE";
    .port_info 9 /OUTPUT 6 "Ile_wsp";
    .port_info 10 /OUTPUT 14 "Ile_probek";
v0000011de1aa9240_0 .net "CDC_data", 15 0, v0000011de1aa7bf0_0;  alias, 1 drivers
v0000011de1aa8700_0 .net "DONE", 0 0, v0000011de1aaa320_0;  1 drivers
v0000011de1aa8ac0_0 .var "Ile_probek", 13 0;
v0000011de1aa9600_0 .var "Ile_wsp", 5 0;
v0000011de1aa99c0_0 .net "Pracuje", 0 0, v0000011de1aaa0a0_0;  1 drivers
v0000011de1aa97e0_0 .var "Rej_out", 15 0;
v0000011de1aa8b60_0 .var "Start", 0 0;
v0000011de1aa9a60_0 .net "clk_b", 0 0, v0000011de1aa9c40_0;  alias, 1 drivers
v0000011de1aa9ce0_0 .net "nr_Rejestru", 2 0, v0000011de1aa82d0_0;  alias, 1 drivers
v0000011de1aa9ec0 .array "rej", 4 0, 15 0;
v0000011de1aa9880_0 .net "rst_n", 0 0, v0000011de1aa87a0_0;  alias, 1 drivers
v0000011de1aa9e20_0 .net "wr_Rej", 0 0, v0000011de1aa7510_0;  alias, 1 drivers
    .scope S_0000011de1a2a180;
T_0 ;
    %wait E_0000011de1a1cc80;
    %load/vec4 v0000011de1aaa280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011de1aa9380_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000011de1aa7970_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000011de1aa7dd0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011de1aa8a20_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000011de1aa7ab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000011de1aa91a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.4, 9;
    %load/vec4 v0000011de1aa9380_0;
    %nor/r;
    %and;
T_0.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000011de1aa8190_0;
    %assign/vec4 v0000011de1aa7970_0, 0;
    %load/vec4 v0000011de1aa7a10_0;
    %assign/vec4 v0000011de1aa7dd0_0, 0;
    %load/vec4 v0000011de1aa91a0_0;
    %assign/vec4 v0000011de1aa8a20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011de1aa9380_0, 0;
T_0.2 ;
    %load/vec4 v0000011de1aa7650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011de1aa9380_0, 0;
    %load/vec4 v0000011de1aa80f0_0;
    %assign/vec4 v0000011de1aa7ab0_0, 0;
T_0.5 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000011de1a2a180;
T_1 ;
    %wait E_0000011de1a1cc80;
    %load/vec4 v0000011de1aaa280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011de1aa8050_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011de1aa7650_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000011de1aa7c90_0;
    %assign/vec4 v0000011de1aa8050_0, 0;
    %load/vec4 v0000011de1aa8050_0;
    %assign/vec4 v0000011de1aa7650_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000011de1a2a180;
T_2 ;
    %wait E_0000011de1a1cc80;
    %load/vec4 v0000011de1aaa280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000011de1aa80f0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000011de1aa7650_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0000011de1aa78d0_0;
    %assign/vec4 v0000011de1aa80f0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000011de1a2a180;
T_3 ;
    %wait E_0000011de1a1ce40;
    %load/vec4 v0000011de1aaa280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011de1aa9b00_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011de1aa8480_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0000011de1aa9380_0;
    %assign/vec4 v0000011de1aa9b00_0, 0;
    %load/vec4 v0000011de1aa9b00_0;
    %assign/vec4 v0000011de1aa8480_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0000011de1a2a180;
T_4 ;
    %wait E_0000011de1a1ce40;
    %load/vec4 v0000011de1aaa280_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000011de1aa7f10_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000011de1aa7bf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011de1aa7e70_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011de1aa7c90_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000011de1aa78d0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000011de1aa8480_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0000011de1aa7c90_0;
    %nor/r;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000011de1aa7970_0;
    %assign/vec4 v0000011de1aa7f10_0, 0;
    %load/vec4 v0000011de1aa7dd0_0;
    %assign/vec4 v0000011de1aa7bf0_0, 0;
    %load/vec4 v0000011de1aa8a20_0;
    %assign/vec4 v0000011de1aa7e70_0, 0;
    %load/vec4 v0000011de1aa7830_0;
    %assign/vec4 v0000011de1aa78d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000011de1aa7c90_0, 0;
    %jmp T_4.3;
T_4.2 ;
    %load/vec4 v0000011de1aa8480_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.5, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011de1aa7c90_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011de1aa7e70_0, 0;
T_4.5 ;
T_4.3 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0000011de1a33490;
T_5 ;
Ewait_0 .event/or E_0000011de1a1cd80, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011de1aa8370_0, 0, 1;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000011de1aa7d30_0, 0, 5;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000011de1aa82d0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011de1aa7470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011de1aa7510_0, 0, 1;
    %load/vec4 v0000011de1a1fb20_0;
    %parti/s 1, 5, 4;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011de1aa8370_0, 0, 1;
    %load/vec4 v0000011de1a1fb20_0;
    %parti/s 5, 0, 2;
    %store/vec4 v0000011de1aa7d30_0, 0, 5;
    %load/vec4 v0000011de1a44b40_0;
    %store/vec4 v0000011de1aa7470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011de1aa7510_0, 0, 1;
    %jmp T_5.1;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011de1aa8370_0, 0, 1;
    %load/vec4 v0000011de1a1fb20_0;
    %parti/s 3, 0, 2;
    %store/vec4 v0000011de1aa82d0_0, 0, 3;
    %load/vec4 v0000011de1a44b40_0;
    %store/vec4 v0000011de1aa7510_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011de1aa7470_0, 0, 1;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0000011de1a44820;
T_6 ;
    %wait E_0000011de1a1bb40;
    %fork t_1, S_0000011de1a449b0;
    %jmp t_0;
    .scope S_0000011de1a449b0;
t_1 ;
    %load/vec4 v0000011de1a1fa80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0000011de19dad60_0;
    %load/vec4 v0000011de19f34b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011de1a540e0, 0, 4;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000011de19f34b0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000011de1a540e0, 4;
    %assign/vec4 v0000011de1a54040_0, 0;
T_6.1 ;
    %end;
    .scope S_0000011de1a44820;
t_0 %join;
    %jmp T_6;
    .thread T_6;
    .scope S_0000011de1a2a310;
T_7 ;
    %wait E_0000011de1a1ce40;
    %load/vec4 v0000011de1aa9880_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000011de1aa8b60_0, 0;
    %pushi/vec4 0, 0, 6;
    %assign/vec4 v0000011de1aa9600_0, 0;
    %pushi/vec4 0, 0, 14;
    %assign/vec4 v0000011de1aa8ac0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000011de1aa97e0_0, 0;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011de1aa9ec0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011de1aa9ec0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011de1aa9ec0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011de1aa9ec0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011de1aa9ec0, 0, 4;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000011de1aa9e20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v0000011de1aa9ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %jmp T_7.8;
T_7.4 ;
    %load/vec4 v0000011de1aa9240_0;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011de1aa9ec0, 0, 4;
    %jmp T_7.8;
T_7.5 ;
    %load/vec4 v0000011de1aa9240_0;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011de1aa9ec0, 0, 4;
    %jmp T_7.8;
T_7.6 ;
    %load/vec4 v0000011de1aa9240_0;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000011de1aa9ec0, 0, 4;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
T_7.2 ;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000011de1aa9ec0, 4;
    %parti/s 1, 0, 2;
    %assign/vec4 v0000011de1aa8b60_0, 0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000011de1aa9ec0, 4;
    %parti/s 6, 0, 2;
    %assign/vec4 v0000011de1aa9600_0, 0;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0000011de1aa9ec0, 4;
    %parti/s 14, 0, 2;
    %assign/vec4 v0000011de1aa8ac0_0, 0;
    %load/vec4 v0000011de1aa9ce0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.10, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.11, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.13, 6;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000011de1aa97e0_0, 0;
    %jmp T_7.15;
T_7.9 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v0000011de1aa8b60_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000011de1aa97e0_0, 0;
    %jmp T_7.15;
T_7.10 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v0000011de1aa8700_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000011de1aa97e0_0, 0;
    %jmp T_7.15;
T_7.11 ;
    %pushi/vec4 0, 0, 15;
    %load/vec4 v0000011de1aa99c0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000011de1aa97e0_0, 0;
    %jmp T_7.15;
T_7.12 ;
    %pushi/vec4 0, 0, 10;
    %load/vec4 v0000011de1aa9600_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000011de1aa97e0_0, 0;
    %jmp T_7.15;
T_7.13 ;
    %pushi/vec4 0, 0, 2;
    %load/vec4 v0000011de1aa8ac0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0000011de1aa97e0_0, 0;
    %jmp T_7.15;
T_7.15 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000011de1a546f0;
T_8 ;
    %vpi_call/w 3 108 "$dumpfile", "testy_jakies.vcd" {0 0 0};
    %vpi_call/w 3 109 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000011de1a546f0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0000011de1a546f0;
T_9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011de1aa9c40_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_0000011de1a546f0;
T_10 ;
    %delay 5000, 0;
    %load/vec4 v0000011de1aa9c40_0;
    %inv;
    %store/vec4 v0000011de1aa9c40_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000011de1a546f0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011de1aa9060_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_0000011de1a546f0;
T_12 ;
    %delay 10000, 0;
    %load/vec4 v0000011de1aa9060_0;
    %inv;
    %store/vec4 v0000011de1aa9060_0, 0, 1;
    %jmp T_12;
    .thread T_12;
    .scope S_0000011de1a546f0;
T_13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011de1aa87a0_0, 0, 1;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0000011de1aa9420_0, 0, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000011de1aa8520_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011de1aa85c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011de1aaa0a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011de1aaa320_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000011de1aa87a0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 3, 0, 6;
    %store/vec4 v0000011de1aa9420_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011de1aa85c0_0, 0, 1;
    %pushi/vec4 5, 0, 16;
    %store/vec4 v0000011de1aa8520_0, 0, 16;
    %delay 10000, 0;
    %pushi/vec4 5, 0, 6;
    %store/vec4 v0000011de1aa9420_0, 0, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000011de1aa85c0_0, 0, 1;
    %pushi/vec4 10, 0, 16;
    %store/vec4 v0000011de1aa8520_0, 0, 16;
    %delay 100000, 0;
    %vpi_call/w 3 179 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "testy_jakies.sv";
    "../ram.sv";
    "../decoder.sv";
    "../multiplekser.sv";
    "../cdc.sv";
    "../rejestry_ster.sv";
