# system info procesador on 2021.05.04.14:33:00
system_info:
name,value
DEVICE,5CSEMA5F31C6
DEVICE_FAMILY,Cyclone V
GENERATION_ID,1620149479
#
#
# Files generated for procesador on 2021.05.04.14:33:00
files:
filepath,kind,attributes,module,is_top
simulation/procesador.v,VERILOG,,procesador,true
simulation/submodules/procesador_enable.v,VERILOG,,procesador_enable,false
simulation/submodules/procesador_fifo_fft_imag.v,VERILOG,,procesador_fifo_fft_imag,false
simulation/submodules/procesador_fifo_resultados_cuad.v,VERILOG,,procesador_fifo_resultados_cuad,false
simulation/submodules/procesador_jtag_uart_0.v,VERILOG,,procesador_jtag_uart_0,false
simulation/submodules/procesador_nios2_gen2_0.v,VERILOG,,procesador_nios2_gen2_0,false
simulation/submodules/procesador_pll_0.vo,VERILOG,,procesador_pll_0,false
simulation/submodules/procesador_program_memory.hex,HEX,,procesador_program_memory,false
simulation/submodules/procesador_program_memory.v,VERILOG,,procesador_program_memory,false
simulation/submodules/procesador_mm_interconnect_0.v,VERILOG,,procesador_mm_interconnect_0,false
simulation/submodules/procesador_irq_mapper.sv,SYSTEM_VERILOG,,procesador_irq_mapper,false
simulation/submodules/altera_reset_controller.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_synchronizer.v,VERILOG,,altera_reset_controller,false
simulation/submodules/altera_reset_controller.sdc,SDC,,altera_reset_controller,false
simulation/submodules/procesador_nios2_gen2_0_cpu.sdc,SDC,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu.v,VERILOG,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu_debug_slave_sysclk.v,VERILOG,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu_debug_slave_tck.v,VERILOG,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu_debug_slave_wrapper.v,VERILOG,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu_nios2_waves.do,OTHER,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu_ociram_default_contents.dat,DAT,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu_ociram_default_contents.hex,HEX,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu_ociram_default_contents.mif,MIF,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu_rf_ram_a.dat,DAT,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu_rf_ram_a.hex,HEX,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu_rf_ram_a.mif,MIF,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu_rf_ram_b.dat,DAT,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu_rf_ram_b.hex,HEX,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu_rf_ram_b.mif,MIF,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/procesador_nios2_gen2_0_cpu_test_bench.v,VERILOG,,procesador_nios2_gen2_0_cpu,false
simulation/submodules/altera_merlin_master_translator.sv,SYSTEM_VERILOG,,altera_merlin_master_translator,false
simulation/submodules/altera_merlin_slave_translator.sv,SYSTEM_VERILOG,,altera_merlin_slave_translator,false
simulation/submodules/altera_merlin_master_agent.sv,SYSTEM_VERILOG,,altera_merlin_master_agent,false
simulation/submodules/altera_merlin_slave_agent.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,altera_merlin_slave_agent,false
simulation/submodules/altera_avalon_sc_fifo.v,VERILOG,,altera_avalon_sc_fifo,false
simulation/submodules/procesador_mm_interconnect_0_router.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_router,false
simulation/submodules/procesador_mm_interconnect_0_router_001.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_router_001,false
simulation/submodules/procesador_mm_interconnect_0_router_002.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_router_002,false
simulation/submodules/procesador_mm_interconnect_0_router_003.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_router_003,false
simulation/submodules/procesador_mm_interconnect_0_cmd_demux.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_cmd_demux,false
simulation/submodules/procesador_mm_interconnect_0_cmd_demux_001.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_cmd_demux_001,false
simulation/submodules/procesador_mm_interconnect_0_cmd_mux.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_cmd_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_cmd_mux,false
simulation/submodules/procesador_mm_interconnect_0_cmd_mux_001.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_cmd_mux_001,false
simulation/submodules/procesador_mm_interconnect_0_rsp_demux.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_rsp_demux,false
simulation/submodules/procesador_mm_interconnect_0_rsp_demux_002.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_rsp_demux_002,false
simulation/submodules/procesador_mm_interconnect_0_rsp_mux.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_rsp_mux,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_rsp_mux,false
simulation/submodules/procesador_mm_interconnect_0_rsp_mux_001.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_rsp_mux_001,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_clock_crosser.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_std_synchronizer_nocut.v,SYSTEM_VERILOG,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/altera_avalon_st_handshake_clock_crosser.sdc,SDC,,altera_avalon_st_handshake_clock_crosser,false
simulation/submodules/procesador_mm_interconnect_0_avalon_st_adapter.v,VERILOG,,procesador_mm_interconnect_0_avalon_st_adapter,false
simulation/submodules/procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv,SYSTEM_VERILOG,,procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
procesador.enable,procesador_enable
procesador.reset,procesador_enable
procesador.fifo_fft_imag,procesador_fifo_fft_imag
procesador.fifo_fft_real,procesador_fifo_fft_imag
procesador.fifo_resultados_cuad,procesador_fifo_resultados_cuad
procesador.fifo_resultados_fase,procesador_fifo_resultados_cuad
procesador.jtag_uart_0,procesador_jtag_uart_0
procesador.nios2_gen2_0,procesador_nios2_gen2_0
procesador.nios2_gen2_0.cpu,procesador_nios2_gen2_0_cpu
procesador.pll_0,procesador_pll_0
procesador.program_memory,procesador_program_memory
procesador.mm_interconnect_0,procesador_mm_interconnect_0
procesador.mm_interconnect_0.nios2_gen2_0_data_master_translator,altera_merlin_master_translator
procesador.mm_interconnect_0.nios2_gen2_0_instruction_master_translator,altera_merlin_master_translator
procesador.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_translator,altera_merlin_slave_translator
procesador.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_translator,altera_merlin_slave_translator
procesador.mm_interconnect_0.fifo_resultados_fase_out_translator,altera_merlin_slave_translator
procesador.mm_interconnect_0.fifo_resultados_cuad_out_translator,altera_merlin_slave_translator
procesador.mm_interconnect_0.fifo_fft_real_out_translator,altera_merlin_slave_translator
procesador.mm_interconnect_0.fifo_fft_imag_out_translator,altera_merlin_slave_translator
procesador.mm_interconnect_0.program_memory_s1_translator,altera_merlin_slave_translator
procesador.mm_interconnect_0.reset_s1_translator,altera_merlin_slave_translator
procesador.mm_interconnect_0.enable_s1_translator,altera_merlin_slave_translator
procesador.mm_interconnect_0.nios2_gen2_0_data_master_agent,altera_merlin_master_agent
procesador.mm_interconnect_0.nios2_gen2_0_instruction_master_agent,altera_merlin_master_agent
procesador.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent,altera_merlin_slave_agent
procesador.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent,altera_merlin_slave_agent
procesador.mm_interconnect_0.fifo_resultados_fase_out_agent,altera_merlin_slave_agent
procesador.mm_interconnect_0.fifo_resultados_cuad_out_agent,altera_merlin_slave_agent
procesador.mm_interconnect_0.fifo_fft_real_out_agent,altera_merlin_slave_agent
procesador.mm_interconnect_0.fifo_fft_imag_out_agent,altera_merlin_slave_agent
procesador.mm_interconnect_0.program_memory_s1_agent,altera_merlin_slave_agent
procesador.mm_interconnect_0.reset_s1_agent,altera_merlin_slave_agent
procesador.mm_interconnect_0.enable_s1_agent,altera_merlin_slave_agent
procesador.mm_interconnect_0.jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,altera_avalon_sc_fifo
procesador.mm_interconnect_0.nios2_gen2_0_debug_mem_slave_agent_rsp_fifo,altera_avalon_sc_fifo
procesador.mm_interconnect_0.fifo_resultados_fase_out_agent_rsp_fifo,altera_avalon_sc_fifo
procesador.mm_interconnect_0.fifo_resultados_fase_out_agent_rdata_fifo,altera_avalon_sc_fifo
procesador.mm_interconnect_0.fifo_resultados_cuad_out_agent_rsp_fifo,altera_avalon_sc_fifo
procesador.mm_interconnect_0.fifo_resultados_cuad_out_agent_rdata_fifo,altera_avalon_sc_fifo
procesador.mm_interconnect_0.fifo_fft_real_out_agent_rsp_fifo,altera_avalon_sc_fifo
procesador.mm_interconnect_0.fifo_fft_real_out_agent_rdata_fifo,altera_avalon_sc_fifo
procesador.mm_interconnect_0.fifo_fft_imag_out_agent_rsp_fifo,altera_avalon_sc_fifo
procesador.mm_interconnect_0.fifo_fft_imag_out_agent_rdata_fifo,altera_avalon_sc_fifo
procesador.mm_interconnect_0.program_memory_s1_agent_rsp_fifo,altera_avalon_sc_fifo
procesador.mm_interconnect_0.reset_s1_agent_rsp_fifo,altera_avalon_sc_fifo
procesador.mm_interconnect_0.enable_s1_agent_rsp_fifo,altera_avalon_sc_fifo
procesador.mm_interconnect_0.router,procesador_mm_interconnect_0_router
procesador.mm_interconnect_0.router_001,procesador_mm_interconnect_0_router_001
procesador.mm_interconnect_0.router_002,procesador_mm_interconnect_0_router_002
procesador.mm_interconnect_0.router_004,procesador_mm_interconnect_0_router_002
procesador.mm_interconnect_0.router_005,procesador_mm_interconnect_0_router_002
procesador.mm_interconnect_0.router_006,procesador_mm_interconnect_0_router_002
procesador.mm_interconnect_0.router_007,procesador_mm_interconnect_0_router_002
procesador.mm_interconnect_0.router_009,procesador_mm_interconnect_0_router_002
procesador.mm_interconnect_0.router_010,procesador_mm_interconnect_0_router_002
procesador.mm_interconnect_0.router_003,procesador_mm_interconnect_0_router_003
procesador.mm_interconnect_0.router_008,procesador_mm_interconnect_0_router_003
procesador.mm_interconnect_0.cmd_demux,procesador_mm_interconnect_0_cmd_demux
procesador.mm_interconnect_0.cmd_demux_001,procesador_mm_interconnect_0_cmd_demux_001
procesador.mm_interconnect_0.rsp_demux_001,procesador_mm_interconnect_0_cmd_demux_001
procesador.mm_interconnect_0.rsp_demux_006,procesador_mm_interconnect_0_cmd_demux_001
procesador.mm_interconnect_0.cmd_mux,procesador_mm_interconnect_0_cmd_mux
procesador.mm_interconnect_0.cmd_mux_002,procesador_mm_interconnect_0_cmd_mux
procesador.mm_interconnect_0.cmd_mux_003,procesador_mm_interconnect_0_cmd_mux
procesador.mm_interconnect_0.cmd_mux_004,procesador_mm_interconnect_0_cmd_mux
procesador.mm_interconnect_0.cmd_mux_005,procesador_mm_interconnect_0_cmd_mux
procesador.mm_interconnect_0.cmd_mux_007,procesador_mm_interconnect_0_cmd_mux
procesador.mm_interconnect_0.cmd_mux_008,procesador_mm_interconnect_0_cmd_mux
procesador.mm_interconnect_0.cmd_mux_001,procesador_mm_interconnect_0_cmd_mux_001
procesador.mm_interconnect_0.cmd_mux_006,procesador_mm_interconnect_0_cmd_mux_001
procesador.mm_interconnect_0.rsp_demux,procesador_mm_interconnect_0_rsp_demux
procesador.mm_interconnect_0.rsp_demux_007,procesador_mm_interconnect_0_rsp_demux
procesador.mm_interconnect_0.rsp_demux_008,procesador_mm_interconnect_0_rsp_demux
procesador.mm_interconnect_0.rsp_demux_002,procesador_mm_interconnect_0_rsp_demux_002
procesador.mm_interconnect_0.rsp_demux_003,procesador_mm_interconnect_0_rsp_demux_002
procesador.mm_interconnect_0.rsp_demux_004,procesador_mm_interconnect_0_rsp_demux_002
procesador.mm_interconnect_0.rsp_demux_005,procesador_mm_interconnect_0_rsp_demux_002
procesador.mm_interconnect_0.rsp_mux,procesador_mm_interconnect_0_rsp_mux
procesador.mm_interconnect_0.rsp_mux_001,procesador_mm_interconnect_0_rsp_mux_001
procesador.mm_interconnect_0.crosser,altera_avalon_st_handshake_clock_crosser
procesador.mm_interconnect_0.crosser_001,altera_avalon_st_handshake_clock_crosser
procesador.mm_interconnect_0.crosser_002,altera_avalon_st_handshake_clock_crosser
procesador.mm_interconnect_0.crosser_003,altera_avalon_st_handshake_clock_crosser
procesador.mm_interconnect_0.crosser_004,altera_avalon_st_handshake_clock_crosser
procesador.mm_interconnect_0.crosser_005,altera_avalon_st_handshake_clock_crosser
procesador.mm_interconnect_0.crosser_006,altera_avalon_st_handshake_clock_crosser
procesador.mm_interconnect_0.crosser_007,altera_avalon_st_handshake_clock_crosser
procesador.mm_interconnect_0.avalon_st_adapter,procesador_mm_interconnect_0_avalon_st_adapter
procesador.mm_interconnect_0.avalon_st_adapter.error_adapter_0,procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0
procesador.mm_interconnect_0.avalon_st_adapter_001,procesador_mm_interconnect_0_avalon_st_adapter
procesador.mm_interconnect_0.avalon_st_adapter_001.error_adapter_0,procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0
procesador.mm_interconnect_0.avalon_st_adapter_002,procesador_mm_interconnect_0_avalon_st_adapter
procesador.mm_interconnect_0.avalon_st_adapter_002.error_adapter_0,procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0
procesador.mm_interconnect_0.avalon_st_adapter_003,procesador_mm_interconnect_0_avalon_st_adapter
procesador.mm_interconnect_0.avalon_st_adapter_003.error_adapter_0,procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0
procesador.mm_interconnect_0.avalon_st_adapter_004,procesador_mm_interconnect_0_avalon_st_adapter
procesador.mm_interconnect_0.avalon_st_adapter_004.error_adapter_0,procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0
procesador.mm_interconnect_0.avalon_st_adapter_005,procesador_mm_interconnect_0_avalon_st_adapter
procesador.mm_interconnect_0.avalon_st_adapter_005.error_adapter_0,procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0
procesador.mm_interconnect_0.avalon_st_adapter_006,procesador_mm_interconnect_0_avalon_st_adapter
procesador.mm_interconnect_0.avalon_st_adapter_006.error_adapter_0,procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0
procesador.mm_interconnect_0.avalon_st_adapter_007,procesador_mm_interconnect_0_avalon_st_adapter
procesador.mm_interconnect_0.avalon_st_adapter_007.error_adapter_0,procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0
procesador.mm_interconnect_0.avalon_st_adapter_008,procesador_mm_interconnect_0_avalon_st_adapter
procesador.mm_interconnect_0.avalon_st_adapter_008.error_adapter_0,procesador_mm_interconnect_0_avalon_st_adapter_error_adapter_0
procesador.irq_mapper,procesador_irq_mapper
procesador.rst_controller,altera_reset_controller
procesador.rst_controller_001,altera_reset_controller
