#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002aeb4d6d240 .scope module, "WB_tb" "WB_tb" 2 3;
 .timescale -9 -12;
v000002aeb4d64a40_0 .net "alu_data_mem_wb", 31 0, L_000002aeb4d63c80;  1 drivers
v000002aeb4d64400_0 .var "alu_result_in", 31 0;
v000002aeb4d63e60_0 .var "clock", 0 0;
v000002aeb4d63f00_0 .var "mem_to_reg_in", 0 0;
v000002aeb4d644a0_0 .var "read_data_in", 31 0;
v000002aeb4d63be0_0 .var "reg_rd_in", 4 0;
v000002aeb4d63d20_0 .net "reg_rd_out", 4 0, L_000002aeb4d6a9f0;  1 drivers
v000002aeb4d642c0_0 .var "reg_write_in", 0 0;
v000002aeb4d649a0_0 .net "reg_write_out", 0 0, L_000002aeb4d6aad0;  1 drivers
v000002aeb4d64220_0 .var "reset", 0 0;
S_000002aeb4d6d3d0 .scope module, "dut" "WB" 2 20, 3 1 0, S_000002aeb4d6d240;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 1 "mem_to_reg_in";
    .port_info 4 /INPUT 32 "read_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "reg_rd_in";
    .port_info 7 /OUTPUT 32 "alu_data_mem_wb";
    .port_info 8 /OUTPUT 5 "reg_rd_out";
    .port_info 9 /OUTPUT 1 "reg_write_out";
L_000002aeb4d6a9f0 .functor BUFZ 5, v000002aeb4d63be0_0, C4<00000>, C4<00000>, C4<00000>;
L_000002aeb4d6aad0 .functor BUFZ 1, v000002aeb4d642c0_0, C4<0>, C4<0>, C4<0>;
v000002aeb4e4b5b0_0 .net "alu_data_mem_wb", 31 0, L_000002aeb4d63c80;  alias, 1 drivers
v000002aeb4e4b650_0 .net "alu_result_in", 31 0, v000002aeb4d64400_0;  1 drivers
v000002aeb4e4b6f0_0 .net "clock", 0 0, v000002aeb4d63e60_0;  1 drivers
v000002aeb4e4b790_0 .net "mem_to_reg_in", 0 0, v000002aeb4d63f00_0;  1 drivers
v000002aeb4e4b830_0 .net "read_data_in", 31 0, v000002aeb4d644a0_0;  1 drivers
v000002aeb4d640e0_0 .net "reg_rd_in", 4 0, v000002aeb4d63be0_0;  1 drivers
v000002aeb4d64040_0 .net "reg_rd_out", 4 0, L_000002aeb4d6a9f0;  alias, 1 drivers
v000002aeb4d64ae0_0 .net "reg_write_in", 0 0, v000002aeb4d642c0_0;  1 drivers
v000002aeb4d64360_0 .net "reg_write_out", 0 0, L_000002aeb4d6aad0;  alias, 1 drivers
v000002aeb4d64180_0 .net "reset", 0 0, v000002aeb4d64220_0;  1 drivers
S_000002aeb4d690a0 .scope module, "mux_write_back" "mux_2_values" 3 20, 4 1 0, S_000002aeb4d6d3d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "sel";
    .port_info 1 /INPUT 32 "D0";
    .port_info 2 /INPUT 32 "D1";
    .port_info 3 /OUTPUT 32 "D_out";
P_000002aeb4d58d20 .param/l "WIDTH" 0 4 2, +C4<00000000000000000000000000100000>;
L_000002aeb4dbd008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000002aeb4d6a600 .functor XNOR 1, v000002aeb4d63f00_0, L_000002aeb4dbd008, C4<0>, C4<0>;
v000002aeb4d6d560_0 .net "D0", 31 0, v000002aeb4d64400_0;  alias, 1 drivers
v000002aeb4d330e0_0 .net "D1", 31 0, v000002aeb4d644a0_0;  alias, 1 drivers
v000002aeb4d69230_0 .net "D_out", 31 0, L_000002aeb4d63c80;  alias, 1 drivers
v000002aeb4d692d0_0 .net/2u *"_ivl_0", 0 0, L_000002aeb4dbd008;  1 drivers
v000002aeb4d69370_0 .net *"_ivl_2", 0 0, L_000002aeb4d6a600;  1 drivers
v000002aeb4d69410_0 .net "sel", 0 0, v000002aeb4d63f00_0;  alias, 1 drivers
L_000002aeb4d63c80 .functor MUXZ 32, v000002aeb4d64400_0, v000002aeb4d644a0_0, L_000002aeb4d6a600, C4<>;
    .scope S_000002aeb4d6d240;
T_0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002aeb4d63e60_0, 0, 1;
T_0.0 ;
    %delay 5000, 0;
    %load/vec4 v000002aeb4d63e60_0;
    %inv;
    %store/vec4 v000002aeb4d63e60_0, 0, 1;
    %jmp T_0.0;
    %end;
    .thread T_0;
    .scope S_000002aeb4d6d240;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002aeb4d64220_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002aeb4d642c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002aeb4d63f00_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002aeb4d644a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000002aeb4d64400_0, 0, 32;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v000002aeb4d63be0_0, 0, 5;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002aeb4d64220_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002aeb4d642c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002aeb4d63f00_0, 0, 1;
    %pushi/vec4 2779096485, 0, 32;
    %store/vec4 v000002aeb4d64400_0, 0, 32;
    %pushi/vec4 10, 0, 5;
    %store/vec4 v000002aeb4d63be0_0, 0, 5;
    %delay 10000, 0;
    %vpi_call 2 60 "$display", "Test 1: alu_data_mem_wb = %h, reg_rd_out = %b, reg_write_out = %b", v000002aeb4d64a40_0, v000002aeb4d63d20_0, v000002aeb4d649a0_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002aeb4d63f00_0, 0, 1;
    %pushi/vec4 1515870810, 0, 32;
    %store/vec4 v000002aeb4d644a0_0, 0, 32;
    %delay 10000, 0;
    %vpi_call 2 68 "$display", "Test 2: alu_data_mem_wb = %h, reg_rd_out = %b, reg_write_out = %b", v000002aeb4d64a40_0, v000002aeb4d63d20_0, v000002aeb4d649a0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002aeb4d642c0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 75 "$display", "Test 3: alu_data_mem_wb = %h, reg_rd_out = %b, reg_write_out = %b", v000002aeb4d64a40_0, v000002aeb4d63d20_0, v000002aeb4d649a0_0 {0 0 0};
    %delay 10000, 0;
    %vpi_call 2 80 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "WB_tb.v";
    "WB.v";
    "mux_2_values.v";
