vhdl work "C:/Users/fulop/ALU_test/ALU_test.srcs/sources_1/imports/new/ALU.vhd"
vhdl work "C:/Users/fulop/ALU_test/ALU_test.srcs/sources_1/new/testbench.vhd"
verilog work D:/Xilinx/14.7/ISE_DS/PlanAhead/data/verilog/src/glbl.v
