#----------------------------------------
# JasperGold Version Info
# tool      : JasperGold 2016.09
# platform  : Linux 3.10.0-957.21.3.el7.x86_64
# version   : 2016.09p002 64 bits
# build date: 2016.11.28 18:08:41 PST
#----------------------------------------
# started Sat Apr 11 21:51:04 PDT 2020
# hostname  : rsg20.stanford.edu
# pid       : 29012
# arguments : '-label' 'session_0' '-console' 'rsg20.stanford.edu:35593' '-style' 'windows' '-use_native_tcl' '-proj' '/rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug3/BUG3/solution1/syn/verilog/jgproject/sessionLogs/session_0' '-init' '-hidden' '/rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug3/BUG3/solution1/syn/verilog/jgproject/.tmp/.initCmds.tcl' 'jasper.tcl'

Any disclosure about the Cadence Design Systems software or its use
model to any third party violates the written Non-Disclosure Agreement
between Cadence Design Systems, Inc. and the customer.

THIS SOFTWARE CONTAINS CONFIDENTIAL INFORMATION AND TRADE SECRETS OF
CADENCE DESIGN SYSTEMS, INC. USE, DISCLOSURE, OR REPRODUCTION IS
PROHIBITED WITHOUT THE PRIOR EXPRESS WRITTEN PERMISSION OF CADENCE
DESIGN SYSTEMS, INC.

Copyright (C) 2000-2016 Cadence Design Systems, Inc. All Rights
Reserved.  Unpublished -- rights reserved under the copyright laws of
the United States.

This product includes software developed by others and redistributed
according to license agreement. See doc/third_party_readme.txt for
further details.

RESTRICTED RIGHTS LEGEND

Use, duplication, or disclosure by the Government is subject to
restrictions as set forth in subparagraph (c) (1) (ii) of the Rights in
Technical Data and Computer Software clause at DFARS 252.227-7013 or
subparagraphs (c) (1) and (2) of Commercial Computer Software -- Restricted
Rights at 48 CFR 52.227-19, as applicable.


                          Cadence Design Systems, Inc. 
                          2655 Seely Avenue
                          San Jose, CA 95134
                          Phone: 408.943.1234

For technical assistance visit http://support.cadence.com.

JasperGold Apps Analysis Session - /rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug3/BUG3/solution1/syn/verilog/jgproject/sessionLogs/session_0

INFO: successfully checked out licenses "jasper_interactive" and "jasper_fpv".
INFO: reading configuration file "/rsghome/saranyuc/.config/jasper/jaspergold.conf".
INFO (IPL003): This JasperGold instance uses a new interpreter implementation for Tcl evaluation.
    Launch JasperGold using the "-use_jtcl" command-line switch to restore it to the old implementation.
% 
% analyze -sv09 -f aes.flist 
[-- (VERI-1482)] Analyzing Verilog file /hd/cad/cadence/JASPERGOLD16.09.002.lnx86/lib/verilog/packages/std/std.sv into library std
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[-- (VERI-1482)] Analyzing Verilog file workload_local_key_0.v
[-- (VERI-1482)] Analyzing Verilog file workload.v
% elaborate -disable_auto_bbox -top aqed_top
INFO (ISW003): Top module name is "aqed_top".
[INFO (VERI-1018)] aqed_top.v(12): compiling module aqed_top
[WARN (VERI-1060)] aqed_top.v(142): 'initial' construct ignored
[INFO (VERI-1018)] aqed_top_bmc_in.v(58): compiling module aqed_top_bmc_in:(DataWidth=8,AddressRange=16,AddressWidth=4)
[INFO (VERI-1018)] aqed_top_bmc_in.v(9): compiling module aqed_top_bmc_in_ram
[WARN (VERI-1060)] aqed_top_bmc_in.v(29): 'initial' construct ignored
[INFO (VERI-1018)] workload.v(10): compiling module workload
[WARN (VERI-1060)] workload.v(100): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom
[WARN (VERI-1060)] workload_local_key_0.v(25): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb.v(10): compiling module aes256_encrypt_ecb
[WARN (VERI-1060)] aes256_encrypt_ecb.v(161): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(65): compiling module aes256_encrypt_ecb_ctx_body_key:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(9): compiling module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(55): compiling module aes256_encrypt_ecb_ctx_body_enckey:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(9): compiling module aes256_encrypt_ecb_ctx_body_enckey_ram
[WARN (VERI-1209)] aes256_encrypt_ecb.v(480): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(482): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(484): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(514): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(516): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(518): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(608): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] aes256_encrypt_ecb.v(683): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(685): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(701): expression size 64 truncated to fit in target size 5
[INFO (VERI-1018)] aqed_top_mux_42_8_1_1.v(11): compiling module aqed_top_mux_42_8_1_1:(ID=1,din0_WIDTH=8,din1_WIDTH=8,din2_WIDTH=8,din3_WIDTH=8,din4_WIDTH=2,dout_WIDTH=8)
[WARN (VERI-1209)] workload.v(288): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(290): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(292): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(356): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] aqed_in.v(10): compiling module aqed_in
[WARN (VERI-1060)] aqed_in.v(208): 'initial' construct ignored
[INFO (VERI-1018)] aqed_in_state_key_V.v(62): compiling module aqed_in_state_key_V:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aqed_in_state_key_V.v(9): compiling module aqed_in_state_key_V_ram
[WARN (VERI-1060)] aqed_in_state_key_V.v(30): 'initial' construct ignored
[WARN (VERI-1209)] aqed_in.v(295): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(297): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(299): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(305): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(307): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(309): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(411): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(449): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(582): expression size 32 truncated to fit in target size 18
[INFO (VERI-1018)] aqed_out.v(10): compiling module aqed_out
[WARN (VERI-1060)] aqed_out.v(130): 'initial' construct ignored
[WARN (VERI-1209)] aqed_out.v(272): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(274): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(276): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(282): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(284): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(286): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(313): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(316): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(347): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(395): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(405): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(479): expression size 32 truncated to fit in target size 7
[INFO (VERI-8001)] aqed_top.v(526): Creating netbus grp_workload_fu_111.local_key_1_U.workload_local_key_0_rom_U.ram [0:0]
[WARN (VDB-1002)] workload_local_key_0.v(21): net ram[0][0] does not have a driver
[WARN (VDB-1000)] aes256_encrypt_ecb_ctx_body_key.v(48): net ram[0][0] is constantly driven from multiple places
[WARN (VDB-1001)] aes256_encrypt_ecb_ctx_body_key.v(59): another driver from here
[WARN (VDB-1000)] aqed_in_state_key_V.v(44): net ram[0][0] is constantly driven from multiple places
[WARN (VDB-1001)] aqed_in_state_key_V.v(56): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name aqed_top
WARNING (WNL021): aqed_top.v(526): external reference "grp_workload_fu_111.local_key_1_U.workload_local_key_0_rom_U.ram" remains unresolved and will be treated as a free net.
aqed_top
[<embedded>] % clock ap_clk
[<embedded>] % reset -expression ap_rst 
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "ap_rst".
[<embedded>] % set_engine_mode {Hp Ht Bm J Q3 U L R B K AB D I AD M N AM G C AG G2 C2 Hps Hts Tri}
[<embedded>] % autoprove
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Keeping
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule default_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF031): Settings used for this proof:
    time_limit                    = 2400s
    per_property_time_limit       = 3s * 9 ^ scan
    engine_mode                   = Hp Ht L I N 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht L I N, total 5
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 4 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 351 of 750 design flops, 0 of 0 design latches, 44 of 178 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.008s
Performing Proof Simplification...
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: Proof Simplification Iteration 1	[0.00 s]
0.0.Hp: Proof Simplification Iteration 2	[0.00 s]
0.0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.02 s
0.0.Hp: Property reordering done in  0.003s
0.0.Hp: Identified and disabled 1 duplicated target.
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 4294967295
ProofGrid is starting event handling
0.0.L: Proofgrid shell started at 29194@rsg20.stanford.edu(local) jg_29012_rsg20.stanford.edu_1
0.0.I: Proofgrid shell started at 29195@rsg20.stanford.edu(local) jg_29012_rsg20.stanford.edu_1
0.0.N: Proofgrid shell started at 29196@rsg20.stanford.edu(local) jg_29012_rsg20.stanford.edu_1
0.0.Hp: Proofgrid shell started at 29192@rsg20.stanford.edu(local) jg_29012_rsg20.stanford.edu_1
0.0.Ht: Proofgrid shell started at 29193@rsg20.stanford.edu(local) jg_29012_rsg20.stanford.edu_1
0.0.L: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
0.0.L: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 0.0.L: The cover property "aqed_top.assume_stable_orig_idx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 0.0.L: The cover property "aqed_top.assume_stable_dup_idx:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "aqed_top.assume_stable_orig_idx:precondition1".
0.0.I: Next scan (0) will use per property time limit: 3s * 9 ^ 0 = 3s
0.0.I: Starting proof for property "aqed_top.assume_stable_orig_idx:precondition1"	[0.00 s].
0.0.I: Starting proof for property "aqed_top.assume_stable_dup_idx:precondition1"	[0.00 s].
0.0.I: Stopped processing property "aqed_top.assume_stable_orig_idx:precondition1"	[0.00 s].
0.0.I: Stopped processing property "aqed_top.assume_stable_dup_idx:precondition1"	[0.00 s].
0.0.I: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
0.0.N: Next scan (0) will use per property time limit: 3s * 9 ^ 0 = 3s
0.0.N: Starting proof for property "aqed_top.assume_stable_orig_idx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "aqed_top.assume_stable_dup_idx:precondition1"	[0.00 s].
0.0.N: Stopped processing property "aqed_top.assume_stable_orig_idx:precondition1"	[0.00 s].
0.0.N: Stopped processing property "aqed_top.assume_stable_dup_idx:precondition1"	[0.00 s].
0.0.N: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
0.0.L: Using trace diversification with seed 1 (0.05)
0.0.L: Using LRU state removal heuristic
0.0.L: Using states from traces to { (reset) }
0.0.I: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  1	[0.00 s]
0.0.N: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.I: Trace Attempt  1	[0.00 s]
0.0.L: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  1	[0.01 s]
0.0.Ht: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  3	[0.01 s]
0.0.Ht: Trace Attempt  4	[0.01 s]
0.0.I: Trace Attempt  2	[0.01 s]
0.0.Ht: Trace Attempt  5	[0.01 s]
0.0.I: Trace Attempt  2	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.I: Trace Attempt  3	[0.01 s]
0.0.I: Trace Attempt  4	[0.01 s]
0.0.L: Trace Attempt  2	[0.02 s]
0.0.N: Trace Attempt  3	[0.02 s]
0.0.N: Trace Attempt  4	[0.02 s]
0.0.I: Trace Attempt  3	[0.02 s]
0.0.L: Trace Attempt  3	[0.03 s]
0.0.I: Trace Attempt  4	[0.04 s]
0.0.L: Trace Attempt  4	[0.05 s]
0.0.I: Trace Attempt  2	[0.04 s]
0.0.I: Trace Attempt  3	[0.04 s]
0.0.I: Trace Attempt  4	[0.04 s]
0.0.N: Trace Attempt  3	[0.05 s]
0.0.L: Trace Attempt  5	[0.06 s]
0.0.I: Trace Attempt  5	[0.07 s]
0.0.I: Trace Attempt  2	[0.10 s]
0.0.I: Trace Attempt  3	[0.10 s]
0.0.I: Trace Attempt  4	[0.11 s]
0.0.N: Trace Attempt  3	[0.12 s]
0.0.N: Trace Attempt  3	[0.18 s]
0.0.I: Trace Attempt  2	[0.19 s]
0.0.I: Trace Attempt  3	[0.19 s]
0.0.I: Trace Attempt  4	[0.19 s]
0.0.N: Trace Attempt  3	[0.27 s]
0.0.I: Trace Attempt  2	[0.27 s]
0.0.I: Trace Attempt  3	[0.27 s]
0.0.I: Trace Attempt  4	[0.28 s]
0.0.N: Trace Attempt  3	[0.35 s]
0.0.I: Trace Attempt  2	[0.35 s]
0.0.I: Trace Attempt  3	[0.35 s]
0.0.I: Trace Attempt  4	[0.36 s]
0.0.N: Trace Attempt  3	[0.47 s]
0.0.I: Trace Attempt  2	[0.48 s]
0.0.I: Trace Attempt  3	[0.48 s]
0.0.I: Trace Attempt  4	[0.48 s]
0.0.N: Trace Attempt  3	[0.59 s]
0.0.I: Trace Attempt  2	[0.59 s]
0.0.I: Trace Attempt  3	[0.60 s]
0.0.I: Trace Attempt  4	[0.60 s]
0.0.I: Trace Attempt  2	[0.72 s]
0.0.I: Trace Attempt  3	[0.72 s]
0.0.N: Trace Attempt  3	[0.72 s]
0.0.I: Trace Attempt  4	[0.72 s]
0.0.N: Trace Attempt  3	[0.86 s]
0.0.I: Trace Attempt  2	[0.87 s]
0.0.I: Trace Attempt  3	[0.87 s]
0.0.I: Trace Attempt  4	[0.87 s]
0.0.I: Trace Attempt  2	[1.02 s]
0.0.I: Trace Attempt  3	[1.02 s]
0.0.I: Trace Attempt  4	[1.02 s]
0.0.N: Trace Attempt  3	[1.07 s]
0.0.I: Trace Attempt  2	[1.31 s]
0.0.I: Trace Attempt  3	[1.31 s]
0.0.I: Trace Attempt  4	[1.31 s]
0.0.N: Trace Attempt  3	[1.40 s]
0.0.N: Trace Attempt  3	[1.70 s]
0.0.I: Trace Attempt  2	[1.71 s]
0.0.I: Trace Attempt  3	[1.71 s]
0.0.I: Trace Attempt  4	[1.71 s]
0.0.N: Trace Attempt  3	[2.10 s]
0.0.I: Trace Attempt  2	[2.12 s]
0.0.I: Trace Attempt  3	[2.12 s]
0.0.I: Trace Attempt  4	[2.12 s]
0.0.I: Trace Attempt  2	[2.61 s]
0.0.I: Trace Attempt  3	[2.61 s]
0.0.N: Trace Attempt  3	[2.62 s]
0.0.I: Trace Attempt  4	[2.62 s]
0.0.I: Trace Attempt 32	[2.84 s]
0.0.I: Per property time limit expired (3.00 s) [3.01 s]
0.0.I: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[2.98 s].
0.0.I: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.I: Trace Attempt  1	[0.00 s]
0.0.I: Trace Attempt  1	[0.00 s]
0.0.I: Trace Attempt  2	[0.00 s]
0.0.I: Trace Attempt  3	[0.00 s]
0.0.I: Trace Attempt  2	[0.00 s]
0.0.N: Trace Attempt 32	[2.84 s]
0.0.N: Per property time limit expired (3.00 s) [3.02 s]
0.0.N: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[2.98 s].
0.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.I: Trace Attempt  2	[0.01 s]
0.0.I: Trace Attempt  3	[0.01 s]
0.0.I: Trace Attempt  4	[0.01 s]
0.0.N: Trace Attempt  3	[0.00 s]
0.0.I: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  3	[0.01 s]
0.0.N: Trace Attempt  4	[0.01 s]
0.0.I: Trace Attempt  2	[0.01 s]
0.0.I: Trace Attempt  3	[0.01 s]
0.0.I: Trace Attempt  4	[0.02 s]
0.0.I: Trace Attempt  2	[0.02 s]
0.0.I: Trace Attempt  3	[0.02 s]
0.0.I: Trace Attempt  4	[0.02 s]
0.0.N: Trace Attempt  3	[0.03 s]
0.0.I: Trace Attempt  5	[0.04 s]
0.0.I: Trace Attempt  2	[0.06 s]
0.0.I: Trace Attempt  3	[0.06 s]
0.0.I: Trace Attempt  4	[0.07 s]
0.0.N: Trace Attempt  3	[0.07 s]
0.0.N: Trace Attempt  3	[0.13 s]
0.0.I: Trace Attempt  2	[0.14 s]
0.0.I: Trace Attempt  3	[0.14 s]
0.0.I: Trace Attempt  4	[0.14 s]
0.0.I: Trace Attempt  2	[0.19 s]
0.0.N: Trace Attempt  3	[0.19 s]
0.0.I: Trace Attempt  3	[0.20 s]
0.0.I: Trace Attempt  4	[0.20 s]
0.0.N: Trace Attempt  3	[0.28 s]
0.0.I: Trace Attempt  2	[0.28 s]
0.0.I: Trace Attempt  3	[0.28 s]
0.0.I: Trace Attempt  4	[0.28 s]
0.0.I: Trace Attempt  2	[0.36 s]
0.0.N: Trace Attempt  3	[0.36 s]
0.0.I: Trace Attempt  3	[0.36 s]
0.0.I: Trace Attempt  4	[0.36 s]
0.0.I: Trace Attempt  2	[0.46 s]
0.0.N: Trace Attempt  3	[0.45 s]
0.0.I: Trace Attempt  3	[0.46 s]
0.0.I: Trace Attempt  4	[0.46 s]
0.0.I: Trace Attempt  2	[0.58 s]
0.0.N: Trace Attempt  3	[0.57 s]
0.0.I: Trace Attempt  3	[0.58 s]
0.0.I: Trace Attempt  4	[0.58 s]
0.0.I: Trace Attempt  2	[0.69 s]
0.0.N: Trace Attempt  3	[0.68 s]
0.0.I: Trace Attempt  3	[0.69 s]
0.0.I: Trace Attempt  4	[0.69 s]
0.0.N: Trace Attempt  3	[0.82 s]
0.0.I: Trace Attempt  2	[0.83 s]
0.0.I: Trace Attempt  3	[0.83 s]
0.0.I: Trace Attempt  4	[0.83 s]
0.0.N: Trace Attempt  3	[0.97 s]
0.0.I: Trace Attempt  2	[0.98 s]
0.0.I: Trace Attempt  3	[0.98 s]
0.0.I: Trace Attempt  4	[0.99 s]
0.0.L: Trace Attempt 84	[4.06 s]
0.0.Ht: Trace Attempt 69	[4.11 s]
0.0.I: Trace Attempt  2	[1.14 s]
0.0.I: Trace Attempt  3	[1.15 s]
0.0.I: Trace Attempt  4	[1.15 s]
0.0.N: Trace Attempt  3	[1.17 s]
0.0.I: Trace Attempt  2	[1.37 s]
0.0.I: Trace Attempt  3	[1.38 s]
0.0.I: Trace Attempt  4	[1.38 s]
0.0.N: Trace Attempt  3	[1.39 s]
0.0.I: Trace Attempt  2	[1.66 s]
0.0.I: Trace Attempt  3	[1.66 s]
0.0.I: Trace Attempt  4	[1.66 s]
0.0.N: Trace Attempt  3	[1.77 s]
0.0.N: Trace Attempt  3	[2.18 s]
0.0.I: Trace Attempt  2	[2.18 s]
0.0.I: Trace Attempt  3	[2.18 s]
0.0.I: Trace Attempt  4	[2.19 s]
0.0.L: Trace Attempt 90	[4.95 s]
0.0.L: A trace with 90 cycles was found. [5.23 s]
INFO (IPF047): 0.0.L: The cover property "aqed_top.assert_qed_match:precondition1" was covered in 90 cycles in 5.20 s.
0.0.L: Using states from traces to { aqed_top.assert_qed_match:precondition1 (89) }
0.0.L: Trace Attempt  1	[5.24 s]
0.0.L: Trace Attempt  2	[5.24 s]
0.0.L: Trace Attempt  3	[5.24 s]
0.0.L: Trace Attempt  4	[5.24 s]
0.0.L: Trace Attempt  5	[5.24 s]
0.0.N: Trace Attempt  3	[2.61 s]
0.0.I: Trace Attempt  2	[2.62 s]
0.0.I: Trace Attempt  3	[2.63 s]
0.0.I: Trace Attempt  4	[2.63 s]
0.0.I: Trace Attempt 31	[2.86 s]
0.0.I: Per property time limit expired (3.00 s) [3.01 s]
0.0.I: Stopped processing property "aqed_top.assert_qed_match"	[3.01 s].
0.0.I: Last scan. Per property time limit: 0s
0.0.I: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.N: Trace Attempt 31	[2.85 s]
0.0.N: Per property time limit expired (3.00 s) [3.02 s]
0.0.N: Stopped processing property "aqed_top.assert_qed_match"	[3.02 s].
0.0.N: Last scan. Per property time limit: 0s
0.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
0.0.I: Trace Attempt 31	[0.06 s]
0.0.N: Trace Attempt 31	[0.05 s]
0.0.I: Trace Attempt  2	[0.29 s]
0.0.I: Trace Attempt  3	[0.29 s]
0.0.I: Trace Attempt  4	[0.30 s]
0.0.N: Trace Attempt  3	[0.29 s]
0.0.N: Trace Attempt  3	[1.06 s]
0.0.I: Trace Attempt  2	[1.08 s]
0.0.I: Trace Attempt  3	[1.08 s]
0.0.I: Trace Attempt  4	[1.08 s]
0.0.I: Trace Attempt  2	[1.56 s]
0.0.I: Trace Attempt  3	[1.56 s]
0.0.N: Trace Attempt  3	[1.55 s]
0.0.I: Trace Attempt  4	[1.56 s]
0.0.Ht: Trace Attempt 82	[8.18 s]
0.0.N: Trace Attempt  3	[2.18 s]
0.0.I: Trace Attempt  2	[2.21 s]
0.0.I: Trace Attempt  3	[2.21 s]
0.0.I: Trace Attempt  4	[2.21 s]
0.0.I: Trace Attempt  2	[2.88 s]
0.0.I: Trace Attempt  3	[2.89 s]
0.0.I: Trace Attempt  4	[2.89 s]
0.0.N: Trace Attempt  3	[3.10 s]
0.0.L: Trace Attempt 151	[9.26 s]
0.0.I: Trace Attempt  2	[4.00 s]
0.0.I: Trace Attempt  3	[4.00 s]
0.0.I: Trace Attempt  4	[4.00 s]
0.0.N: Trace Attempt  3	[4.88 s]
0.0.Ht: Trace Attempt 90	[12.52 s]
0.0.I: Trace Attempt  2	[6.95 s]
0.0.I: Trace Attempt  3	[6.96 s]
0.0.I: Trace Attempt  4	[6.96 s]
0.0.N: Trace Attempt  3	[7.28 s]
0.0.L: Trace Attempt 223	[13.96 s]
0.0.I: Trace Attempt  2	[9.91 s]
0.0.I: Trace Attempt  3	[9.92 s]
0.0.I: Trace Attempt  4	[9.92 s]
0.0.N: Trace Attempt  3	[10.88 s]
0.0.L: Trace Attempt 274	[18.64 s]
0.0.N: Trace Attempt  3	[13.94 s]
0.0.I: Trace Attempt  2	[13.97 s]
0.0.I: Trace Attempt  3	[13.97 s]
0.0.I: Trace Attempt  4	[13.97 s]
0.0.Ht: A trace with 90 cycles was found. [23.12 s]
INFO (IPF055): 0.0.Ht: A counterexample (cex) with 90 cycles was found for the property "aqed_top.assert_qed_match" in 23.11 s.
0.0.Ht: All properties determined. [23.13 s]
0.0.Ht: Exited with Success (@ 23.14 s)
0.0.N: Stopped processing property "aqed_top.assert_qed_match"	[17.11 s].
0.0.N: Trace Attempt 72	[14.76 s]
0.0.N: All properties either determined or skipped. [23.14 s]
0.0.N: Exited with Success (@ 23.14 s)
0.0.Hp: Interrupted (multi)
0.0.Hp: Interrupted. [23.17 s]
0.0.Hp: Exited with Success (@ 23.18 s)
0.0.I: Stopped processing property "aqed_top.assert_qed_match"	[17.14 s].
0.0.I: Trace Attempt 72	[14.78 s]
0.0.I: All properties either determined or skipped. [23.18 s]
0.0.I: Exited with Success (@ 23.18 s)
ProofGrid usable level: 1
0.0.L: Trace Attempt 312	[22.54 s]
0.0.L: Interrupted. [23.31 s]
0.0.L: Exited with Success (@ 23.32 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Final state reached.

==============================================================
SUMMARY
==============================================================
	Properties Considered : 4
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 1 (100%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
determined
[<embedded>] % 
[<embedded>] % 
[<embedded>] % pwd
/rsgs/pool0/Saranyu/AES_1/AES_abstracted/cpp/bug3/BUG3/solution1/syn/verilog
[<embedded>] % source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(52): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(52): previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(94): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(94): previous definition of module aes256_encrypt_ecb_ctx_body_enckey is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(62): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(62): previous definition of module aes256_encrypt_ecb_ctx_body_key_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(107): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(107): previous definition of module aes256_encrypt_ecb_ctx_body_key is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[WARN (VERI-1206)] aes256_encrypt_ecb.v(731): overwriting previous definition of module aes256_encrypt_ecb
[INFO (VERI-2142)] aes256_encrypt_ecb.v(731): previous definition of module aes256_encrypt_ecb is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[WARN (VERI-1206)] aqed_in_state_key_V.v(59): overwriting previous definition of module aqed_in_state_key_V_ram
[INFO (VERI-2142)] aqed_in_state_key_V.v(59): previous definition of module aqed_in_state_key_V_ram is here
[WARN (VERI-1206)] aqed_in_state_key_V.v(104): overwriting previous definition of module aqed_in_state_key_V
[INFO (VERI-2142)] aqed_in_state_key_V.v(104): previous definition of module aqed_in_state_key_V is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[WARN (VERI-1206)] aqed_in.v(729): overwriting previous definition of module aqed_in
[INFO (VERI-2142)] aqed_in.v(729): previous definition of module aqed_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[WARN (VERI-1206)] aqed_out.v(408): overwriting previous definition of module aqed_out
[INFO (VERI-2142)] aqed_out.v(408): previous definition of module aqed_out is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[WARN (VERI-1206)] aqed_top_bmc_in.v(55): overwriting previous definition of module aqed_top_bmc_in_ram
[INFO (VERI-2142)] aqed_top_bmc_in.v(55): previous definition of module aqed_top_bmc_in_ram is here
[WARN (VERI-1206)] aqed_top_bmc_in.v(97): overwriting previous definition of module aqed_top_bmc_in
[INFO (VERI-2142)] aqed_top_bmc_in.v(97): previous definition of module aqed_top_bmc_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[WARN (VERI-1206)] aqed_top_mux_42_8_1_1.v(49): overwriting previous definition of module aqed_top_mux_42_8_1_1
[INFO (VERI-2142)] aqed_top_mux_42_8_1_1.v(49): previous definition of module aqed_top_mux_42_8_1_1 is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[WARN (VERI-1206)] aqed_top.v(532): overwriting previous definition of module aqed_top
[INFO (VERI-2142)] aqed_top.v(532): previous definition of module aqed_top is here
[-- (VERI-1482)] Analyzing Verilog file workload_local_key_0.v
[WARN (VERI-1206)] workload_local_key_0.v(39): overwriting previous definition of module workload_local_key_0_rom
[INFO (VERI-2142)] workload_local_key_0.v(39): previous definition of module workload_local_key_0_rom is here
[WARN (VERI-1206)] workload_local_key_0.v(66): overwriting previous definition of module workload_local_key_0
[INFO (VERI-2142)] workload_local_key_0.v(66): previous definition of module workload_local_key_0 is here
[-- (VERI-1482)] Analyzing Verilog file workload.v
[WARN (VERI-1206)] workload.v(397): overwriting previous definition of module workload
[INFO (VERI-2142)] workload.v(397): previous definition of module workload is here
INFO (ISW003): Top module name is "aqed_top".
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] aqed_top.v(12): compiling module aqed_top
[WARN (VERI-1060)] aqed_top.v(142): 'initial' construct ignored
[INFO (VERI-1018)] aqed_top_bmc_in.v(58): compiling module aqed_top_bmc_in:(DataWidth=8,AddressRange=16,AddressWidth=4)
[INFO (VERI-1018)] aqed_top_bmc_in.v(9): compiling module aqed_top_bmc_in_ram
[WARN (VERI-1060)] aqed_top_bmc_in.v(29): 'initial' construct ignored
[INFO (VERI-1018)] workload.v(10): compiling module workload
[WARN (VERI-1060)] workload.v(100): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom
[WARN (VERI-1060)] workload_local_key_0.v(25): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb.v(10): compiling module aes256_encrypt_ecb
[WARN (VERI-1060)] aes256_encrypt_ecb.v(161): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(65): compiling module aes256_encrypt_ecb_ctx_body_key:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(9): compiling module aes256_encrypt_ecb_ctx_body_key_ram
[ERROR (VERI-1070)] aes256_encrypt_ecb_ctx_body_key.v(26): mixed blocking and non-blocking assignments on ram is not supported
[INFO (VERI-9012)] aes256_encrypt_ecb_ctx_body_key.v(26): Unintentional Sequential element inferred for ram read before write using blocking assignment
[INFO (VERI-1073)] aes256_encrypt_ecb_ctx_body_key.v(9): module aes256_encrypt_ecb_ctx_body_key_ram remains a blackbox, due to errors in its contents
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(55): compiling module aes256_encrypt_ecb_ctx_body_enckey:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(9): compiling module aes256_encrypt_ecb_ctx_body_enckey_ram
[WARN (VERI-1209)] aes256_encrypt_ecb.v(480): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(482): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(484): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(514): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(516): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(518): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(608): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] aes256_encrypt_ecb.v(683): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(685): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(701): expression size 64 truncated to fit in target size 5
[INFO (VERI-1018)] aqed_top_mux_42_8_1_1.v(11): compiling module aqed_top_mux_42_8_1_1:(ID=1,din0_WIDTH=8,din1_WIDTH=8,din2_WIDTH=8,din3_WIDTH=8,din4_WIDTH=2,dout_WIDTH=8)
[WARN (VERI-1209)] workload.v(288): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(290): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(292): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(356): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] aqed_in.v(10): compiling module aqed_in
[WARN (VERI-1060)] aqed_in.v(208): 'initial' construct ignored
[INFO (VERI-1018)] aqed_in_state_key_V.v(62): compiling module aqed_in_state_key_V:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aqed_in_state_key_V.v(9): compiling module aqed_in_state_key_V_ram
[WARN (VERI-1060)] aqed_in_state_key_V.v(30): 'initial' construct ignored
[WARN (VERI-1209)] aqed_in.v(295): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(297): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(299): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(305): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(307): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(309): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(411): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(449): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(582): expression size 32 truncated to fit in target size 18
[INFO (VERI-1018)] aqed_out.v(10): compiling module aqed_out
[WARN (VERI-1060)] aqed_out.v(130): 'initial' construct ignored
[WARN (VERI-1209)] aqed_out.v(272): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(274): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(276): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(282): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(284): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(286): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(313): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(316): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(347): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(395): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(405): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(479): expression size 32 truncated to fit in target size 7
[INFO (VERI-8001)] aqed_top.v(526): Creating netbus grp_workload_fu_111.local_key_1_U.workload_local_key_0_rom_U.ram [0:0]
[WARN (VDB-1002)] workload_local_key_0.v(21): net ram[0][0] does not have a driver
[WARN (VDB-1000)] aqed_in_state_key_V.v(44): net ram[0][0] is constantly driven from multiple places
[WARN (VDB-1001)] aqed_in_state_key_V.v(56): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name aqed_top
WARNING (WNL021): aqed_top.v(526): external reference "grp_workload_fu_111.local_key_1_U.workload_local_key_0_rom_U.ram" remains unresolved and will be treated as a free net.
ERROR (ENL058): Unable to elaborate module/entity "aes256_encrypt_ecb_ctx_body_key_ram" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m aes256_encrypt_ecb_ctx_body_key_ram" if you want to black box this module/entity.
WARNING (WNL059): If you are analyzing with "-mfcu" or "-sfcu" and "-L", try using "elaborate -L libname", "set_analyze_libunboundsearch" or "analyze +libunboundsearch"
Summary of errors detected:
	[ERROR (VERI-1070)] aes256_encrypt_ecb_ctx_body_key.v(26): mixed blocking and non-blocking assignments on ram is not supported
	ERROR (ENL058): Unable to elaborate module/entity "aes256_encrypt_ecb_ctx_body_key_ram" because this module/entity is missing or it contains errors.
    Re-analyze it or use "-bbox_m aes256_encrypt_ecb_ctx_body_key_ram" if you want to black box this module/entity.
ERROR (ENL034): 2 errors detected in the design file(s).

[<embedded>] % source jasper.tcl
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_enckey.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(52): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(52): previous definition of module aes256_encrypt_ecb_ctx_body_enckey_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_enckey.v(94): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_enckey
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_enckey.v(94): previous definition of module aes256_encrypt_ecb_ctx_body_enckey is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb_ctx_body_key.v
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(62): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(62): previous definition of module aes256_encrypt_ecb_ctx_body_key_ram is here
[WARN (VERI-1206)] aes256_encrypt_ecb_ctx_body_key.v(107): overwriting previous definition of module aes256_encrypt_ecb_ctx_body_key
[INFO (VERI-2142)] aes256_encrypt_ecb_ctx_body_key.v(107): previous definition of module aes256_encrypt_ecb_ctx_body_key is here
[-- (VERI-1482)] Analyzing Verilog file aes256_encrypt_ecb.v
[WARN (VERI-1206)] aes256_encrypt_ecb.v(731): overwriting previous definition of module aes256_encrypt_ecb
[INFO (VERI-2142)] aes256_encrypt_ecb.v(731): previous definition of module aes256_encrypt_ecb is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in_state_key_V.v
[WARN (VERI-1206)] aqed_in_state_key_V.v(59): overwriting previous definition of module aqed_in_state_key_V_ram
[INFO (VERI-2142)] aqed_in_state_key_V.v(59): previous definition of module aqed_in_state_key_V_ram is here
[WARN (VERI-1206)] aqed_in_state_key_V.v(104): overwriting previous definition of module aqed_in_state_key_V
[INFO (VERI-2142)] aqed_in_state_key_V.v(104): previous definition of module aqed_in_state_key_V is here
[-- (VERI-1482)] Analyzing Verilog file aqed_in.v
[WARN (VERI-1206)] aqed_in.v(729): overwriting previous definition of module aqed_in
[INFO (VERI-2142)] aqed_in.v(729): previous definition of module aqed_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_out.v
[WARN (VERI-1206)] aqed_out.v(408): overwriting previous definition of module aqed_out
[INFO (VERI-2142)] aqed_out.v(408): previous definition of module aqed_out is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_bmc_in.v
[WARN (VERI-1206)] aqed_top_bmc_in.v(55): overwriting previous definition of module aqed_top_bmc_in_ram
[INFO (VERI-2142)] aqed_top_bmc_in.v(55): previous definition of module aqed_top_bmc_in_ram is here
[WARN (VERI-1206)] aqed_top_bmc_in.v(97): overwriting previous definition of module aqed_top_bmc_in
[INFO (VERI-2142)] aqed_top_bmc_in.v(97): previous definition of module aqed_top_bmc_in is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top_mux_42_8_1_1.v
[WARN (VERI-1206)] aqed_top_mux_42_8_1_1.v(49): overwriting previous definition of module aqed_top_mux_42_8_1_1
[INFO (VERI-2142)] aqed_top_mux_42_8_1_1.v(49): previous definition of module aqed_top_mux_42_8_1_1 is here
[-- (VERI-1482)] Analyzing Verilog file aqed_top.v
[WARN (VERI-1206)] aqed_top.v(532): overwriting previous definition of module aqed_top
[INFO (VERI-2142)] aqed_top.v(532): previous definition of module aqed_top is here
[-- (VERI-1482)] Analyzing Verilog file workload_local_key_0.v
[WARN (VERI-1206)] workload_local_key_0.v(39): overwriting previous definition of module workload_local_key_0_rom
[INFO (VERI-2142)] workload_local_key_0.v(39): previous definition of module workload_local_key_0_rom is here
[WARN (VERI-1206)] workload_local_key_0.v(66): overwriting previous definition of module workload_local_key_0
[INFO (VERI-2142)] workload_local_key_0.v(66): previous definition of module workload_local_key_0 is here
[-- (VERI-1482)] Analyzing Verilog file workload.v
[WARN (VERI-1206)] workload.v(397): overwriting previous definition of module workload
[INFO (VERI-2142)] workload.v(397): previous definition of module workload is here
INFO (ISW003): Top module name is "aqed_top".
WARNING (WNL044): Performing forced "elaborate -clear" due to conflicts related to external reference handling.
[INFO (VERI-1018)] aqed_top.v(12): compiling module aqed_top
[WARN (VERI-1060)] aqed_top.v(142): 'initial' construct ignored
[INFO (VERI-1018)] aqed_top_bmc_in.v(58): compiling module aqed_top_bmc_in:(DataWidth=8,AddressRange=16,AddressWidth=4)
[INFO (VERI-1018)] aqed_top_bmc_in.v(9): compiling module aqed_top_bmc_in_ram
[WARN (VERI-1060)] aqed_top_bmc_in.v(29): 'initial' construct ignored
[INFO (VERI-1018)] workload.v(10): compiling module workload
[WARN (VERI-1060)] workload.v(100): 'initial' construct ignored
[INFO (VERI-1018)] workload_local_key_0.v(42): compiling module workload_local_key_0:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] workload_local_key_0.v(9): compiling module workload_local_key_0_rom
[WARN (VERI-1060)] workload_local_key_0.v(25): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb.v(10): compiling module aes256_encrypt_ecb
[WARN (VERI-1060)] aes256_encrypt_ecb.v(161): 'initial' construct ignored
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(65): compiling module aes256_encrypt_ecb_ctx_body_key:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_key.v(9): compiling module aes256_encrypt_ecb_ctx_body_key_ram
[INFO (VERI-9012)] aes256_encrypt_ecb_ctx_body_key.v(26): Unintentional Sequential element inferred for ram read before write using blocking assignment
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(55): compiling module aes256_encrypt_ecb_ctx_body_enckey:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aes256_encrypt_ecb_ctx_body_enckey.v(9): compiling module aes256_encrypt_ecb_ctx_body_enckey_ram
[WARN (VERI-1209)] aes256_encrypt_ecb.v(480): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(482): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(484): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(514): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(516): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(518): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(608): expression size 32 truncated to fit in target size 7
[WARN (VERI-1209)] aes256_encrypt_ecb.v(683): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(685): expression size 64 truncated to fit in target size 5
[WARN (VERI-1209)] aes256_encrypt_ecb.v(701): expression size 64 truncated to fit in target size 5
[INFO (VERI-1018)] aqed_top_mux_42_8_1_1.v(11): compiling module aqed_top_mux_42_8_1_1:(ID=1,din0_WIDTH=8,din1_WIDTH=8,din2_WIDTH=8,din3_WIDTH=8,din4_WIDTH=2,dout_WIDTH=8)
[WARN (VERI-1209)] workload.v(288): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(290): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(292): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] workload.v(356): expression size 32 truncated to fit in target size 7
[INFO (VERI-1018)] aqed_in.v(10): compiling module aqed_in
[WARN (VERI-1060)] aqed_in.v(208): 'initial' construct ignored
[INFO (VERI-1018)] aqed_in_state_key_V.v(62): compiling module aqed_in_state_key_V:(DataWidth=1,AddressRange=32,AddressWidth=5)
[INFO (VERI-1018)] aqed_in_state_key_V.v(9): compiling module aqed_in_state_key_V_ram
[WARN (VERI-1060)] aqed_in_state_key_V.v(30): 'initial' construct ignored
[WARN (VERI-1209)] aqed_in.v(295): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(297): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(299): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(305): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(307): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(309): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_in.v(411): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(449): expression size 32 truncated to fit in target size 5
[WARN (VERI-1209)] aqed_in.v(582): expression size 32 truncated to fit in target size 18
[INFO (VERI-1018)] aqed_out.v(10): compiling module aqed_out
[WARN (VERI-1060)] aqed_out.v(130): 'initial' construct ignored
[WARN (VERI-1209)] aqed_out.v(272): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(274): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(276): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(282): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(284): expression size 64 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(286): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_out.v(313): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(316): expression size 32 truncated to fit in target size 1
[WARN (VERI-1209)] aqed_out.v(347): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(395): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(405): expression size 32 truncated to fit in target size 4
[WARN (VERI-1209)] aqed_top.v(479): expression size 32 truncated to fit in target size 7
[INFO (VERI-8001)] aqed_top.v(526): Creating netbus grp_workload_fu_111.local_key_1_U.workload_local_key_0_rom_U.ram [0:0]
[WARN (VDB-1002)] workload_local_key_0.v(21): net ram[0][0] does not have a driver
[WARN (VDB-1000)] aqed_in_state_key_V.v(44): net ram[0][0] is constantly driven from multiple places
[WARN (VDB-1001)] aqed_in_state_key_V.v(56): another driver from here
[INFO] Beginning multiple driver analysis
[INFO] Finished multiple driver analysis
[INFO] Module Name aqed_top
WARNING (WNL021): aqed_top.v(526): external reference "grp_workload_fu_111.local_key_1_U.workload_local_key_0_rom_U.ram" remains unresolved and will be treated as a free net.
INFO (INL003): Clearing all state information (assumes, stopats, etc.).
INFO (IPM031): Clearing proof results of all properties.
INFO (IRS006): Current reset condition is "ap_rst".
INFO (IPF127): Verbosity level: 6
INFO (IPF127): Using Proof Grid in local mode, with 1 licenses
INFO (IPF127): Trace generation: Keeping
INFO (IPF127): Engine C/G memory limit: 2048MB
INFO (IPF127): Using rule default_rule.
INFO (IPF127): Using action: prove_action.
INFO (IPF031): Settings used for this proof:
    time_limit                    = 2400s
    per_property_time_limit       = 3s * 9 ^ scan
    engine_mode                   = Hp Ht L I N 
    proofgrid_per_engine_max_jobs = 1
    max engine jobs               = Hp Ht L I N, total 5
    proofgrid_mode                = local
    proofgrid_restarts            = 10
INFO (IPF036): Starting proof on task: "<embedded>", 4 properties to prove with 0 already proven/unreachable
INFO (IRS029): Starting reset analysis: phase 1 of 4.
INFO (IRS030): Running reset analysis phase 2 of 4.
INFO (IRS031): Running reset analysis phase 3 of 4.
INFO (IRS020): Starting the reset analysis simulation with a limit of 100 iterations (phase 4 of 4).
INFO (IRS024): Reset iterations 0 to 4 analyzed.
INFO (IRS018): Reset analysis simulation executed for 3 iterations. Assigned values for 351 of 782 design flops, 0 of 0 design latches, 44 of 114 internal elements.
Using multistage preprocessing
Starting reduce
Finished reduce in 0.007s
Performing Proof Simplification...
1.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.Hp: Proof Simplification Iteration 1	[0.00 s]
1.0.Hp: Proof Simplification Iteration 2	[0.00 s]
1.0.Hp: Proof Simplification Iteration 3	[0.01 s]
Proof Simplification completed in 0.01 s
1.0.Hp: Property reordering done in  0.003s
1.0.Hp: Identified and disabled 1 duplicated target.
About to start centralized ProofGrid in its own thread with a limit of 10000 pending notifications and a limit of 10 traces.
=============================== ProofGrid start ===============================
ProofGrid usable level: 4294967295
ProofGrid is starting event handling
1.0.Ht: Proofgrid shell started at 29366@rsg20.stanford.edu(local) jg_29012_rsg20.stanford.edu_2
1.0.N: Proofgrid shell started at 29369@rsg20.stanford.edu(local) jg_29012_rsg20.stanford.edu_2
1.0.Ht: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.L: Proofgrid shell started at 29367@rsg20.stanford.edu(local) jg_29012_rsg20.stanford.edu_2
1.0.N: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.L: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: A trace with 1 cycles was found. [0.00 s]
INFO (IPF047): 1.0.N: The cover property "aqed_top.assume_stable_orig_idx:precondition1" was covered in 1 cycles in 0.00 s.
INFO (IPF047): 1.0.N: The cover property "aqed_top.assume_stable_dup_idx:precondition1" was covered in 1 cycles in 0.00 s by the incidental trace "aqed_top.assume_stable_orig_idx:precondition1".
1.0.N: Next scan (0) will use per property time limit: 3s * 9 ^ 0 = 3s
1.0.N: Starting proof for property "aqed_top.assume_stable_orig_idx:precondition1"	[0.00 s].
1.0.N: Starting proof for property "aqed_top.assume_stable_dup_idx:precondition1"	[0.00 s].
1.0.Hp: Proofgrid shell started at 29365@rsg20.stanford.edu(local) jg_29012_rsg20.stanford.edu_2
1.0.L: Using trace diversification with seed 1 (0.05)
1.0.L: Using LRU state removal heuristic
1.0.I: Proofgrid shell started at 29368@rsg20.stanford.edu(local) jg_29012_rsg20.stanford.edu_2
1.0.N: Stopped processing property "aqed_top.assume_stable_orig_idx:precondition1"	[0.00 s].
1.0.N: Stopped processing property "aqed_top.assume_stable_dup_idx:precondition1"	[0.00 s].
1.0.N: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.L: Using states from traces to { (reset) }
1.0.Hp: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.I: clocks: 1, declared: 1, disabling: 0, posedge: 1, negedge: 0, noedge: 0, bothedge: 0
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Trace Attempt  2	[0.00 s]
1.0.N: Trace Attempt  3	[0.00 s]
1.0.I: Next scan (0) will use per property time limit: 3s * 9 ^ 0 = 3s
1.0.I: Starting proof for property "aqed_top.assert_qed_match:precondition1"	[0.00 s].
1.0.L: Trace Attempt  1	[0.01 s]
1.0.Ht: Trace Attempt  1	[0.01 s]
1.0.Ht: Trace Attempt  2	[0.01 s]
1.0.Ht: Trace Attempt  3	[0.01 s]
1.0.Ht: Trace Attempt  4	[0.01 s]
1.0.Ht: Trace Attempt  5	[0.01 s]
1.0.N: Trace Attempt  3	[0.01 s]
1.0.N: Trace Attempt  3	[0.02 s]
1.0.N: Trace Attempt  4	[0.02 s]
1.0.I: Trace Attempt  2	[0.01 s]
1.0.L: Trace Attempt  2	[0.02 s]
1.0.L: Trace Attempt  3	[0.04 s]
1.0.I: Trace Attempt  4	[0.03 s]
1.0.L: Trace Attempt  4	[0.05 s]
1.0.I: Trace Attempt  2	[0.04 s]
1.0.I: Trace Attempt  3	[0.04 s]
1.0.N: Trace Attempt  3	[0.05 s]
1.0.I: Trace Attempt  4	[0.04 s]
1.0.L: Trace Attempt  5	[0.06 s]
1.0.I: Trace Attempt  2	[0.10 s]
1.0.I: Trace Attempt  3	[0.10 s]
1.0.I: Trace Attempt  4	[0.10 s]
1.0.N: Trace Attempt  3	[0.11 s]
1.0.N: Trace Attempt  3	[0.18 s]
1.0.I: Trace Attempt  2	[0.18 s]
1.0.I: Trace Attempt  3	[0.18 s]
1.0.I: Trace Attempt  4	[0.18 s]
1.0.N: Trace Attempt  3	[0.26 s]
1.0.I: Trace Attempt  2	[0.25 s]
1.0.I: Trace Attempt  3	[0.25 s]
1.0.I: Trace Attempt  4	[0.25 s]
1.0.N: Trace Attempt  3	[0.34 s]
1.0.I: Trace Attempt  2	[0.33 s]
1.0.I: Trace Attempt  3	[0.34 s]
1.0.I: Trace Attempt  4	[0.34 s]
1.0.N: Trace Attempt  3	[0.43 s]
1.0.I: Trace Attempt  2	[0.42 s]
1.0.I: Trace Attempt  3	[0.42 s]
1.0.I: Trace Attempt  4	[0.43 s]
1.0.N: Trace Attempt  3	[0.56 s]
1.0.I: Trace Attempt  2	[0.55 s]
1.0.I: Trace Attempt  3	[0.56 s]
1.0.I: Trace Attempt  4	[0.56 s]
1.0.N: Trace Attempt  3	[0.68 s]
1.0.I: Trace Attempt  2	[0.68 s]
1.0.I: Trace Attempt  3	[0.68 s]
1.0.I: Trace Attempt  4	[0.68 s]
1.0.N: Trace Attempt  3	[0.81 s]
1.0.I: Trace Attempt  2	[0.82 s]
1.0.I: Trace Attempt  3	[0.82 s]
1.0.I: Trace Attempt  4	[0.82 s]
1.0.N: Trace Attempt  3	[0.95 s]
1.0.I: Trace Attempt  2	[0.95 s]
1.0.I: Trace Attempt  3	[0.95 s]
1.0.I: Trace Attempt  4	[0.95 s]
1.0.N: Trace Attempt  3	[1.11 s]
1.0.I: Trace Attempt  2	[1.11 s]
1.0.I: Trace Attempt  3	[1.11 s]
1.0.I: Trace Attempt  4	[1.11 s]
1.0.N: Trace Attempt  3	[1.27 s]
1.0.I: Trace Attempt  2	[1.27 s]
1.0.I: Trace Attempt  3	[1.27 s]
1.0.I: Trace Attempt  4	[1.27 s]
1.0.N: Trace Attempt  3	[1.47 s]
1.0.I: Trace Attempt  2	[1.47 s]
1.0.I: Trace Attempt  3	[1.47 s]
1.0.I: Trace Attempt  4	[1.47 s]
1.0.N: Trace Attempt  3	[1.69 s]
1.0.I: Trace Attempt  2	[1.70 s]
1.0.I: Trace Attempt  3	[1.70 s]
1.0.I: Trace Attempt  4	[1.71 s]
1.0.N: Trace Attempt  3	[1.93 s]
1.0.I: Trace Attempt  2	[1.95 s]
1.0.I: Trace Attempt  3	[1.95 s]
1.0.I: Trace Attempt  4	[1.95 s]
1.0.N: Trace Attempt  3	[2.20 s]
1.0.I: Trace Attempt  2	[2.23 s]
1.0.I: Trace Attempt  3	[2.23 s]
1.0.I: Trace Attempt  4	[2.23 s]
1.0.I: Trace Attempt  2	[2.69 s]
1.0.I: Trace Attempt  3	[2.70 s]
1.0.I: Trace Attempt  4	[2.70 s]
1.0.N: Trace Attempt  3	[2.73 s]
1.0.N: Trace Attempt 30	[2.98 s]
1.0.N: Per property time limit expired (3.00 s) [3.01 s]
1.0.N: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[2.98 s].
1.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Trace Attempt  1	[0.00 s]
1.0.N: Trace Attempt  2	[0.00 s]
1.0.N: Trace Attempt  3	[0.00 s]
1.0.N: Trace Attempt  3	[0.01 s]
1.0.I: Trace Attempt 30	[2.97 s]
1.0.I: Per property time limit expired (3.00 s) [3.01 s]
1.0.I: Stopped processing property "aqed_top.assert_qed_match:precondition1"	[2.98 s].
1.0.I: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.N: Trace Attempt  3	[0.01 s]
1.0.N: Trace Attempt  4	[0.01 s]
1.0.I: Trace Attempt  2	[0.00 s]
1.0.I: Trace Attempt  4	[0.01 s]
1.0.I: Trace Attempt  2	[0.01 s]
1.0.I: Trace Attempt  3	[0.01 s]
1.0.I: Trace Attempt  4	[0.01 s]
1.0.N: Trace Attempt  3	[0.03 s]
1.0.I: Trace Attempt  2	[0.06 s]
1.0.I: Trace Attempt  3	[0.06 s]
1.0.I: Trace Attempt  4	[0.06 s]
1.0.N: Trace Attempt  3	[0.08 s]
1.0.N: Trace Attempt  3	[0.14 s]
1.0.N: Trace Attempt  3	[0.21 s]
1.0.N: Trace Attempt  3	[0.28 s]
1.0.I: Trace Attempt  2	[0.29 s]
1.0.I: Trace Attempt  3	[0.29 s]
1.0.I: Trace Attempt  4	[0.29 s]
1.0.N: Trace Attempt  3	[0.36 s]
1.0.I: Trace Attempt  2	[0.37 s]
1.0.I: Trace Attempt  3	[0.37 s]
1.0.I: Trace Attempt  4	[0.37 s]
1.0.N: Trace Attempt  3	[0.47 s]
1.0.I: Trace Attempt  2	[0.48 s]
1.0.I: Trace Attempt  3	[0.48 s]
1.0.I: Trace Attempt  4	[0.49 s]
1.0.N: Trace Attempt  3	[0.57 s]
1.0.I: Trace Attempt  2	[0.58 s]
1.0.I: Trace Attempt  3	[0.58 s]
1.0.I: Trace Attempt  4	[0.58 s]
1.0.N: Trace Attempt  3	[0.69 s]
1.0.I: Trace Attempt  2	[0.70 s]
1.0.I: Trace Attempt  3	[0.70 s]
1.0.I: Trace Attempt  4	[0.70 s]
1.0.N: Trace Attempt  3	[0.81 s]
1.0.I: Trace Attempt  2	[0.83 s]
1.0.I: Trace Attempt  3	[0.83 s]
1.0.I: Trace Attempt  4	[0.83 s]
1.0.N: Trace Attempt  3	[0.98 s]
1.0.L: Trace Attempt 86	[4.09 s]
1.0.Ht: Trace Attempt 73	[4.17 s]
1.0.N: Trace Attempt  3	[1.17 s]
1.0.N: Trace Attempt  3	[1.37 s]
1.0.I: Trace Attempt  2	[1.43 s]
1.0.I: Trace Attempt  3	[1.43 s]
1.0.I: Trace Attempt  4	[1.43 s]
1.0.I: Trace Attempt  2	[1.63 s]
1.0.I: Trace Attempt  3	[1.64 s]
1.0.I: Trace Attempt  4	[1.64 s]
1.0.N: Trace Attempt  3	[1.71 s]
1.0.L: Trace Attempt 90	[4.71 s]
1.0.L: A trace with 90 cycles was found. [5.00 s]
INFO (IPF047): 1.0.L: The cover property "aqed_top.assert_qed_match:precondition1" was covered in 90 cycles in 4.99 s.
1.0.L: Using states from traces to { aqed_top.assert_qed_match:precondition1 (89) }
1.0.L: Trace Attempt  1	[5.01 s]
1.0.L: Trace Attempt  2	[5.01 s]
1.0.L: Trace Attempt  3	[5.01 s]
1.0.L: Trace Attempt  4	[5.02 s]
1.0.L: Trace Attempt  5	[5.02 s]
1.0.N: Trace Attempt  3	[2.21 s]
1.0.I: Trace Attempt  2	[2.35 s]
1.0.I: Trace Attempt  3	[2.35 s]
1.0.I: Trace Attempt  4	[2.36 s]
1.0.N: Trace Attempt  3	[2.65 s]
1.0.I: Trace Attempt  2	[2.71 s]
1.0.I: Trace Attempt  3	[2.71 s]
1.0.I: Trace Attempt  4	[2.71 s]
1.0.N: Trace Attempt 31	[2.89 s]
1.0.N: Per property time limit expired (3.00 s) [3.01 s]
1.0.N: Stopped processing property "aqed_top.assert_qed_match"	[3.01 s].
1.0.N: Last scan. Per property time limit: 0s
1.0.N: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.I: Trace Attempt 31	[2.90 s]
1.0.I: Per property time limit expired (3.00 s) [3.01 s]
1.0.I: Stopped processing property "aqed_top.assert_qed_match"	[3.01 s].
1.0.I: Last scan. Per property time limit: 0s
1.0.I: Starting proof for property "aqed_top.assert_qed_match"	[0.00 s].
1.0.N: Trace Attempt 31	[0.06 s]
1.0.I: Trace Attempt 31	[0.07 s]
1.0.N: Trace Attempt  3	[0.26 s]
1.0.I: Trace Attempt  2	[0.29 s]
1.0.I: Trace Attempt  3	[0.30 s]
1.0.I: Trace Attempt  4	[0.30 s]
Initiating shutdown of proof (@ 6.80 s)
1.0.Hp: Interrupted (multi)
1.0.Hp: Interrupted. [6.79 s]
1.0.Ht: Interrupted (multi)
1.0.Ht: Trace Attempt 81	[6.53 s]
1.0.Ht: Interrupted. [6.80 s]
1.0.Hp: Exited with Success (@ 6.80 s)
1.0.Ht: Exited with Success (@ 6.80 s)
1.0.N: Stopped processing property "aqed_top.assert_qed_match"	[0.79 s].
1.0.N: Trace Attempt 36	[0.57 s]
1.0.N: All properties either determined or skipped. [6.81 s]
1.0.N: Exited with Success (@ 6.81 s)
1.0.I: Stopped processing property "aqed_top.assert_qed_match"	[0.79 s].
1.0.I: Trace Attempt 32	[0.56 s]
1.0.I: All properties either determined or skipped. [6.81 s]
1.0.I: Exited with Success (@ 6.82 s)
1.0.L: Trace Attempt 71	[6.80 s]
1.0.L: Interrupted. [6.84 s]
1.0.L: Exited with Success (@ 6.85 s)
ProofGrid usable level: 0
ProofGrid usable level: 0
All pending notifications were processed.
INFO (IPF127): Done using action: prove_action.
INFO (IPF127): Interrupted.
INFO (IPF127): No more actions.

==============================================================
SUMMARY
==============================================================
	Properties Considered : 4
	      assertions      : 1
	       - proven       : 0 (0%)
	       - marked_proven: 0 (0%)
	       - cex          : 0 (0%)
	       - ar_cex       : 0 (0%)
	       - undetermined : 1 (100%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
	      covers          : 3
	       - unreachable  : 0 (0%)
	       - covered      : 3 (100%)
	       - ar_covered   : 0 (0%)
	       - undetermined : 0 (0%)
	       - unprocessed  : 0 (0%)
	       - error        : 0 (0%)
stopped_by_user
[<embedded>] % visualize -property <embedded>::aqed_top.assert_qed_match:precondition1 -new_window
INFO (IVS015): Setting Visualize task to "<embedded>".
INFO (IVS008): Expanding analysis region to enable visualization of "<embedded>::aqed_top.assert_qed_match:precondition1".
covered
WARNING (WNL053): Unable to find signal "<embedded>::aqed_top.assert_qed_match".
INFO: delete ampa start in Shell
INFO: delete ampa end in Shell
INFO: Waiting for proof threads to stop...
INFO: Proof threads stopped.
