// Seed: 3857193466
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_8;
endmodule
module module_1 #(
    parameter id_11 = 32'd19,
    parameter id_14 = 32'd92,
    parameter id_17 = 32'd18
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    _id_11,
    id_12,
    id_13
);
  output logic [7:0] id_13;
  output wire id_12;
  inout wire _id_11;
  input wire id_10;
  input wire id_9;
  inout logic [7:0] id_8;
  inout wire id_7;
  inout logic [7:0] id_6;
  input wire id_5;
  inout logic [7:0] id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  logic _id_14;
  wire  id_15;
  logic [id_11 : 1  -  id_14] id_16, _id_17;
  assign id_8[id_17] = id_6[-1] ? -1 : -1;
  wire id_18;
  ;
  wire id_19;
  generate
    assign id_17 = id_4[-1'b0];
  endgenerate
  logic id_20;
  ;
  logic [1 'd0 : (  1  <=  1  +  -1  )] id_21;
  wire id_22;
  wire id_23;
  logic id_24;
  module_0 modCall_1 (
      id_22,
      id_12,
      id_22,
      id_21,
      id_23,
      id_21,
      id_1
  );
endmodule
