# ******************************************************************************

# iCEcube Static Timer

# Version:            2014.12.27052

# Build Date:         Dec  8 2014 15:01:54

# File Generated:     Jun 17 2015 17:51:38

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX1K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: HSync
			6.2.2::Path details for port: HSyncDebug
			6.2.3::Path details for port: Pixel
			6.2.4::Path details for port: PixelDebug
			6.2.5::Path details for port: VSync
			6.2.6::Path details for port: VSyncDebug
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: HSync
			6.5.2::Path details for port: HSyncDebug
			6.5.3::Path details for port: Pixel
			6.5.4::Path details for port: PixelDebug
			6.5.5::Path details for port: VSync
			6.5.6::Path details for port: VSyncDebug
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 3
Clock: Clock50MHz.PLL_inst/PLLOUTCORE    | Frequency: 47.29 MHz  | Target: 134.39 MHz  | 
Clock: Clock50MHz.PLL_inst/PLLOUTGLOBAL  | N/A                   | Target: 134.39 MHz  | 
Clock: SimpleVGA|Clock12MHz              | N/A                   | Target: 32.09 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock                    Capture Clock                   Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------------------------  ------------------------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock50MHz.PLL_inst/PLLOUTCORE  Clock50MHz.PLL_inst/PLLOUTCORE  7441.19          -13704      N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port   Clock Port  Clock to Out  Clock Reference:Phase             
----------  ----------  ------------  --------------------------------  
HSync       Clock12MHz  13988         Clock50MHz.PLL_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  15285         Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  14388         Clock50MHz.PLL_inst/PLLOUTCORE:R  
PixelDebug  Clock12MHz  14801         Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSync       Clock12MHz  13988         Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  14942         Clock50MHz.PLL_inst/PLLOUTCORE:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port   Clock Port  Minimum Clock to Out  Clock Reference:Phase             
----------  ----------  --------------------  --------------------------------  
HSync       Clock12MHz  13568                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
HSyncDebug  Clock12MHz  14789                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
Pixel       Clock12MHz  13975                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
PixelDebug  Clock12MHz  14396                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSync       Clock12MHz  13568                 Clock50MHz.PLL_inst/PLLOUTCORE:R  
VSyncDebug  Clock12MHz  14501                 Clock50MHz.PLL_inst/PLLOUTCORE:R  


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock50MHz.PLL_inst/PLLOUTCORE
************************************************************
Clock: Clock50MHz.PLL_inst/PLLOUTCORE
Frequency: 47.29 MHz | Target: 134.39 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamY_0_LC_7_6_6/lcout
Path End         : Pixel_1_LC_11_3_2/in2
Capture Clock    : Pixel_1_LC_11_3_2/clk
Setup Constraint : 7441p
Path slack       : -13704p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)    7441
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         8042
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    15112

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         8042
+ Clock To Q                                                       540
+ Data Path Delay                                                20234
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    28816
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__197/I                                                              Odrv4                                   0              1127  RISE       1
I__197/O                                                              Odrv4                                 351              1478  RISE       1
I__198/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__198/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__199/I                                                              LocalMux                                0              1765  RISE       1
I__199/O                                                              LocalMux                              330              2095  RISE       1
I__200/I                                                              IoInMux                                 0              2095  RISE       1
I__200/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__201/I                                                              Odrv12                                  0              4978  RISE       1
I__201/O                                                              Odrv12                                491              5469  RISE       1
I__202/I                                                              Sp12to4                                 0              5469  RISE       1
I__202/O                                                              Sp12to4                               428              5896  RISE       1
I__203/I                                                              Span4Mux_h                              0              5896  RISE       1
I__203/O                                                              Span4Mux_h                            302              6198  RISE       1
I__204/I                                                              Span4Mux_s1_h                           0              6198  RISE       1
I__204/O                                                              Span4Mux_s1_h                         175              6373  RISE       1
I__205/I                                                              LocalMux                                0              6373  RISE       1
I__205/O                                                              LocalMux                              330              6703  RISE       1
I__206/I                                                              IoInMux                                 0              6703  RISE       1
I__206/O                                                              IoInMux                               259              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7580  RISE      24
I__841/I                                                              gio2CtrlBuf                             0              7580  RISE       1
I__841/O                                                              gio2CtrlBuf                             0              7580  RISE       1
I__842/I                                                              GlobalMux                               0              7580  RISE       1
I__842/O                                                              GlobalMux                             154              7734  RISE       1
I__845/I                                                              ClkMux                                  0              7734  RISE       1
I__845/O                                                              ClkMux                                309              8042  RISE       1
beamY_0_LC_7_6_6/clk                                                  LogicCell40_SEQ_MODE_1000               0              8042  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamY_0_LC_7_6_6/lcout                                                            LogicCell40_SEQ_MODE_1000    540              8582  -13704  RISE       6
I__367/I                                                                          LocalMux                       0              8582  -13704  RISE       1
I__367/O                                                                          LocalMux                     330              8912  -13704  RISE       1
I__372/I                                                                          InMux                          0              8912  -13704  RISE       1
I__372/O                                                                          InMux                        259              9172  -13704  RISE       1
I__378/I                                                                          CascadeMux                     0              9172  -13704  RISE       1
I__378/O                                                                          CascadeMux                     0              9172  -13704  RISE       1
un5_visibley_cry_0_c_LC_8_7_0/in2                                                 LogicCell40_SEQ_MODE_0000      0              9172  -13704  RISE       1
un5_visibley_cry_0_c_LC_8_7_0/carryout                                            LogicCell40_SEQ_MODE_0000    231              9403  -13704  RISE       2
un5_visibley_cry_0_c_RNIJVSB_LC_8_7_1/carryin                                     LogicCell40_SEQ_MODE_0000      0              9403  -13704  RISE       1
un5_visibley_cry_0_c_RNIJVSB_LC_8_7_1/carryout                                    LogicCell40_SEQ_MODE_0000    126              9529  -13704  RISE       2
un5_visibley_cry_1_c_RNIL2UB_LC_8_7_2/carryin                                     LogicCell40_SEQ_MODE_0000      0              9529  -13704  RISE       1
un5_visibley_cry_1_c_RNIL2UB_LC_8_7_2/carryout                                    LogicCell40_SEQ_MODE_0000    126              9656  -13704  RISE       2
un5_visibley_cry_2_c_RNIN5VB_LC_8_7_3/carryin                                     LogicCell40_SEQ_MODE_0000      0              9656  -13704  RISE       1
un5_visibley_cry_2_c_RNIN5VB_LC_8_7_3/carryout                                    LogicCell40_SEQ_MODE_0000    126              9782  -13704  RISE       2
un5_visibley_cry_3_c_RNIP80C_LC_8_7_4/carryin                                     LogicCell40_SEQ_MODE_0000      0              9782  -13704  RISE       1
un5_visibley_cry_3_c_RNIP80C_LC_8_7_4/carryout                                    LogicCell40_SEQ_MODE_0000    126              9908  -13704  RISE       2
un5_visibley_cry_4_c_RNIRB1C_LC_8_7_5/carryin                                     LogicCell40_SEQ_MODE_0000      0              9908  -13704  RISE       1
un5_visibley_cry_4_c_RNIRB1C_LC_8_7_5/carryout                                    LogicCell40_SEQ_MODE_0000    126             10034  -13704  RISE       2
un5_visibley_cry_5_c_RNITE2C_LC_8_7_6/carryin                                     LogicCell40_SEQ_MODE_0000      0             10034  -13704  RISE       1
un5_visibley_cry_5_c_RNITE2C_LC_8_7_6/carryout                                    LogicCell40_SEQ_MODE_0000    126             10161  -13704  RISE       2
un5_visibley_cry_6_c_RNIVH3C_LC_8_7_7/carryin                                     LogicCell40_SEQ_MODE_0000      0             10161  -13704  RISE       1
un5_visibley_cry_6_c_RNIVH3C_LC_8_7_7/carryout                                    LogicCell40_SEQ_MODE_0000    126             10287  -13704  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                                                     ICE_CARRY_IN_MUX               0             10287  -13704  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                                                    ICE_CARRY_IN_MUX             196             10483  -13704  RISE       2
un5_visibley_cry_7_c_RNI1L4C_LC_8_8_0/carryin                                     LogicCell40_SEQ_MODE_0000      0             10483  -13704  RISE       1
un5_visibley_cry_7_c_RNI1L4C_LC_8_8_0/carryout                                    LogicCell40_SEQ_MODE_0000    126             10609  -13704  RISE       1
I__393/I                                                                          InMux                          0             10609  -13704  RISE       1
I__393/O                                                                          InMux                        259             10869  -13704  RISE       1
un5_visibley_cry_8_c_RNI3O5C_LC_8_8_1/in3                                         LogicCell40_SEQ_MODE_0000      0             10869  -13704  RISE       1
un5_visibley_cry_8_c_RNI3O5C_LC_8_8_1/lcout                                       LogicCell40_SEQ_MODE_0000    316             11184  -13704  RISE       5
I__743/I                                                                          Odrv4                          0             11184  -13704  RISE       1
I__743/O                                                                          Odrv4                        351             11535  -13704  RISE       1
I__746/I                                                                          LocalMux                       0             11535  -13704  RISE       1
I__746/O                                                                          LocalMux                     330             11865  -13704  RISE       1
I__748/I                                                                          InMux                          0             11865  -13704  RISE       1
I__748/O                                                                          InMux                        259             12124  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un26_sum_cry_3_s0_c_RNIQ0PP_LC_8_6_1/in0      LogicCell40_SEQ_MODE_0000      0             12124  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un26_sum_cry_3_s0_c_RNIQ0PP_LC_8_6_1/lcout    LogicCell40_SEQ_MODE_0000    449             12573  -13704  RISE       1
I__810/I                                                                          LocalMux                       0             12573  -13704  RISE       1
I__810/O                                                                          LocalMux                     330             12903  -13704  RISE       1
I__811/I                                                                          InMux                          0             12903  -13704  RISE       1
I__811/O                                                                          InMux                        259             13162  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_4_c_RNIEULV_LC_9_7_3/in1         LogicCell40_SEQ_MODE_0000      0             13162  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_4_c_RNIEULV_LC_9_7_3/carryout    LogicCell40_SEQ_MODE_0000    259             13422  -13704  RISE       2
un1_visibley_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_9_7_4/carryin   LogicCell40_SEQ_MODE_0000      0             13422  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_9_7_4/carryout  LogicCell40_SEQ_MODE_0000    126             13548  -13704  RISE       1
I__754/I                                                                          InMux                          0             13548  -13704  RISE       1
I__754/O                                                                          InMux                        259             13808  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_6_THRU_LUT4_0_LC_9_7_5/in3       LogicCell40_SEQ_MODE_0000      0             13808  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_6_THRU_LUT4_0_LC_9_7_5/lcout     LogicCell40_SEQ_MODE_0000    316             14123  -13704  RISE       1
I__751/I                                                                          LocalMux                       0             14123  -13704  RISE       1
I__751/O                                                                          LocalMux                     330             14453  -13704  RISE       1
I__752/I                                                                          InMux                          0             14453  -13704  RISE       1
I__752/O                                                                          InMux                        259             14712  -13704  RISE       1
I__753/I                                                                          CascadeMux                     0             14712  -13704  RISE       1
I__753/O                                                                          CascadeMux                     0             14712  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un26_sum_cry_5_s0_c_RNIICCK_LC_8_6_3/in2      LogicCell40_SEQ_MODE_0000      0             14712  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un26_sum_cry_5_s0_c_RNIICCK_LC_8_6_3/lcout    LogicCell40_SEQ_MODE_0000    379             15091  -13704  RISE       4
I__710/I                                                                          LocalMux                       0             15091  -13704  RISE       1
I__710/O                                                                          LocalMux                     330             15421  -13704  RISE       1
I__711/I                                                                          InMux                          0             15421  -13704  RISE       1
I__711/O                                                                          InMux                        259             15680  -13704  RISE       1
I__715/I                                                                          CascadeMux                     0             15680  -13704  RISE       1
I__715/O                                                                          CascadeMux                     0             15680  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_2_c_RNI9AVF1_LC_9_6_1/in2        LogicCell40_SEQ_MODE_0000      0             15680  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_2_c_RNI9AVF1_LC_9_6_1/carryout   LogicCell40_SEQ_MODE_0000    231             15912  -13704  RISE       2
un1_visibley_if_generate_plus_mult1_un40_sum_cry_3_c_RNIO2GI1_LC_9_6_2/carryin    LogicCell40_SEQ_MODE_0000      0             15912  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_3_c_RNIO2GI1_LC_9_6_2/carryout   LogicCell40_SEQ_MODE_0000    126             16038  -13704  RISE       2
un1_visibley_if_generate_plus_mult1_un40_sum_cry_4_c_RNIQ6II1_LC_9_6_3/carryin    LogicCell40_SEQ_MODE_0000      0             16038  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_4_c_RNIQ6II1_LC_9_6_3/carryout   LogicCell40_SEQ_MODE_0000    126             16164  -13704  RISE       2
un1_visibley_if_generate_plus_mult1_un40_sum_cry_5_c_RNI9GRQ3_LC_9_6_4/carryin    LogicCell40_SEQ_MODE_0000      0             16164  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_5_c_RNI9GRQ3_LC_9_6_4/carryout   LogicCell40_SEQ_MODE_0000    126             16290  -13704  RISE       1
I__709/I                                                                          InMux                          0             16290  -13704  RISE       1
I__709/O                                                                          InMux                        259             16550  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_6_c_RNIMSJQ1_LC_9_6_5/in3        LogicCell40_SEQ_MODE_0000      0             16550  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_6_c_RNIMSJQ1_LC_9_6_5/lcout      LogicCell40_SEQ_MODE_0000    316             16865  -13704  RISE       4
I__702/I                                                                          LocalMux                       0             16865  -13704  RISE       1
I__702/O                                                                          LocalMux                     330             17195  -13704  RISE       1
I__704/I                                                                          InMux                          0             17195  -13704  RISE       1
I__704/O                                                                          InMux                        259             17455  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_5_c_RNI9GRQ3_LC_9_6_4/in0        LogicCell40_SEQ_MODE_0000      0             17455  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_5_c_RNI9GRQ3_LC_9_6_4/lcout      LogicCell40_SEQ_MODE_0000    449             17903  -13704  RISE       1
I__719/I                                                                          LocalMux                       0             17903  -13704  RISE       1
I__719/O                                                                          LocalMux                     330             18233  -13704  RISE       1
I__720/I                                                                          InMux                          0             18233  -13704  RISE       1
I__720/O                                                                          InMux                        259             18493  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_6_c_RNI4FI94_LC_9_5_5/in1        LogicCell40_SEQ_MODE_0000      0             18493  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_6_c_RNI4FI94_LC_9_5_5/lcout      LogicCell40_SEQ_MODE_0000    400             18892  -13704  RISE       4
I__899/I                                                                          LocalMux                       0             18892  -13704  RISE       1
I__899/O                                                                          LocalMux                     330             19222  -13704  RISE       1
I__901/I                                                                          InMux                          0             19222  -13704  RISE       1
I__901/O                                                                          InMux                        259             19481  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_5_c_RNIEFE58_LC_9_5_4/in0        LogicCell40_SEQ_MODE_0000      0             19481  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_5_c_RNIEFE58_LC_9_5_4/lcout      LogicCell40_SEQ_MODE_0000    449             19930  -13704  RISE       1
I__883/I                                                                          Odrv4                          0             19930  -13704  RISE       1
I__883/O                                                                          Odrv4                        351             20281  -13704  RISE       1
I__884/I                                                                          LocalMux                       0             20281  -13704  RISE       1
I__884/O                                                                          LocalMux                     330             20611  -13704  RISE       1
I__885/I                                                                          InMux                          0             20611  -13704  RISE       1
I__885/O                                                                          InMux                        259             20870  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_6_c_RNI7NCA8_LC_11_5_5/in1       LogicCell40_SEQ_MODE_0000      0             20870  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_6_c_RNI7NCA8_LC_11_5_5/lcout     LogicCell40_SEQ_MODE_0000    400             21270  -13704  RISE       4
I__999/I                                                                          LocalMux                       0             21270  -13704  RISE       1
I__999/O                                                                          LocalMux                     330             21599  -13704  RISE       1
I__1001/I                                                                         InMux                          0             21599  -13704  RISE       1
I__1001/O                                                                         InMux                        259             21859  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_5_c_RNIA6LKG_LC_11_5_4/in0       LogicCell40_SEQ_MODE_0000      0             21859  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_5_c_RNIA6LKG_LC_11_5_4/lcout     LogicCell40_SEQ_MODE_0000    449             22308  -13704  RISE       1
I__983/I                                                                          LocalMux                       0             22308  -13704  RISE       1
I__983/O                                                                          LocalMux                     330             22637  -13704  RISE       1
I__984/I                                                                          InMux                          0             22637  -13704  RISE       1
I__984/O                                                                          InMux                        259             22897  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_6_c_RNI1NQVG_LC_12_5_5/in1       LogicCell40_SEQ_MODE_0000      0             22897  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_6_c_RNI1NQVG_LC_12_5_5/lcout     LogicCell40_SEQ_MODE_0000    400             23297  -13704  RISE       4
I__975/I                                                                          LocalMux                       0             23297  -13704  RISE       1
I__975/O                                                                          LocalMux                     330             23626  -13704  RISE       1
I__977/I                                                                          InMux                          0             23626  -13704  RISE       1
I__977/O                                                                          InMux                        259             23886  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_5_c_RNIGF1T11_LC_12_5_4/in0      LogicCell40_SEQ_MODE_0000      0             23886  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_5_c_RNIGF1T11_LC_12_5_4/lcout    LogicCell40_SEQ_MODE_0000    449             24335  -13704  RISE       1
I__986/I                                                                          LocalMux                       0             24335  -13704  RISE       1
I__986/O                                                                          LocalMux                     330             24664  -13704  RISE       1
I__987/I                                                                          InMux                          0             24664  -13704  RISE       1
I__987/O                                                                          InMux                        259             24924  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un68_sum_cry_6_c_RNIEKNA21_LC_12_4_5/in1      LogicCell40_SEQ_MODE_0000      0             24924  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un68_sum_cry_6_c_RNIEKNA21_LC_12_4_5/lcout    LogicCell40_SEQ_MODE_0000    400             25324  -13704  RISE       5
I__935/I                                                                          LocalMux                       0             25324  -13704  RISE       1
I__935/O                                                                          LocalMux                     330             25653  -13704  RISE       1
I__937/I                                                                          InMux                          0             25653  -13704  RISE       1
I__937/O                                                                          InMux                        259             25913  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_4_4/in3            LogicCell40_SEQ_MODE_0000      0             25913  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_4_4/lcout          LogicCell40_SEQ_MODE_0000    316             26228  -13704  RISE       1
I__822/I                                                                          LocalMux                       0             26228  -13704  RISE       1
I__822/O                                                                          LocalMux                     330             26558  -13704  RISE       1
I__823/I                                                                          InMux                          0             26558  -13704  RISE       1
I__823/O                                                                          InMux                        259             26817  -13704  RISE       1
I__824/I                                                                          CascadeMux                     0             26817  -13704  RISE       1
I__824/O                                                                          CascadeMux                     0             26817  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_4_4/in2            LogicCell40_SEQ_MODE_0000      0             26817  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_4_4/carryout       LogicCell40_SEQ_MODE_0000    231             27049  -13704  RISE       1
I__821/I                                                                          InMux                          0             27049  -13704  RISE       1
I__821/O                                                                          InMux                        259             27308  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_RNIGAMI32_LC_11_4_5/in3      LogicCell40_SEQ_MODE_0000      0             27308  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_RNIGAMI32_LC_11_4_5/ltout    LogicCell40_SEQ_MODE_0000    274             27582  -13704  FALL       1
I__924/I                                                                          CascadeMux                     0             27582  -13704  FALL       1
I__924/O                                                                          CascadeMux                     0             27582  -13704  FALL       1
Pixel_1_RNO_5_LC_11_4_6/in2                                                       LogicCell40_SEQ_MODE_0000      0             27582  -13704  FALL       1
Pixel_1_RNO_5_LC_11_4_6/lcout                                                     LogicCell40_SEQ_MODE_0000    379             27961  -13704  RISE       1
I__918/I                                                                          LocalMux                       0             27961  -13704  RISE       1
I__918/O                                                                          LocalMux                     330             28290  -13704  RISE       1
I__919/I                                                                          InMux                          0             28290  -13704  RISE       1
I__919/O                                                                          InMux                        259             28550  -13704  RISE       1
Pixel_1_RNO_0_LC_11_3_1/in3                                                       LogicCell40_SEQ_MODE_0000      0             28550  -13704  RISE       1
Pixel_1_RNO_0_LC_11_3_1/ltout                                                     LogicCell40_SEQ_MODE_0000    267             28816  -13704  RISE       1
I__865/I                                                                          CascadeMux                     0             28816  -13704  RISE       1
I__865/O                                                                          CascadeMux                     0             28816  -13704  RISE       1
Pixel_1_LC_11_3_2/in2                                                             LogicCell40_SEQ_MODE_1000      0             28816  -13704  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__197/I                                                              Odrv4                                   0              1127  RISE       1
I__197/O                                                              Odrv4                                 351              1478  RISE       1
I__198/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__198/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__199/I                                                              LocalMux                                0              1765  RISE       1
I__199/O                                                              LocalMux                              330              2095  RISE       1
I__200/I                                                              IoInMux                                 0              2095  RISE       1
I__200/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__201/I                                                              Odrv12                                  0              4978  RISE       1
I__201/O                                                              Odrv12                                491              5469  RISE       1
I__202/I                                                              Sp12to4                                 0              5469  RISE       1
I__202/O                                                              Sp12to4                               428              5896  RISE       1
I__203/I                                                              Span4Mux_h                              0              5896  RISE       1
I__203/O                                                              Span4Mux_h                            302              6198  RISE       1
I__204/I                                                              Span4Mux_s1_h                           0              6198  RISE       1
I__204/O                                                              Span4Mux_s1_h                         175              6373  RISE       1
I__205/I                                                              LocalMux                                0              6373  RISE       1
I__205/O                                                              LocalMux                              330              6703  RISE       1
I__206/I                                                              IoInMux                                 0              6703  RISE       1
I__206/O                                                              IoInMux                               259              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7580  RISE      24
I__841/I                                                              gio2CtrlBuf                             0              7580  RISE       1
I__841/O                                                              gio2CtrlBuf                             0              7580  RISE       1
I__842/I                                                              GlobalMux                               0              7580  RISE       1
I__842/O                                                              GlobalMux                             154              7734  RISE       1
I__850/I                                                              ClkMux                                  0              7734  RISE       1
I__850/O                                                              ClkMux                                309              8042  RISE       1
Pixel_1_LC_11_3_2/clk                                                 LogicCell40_SEQ_MODE_1000               0              8042  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Clock50MHz.PLL_inst/PLLOUTCORE:R vs. Clock50MHz.PLL_inst/PLLOUTCORE:R)
*****************************************************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : beamY_0_LC_7_6_6/lcout
Path End         : Pixel_1_LC_11_3_2/in2
Capture Clock    : Pixel_1_LC_11_3_2/clk
Setup Constraint : 7441p
Path slack       : -13704p

Capture Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#2)    7441
+ Master Clock Source Latency                                         0
+ Capture Clock Path Delay                                         8042
- Setup Time                                                       -372
---------------------------------------------------------------   ----- 
End-of-path required time (ps)                                    15112

Launch Clock Arrival Time (Clock50MHz.PLL_inst/PLLOUTCORE:R#1)       0
+ Master Clock Source Latency                                        0
+ Launch Clock Path Delay                                         8042
+ Clock To Q                                                       540
+ Data Path Delay                                                20234
--------------------------------------------------------------   ----- 
End-of-path arrival time (ps)                                    28816
 
Launch Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__197/I                                                              Odrv4                                   0              1127  RISE       1
I__197/O                                                              Odrv4                                 351              1478  RISE       1
I__198/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__198/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__199/I                                                              LocalMux                                0              1765  RISE       1
I__199/O                                                              LocalMux                              330              2095  RISE       1
I__200/I                                                              IoInMux                                 0              2095  RISE       1
I__200/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__201/I                                                              Odrv12                                  0              4978  RISE       1
I__201/O                                                              Odrv12                                491              5469  RISE       1
I__202/I                                                              Sp12to4                                 0              5469  RISE       1
I__202/O                                                              Sp12to4                               428              5896  RISE       1
I__203/I                                                              Span4Mux_h                              0              5896  RISE       1
I__203/O                                                              Span4Mux_h                            302              6198  RISE       1
I__204/I                                                              Span4Mux_s1_h                           0              6198  RISE       1
I__204/O                                                              Span4Mux_s1_h                         175              6373  RISE       1
I__205/I                                                              LocalMux                                0              6373  RISE       1
I__205/O                                                              LocalMux                              330              6703  RISE       1
I__206/I                                                              IoInMux                                 0              6703  RISE       1
I__206/O                                                              IoInMux                               259              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7580  RISE      24
I__841/I                                                              gio2CtrlBuf                             0              7580  RISE       1
I__841/O                                                              gio2CtrlBuf                             0              7580  RISE       1
I__842/I                                                              GlobalMux                               0              7580  RISE       1
I__842/O                                                              GlobalMux                             154              7734  RISE       1
I__845/I                                                              ClkMux                                  0              7734  RISE       1
I__845/O                                                              ClkMux                                309              8042  RISE       1
beamY_0_LC_7_6_6/clk                                                  LogicCell40_SEQ_MODE_1000               0              8042  RISE       1

Data path
pin name                                                                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
beamY_0_LC_7_6_6/lcout                                                            LogicCell40_SEQ_MODE_1000    540              8582  -13704  RISE       6
I__367/I                                                                          LocalMux                       0              8582  -13704  RISE       1
I__367/O                                                                          LocalMux                     330              8912  -13704  RISE       1
I__372/I                                                                          InMux                          0              8912  -13704  RISE       1
I__372/O                                                                          InMux                        259              9172  -13704  RISE       1
I__378/I                                                                          CascadeMux                     0              9172  -13704  RISE       1
I__378/O                                                                          CascadeMux                     0              9172  -13704  RISE       1
un5_visibley_cry_0_c_LC_8_7_0/in2                                                 LogicCell40_SEQ_MODE_0000      0              9172  -13704  RISE       1
un5_visibley_cry_0_c_LC_8_7_0/carryout                                            LogicCell40_SEQ_MODE_0000    231              9403  -13704  RISE       2
un5_visibley_cry_0_c_RNIJVSB_LC_8_7_1/carryin                                     LogicCell40_SEQ_MODE_0000      0              9403  -13704  RISE       1
un5_visibley_cry_0_c_RNIJVSB_LC_8_7_1/carryout                                    LogicCell40_SEQ_MODE_0000    126              9529  -13704  RISE       2
un5_visibley_cry_1_c_RNIL2UB_LC_8_7_2/carryin                                     LogicCell40_SEQ_MODE_0000      0              9529  -13704  RISE       1
un5_visibley_cry_1_c_RNIL2UB_LC_8_7_2/carryout                                    LogicCell40_SEQ_MODE_0000    126              9656  -13704  RISE       2
un5_visibley_cry_2_c_RNIN5VB_LC_8_7_3/carryin                                     LogicCell40_SEQ_MODE_0000      0              9656  -13704  RISE       1
un5_visibley_cry_2_c_RNIN5VB_LC_8_7_3/carryout                                    LogicCell40_SEQ_MODE_0000    126              9782  -13704  RISE       2
un5_visibley_cry_3_c_RNIP80C_LC_8_7_4/carryin                                     LogicCell40_SEQ_MODE_0000      0              9782  -13704  RISE       1
un5_visibley_cry_3_c_RNIP80C_LC_8_7_4/carryout                                    LogicCell40_SEQ_MODE_0000    126              9908  -13704  RISE       2
un5_visibley_cry_4_c_RNIRB1C_LC_8_7_5/carryin                                     LogicCell40_SEQ_MODE_0000      0              9908  -13704  RISE       1
un5_visibley_cry_4_c_RNIRB1C_LC_8_7_5/carryout                                    LogicCell40_SEQ_MODE_0000    126             10034  -13704  RISE       2
un5_visibley_cry_5_c_RNITE2C_LC_8_7_6/carryin                                     LogicCell40_SEQ_MODE_0000      0             10034  -13704  RISE       1
un5_visibley_cry_5_c_RNITE2C_LC_8_7_6/carryout                                    LogicCell40_SEQ_MODE_0000    126             10161  -13704  RISE       2
un5_visibley_cry_6_c_RNIVH3C_LC_8_7_7/carryin                                     LogicCell40_SEQ_MODE_0000      0             10161  -13704  RISE       1
un5_visibley_cry_6_c_RNIVH3C_LC_8_7_7/carryout                                    LogicCell40_SEQ_MODE_0000    126             10287  -13704  RISE       1
IN_MUX_bfv_8_8_0_/carryinitin                                                     ICE_CARRY_IN_MUX               0             10287  -13704  RISE       1
IN_MUX_bfv_8_8_0_/carryinitout                                                    ICE_CARRY_IN_MUX             196             10483  -13704  RISE       2
un5_visibley_cry_7_c_RNI1L4C_LC_8_8_0/carryin                                     LogicCell40_SEQ_MODE_0000      0             10483  -13704  RISE       1
un5_visibley_cry_7_c_RNI1L4C_LC_8_8_0/carryout                                    LogicCell40_SEQ_MODE_0000    126             10609  -13704  RISE       1
I__393/I                                                                          InMux                          0             10609  -13704  RISE       1
I__393/O                                                                          InMux                        259             10869  -13704  RISE       1
un5_visibley_cry_8_c_RNI3O5C_LC_8_8_1/in3                                         LogicCell40_SEQ_MODE_0000      0             10869  -13704  RISE       1
un5_visibley_cry_8_c_RNI3O5C_LC_8_8_1/lcout                                       LogicCell40_SEQ_MODE_0000    316             11184  -13704  RISE       5
I__743/I                                                                          Odrv4                          0             11184  -13704  RISE       1
I__743/O                                                                          Odrv4                        351             11535  -13704  RISE       1
I__746/I                                                                          LocalMux                       0             11535  -13704  RISE       1
I__746/O                                                                          LocalMux                     330             11865  -13704  RISE       1
I__748/I                                                                          InMux                          0             11865  -13704  RISE       1
I__748/O                                                                          InMux                        259             12124  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un26_sum_cry_3_s0_c_RNIQ0PP_LC_8_6_1/in0      LogicCell40_SEQ_MODE_0000      0             12124  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un26_sum_cry_3_s0_c_RNIQ0PP_LC_8_6_1/lcout    LogicCell40_SEQ_MODE_0000    449             12573  -13704  RISE       1
I__810/I                                                                          LocalMux                       0             12573  -13704  RISE       1
I__810/O                                                                          LocalMux                     330             12903  -13704  RISE       1
I__811/I                                                                          InMux                          0             12903  -13704  RISE       1
I__811/O                                                                          InMux                        259             13162  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_4_c_RNIEULV_LC_9_7_3/in1         LogicCell40_SEQ_MODE_0000      0             13162  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_4_c_RNIEULV_LC_9_7_3/carryout    LogicCell40_SEQ_MODE_0000    259             13422  -13704  RISE       2
un1_visibley_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_9_7_4/carryin   LogicCell40_SEQ_MODE_0000      0             13422  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_5_THRU_LUT4_0_LC_9_7_4/carryout  LogicCell40_SEQ_MODE_0000    126             13548  -13704  RISE       1
I__754/I                                                                          InMux                          0             13548  -13704  RISE       1
I__754/O                                                                          InMux                        259             13808  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_6_THRU_LUT4_0_LC_9_7_5/in3       LogicCell40_SEQ_MODE_0000      0             13808  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un33_sum_cry_6_THRU_LUT4_0_LC_9_7_5/lcout     LogicCell40_SEQ_MODE_0000    316             14123  -13704  RISE       1
I__751/I                                                                          LocalMux                       0             14123  -13704  RISE       1
I__751/O                                                                          LocalMux                     330             14453  -13704  RISE       1
I__752/I                                                                          InMux                          0             14453  -13704  RISE       1
I__752/O                                                                          InMux                        259             14712  -13704  RISE       1
I__753/I                                                                          CascadeMux                     0             14712  -13704  RISE       1
I__753/O                                                                          CascadeMux                     0             14712  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un26_sum_cry_5_s0_c_RNIICCK_LC_8_6_3/in2      LogicCell40_SEQ_MODE_0000      0             14712  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un26_sum_cry_5_s0_c_RNIICCK_LC_8_6_3/lcout    LogicCell40_SEQ_MODE_0000    379             15091  -13704  RISE       4
I__710/I                                                                          LocalMux                       0             15091  -13704  RISE       1
I__710/O                                                                          LocalMux                     330             15421  -13704  RISE       1
I__711/I                                                                          InMux                          0             15421  -13704  RISE       1
I__711/O                                                                          InMux                        259             15680  -13704  RISE       1
I__715/I                                                                          CascadeMux                     0             15680  -13704  RISE       1
I__715/O                                                                          CascadeMux                     0             15680  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_2_c_RNI9AVF1_LC_9_6_1/in2        LogicCell40_SEQ_MODE_0000      0             15680  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_2_c_RNI9AVF1_LC_9_6_1/carryout   LogicCell40_SEQ_MODE_0000    231             15912  -13704  RISE       2
un1_visibley_if_generate_plus_mult1_un40_sum_cry_3_c_RNIO2GI1_LC_9_6_2/carryin    LogicCell40_SEQ_MODE_0000      0             15912  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_3_c_RNIO2GI1_LC_9_6_2/carryout   LogicCell40_SEQ_MODE_0000    126             16038  -13704  RISE       2
un1_visibley_if_generate_plus_mult1_un40_sum_cry_4_c_RNIQ6II1_LC_9_6_3/carryin    LogicCell40_SEQ_MODE_0000      0             16038  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_4_c_RNIQ6II1_LC_9_6_3/carryout   LogicCell40_SEQ_MODE_0000    126             16164  -13704  RISE       2
un1_visibley_if_generate_plus_mult1_un40_sum_cry_5_c_RNI9GRQ3_LC_9_6_4/carryin    LogicCell40_SEQ_MODE_0000      0             16164  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_5_c_RNI9GRQ3_LC_9_6_4/carryout   LogicCell40_SEQ_MODE_0000    126             16290  -13704  RISE       1
I__709/I                                                                          InMux                          0             16290  -13704  RISE       1
I__709/O                                                                          InMux                        259             16550  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_6_c_RNIMSJQ1_LC_9_6_5/in3        LogicCell40_SEQ_MODE_0000      0             16550  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_6_c_RNIMSJQ1_LC_9_6_5/lcout      LogicCell40_SEQ_MODE_0000    316             16865  -13704  RISE       4
I__702/I                                                                          LocalMux                       0             16865  -13704  RISE       1
I__702/O                                                                          LocalMux                     330             17195  -13704  RISE       1
I__704/I                                                                          InMux                          0             17195  -13704  RISE       1
I__704/O                                                                          InMux                        259             17455  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_5_c_RNI9GRQ3_LC_9_6_4/in0        LogicCell40_SEQ_MODE_0000      0             17455  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un40_sum_cry_5_c_RNI9GRQ3_LC_9_6_4/lcout      LogicCell40_SEQ_MODE_0000    449             17903  -13704  RISE       1
I__719/I                                                                          LocalMux                       0             17903  -13704  RISE       1
I__719/O                                                                          LocalMux                     330             18233  -13704  RISE       1
I__720/I                                                                          InMux                          0             18233  -13704  RISE       1
I__720/O                                                                          InMux                        259             18493  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_6_c_RNI4FI94_LC_9_5_5/in1        LogicCell40_SEQ_MODE_0000      0             18493  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_6_c_RNI4FI94_LC_9_5_5/lcout      LogicCell40_SEQ_MODE_0000    400             18892  -13704  RISE       4
I__899/I                                                                          LocalMux                       0             18892  -13704  RISE       1
I__899/O                                                                          LocalMux                     330             19222  -13704  RISE       1
I__901/I                                                                          InMux                          0             19222  -13704  RISE       1
I__901/O                                                                          InMux                        259             19481  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_5_c_RNIEFE58_LC_9_5_4/in0        LogicCell40_SEQ_MODE_0000      0             19481  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un47_sum_cry_5_c_RNIEFE58_LC_9_5_4/lcout      LogicCell40_SEQ_MODE_0000    449             19930  -13704  RISE       1
I__883/I                                                                          Odrv4                          0             19930  -13704  RISE       1
I__883/O                                                                          Odrv4                        351             20281  -13704  RISE       1
I__884/I                                                                          LocalMux                       0             20281  -13704  RISE       1
I__884/O                                                                          LocalMux                     330             20611  -13704  RISE       1
I__885/I                                                                          InMux                          0             20611  -13704  RISE       1
I__885/O                                                                          InMux                        259             20870  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_6_c_RNI7NCA8_LC_11_5_5/in1       LogicCell40_SEQ_MODE_0000      0             20870  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_6_c_RNI7NCA8_LC_11_5_5/lcout     LogicCell40_SEQ_MODE_0000    400             21270  -13704  RISE       4
I__999/I                                                                          LocalMux                       0             21270  -13704  RISE       1
I__999/O                                                                          LocalMux                     330             21599  -13704  RISE       1
I__1001/I                                                                         InMux                          0             21599  -13704  RISE       1
I__1001/O                                                                         InMux                        259             21859  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_5_c_RNIA6LKG_LC_11_5_4/in0       LogicCell40_SEQ_MODE_0000      0             21859  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un54_sum_cry_5_c_RNIA6LKG_LC_11_5_4/lcout     LogicCell40_SEQ_MODE_0000    449             22308  -13704  RISE       1
I__983/I                                                                          LocalMux                       0             22308  -13704  RISE       1
I__983/O                                                                          LocalMux                     330             22637  -13704  RISE       1
I__984/I                                                                          InMux                          0             22637  -13704  RISE       1
I__984/O                                                                          InMux                        259             22897  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_6_c_RNI1NQVG_LC_12_5_5/in1       LogicCell40_SEQ_MODE_0000      0             22897  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_6_c_RNI1NQVG_LC_12_5_5/lcout     LogicCell40_SEQ_MODE_0000    400             23297  -13704  RISE       4
I__975/I                                                                          LocalMux                       0             23297  -13704  RISE       1
I__975/O                                                                          LocalMux                     330             23626  -13704  RISE       1
I__977/I                                                                          InMux                          0             23626  -13704  RISE       1
I__977/O                                                                          InMux                        259             23886  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_5_c_RNIGF1T11_LC_12_5_4/in0      LogicCell40_SEQ_MODE_0000      0             23886  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un61_sum_cry_5_c_RNIGF1T11_LC_12_5_4/lcout    LogicCell40_SEQ_MODE_0000    449             24335  -13704  RISE       1
I__986/I                                                                          LocalMux                       0             24335  -13704  RISE       1
I__986/O                                                                          LocalMux                     330             24664  -13704  RISE       1
I__987/I                                                                          InMux                          0             24664  -13704  RISE       1
I__987/O                                                                          InMux                        259             24924  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un68_sum_cry_6_c_RNIEKNA21_LC_12_4_5/in1      LogicCell40_SEQ_MODE_0000      0             24924  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un68_sum_cry_6_c_RNIEKNA21_LC_12_4_5/lcout    LogicCell40_SEQ_MODE_0000    400             25324  -13704  RISE       5
I__935/I                                                                          LocalMux                       0             25324  -13704  RISE       1
I__935/O                                                                          LocalMux                     330             25653  -13704  RISE       1
I__937/I                                                                          InMux                          0             25653  -13704  RISE       1
I__937/O                                                                          InMux                        259             25913  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_4_4/in3            LogicCell40_SEQ_MODE_0000      0             25913  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_4_4/lcout          LogicCell40_SEQ_MODE_0000    316             26228  -13704  RISE       1
I__822/I                                                                          LocalMux                       0             26228  -13704  RISE       1
I__822/O                                                                          LocalMux                     330             26558  -13704  RISE       1
I__823/I                                                                          InMux                          0             26558  -13704  RISE       1
I__823/O                                                                          InMux                        259             26817  -13704  RISE       1
I__824/I                                                                          CascadeMux                     0             26817  -13704  RISE       1
I__824/O                                                                          CascadeMux                     0             26817  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_4_4/in2            LogicCell40_SEQ_MODE_0000      0             26817  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_inv_LC_11_4_4/carryout       LogicCell40_SEQ_MODE_0000    231             27049  -13704  RISE       1
I__821/I                                                                          InMux                          0             27049  -13704  RISE       1
I__821/O                                                                          InMux                        259             27308  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_RNIGAMI32_LC_11_4_5/in3      LogicCell40_SEQ_MODE_0000      0             27308  -13704  RISE       1
un1_visibley_if_generate_plus_mult1_un75_sum_cry_6_c_RNIGAMI32_LC_11_4_5/ltout    LogicCell40_SEQ_MODE_0000    274             27582  -13704  FALL       1
I__924/I                                                                          CascadeMux                     0             27582  -13704  FALL       1
I__924/O                                                                          CascadeMux                     0             27582  -13704  FALL       1
Pixel_1_RNO_5_LC_11_4_6/in2                                                       LogicCell40_SEQ_MODE_0000      0             27582  -13704  FALL       1
Pixel_1_RNO_5_LC_11_4_6/lcout                                                     LogicCell40_SEQ_MODE_0000    379             27961  -13704  RISE       1
I__918/I                                                                          LocalMux                       0             27961  -13704  RISE       1
I__918/O                                                                          LocalMux                     330             28290  -13704  RISE       1
I__919/I                                                                          InMux                          0             28290  -13704  RISE       1
I__919/O                                                                          InMux                        259             28550  -13704  RISE       1
Pixel_1_RNO_0_LC_11_3_1/in3                                                       LogicCell40_SEQ_MODE_0000      0             28550  -13704  RISE       1
Pixel_1_RNO_0_LC_11_3_1/ltout                                                     LogicCell40_SEQ_MODE_0000    267             28816  -13704  RISE       1
I__865/I                                                                          CascadeMux                     0             28816  -13704  RISE       1
I__865/O                                                                          CascadeMux                     0             28816  -13704  RISE       1
Pixel_1_LC_11_3_2/in2                                                             LogicCell40_SEQ_MODE_1000      0             28816  -13704  RISE       1

Capture Clock Path
pin name                                                              model name                          delay  cumulative delay  edge  Fanout
--------------------------------------------------------------------  ----------------------------------  -----  ----------------  ----  ------
Clock12MHz                                                            SimpleVGA                               0                 0  RISE       1
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                   IO_PAD                                  0                 0  RISE       1
Clock12MHz_ibuf_iopad/DOUT                                            IO_PAD                                510               510  RISE       1
Clock12MHz_ibuf_preio/PADIN                                           PRE_IO_PIN_TYPE_000001                  0               510  RISE       1
Clock12MHz_ibuf_preio/DIN0                                            PRE_IO_PIN_TYPE_000001                617              1127  RISE       1
I__197/I                                                              Odrv4                                   0              1127  RISE       1
I__197/O                                                              Odrv4                                 351              1478  RISE       1
I__198/I                                                              IoSpan4Mux                              0              1478  RISE       1
I__198/O                                                              IoSpan4Mux                            288              1765  RISE       1
I__199/I                                                              LocalMux                                0              1765  RISE       1
I__199/O                                                              LocalMux                              330              2095  RISE       1
I__200/I                                                              IoInMux                                 0              2095  RISE       1
I__200/O                                                              IoInMux                               259              2355  RISE       1
Clock50MHz.PLL_inst/REFERENCECLK                                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              2355  RISE       1
Clock50MHz.PLL_inst/PLLOUTCORE                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE   2623              4978  
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                    SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0              4978  RISE       1
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE      0               N/A  
I__201/I                                                              Odrv12                                  0              4978  RISE       1
I__201/O                                                              Odrv12                                491              5469  RISE       1
I__202/I                                                              Sp12to4                                 0              5469  RISE       1
I__202/O                                                              Sp12to4                               428              5896  RISE       1
I__203/I                                                              Span4Mux_h                              0              5896  RISE       1
I__203/O                                                              Span4Mux_h                            302              6198  RISE       1
I__204/I                                                              Span4Mux_s1_h                           0              6198  RISE       1
I__204/O                                                              Span4Mux_s1_h                         175              6373  RISE       1
I__205/I                                                              LocalMux                                0              6373  RISE       1
I__205/O                                                              LocalMux                              330              6703  RISE       1
I__206/I                                                              IoInMux                                 0              6703  RISE       1
I__206/O                                                              IoInMux                               259              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER  ICE_GB                                  0              6962  RISE       1
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT        ICE_GB                                617              7580  RISE      24
I__841/I                                                              gio2CtrlBuf                             0              7580  RISE       1
I__841/O                                                              gio2CtrlBuf                             0              7580  RISE       1
I__842/I                                                              GlobalMux                               0              7580  RISE       1
I__842/O                                                              GlobalMux                             154              7734  RISE       1
I__850/I                                                              ClkMux                                  0              7734  RISE       1
I__850/O                                                              ClkMux                                309              8042  RISE       1
Pixel_1_LC_11_3_2/clk                                                 LogicCell40_SEQ_MODE_1000               0              8042  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

     6.2.1::Path details for port: HSync
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13988


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay            13988

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__197/I                                                                Odrv4                               0      1127               RISE  1       
I__197/O                                                                Odrv4                               351    1478               RISE  1       
I__198/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__198/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__199/I                                                                LocalMux                            0      1765               RISE  1       
I__199/O                                                                LocalMux                            330    2095               RISE  1       
I__200/I                                                                IoInMux                             0      2095               RISE  1       
I__200/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__201/I                                                                Odrv12                              0      4978               RISE  1       
I__201/O                                                                Odrv12                              491    5469               RISE  1       
I__202/I                                                                Sp12to4                             0      5469               RISE  1       
I__202/O                                                                Sp12to4                             428    5896               RISE  1       
I__203/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__203/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__204/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__204/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__205/I                                                                LocalMux                            0      6373               RISE  1       
I__205/O                                                                LocalMux                            330    6703               RISE  1       
I__206/I                                                                IoInMux                             0      6703               RISE  1       
I__206/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__841/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__841/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__842/I                                                                GlobalMux                           0      7580               RISE  1       
I__842/O                                                                GlobalMux                           154    7734               RISE  1       
I__849/I                                                                ClkMux                              0      7734               RISE  1       
I__849/O                                                                ClkMux                              309    8042               RISE  1       
HSync_1_LC_9_4_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_9_4_7/lcout           LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__668/I                         Odrv12                     0      8582               RISE  1       
I__668/O                         Odrv12                     491    9073               RISE  1       
I__670/I                         LocalMux                   0      9073               RISE  1       
I__670/O                         LocalMux                   330    9403               RISE  1       
I__672/I                         IoInMux                    0      9403               RISE  1       
I__672/O                         IoInMux                    259    9663               RISE  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9663               RISE  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11900              FALL  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      11900              FALL  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13988              FALL  1       
HSync                            SimpleVGA                  0      13988              FALL  1       

6.2.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 15285


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              6703
---------------------------- ------
Clock To Out Delay            15285

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__197/I                                                                Odrv4                               0      1127               RISE  1       
I__197/O                                                                Odrv4                               351    1478               RISE  1       
I__198/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__198/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__199/I                                                                LocalMux                            0      1765               RISE  1       
I__199/O                                                                LocalMux                            330    2095               RISE  1       
I__200/I                                                                IoInMux                             0      2095               RISE  1       
I__200/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__201/I                                                                Odrv12                              0      4978               RISE  1       
I__201/O                                                                Odrv12                              491    5469               RISE  1       
I__202/I                                                                Sp12to4                             0      5469               RISE  1       
I__202/O                                                                Sp12to4                             428    5896               RISE  1       
I__203/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__203/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__204/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__204/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__205/I                                                                LocalMux                            0      6373               RISE  1       
I__205/O                                                                LocalMux                            330    6703               RISE  1       
I__206/I                                                                IoInMux                             0      6703               RISE  1       
I__206/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__841/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__841/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__842/I                                                                GlobalMux                           0      7580               RISE  1       
I__842/O                                                                GlobalMux                           154    7734               RISE  1       
I__849/I                                                                ClkMux                              0      7734               RISE  1       
I__849/O                                                                ClkMux                              309    8042               RISE  1       
HSync_1_LC_9_4_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_9_4_7/lcout                LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__669/I                              Odrv12                     0      8582               FALL  1       
I__669/O                              Odrv12                     540    9123               FALL  1       
I__671/I                              Span12Mux_v                0      9123               FALL  1       
I__671/O                              Span12Mux_v                540    9663               FALL  1       
I__673/I                              Sp12to4                    0      9663               FALL  1       
I__673/O                              Sp12to4                    449    10111              FALL  1       
I__674/I                              IoSpan4Mux                 0      10111              FALL  1       
I__674/O                              IoSpan4Mux                 323    10434              FALL  1       
I__675/I                              LocalMux                   0      10434              FALL  1       
I__675/O                              LocalMux                   309    10743              FALL  1       
I__676/I                              IoInMux                    0      10743              FALL  1       
I__676/O                              IoInMux                    217    10960              FALL  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10960              FALL  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   13197              FALL  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      13197              FALL  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   15285              FALL  1       
HSyncDebug                            SimpleVGA                  0      15285              FALL  1       

6.2.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14388


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5806
---------------------------- ------
Clock To Out Delay            14388

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__197/I                                                                Odrv4                               0      1127               RISE  1       
I__197/O                                                                Odrv4                               351    1478               RISE  1       
I__198/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__198/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__199/I                                                                LocalMux                            0      1765               RISE  1       
I__199/O                                                                LocalMux                            330    2095               RISE  1       
I__200/I                                                                IoInMux                             0      2095               RISE  1       
I__200/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__201/I                                                                Odrv12                              0      4978               RISE  1       
I__201/O                                                                Odrv12                              491    5469               RISE  1       
I__202/I                                                                Sp12to4                             0      5469               RISE  1       
I__202/O                                                                Sp12to4                             428    5896               RISE  1       
I__203/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__203/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__204/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__204/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__205/I                                                                LocalMux                            0      6373               RISE  1       
I__205/O                                                                LocalMux                            330    6703               RISE  1       
I__206/I                                                                IoInMux                             0      6703               RISE  1       
I__206/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__841/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__841/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__842/I                                                                GlobalMux                           0      7580               RISE  1       
I__842/O                                                                GlobalMux                           154    7734               RISE  1       
I__850/I                                                                ClkMux                              0      7734               RISE  1       
I__850/O                                                                ClkMux                              309    8042               RISE  1       
Pixel_1_LC_11_3_2/clk                                                   LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_11_3_2/lcout          LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__851/I                         Odrv4                      0      8582               RISE  1       
I__851/O                         Odrv4                      351    8933               RISE  1       
I__853/I                         Span4Mux_s2_v              0      8933               RISE  1       
I__853/O                         Span4Mux_s2_v              252    9186               RISE  1       
I__855/I                         IoSpan4Mux                 0      9186               RISE  1       
I__855/O                         IoSpan4Mux                 288    9473               RISE  1       
I__857/I                         LocalMux                   0      9473               RISE  1       
I__857/O                         LocalMux                   330    9803               RISE  1       
I__859/I                         IoInMux                    0      9803               RISE  1       
I__859/O                         IoInMux                    259    10062              RISE  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10062              RISE  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12300              FALL  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      12300              FALL  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14388              FALL  1       
Pixel                            SimpleVGA                  0      14388              FALL  1       

6.2.4::Path details for port: PixelDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PixelDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14801


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              6219
---------------------------- ------
Clock To Out Delay            14801

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__197/I                                                                Odrv4                               0      1127               RISE  1       
I__197/O                                                                Odrv4                               351    1478               RISE  1       
I__198/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__198/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__199/I                                                                LocalMux                            0      1765               RISE  1       
I__199/O                                                                LocalMux                            330    2095               RISE  1       
I__200/I                                                                IoInMux                             0      2095               RISE  1       
I__200/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__201/I                                                                Odrv12                              0      4978               RISE  1       
I__201/O                                                                Odrv12                              491    5469               RISE  1       
I__202/I                                                                Sp12to4                             0      5469               RISE  1       
I__202/O                                                                Sp12to4                             428    5896               RISE  1       
I__203/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__203/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__204/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__204/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__205/I                                                                LocalMux                            0      6373               RISE  1       
I__205/O                                                                LocalMux                            330    6703               RISE  1       
I__206/I                                                                IoInMux                             0      6703               RISE  1       
I__206/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__841/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__841/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__842/I                                                                GlobalMux                           0      7580               RISE  1       
I__842/O                                                                GlobalMux                           154    7734               RISE  1       
I__850/I                                                                ClkMux                              0      7734               RISE  1       
I__850/O                                                                ClkMux                              309    8042               RISE  1       
Pixel_1_LC_11_3_2/clk                                                   LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_11_3_2/lcout               LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__852/I                              Odrv4                      0      8582               RISE  1       
I__852/O                              Odrv4                      351    8933               RISE  1       
I__854/I                              Span4Mux_v                 0      8933               RISE  1       
I__854/O                              Span4Mux_v                 351    9284               RISE  1       
I__856/I                              Span4Mux_v                 0      9284               RISE  1       
I__856/O                              Span4Mux_v                 351    9635               RISE  1       
I__858/I                              Span4Mux_s2_v              0      9635               RISE  1       
I__858/O                              Span4Mux_s2_v              252    9887               RISE  1       
I__860/I                              LocalMux                   0      9887               RISE  1       
I__860/O                              LocalMux                   330    10217              RISE  1       
I__861/I                              IoInMux                    0      10217              RISE  1       
I__861/O                              IoInMux                    259    10476              RISE  1       
PixelDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10476              RISE  1       
PixelDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12713              FALL  1       
PixelDebug_obuf_iopad/DIN             IO_PAD                     0      12713              FALL  1       
PixelDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14801              FALL  1       
PixelDebug                            SimpleVGA                  0      14801              FALL  1       

6.2.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13988


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5406
---------------------------- ------
Clock To Out Delay            13988

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__197/I                                                                Odrv4                               0      1127               RISE  1       
I__197/O                                                                Odrv4                               351    1478               RISE  1       
I__198/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__198/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__199/I                                                                LocalMux                            0      1765               RISE  1       
I__199/O                                                                LocalMux                            330    2095               RISE  1       
I__200/I                                                                IoInMux                             0      2095               RISE  1       
I__200/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__201/I                                                                Odrv12                              0      4978               RISE  1       
I__201/O                                                                Odrv12                              491    5469               RISE  1       
I__202/I                                                                Sp12to4                             0      5469               RISE  1       
I__202/O                                                                Sp12to4                             428    5896               RISE  1       
I__203/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__203/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__204/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__204/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__205/I                                                                LocalMux                            0      6373               RISE  1       
I__205/O                                                                LocalMux                            330    6703               RISE  1       
I__206/I                                                                IoInMux                             0      6703               RISE  1       
I__206/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__841/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__841/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__842/I                                                                GlobalMux                           0      7580               RISE  1       
I__842/O                                                                GlobalMux                           154    7734               RISE  1       
I__846/I                                                                ClkMux                              0      7734               RISE  1       
I__846/O                                                                ClkMux                              309    8042               RISE  1       
VSync_1_LC_8_5_1/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_8_5_1/lcout           LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__320/I                         Odrv12                     0      8582               RISE  1       
I__320/O                         Odrv12                     491    9073               RISE  1       
I__322/I                         LocalMux                   0      9073               RISE  1       
I__322/O                         LocalMux                   330    9403               RISE  1       
I__324/I                         IoInMux                    0      9403               RISE  1       
I__324/O                         IoInMux                    259    9663               RISE  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9663               RISE  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   11900              FALL  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      11900              FALL  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   13988              FALL  1       
VSync                            SimpleVGA                  0      13988              FALL  1       

6.2.6::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14942


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              6360
---------------------------- ------
Clock To Out Delay            14942

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__197/I                                                                Odrv4                               0      1127               RISE  1       
I__197/O                                                                Odrv4                               351    1478               RISE  1       
I__198/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__198/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__199/I                                                                LocalMux                            0      1765               RISE  1       
I__199/O                                                                LocalMux                            330    2095               RISE  1       
I__200/I                                                                IoInMux                             0      2095               RISE  1       
I__200/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__201/I                                                                Odrv12                              0      4978               RISE  1       
I__201/O                                                                Odrv12                              491    5469               RISE  1       
I__202/I                                                                Sp12to4                             0      5469               RISE  1       
I__202/O                                                                Sp12to4                             428    5896               RISE  1       
I__203/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__203/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__204/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__204/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__205/I                                                                LocalMux                            0      6373               RISE  1       
I__205/O                                                                LocalMux                            330    6703               RISE  1       
I__206/I                                                                IoInMux                             0      6703               RISE  1       
I__206/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__841/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__841/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__842/I                                                                GlobalMux                           0      7580               RISE  1       
I__842/O                                                                GlobalMux                           154    7734               RISE  1       
I__846/I                                                                ClkMux                              0      7734               RISE  1       
I__846/O                                                                ClkMux                              309    8042               RISE  1       
VSync_1_LC_8_5_1/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_8_5_1/lcout                LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__321/I                              Odrv12                     0      8582               FALL  1       
I__321/O                              Odrv12                     540    9123               FALL  1       
I__323/I                              Sp12to4                    0      9123               FALL  1       
I__323/O                              Sp12to4                    449    9571               FALL  1       
I__325/I                              Span4Mux_s1_v              0      9571               FALL  1       
I__325/O                              Span4Mux_s1_v              196    9768               FALL  1       
I__326/I                              IoSpan4Mux                 0      9768               FALL  1       
I__326/O                              IoSpan4Mux                 323    10090              FALL  1       
I__327/I                              LocalMux                   0      10090              FALL  1       
I__327/O                              LocalMux                   309    10399              FALL  1       
I__328/I                              IoInMux                    0      10399              FALL  1       
I__328/O                              IoInMux                    217    10616              FALL  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10616              FALL  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2237   12854              FALL  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12854              FALL  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     2088   14942              FALL  1       
VSyncDebug                            SimpleVGA                  0      14942              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: HSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13568


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay            13568

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__197/I                                                                Odrv4                               0      1127               RISE  1       
I__197/O                                                                Odrv4                               351    1478               RISE  1       
I__198/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__198/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__199/I                                                                LocalMux                            0      1765               RISE  1       
I__199/O                                                                LocalMux                            330    2095               RISE  1       
I__200/I                                                                IoInMux                             0      2095               RISE  1       
I__200/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__201/I                                                                Odrv12                              0      4978               RISE  1       
I__201/O                                                                Odrv12                              491    5469               RISE  1       
I__202/I                                                                Sp12to4                             0      5469               RISE  1       
I__202/O                                                                Sp12to4                             428    5896               RISE  1       
I__203/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__203/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__204/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__204/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__205/I                                                                LocalMux                            0      6373               RISE  1       
I__205/O                                                                LocalMux                            330    6703               RISE  1       
I__206/I                                                                IoInMux                             0      6703               RISE  1       
I__206/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__841/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__841/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__842/I                                                                GlobalMux                           0      7580               RISE  1       
I__842/O                                                                GlobalMux                           154    7734               RISE  1       
I__849/I                                                                ClkMux                              0      7734               RISE  1       
I__849/O                                                                ClkMux                              309    8042               RISE  1       
HSync_1_LC_9_4_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_9_4_7/lcout           LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__668/I                         Odrv12                     0      8582               FALL  1       
I__668/O                         Odrv12                     540    9123               FALL  1       
I__670/I                         LocalMux                   0      9123               FALL  1       
I__670/O                         LocalMux                   309    9431               FALL  1       
I__672/I                         IoInMux                    0      9431               FALL  1       
I__672/O                         IoInMux                    217    9649               FALL  1       
HSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9649               FALL  1       
HSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11654              RISE  1       
HSync_obuf_iopad/DIN             IO_PAD                     0      11654              RISE  1       
HSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13568              RISE  1       
HSync                            SimpleVGA                  0      13568              RISE  1       

6.5.2::Path details for port: HSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : HSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14789


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              6207
---------------------------- ------
Clock To Out Delay            14789

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__197/I                                                                Odrv4                               0      1127               RISE  1       
I__197/O                                                                Odrv4                               351    1478               RISE  1       
I__198/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__198/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__199/I                                                                LocalMux                            0      1765               RISE  1       
I__199/O                                                                LocalMux                            330    2095               RISE  1       
I__200/I                                                                IoInMux                             0      2095               RISE  1       
I__200/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__201/I                                                                Odrv12                              0      4978               RISE  1       
I__201/O                                                                Odrv12                              491    5469               RISE  1       
I__202/I                                                                Sp12to4                             0      5469               RISE  1       
I__202/O                                                                Sp12to4                             428    5896               RISE  1       
I__203/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__203/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__204/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__204/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__205/I                                                                LocalMux                            0      6373               RISE  1       
I__205/O                                                                LocalMux                            330    6703               RISE  1       
I__206/I                                                                IoInMux                             0      6703               RISE  1       
I__206/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__841/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__841/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__842/I                                                                GlobalMux                           0      7580               RISE  1       
I__842/O                                                                GlobalMux                           154    7734               RISE  1       
I__849/I                                                                ClkMux                              0      7734               RISE  1       
I__849/O                                                                ClkMux                              309    8042               RISE  1       
HSync_1_LC_9_4_7/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
HSync_1_LC_9_4_7/lcout                LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__669/I                              Odrv12                     0      8582               RISE  1       
I__669/O                              Odrv12                     491    9073               RISE  1       
I__671/I                              Span12Mux_v                0      9073               RISE  1       
I__671/O                              Span12Mux_v                491    9564               RISE  1       
I__673/I                              Sp12to4                    0      9564               RISE  1       
I__673/O                              Sp12to4                    428    9992               RISE  1       
I__674/I                              IoSpan4Mux                 0      9992               RISE  1       
I__674/O                              IoSpan4Mux                 288    10280              RISE  1       
I__675/I                              LocalMux                   0      10280              RISE  1       
I__675/O                              LocalMux                   330    10609              RISE  1       
I__676/I                              IoInMux                    0      10609              RISE  1       
I__676/O                              IoInMux                    259    10869              RISE  1       
HSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10869              RISE  1       
HSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12875              RISE  1       
HSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12875              RISE  1       
HSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14789              RISE  1       
HSyncDebug                            SimpleVGA                  0      14789              RISE  1       

6.5.3::Path details for port: Pixel     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Pixel
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13975


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5393
---------------------------- ------
Clock To Out Delay            13975

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__197/I                                                                Odrv4                               0      1127               RISE  1       
I__197/O                                                                Odrv4                               351    1478               RISE  1       
I__198/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__198/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__199/I                                                                LocalMux                            0      1765               RISE  1       
I__199/O                                                                LocalMux                            330    2095               RISE  1       
I__200/I                                                                IoInMux                             0      2095               RISE  1       
I__200/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__201/I                                                                Odrv12                              0      4978               RISE  1       
I__201/O                                                                Odrv12                              491    5469               RISE  1       
I__202/I                                                                Sp12to4                             0      5469               RISE  1       
I__202/O                                                                Sp12to4                             428    5896               RISE  1       
I__203/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__203/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__204/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__204/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__205/I                                                                LocalMux                            0      6373               RISE  1       
I__205/O                                                                LocalMux                            330    6703               RISE  1       
I__206/I                                                                IoInMux                             0      6703               RISE  1       
I__206/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__841/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__841/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__842/I                                                                GlobalMux                           0      7580               RISE  1       
I__842/O                                                                GlobalMux                           154    7734               RISE  1       
I__850/I                                                                ClkMux                              0      7734               RISE  1       
I__850/O                                                                ClkMux                              309    8042               RISE  1       
Pixel_1_LC_11_3_2/clk                                                   LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_11_3_2/lcout          LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__851/I                         Odrv4                      0      8582               FALL  1       
I__851/O                         Odrv4                      372    8954               FALL  1       
I__853/I                         Span4Mux_s2_v              0      8954               FALL  1       
I__853/O                         Span4Mux_s2_v              252    9207               FALL  1       
I__855/I                         IoSpan4Mux                 0      9207               FALL  1       
I__855/O                         IoSpan4Mux                 323    9529               FALL  1       
I__857/I                         LocalMux                   0      9529               FALL  1       
I__857/O                         LocalMux                   309    9838               FALL  1       
I__859/I                         IoInMux                    0      9838               FALL  1       
I__859/O                         IoInMux                    217    10055              FALL  1       
Pixel_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10055              FALL  1       
Pixel_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12061              RISE  1       
Pixel_obuf_iopad/DIN             IO_PAD                     0      12061              RISE  1       
Pixel_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13975              RISE  1       
Pixel                            SimpleVGA                  0      13975              RISE  1       

6.5.4::Path details for port: PixelDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : PixelDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14396


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5814
---------------------------- ------
Clock To Out Delay            14396

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__197/I                                                                Odrv4                               0      1127               RISE  1       
I__197/O                                                                Odrv4                               351    1478               RISE  1       
I__198/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__198/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__199/I                                                                LocalMux                            0      1765               RISE  1       
I__199/O                                                                LocalMux                            330    2095               RISE  1       
I__200/I                                                                IoInMux                             0      2095               RISE  1       
I__200/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__201/I                                                                Odrv12                              0      4978               RISE  1       
I__201/O                                                                Odrv12                              491    5469               RISE  1       
I__202/I                                                                Sp12to4                             0      5469               RISE  1       
I__202/O                                                                Sp12to4                             428    5896               RISE  1       
I__203/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__203/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__204/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__204/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__205/I                                                                LocalMux                            0      6373               RISE  1       
I__205/O                                                                LocalMux                            330    6703               RISE  1       
I__206/I                                                                IoInMux                             0      6703               RISE  1       
I__206/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__841/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__841/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__842/I                                                                GlobalMux                           0      7580               RISE  1       
I__842/O                                                                GlobalMux                           154    7734               RISE  1       
I__850/I                                                                ClkMux                              0      7734               RISE  1       
I__850/O                                                                ClkMux                              309    8042               RISE  1       
Pixel_1_LC_11_3_2/clk                                                   LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
Pixel_1_LC_11_3_2/lcout               LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__852/I                              Odrv4                      0      8582               FALL  1       
I__852/O                              Odrv4                      372    8954               FALL  1       
I__854/I                              Span4Mux_v                 0      8954               FALL  1       
I__854/O                              Span4Mux_v                 372    9326               FALL  1       
I__856/I                              Span4Mux_v                 0      9326               FALL  1       
I__856/O                              Span4Mux_v                 372    9698               FALL  1       
I__858/I                              Span4Mux_s2_v              0      9698               FALL  1       
I__858/O                              Span4Mux_s2_v              252    9950               FALL  1       
I__860/I                              LocalMux                   0      9950               FALL  1       
I__860/O                              LocalMux                   309    10259              FALL  1       
I__861/I                              IoInMux                    0      10259              FALL  1       
I__861/O                              IoInMux                    217    10476              FALL  1       
PixelDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10476              FALL  1       
PixelDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12482              RISE  1       
PixelDebug_obuf_iopad/DIN             IO_PAD                     0      12482              RISE  1       
PixelDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14396              RISE  1       
PixelDebug                            SimpleVGA                  0      14396              RISE  1       

6.5.5::Path details for port: VSync     
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSync
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 13568


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              4986
---------------------------- ------
Clock To Out Delay            13568

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__197/I                                                                Odrv4                               0      1127               RISE  1       
I__197/O                                                                Odrv4                               351    1478               RISE  1       
I__198/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__198/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__199/I                                                                LocalMux                            0      1765               RISE  1       
I__199/O                                                                LocalMux                            330    2095               RISE  1       
I__200/I                                                                IoInMux                             0      2095               RISE  1       
I__200/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__201/I                                                                Odrv12                              0      4978               RISE  1       
I__201/O                                                                Odrv12                              491    5469               RISE  1       
I__202/I                                                                Sp12to4                             0      5469               RISE  1       
I__202/O                                                                Sp12to4                             428    5896               RISE  1       
I__203/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__203/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__204/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__204/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__205/I                                                                LocalMux                            0      6373               RISE  1       
I__205/O                                                                LocalMux                            330    6703               RISE  1       
I__206/I                                                                IoInMux                             0      6703               RISE  1       
I__206/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__841/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__841/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__842/I                                                                GlobalMux                           0      7580               RISE  1       
I__842/O                                                                GlobalMux                           154    7734               RISE  1       
I__846/I                                                                ClkMux                              0      7734               RISE  1       
I__846/O                                                                ClkMux                              309    8042               RISE  1       
VSync_1_LC_8_5_1/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                         model name                 delay  cummulative delay  edge  Fanout  
-------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_8_5_1/lcout           LogicCell40_SEQ_MODE_1000  540    8582               FALL  2       
I__320/I                         Odrv12                     0      8582               FALL  1       
I__320/O                         Odrv12                     540    9123               FALL  1       
I__322/I                         LocalMux                   0      9123               FALL  1       
I__322/O                         LocalMux                   309    9431               FALL  1       
I__324/I                         IoInMux                    0      9431               FALL  1       
I__324/O                         IoInMux                    217    9649               FALL  1       
VSync_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      9649               FALL  1       
VSync_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   11654              RISE  1       
VSync_obuf_iopad/DIN             IO_PAD                     0      11654              RISE  1       
VSync_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   13568              RISE  1       
VSync                            SimpleVGA                  0      13568              RISE  1       

6.5.6::Path details for port: VSyncDebug
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : VSyncDebug
Clock Port         : Clock12MHz
Clock Reference    : Clock50MHz.PLL_inst/PLLOUTCORE:R
Clock to Out Delay : 14501


Launch Clock Path Delay        8042
+ Clock To Q Delay              540
+ Data Path Delay              5919
---------------------------- ------
Clock To Out Delay            14501

Launch Clock Path
pin name                                                                model name                          delay  cummulative delay  edge  Fanout  
----------------------------------------------------------------------  ----------------------------------  -----  -----------------  ----  ------  
Clock12MHz                                                              SimpleVGA                           0      0                  RISE  1       
Clock12MHz_ibuf_iopad/PACKAGEPIN:in                                     IO_PAD                              0      0                  RISE  1       
Clock12MHz_ibuf_iopad/DOUT                                              IO_PAD                              510    510                RISE  1       
Clock12MHz_ibuf_preio/PADIN                                             PRE_IO_PIN_TYPE_000001              0      510                RISE  1       
Clock12MHz_ibuf_preio/DIN0                                              PRE_IO_PIN_TYPE_000001              617    1127               RISE  1       
I__197/I                                                                Odrv4                               0      1127               RISE  1       
I__197/O                                                                Odrv4                               351    1478               RISE  1       
I__198/I                                                                IoSpan4Mux                          0      1478               RISE  1       
I__198/O                                                                IoSpan4Mux                          288    1765               RISE  1       
I__199/I                                                                LocalMux                            0      1765               RISE  1       
I__199/O                                                                LocalMux                            330    2095               RISE  1       
I__200/I                                                                IoInMux                             0      2095               RISE  1       
I__200/O                                                                IoInMux                             259    2355               RISE  1       
Clock50MHz.PLL_inst/REFERENCECLK                                        SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      2355               RISE  1       
Clock50MHz.PLL_inst/PLLOUTCORE                                          SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  2623   4978                             
Clock50MHz.PLL_inst/PLLOUTCORE (TOTAL_ADJUSTMENTS)                      SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      4978               RISE  1       
--Clock50MHz.PLL_inst/PLLOUTCORE (PLL Relative Delay Adjustment Delay)  SB_PLL40_CORE_FEEDBACK_PATH_SIMPLE  0      N/A                              
I__201/I                                                                Odrv12                              0      4978               RISE  1       
I__201/O                                                                Odrv12                              491    5469               RISE  1       
I__202/I                                                                Sp12to4                             0      5469               RISE  1       
I__202/O                                                                Sp12to4                             428    5896               RISE  1       
I__203/I                                                                Span4Mux_h                          0      5896               RISE  1       
I__203/O                                                                Span4Mux_h                          302    6198               RISE  1       
I__204/I                                                                Span4Mux_s1_h                       0      6198               RISE  1       
I__204/O                                                                Span4Mux_s1_h                       175    6373               RISE  1       
I__205/I                                                                LocalMux                            0      6373               RISE  1       
I__205/O                                                                LocalMux                            330    6703               RISE  1       
I__206/I                                                                IoInMux                             0      6703               RISE  1       
I__206/O                                                                IoInMux                             259    6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/USERSIGNALTOGLOBALBUFFER    ICE_GB                              0      6962               RISE  1       
Clock50MHz.PLLOUTCORE_derived_clock_RNI49H9/GLOBALBUFFEROUTPUT          ICE_GB                              617    7580               RISE  24      
I__841/I                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__841/O                                                                gio2CtrlBuf                         0      7580               RISE  1       
I__842/I                                                                GlobalMux                           0      7580               RISE  1       
I__842/O                                                                GlobalMux                           154    7734               RISE  1       
I__846/I                                                                ClkMux                              0      7734               RISE  1       
I__846/O                                                                ClkMux                              309    8042               RISE  1       
VSync_1_LC_8_5_1/clk                                                    LogicCell40_SEQ_MODE_1000           0      8042               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
VSync_1_LC_8_5_1/lcout                LogicCell40_SEQ_MODE_1000  540    8582               RISE  2       
I__321/I                              Odrv12                     0      8582               RISE  1       
I__321/O                              Odrv12                     491    9073               RISE  1       
I__323/I                              Sp12to4                    0      9073               RISE  1       
I__323/O                              Sp12to4                    428    9501               RISE  1       
I__325/I                              Span4Mux_s1_v              0      9501               RISE  1       
I__325/O                              Span4Mux_s1_v              203    9705               RISE  1       
I__326/I                              IoSpan4Mux                 0      9705               RISE  1       
I__326/O                              IoSpan4Mux                 288    9992               RISE  1       
I__327/I                              LocalMux                   0      9992               RISE  1       
I__327/O                              LocalMux                   330    10322              RISE  1       
I__328/I                              IoInMux                    0      10322              RISE  1       
I__328/O                              IoInMux                    259    10581              RISE  1       
VSyncDebug_obuf_preio/DOUT0           PRE_IO_PIN_TYPE_011001     0      10581              RISE  1       
VSyncDebug_obuf_preio/PADOUT          PRE_IO_PIN_TYPE_011001     2006   12587              RISE  1       
VSyncDebug_obuf_iopad/DIN             IO_PAD                     0      12587              RISE  1       
VSyncDebug_obuf_iopad/PACKAGEPIN:out  IO_PAD                     1914   14501              RISE  1       
VSyncDebug                            SimpleVGA                  0      14501              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

