Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Oct  3 12:48:45 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Controller_timing_summary_routed.rpt -pb Controller_timing_summary_routed.pb -rpx Controller_timing_summary_routed.rpx -warn_on_violation
| Design       : Controller
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     26.867        0.000                      0                  567        0.146        0.000                      0                  567        3.000        0.000                       0                    69  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)       Period(ns)      Frequency(MHz)
-----                      ------------       ----------      --------------
CLK100MHZ                  {0.000 5.000}      10.000          100.000         
  PixelClk_ClockingWizard  {0.000 19.863}     39.725          25.173          
  clkfbout_ClockingWizard  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                    3.000        0.000                       0                     1  
  PixelClk_ClockingWizard       26.867        0.000                      0                  567        0.146        0.000                      0                  567       19.363        0.000                       0                    65  
  clkfbout_ClockingWizard                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  PixelClk_ClockingWizard
  To Clock:  PixelClk_ClockingWizard

Setup :            0  Failing Endpoints,  Worst Slack       26.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.146ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.867ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        12.177ns  (logic 5.317ns (43.664%)  route 6.860ns (56.336%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.236 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.685    -0.855    VSync/CLK
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        FDRE (Prop_fdre_C_Q)         0.518    -0.337 f  VSync/VCounter_reg[6]/Q
                         net (fo=8, routed)           1.055     0.718    VSync/VCounter_reg__0[6]
    SLICE_X78Y126        LUT4 (Prop_lut4_I1_O)        0.146     0.864 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.436     1.300    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I5_O)        0.328     1.628 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.880     2.508    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y126        LUT2 (Prop_lut2_I1_O)        0.153     2.661 r  VSync/addrb0_i_4/O
                         net (fo=1, routed)           0.381     3.042    yPos[5]
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      4.048     7.090 f  addrb0/P[15]
                         net (fo=39, routed)          3.215    10.305    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[15]
    SLICE_X70Y111        LUT5 (Prop_lut5_I4_O)        0.124    10.429 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_gate_23_LOPT_REMAP/O
                         net (fo=1, routed)           0.893    11.322    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ENBWREN_cooolgate_en_sig_15
    RAMB36_X1Y21         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.531    38.236    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X1Y21         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.795    
                         clock uncertainty           -0.164    38.632    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.189    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.189    
                         arrival time                         -11.322    
  -------------------------------------------------------------------
                         slack                                 26.867    

Slack (MET) :             26.969ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        11.992ns  (logic 5.193ns (43.304%)  route 6.799ns (56.696%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.086ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.501ns = ( 38.225 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.685    -0.855    VSync/CLK
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        FDRE (Prop_fdre_C_Q)         0.518    -0.337 f  VSync/VCounter_reg[6]/Q
                         net (fo=8, routed)           1.055     0.718    VSync/VCounter_reg__0[6]
    SLICE_X78Y126        LUT4 (Prop_lut4_I1_O)        0.146     0.864 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.436     1.300    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I5_O)        0.328     1.628 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.880     2.508    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y126        LUT2 (Prop_lut2_I1_O)        0.153     2.661 r  VSync/addrb0_i_4/O
                         net (fo=1, routed)           0.381     3.042    yPos[5]
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      4.048     7.090 r  addrb0/P[15]
                         net (fo=39, routed)          4.047    11.137    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y24         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.520    38.225    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y24         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.784    
                         clock uncertainty           -0.164    38.621    
    RAMB36_X1Y24         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.106    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.106    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                 26.969    

Slack (MET) :             26.991ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        11.929ns  (logic 5.193ns (43.532%)  route 6.736ns (56.468%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.236 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.685    -0.855    VSync/CLK
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        FDRE (Prop_fdre_C_Q)         0.518    -0.337 f  VSync/VCounter_reg[6]/Q
                         net (fo=8, routed)           1.055     0.718    VSync/VCounter_reg__0[6]
    SLICE_X78Y126        LUT4 (Prop_lut4_I1_O)        0.146     0.864 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.436     1.300    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I5_O)        0.328     1.628 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.880     2.508    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y126        LUT2 (Prop_lut2_I1_O)        0.153     2.661 r  VSync/addrb0_i_4/O
                         net (fo=1, routed)           0.381     3.042    yPos[5]
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_A[5]_P[3])
                                                      4.048     7.090 r  addrb0/P[3]
                         net (fo=29, routed)          3.984    11.074    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[3]
    RAMB36_X1Y21         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.531    38.236    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X1Y21         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.795    
                         clock uncertainty           -0.164    38.632    
    RAMB36_X1Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.066    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.066    
                         arrival time                         -11.074    
  -------------------------------------------------------------------
                         slack                                 26.991    

Slack (MET) :             27.149ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        11.987ns  (logic 5.317ns (44.356%)  route 6.670ns (55.644%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.398ns = ( 38.328 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.685    -0.855    VSync/CLK
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        FDRE (Prop_fdre_C_Q)         0.518    -0.337 f  VSync/VCounter_reg[6]/Q
                         net (fo=8, routed)           1.055     0.718    VSync/VCounter_reg__0[6]
    SLICE_X78Y126        LUT4 (Prop_lut4_I1_O)        0.146     0.864 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.436     1.300    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I5_O)        0.328     1.628 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.880     2.508    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y126        LUT2 (Prop_lut2_I1_O)        0.153     2.661 r  VSync/addrb0_i_4/O
                         net (fo=1, routed)           0.381     3.042    yPos[5]
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_A[5]_P[16])
                                                      4.048     7.090 f  addrb0/P[16]
                         net (fo=19, routed)          1.908     8.998    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X72Y125        LUT3 (Prop_lut3_I0_O)        0.124     9.122 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=4, routed)           2.010    11.132    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ENB
    RAMB36_X3Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.623    38.328    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clkb
    RAMB36_X3Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.887    
                         clock uncertainty           -0.164    38.724    
    RAMB36_X3Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.281    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.281    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                 27.149    

Slack (MET) :             27.172ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        11.834ns  (logic 5.193ns (43.884%)  route 6.641ns (56.116%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.405ns = ( 38.321 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.685    -0.855    VSync/CLK
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        FDRE (Prop_fdre_C_Q)         0.518    -0.337 f  VSync/VCounter_reg[6]/Q
                         net (fo=8, routed)           1.055     0.718    VSync/VCounter_reg__0[6]
    SLICE_X78Y126        LUT4 (Prop_lut4_I1_O)        0.146     0.864 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.436     1.300    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I5_O)        0.328     1.628 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.880     2.508    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y126        LUT2 (Prop_lut2_I1_O)        0.153     2.661 r  VSync/addrb0_i_4/O
                         net (fo=1, routed)           0.381     3.042    yPos[5]
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_A[5]_P[3])
                                                      4.048     7.090 r  addrb0/P[3]
                         net (fo=29, routed)          3.888    10.978    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y20         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.616    38.321    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X2Y20         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.880    
                         clock uncertainty           -0.164    38.717    
    RAMB36_X2Y20         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.151    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.151    
                         arrival time                         -10.978    
  -------------------------------------------------------------------
                         slack                                 27.172    

Slack (MET) :             27.321ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        11.644ns  (logic 5.193ns (44.597%)  route 6.451ns (55.403%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.496ns = ( 38.230 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.685    -0.855    VSync/CLK
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        FDRE (Prop_fdre_C_Q)         0.518    -0.337 f  VSync/VCounter_reg[6]/Q
                         net (fo=8, routed)           1.055     0.718    VSync/VCounter_reg__0[6]
    SLICE_X78Y126        LUT4 (Prop_lut4_I1_O)        0.146     0.864 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.436     1.300    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I5_O)        0.328     1.628 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.880     2.508    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y126        LUT2 (Prop_lut2_I1_O)        0.153     2.661 r  VSync/addrb0_i_4/O
                         net (fo=1, routed)           0.381     3.042    yPos[5]
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_A[5]_P[15])
                                                      4.048     7.090 r  addrb0/P[15]
                         net (fo=39, routed)          3.699    10.789    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[15]
    RAMB36_X1Y23         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.525    38.230    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y23         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
                         clock pessimism              0.560    38.789    
                         clock uncertainty           -0.164    38.626    
    RAMB36_X1Y23         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515    38.111    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         38.111    
                         arrival time                         -10.789    
  -------------------------------------------------------------------
                         slack                                 27.321    

Slack (MET) :             27.327ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        11.591ns  (logic 5.193ns (44.801%)  route 6.398ns (55.199%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.492ns = ( 38.234 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.685    -0.855    VSync/CLK
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        FDRE (Prop_fdre_C_Q)         0.518    -0.337 f  VSync/VCounter_reg[6]/Q
                         net (fo=8, routed)           1.055     0.718    VSync/VCounter_reg__0[6]
    SLICE_X78Y126        LUT4 (Prop_lut4_I1_O)        0.146     0.864 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.436     1.300    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I5_O)        0.328     1.628 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.880     2.508    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y126        LUT2 (Prop_lut2_I1_O)        0.153     2.661 r  VSync/addrb0_i_4/O
                         net (fo=1, routed)           0.381     3.042    yPos[5]
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_A[5]_P[3])
                                                      4.048     7.090 r  addrb0/P[3]
                         net (fo=29, routed)          3.646    10.736    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/addrb[3]
    RAMB36_X1Y22         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.529    38.234    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X1Y22         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.793    
                         clock uncertainty           -0.164    38.630    
    RAMB36_X1Y22         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.064    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.064    
                         arrival time                         -10.736    
  -------------------------------------------------------------------
                         slack                                 27.327    

Slack (MET) :             27.328ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        11.593ns  (logic 5.193ns (44.796%)  route 6.400ns (55.204%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 38.236 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.685    -0.855    VSync/CLK
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        FDRE (Prop_fdre_C_Q)         0.518    -0.337 f  VSync/VCounter_reg[6]/Q
                         net (fo=8, routed)           1.055     0.718    VSync/VCounter_reg__0[6]
    SLICE_X78Y126        LUT4 (Prop_lut4_I1_O)        0.146     0.864 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.436     1.300    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I5_O)        0.328     1.628 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.880     2.508    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y126        LUT2 (Prop_lut2_I1_O)        0.153     2.661 r  VSync/addrb0_i_4/O
                         net (fo=1, routed)           0.381     3.042    yPos[5]
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_A[5]_P[3])
                                                      4.048     7.090 r  addrb0/P[3]
                         net (fo=29, routed)          3.647    10.737    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addrb[3]
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.531    38.236    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clkb
    RAMB36_X1Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.560    38.795    
                         clock uncertainty           -0.164    38.632    
    RAMB36_X1Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.066    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         38.066    
                         arrival time                         -10.737    
  -------------------------------------------------------------------
                         slack                                 27.328    

Slack (MET) :             27.487ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        11.640ns  (logic 5.317ns (45.677%)  route 6.323ns (54.323%))
  Logic Levels:           5  (DSP48E1=1 LUT2=1 LUT3=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.320 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.685    -0.855    VSync/CLK
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        FDRE (Prop_fdre_C_Q)         0.518    -0.337 f  VSync/VCounter_reg[6]/Q
                         net (fo=8, routed)           1.055     0.718    VSync/VCounter_reg__0[6]
    SLICE_X78Y126        LUT4 (Prop_lut4_I1_O)        0.146     0.864 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.436     1.300    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I5_O)        0.328     1.628 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.880     2.508    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y126        LUT2 (Prop_lut2_I1_O)        0.153     2.661 r  VSync/addrb0_i_4/O
                         net (fo=1, routed)           0.381     3.042    yPos[5]
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_A[5]_P[16])
                                                      4.048     7.090 f  addrb0/P[16]
                         net (fo=19, routed)          1.908     8.998    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/addrb[16]
    SLICE_X72Y125        LUT3 (Prop_lut3_I0_O)        0.124     9.122 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ram_enb/O
                         net (fo=4, routed)           1.663    10.785    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/ENB
    RAMB36_X2Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.615    38.320    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clkb
    RAMB36_X2Y29         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.879    
                         clock uncertainty           -0.164    38.716    
    RAMB36_X2Y29         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    38.273    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.273    
                         arrival time                         -10.785    
  -------------------------------------------------------------------
                         slack                                 27.487    

Slack (MET) :             27.509ns  (required time - arrival time)
  Source:                 VSync/VCounter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (PixelClk_ClockingWizard rise@39.725ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        11.496ns  (logic 5.193ns (45.174%)  route 6.303ns (54.826%))
  Logic Levels:           4  (DSP48E1=1 LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.406ns = ( 38.320 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.855ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.685    -0.855    VSync/CLK
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        FDRE (Prop_fdre_C_Q)         0.518    -0.337 f  VSync/VCounter_reg[6]/Q
                         net (fo=8, routed)           1.055     0.718    VSync/VCounter_reg__0[6]
    SLICE_X78Y126        LUT4 (Prop_lut4_I1_O)        0.146     0.864 f  VSync/VGA_R_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.436     1.300    VSync/VGA_R_OBUF[3]_inst_i_5_n_0
    SLICE_X78Y125        LUT6 (Prop_lut6_I5_O)        0.328     1.628 f  VSync/VGA_R_OBUF[3]_inst_i_2/O
                         net (fo=12, routed)          0.880     2.508    VSync/VGA_R_OBUF[3]_inst_i_2_n_0
    SLICE_X78Y126        LUT2 (Prop_lut2_I1_O)        0.153     2.661 r  VSync/addrb0_i_4/O
                         net (fo=1, routed)           0.381     3.042    yPos[5]
    DSP48_X2Y50          DSP48E1 (Prop_dsp48e1_A[5]_P[3])
                                                      4.048     7.090 r  addrb0/P[3]
                         net (fo=29, routed)          3.550    10.640    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/addrb[3]
    RAMB36_X2Y21         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    39.725    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          1.615    38.320    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/clkb
    RAMB36_X2Y21         RAMB36E1                                     r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
                         clock pessimism              0.560    38.879    
                         clock uncertainty           -0.164    38.716    
    RAMB36_X2Y21         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566    38.150    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         38.150    
                         arrival time                         -10.640    
  -------------------------------------------------------------------
                         slack                                 27.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.189ns (64.673%)  route 0.103ns (35.327%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.581    -0.583    VSync/CLK
    SLICE_X79Y124        FDRE                                         r  VSync/VCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.442 r  VSync/VCounter_reg[3]/Q
                         net (fo=8, routed)           0.103    -0.339    VSync/VCounter_reg__0[3]
    SLICE_X78Y124        LUT5 (Prop_lut5_I2_O)        0.048    -0.291 r  VSync/VCounter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    VSync/VCounter[4]_i_1_n_0
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.850    -0.823    VSync/CLK
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[4]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X78Y124        FDRE (Hold_fdre_C_D)         0.133    -0.437    VSync/VCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.781%)  route 0.147ns (44.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.824ns
    Source Clock Delay      (SCD):    -0.585ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.579    -0.585    VSync/HS/CLK
    SLICE_X77Y126        FDRE                                         r  VSync/HS/HCounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X77Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.444 r  VSync/HS/HCounter_reg[0]/Q
                         net (fo=11, routed)          0.147    -0.297    VSync/HS/HCounter_reg__0[0]
    SLICE_X76Y126        LUT6 (Prop_lut6_I3_O)        0.045    -0.252 r  VSync/HS/HCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.252    VSync/HS/p_0_in[5]
    SLICE_X76Y126        FDRE                                         r  VSync/HS/HCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.849    -0.824    VSync/HS/CLK
    SLICE_X76Y126        FDRE                                         r  VSync/HS/HCounter_reg[5]/C
                         clock pessimism              0.252    -0.572    
    SLICE_X76Y126        FDRE (Hold_fdre_C_D)         0.121    -0.451    VSync/HS/HCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.451    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.227ns (69.605%)  route 0.099ns (30.395%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.582    -0.582    VSync/CLK
    SLICE_X79Y126        FDRE                                         r  VSync/VCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_fdre_C_Q)         0.128    -0.454 r  VSync/VCounter_reg[2]/Q
                         net (fo=9, routed)           0.099    -0.355    VSync/VCounter_reg__0[2]
    SLICE_X79Y126        LUT6 (Prop_lut6_I0_O)        0.099    -0.256 r  VSync/VCounter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.256    VSync/p_0_in__0[5]
    SLICE_X79Y126        FDRE                                         r  VSync/VCounter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.850    -0.822    VSync/CLK
    SLICE_X79Y126        FDRE                                         r  VSync/VCounter_reg[5]/C
                         clock pessimism              0.240    -0.582    
    SLICE_X79Y126        FDRE (Hold_fdre_C_D)         0.092    -0.490    VSync/VCounter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.490    
                         arrival time                          -0.256    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.164ns (47.786%)  route 0.179ns (52.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555    -0.609    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y131        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=3, routed)           0.179    -0.266    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X68Y131        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.825    -0.848    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y131        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X68Y131        FDRE (Hold_fdre_C_D)         0.070    -0.503    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.266    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.164ns (45.861%)  route 0.194ns (54.139%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.555    -0.609    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X66Y131        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y131        FDRE (Prop_fdre_C_Q)         0.164    -0.445 r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=6, routed)           0.194    -0.252    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X68Y131        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.825    -0.848    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X68Y131        FDRE                                         r  vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism              0.275    -0.573    
    SLICE_X68Y131        FDRE (Hold_fdre_C_D)         0.066    -0.507    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.252    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 VSync/HS/HCounter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/HS/HCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.246ns (62.230%)  route 0.149ns (37.770%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.825ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.578    -0.586    VSync/HS/CLK
    SLICE_X76Y125        FDRE                                         r  VSync/HS/HCounter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y125        FDRE (Prop_fdre_C_Q)         0.148    -0.438 r  VSync/HS/HCounter_reg[8]/Q
                         net (fo=9, routed)           0.149    -0.289    VSync/HS/HCounter_reg__0[8]
    SLICE_X76Y125        LUT6 (Prop_lut6_I5_O)        0.098    -0.191 r  VSync/HS/HCounter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.191    VSync/HS/p_0_in[9]
    SLICE_X76Y125        FDRE                                         r  VSync/HS/HCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.848    -0.825    VSync/HS/CLK
    SLICE_X76Y125        FDRE                                         r  VSync/HS/HCounter_reg[9]/C
                         clock pessimism              0.239    -0.586    
    SLICE_X76Y125        FDRE (Hold_fdre_C_D)         0.121    -0.465    VSync/HS/HCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.231ns (56.190%)  route 0.180ns (43.810%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.581    -0.583    VSync/CLK
    SLICE_X79Y124        FDRE                                         r  VSync/VCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y124        FDRE (Prop_fdre_C_Q)         0.141    -0.442 f  VSync/VCounter_reg[3]/Q
                         net (fo=8, routed)           0.103    -0.339    VSync/VCounter_reg__0[3]
    SLICE_X78Y124        LUT5 (Prop_lut5_I1_O)        0.045    -0.294 r  VSync/VCounter[9]_i_5/O
                         net (fo=4, routed)           0.077    -0.217    VSync/VCounter[9]_i_5_n_0
    SLICE_X78Y124        LUT3 (Prop_lut3_I1_O)        0.045    -0.172 r  VSync/VCounter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.172    VSync/p_0_in__0[6]
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.850    -0.823    VSync/CLK
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[6]/C
                         clock pessimism              0.253    -0.570    
    SLICE_X78Y124        FDRE (Hold_fdre_C_D)         0.121    -0.449    VSync/VCounter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.328%)  route 0.223ns (51.672%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.583ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.581    -0.583    VSync/CLK
    SLICE_X78Y124        FDRE                                         r  VSync/VCounter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y124        FDRE (Prop_fdre_C_Q)         0.164    -0.419 r  VSync/VCounter_reg[7]/Q
                         net (fo=7, routed)           0.223    -0.196    VSync/VCounter_reg__0[7]
    SLICE_X78Y125        LUT6 (Prop_lut6_I5_O)        0.045    -0.151 r  VSync/VCounter[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.151    VSync/p_0_in__0[9]
    SLICE_X78Y125        FDRE                                         r  VSync/VCounter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.850    -0.823    VSync/CLK
    SLICE_X78Y125        FDRE                                         r  VSync/VCounter_reg[9]/C
                         clock pessimism              0.275    -0.548    
    SLICE_X78Y125        FDRE (Hold_fdre_C_D)         0.120    -0.428    VSync/VCounter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.428    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.189ns (45.363%)  route 0.228ns (54.637%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.275ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.582    -0.582    VSync/CLK
    SLICE_X79Y126        FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  VSync/VCounter_reg[1]/Q
                         net (fo=10, routed)          0.228    -0.214    VSync/VCounter_reg__0[1]
    SLICE_X79Y124        LUT4 (Prop_lut4_I1_O)        0.048    -0.166 r  VSync/VCounter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.166    VSync/p_0_in__0[3]
    SLICE_X79Y124        FDRE                                         r  VSync/VCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.850    -0.823    VSync/CLK
    SLICE_X79Y124        FDRE                                         r  VSync/VCounter_reg[3]/C
                         clock pessimism              0.275    -0.548    
    SLICE_X79Y124        FDRE (Hold_fdre_C_D)         0.105    -0.443    VSync/VCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.166    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 VSync/VCounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            VSync/VCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by PixelClk_ClockingWizard  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             PixelClk_ClockingWizard
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (PixelClk_ClockingWizard rise@0.000ns - PixelClk_ClockingWizard rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.453%)  route 0.203ns (52.547%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.822ns
    Source Clock Delay      (SCD):    -0.582ns
    Clock Pessimism Removal (CPR):    -0.240ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.582    -0.582    VSync/CLK
    SLICE_X79Y126        FDRE                                         r  VSync/VCounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.441 r  VSync/VCounter_reg[1]/Q
                         net (fo=10, routed)          0.203    -0.239    VSync/VCounter_reg__0[1]
    SLICE_X79Y126        LUT3 (Prop_lut3_I1_O)        0.042    -0.197 r  VSync/VCounter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.197    VSync/p_0_in__0[2]
    SLICE_X79Y126        FDRE                                         r  VSync/VCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock PixelClk_ClockingWizard rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clocker/inst/Clk100MHz
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clocker/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clocker/inst/Clk100MHz_ClockingWizard
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clocker/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clocker/inst/PixelClk_ClockingWizard
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clocker/inst/clkout1_buf/O
                         net (fo=63, routed)          0.850    -0.822    VSync/CLK
    SLICE_X79Y126        FDRE                                         r  VSync/VCounter_reg[2]/C
                         clock pessimism              0.240    -0.582    
    SLICE_X79Y126        FDRE (Hold_fdre_C_D)         0.107    -0.475    VSync/VCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.197    
  -------------------------------------------------------------------
                         slack                                  0.279    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         PixelClk_ClockingWizard
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { clocker/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y28     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y20     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y23     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y21     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X1Y23     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y28     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y29     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y21     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X3Y24     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         39.725      36.833     RAMB36_X2Y22     vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X74Y129    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_11_cooolDelFlop/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X77Y125    VSync/HS/HCounter_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y125    VSync/HS/HCounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y125    VSync/HS/HCounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y125    VSync/HS/HCounter_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y125    VSync/HS/HCounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y131    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X68Y131    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y131    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X72Y131    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X74Y129    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_11_cooolDelFlop/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         19.863      19.363     SLICE_X72Y122    vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/vidMemory/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_25_cooolDelFlop/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X77Y126    VSync/HS/HCounter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X77Y126    VSync/HS/HCounter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y126    VSync/HS/HCounter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y126    VSync/HS/HCounter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X77Y125    VSync/HS/HCounter_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y126    VSync/HS/HCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y125    VSync/HS/HCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X76Y125    VSync/HS/HCounter_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_ClockingWizard
  To Clock:  clkfbout_ClockingWizard

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_ClockingWizard
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clocker/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clocker/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clocker/inst/mmcm_adv_inst/CLKFBOUT



