# Created from ATSAMV71Q21B.svd (Rev 0)
'@xmlns:xs': http://www.w3.org/2001/XMLSchema-instance
'@schemaVersion': '1.3'
'@xs:noNamespaceSchemaLocation': CMSIS-SVD.xsd
vendor: Microchip Technology
vendorID: MCHP
name: ATSAMV71Q21B
series: SAMV71
version: '0'
description: Microchip ATSAMV71Q21B Microcontroller
cpu:
  name: CM7
  revision: r1p1
  endian: little
  mpuPresent: true
  fpuPresent: true
  fpuDP: 'true'
  icachePresent: 'true'
  dcachePresent: 'true'
  itcmPresent: 'true'
  dtcmPresent: 'true'
  nvicPrioBits: 3
  vendorSystickConfig: true
  deviceNumInterrupts: '74'
addressUnitBits: 8
width: 32
size: 32
access: read-write
resetValue: 0
resetMask: 4294967295
interruptOffset: 16
interrupts:
  16:
    - SUPC.INT
  17:
    - RSTC.INT
  18:
    - RTC.INT
  19:
    - RTT.INT
  20:
    - WDT.INT
  21:
    - PMC.INT
  22:
    - EFC.INT
  23:
    - UART0.INT
  24:
    - UART1.INT
  26:
    - PIOA.INT
  27:
    - PIOB.INT
  28:
    - PIOC.INT
  29:
    - USART0.INT
  30:
    - USART1.INT
  31:
    - USART2.INT
  32:
    - PIOD.INT
  33:
    - PIOE.INT
  34:
    - HSMCI.INT
  35:
    - TWIHS0.INT
  36:
    - TWIHS1.INT
  37:
    - SPI0.INT
  38:
    - SSC.INT
  39:
    - TC0.INT0
  40:
    - TC0.INT1
  41:
    - TC0.INT2
  42:
    - TC1.INT0
  43:
    - TC1.INT1
  44:
    - TC1.INT2
  45:
    - AFEC0.INT
  46:
    - DACC.INT
  47:
    - PWM0.INT
  48:
    - ICM.INT
  49:
    - ACC.INT
  50:
    - USBHS.INT
  51:
    - MCAN0.INT0
  52:
    - MCAN0.INT1
  53:
    - MCAN1.INT0
  54:
    - MCAN1.INT1
  55:
    - GMAC.INT
  56:
    - AFEC1.INT
  57:
    - TWIHS2.INT
  58:
    - SPI1.INT
  59:
    - QSPI.INT
  60:
    - UART2.INT
  61:
    - UART3.INT
  62:
    - UART4.INT
  63:
    - TC2.INT0
  64:
    - TC2.INT1
  65:
    - TC2.INT2
  66:
    - TC3.INT0
  67:
    - TC3.INT1
  68:
    - TC3.INT2
  69:
    - MLB.INT
  72:
    - AES.INT
  73:
    - TRNG.INT
  74:
    - XDMAC.INT
  75:
    - ISI.INT
  76:
    - PWM1.INT
  77:
    - FPU.INT
  79:
    - RSWDT.INT
  80:
    - SCB.CCW
  81:
    - SCB.CCF
  82:
    - GMAC.Q1
  83:
    - GMAC.Q2
  84:
    - FPU.IXC
  85:
    - I2SC0.INT
  86:
    - I2SC1.INT
  87:
    - GMAC.Q3
  88:
    - GMAC.Q4
  89:
    - GMAC.Q5
instances:
  NVIC:
    id: 0
    baseAddress: 3758153984
    interrupts: []
    parameters:
      - name: priobits
        value: 2
      - name: interrupts
        value: 74
    model: NVIC
    version:
    description: Nested Vectored Interrupt Controller
