// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="torgb_torgb,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=6.923000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=3849,HLS_SYN_LUT=2709,HLS_VERSION=2024_2}" *)

module torgb (
        ap_clk,
        ap_rst_n,
        ch_y_TDATA,
        ch_y_TVALID,
        ch_y_TREADY,
        ch_y_TKEEP,
        ch_y_TSTRB,
        ch_y_TUSER,
        ch_y_TLAST,
        ch_y_TID,
        ch_y_TDEST,
        ch_u_TDATA,
        ch_u_TVALID,
        ch_u_TREADY,
        ch_u_TKEEP,
        ch_u_TSTRB,
        ch_u_TUSER,
        ch_u_TLAST,
        ch_u_TID,
        ch_u_TDEST,
        ch_v_TDATA,
        ch_v_TVALID,
        ch_v_TREADY,
        ch_v_TKEEP,
        ch_v_TSTRB,
        ch_v_TUSER,
        ch_v_TLAST,
        ch_v_TID,
        ch_v_TDEST,
        ch_r_TDATA,
        ch_r_TVALID,
        ch_r_TREADY,
        ch_r_TKEEP,
        ch_r_TSTRB,
        ch_r_TUSER,
        ch_r_TLAST,
        ch_r_TID,
        ch_r_TDEST,
        ch_g_TDATA,
        ch_g_TVALID,
        ch_g_TREADY,
        ch_g_TKEEP,
        ch_g_TSTRB,
        ch_g_TUSER,
        ch_g_TLAST,
        ch_g_TID,
        ch_g_TDEST,
        ch_b_TDATA,
        ch_b_TVALID,
        ch_b_TREADY,
        ch_b_TKEEP,
        ch_b_TSTRB,
        ch_b_TUSER,
        ch_b_TLAST,
        ch_b_TID,
        ch_b_TDEST,
        s_axi_control_AWVALID,
        s_axi_control_AWREADY,
        s_axi_control_AWADDR,
        s_axi_control_WVALID,
        s_axi_control_WREADY,
        s_axi_control_WDATA,
        s_axi_control_WSTRB,
        s_axi_control_ARVALID,
        s_axi_control_ARREADY,
        s_axi_control_ARADDR,
        s_axi_control_RVALID,
        s_axi_control_RREADY,
        s_axi_control_RDATA,
        s_axi_control_RRESP,
        s_axi_control_BVALID,
        s_axi_control_BREADY,
        s_axi_control_BRESP,
        interrupt
);

parameter    ap_ST_fsm_state1 = 6'd1;
parameter    ap_ST_fsm_state2 = 6'd2;
parameter    ap_ST_fsm_state3 = 6'd4;
parameter    ap_ST_fsm_state4 = 6'd8;
parameter    ap_ST_fsm_state5 = 6'd16;
parameter    ap_ST_fsm_state6 = 6'd32;
parameter    C_S_AXI_CONTROL_DATA_WIDTH = 32;
parameter    C_S_AXI_CONTROL_ADDR_WIDTH = 6;
parameter    C_S_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CONTROL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
input  [31:0] ch_y_TDATA;
input   ch_y_TVALID;
output   ch_y_TREADY;
input  [3:0] ch_y_TKEEP;
input  [3:0] ch_y_TSTRB;
input  [1:0] ch_y_TUSER;
input  [0:0] ch_y_TLAST;
input  [4:0] ch_y_TID;
input  [5:0] ch_y_TDEST;
input  [31:0] ch_u_TDATA;
input   ch_u_TVALID;
output   ch_u_TREADY;
input  [3:0] ch_u_TKEEP;
input  [3:0] ch_u_TSTRB;
input  [1:0] ch_u_TUSER;
input  [0:0] ch_u_TLAST;
input  [4:0] ch_u_TID;
input  [5:0] ch_u_TDEST;
input  [31:0] ch_v_TDATA;
input   ch_v_TVALID;
output   ch_v_TREADY;
input  [3:0] ch_v_TKEEP;
input  [3:0] ch_v_TSTRB;
input  [1:0] ch_v_TUSER;
input  [0:0] ch_v_TLAST;
input  [4:0] ch_v_TID;
input  [5:0] ch_v_TDEST;
output  [31:0] ch_r_TDATA;
output   ch_r_TVALID;
input   ch_r_TREADY;
output  [3:0] ch_r_TKEEP;
output  [3:0] ch_r_TSTRB;
output  [1:0] ch_r_TUSER;
output  [0:0] ch_r_TLAST;
output  [4:0] ch_r_TID;
output  [5:0] ch_r_TDEST;
output  [31:0] ch_g_TDATA;
output   ch_g_TVALID;
input   ch_g_TREADY;
output  [3:0] ch_g_TKEEP;
output  [3:0] ch_g_TSTRB;
output  [1:0] ch_g_TUSER;
output  [0:0] ch_g_TLAST;
output  [4:0] ch_g_TID;
output  [5:0] ch_g_TDEST;
output  [31:0] ch_b_TDATA;
output   ch_b_TVALID;
input   ch_b_TREADY;
output  [3:0] ch_b_TKEEP;
output  [3:0] ch_b_TSTRB;
output  [1:0] ch_b_TUSER;
output  [0:0] ch_b_TLAST;
output  [4:0] ch_b_TID;
output  [5:0] ch_b_TDEST;
input   s_axi_control_AWVALID;
output   s_axi_control_AWREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_AWADDR;
input   s_axi_control_WVALID;
output   s_axi_control_WREADY;
input  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_WDATA;
input  [C_S_AXI_CONTROL_WSTRB_WIDTH - 1:0] s_axi_control_WSTRB;
input   s_axi_control_ARVALID;
output   s_axi_control_ARREADY;
input  [C_S_AXI_CONTROL_ADDR_WIDTH - 1:0] s_axi_control_ARADDR;
output   s_axi_control_RVALID;
input   s_axi_control_RREADY;
output  [C_S_AXI_CONTROL_DATA_WIDTH - 1:0] s_axi_control_RDATA;
output  [1:0] s_axi_control_RRESP;
output   s_axi_control_BVALID;
input   s_axi_control_BREADY;
output  [1:0] s_axi_control_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
(* fsm_encoding = "none" *) reg   [5:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    ap_ready;
wire   [31:0] width;
wire   [31:0] height;
reg  signed [31:0] height_read_reg_243;
reg  signed [31:0] width_read_reg_248;
wire   [31:0] grp_fu_239_p2;
reg   [31:0] total_reg_253;
wire    ap_CS_fsm_state3;
wire    grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start;
wire    grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_done;
wire    grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_idle;
wire    grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_ready;
wire    grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TREADY;
wire    grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TREADY;
wire    grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TREADY;
wire    grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TREADY;
wire    grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TREADY;
wire    grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TREADY;
wire   [31:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TDATA;
wire    grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID;
wire   [3:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TKEEP;
wire   [3:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TSTRB;
wire   [1:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TUSER;
wire   [0:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TLAST;
wire   [4:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TID;
wire   [5:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TDEST;
wire   [31:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TDATA;
wire    grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID;
wire   [3:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TKEEP;
wire   [3:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TSTRB;
wire   [1:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TUSER;
wire   [0:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TLAST;
wire   [4:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TID;
wire   [5:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TDEST;
wire   [31:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TDATA;
wire    grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID;
wire   [3:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TKEEP;
wire   [3:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TSTRB;
wire   [1:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TUSER;
wire   [0:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TLAST;
wire   [4:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TID;
wire   [5:0] grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TDEST;
reg    grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [31:0] ch_r_TDATA_reg;
reg   [3:0] ch_r_TKEEP_reg;
reg   [3:0] ch_r_TSTRB_reg;
reg   [1:0] ch_r_TUSER_reg;
reg   [0:0] ch_r_TLAST_reg;
reg   [4:0] ch_r_TID_reg;
reg   [5:0] ch_r_TDEST_reg;
reg   [31:0] ch_g_TDATA_reg;
reg   [3:0] ch_g_TKEEP_reg;
reg   [3:0] ch_g_TSTRB_reg;
reg   [1:0] ch_g_TUSER_reg;
reg   [0:0] ch_g_TLAST_reg;
reg   [4:0] ch_g_TID_reg;
reg   [5:0] ch_g_TDEST_reg;
reg   [31:0] ch_b_TDATA_reg;
reg   [3:0] ch_b_TKEEP_reg;
reg   [3:0] ch_b_TSTRB_reg;
reg   [1:0] ch_b_TUSER_reg;
reg   [0:0] ch_b_TLAST_reg;
reg   [4:0] ch_b_TID_reg;
reg   [5:0] ch_b_TDEST_reg;
wire    ap_CS_fsm_state2;
wire    ap_CS_fsm_state6;
wire    regslice_both_ch_r_V_data_V_U_apdone_blk;
wire    regslice_both_ch_g_V_data_V_U_apdone_blk;
wire    regslice_both_ch_b_V_data_V_U_apdone_blk;
reg    ap_block_state6;
reg   [5:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
wire    regslice_both_ch_y_V_data_V_U_apdone_blk;
wire   [31:0] ch_y_TDATA_int_regslice;
wire    ch_y_TVALID_int_regslice;
reg    ch_y_TREADY_int_regslice;
wire    regslice_both_ch_y_V_data_V_U_ack_in;
wire    regslice_both_ch_y_V_keep_V_U_apdone_blk;
wire   [3:0] ch_y_TKEEP_int_regslice;
wire    regslice_both_ch_y_V_keep_V_U_vld_out;
wire    regslice_both_ch_y_V_keep_V_U_ack_in;
wire    regslice_both_ch_y_V_strb_V_U_apdone_blk;
wire   [3:0] ch_y_TSTRB_int_regslice;
wire    regslice_both_ch_y_V_strb_V_U_vld_out;
wire    regslice_both_ch_y_V_strb_V_U_ack_in;
wire    regslice_both_ch_y_V_user_V_U_apdone_blk;
wire   [1:0] ch_y_TUSER_int_regslice;
wire    regslice_both_ch_y_V_user_V_U_vld_out;
wire    regslice_both_ch_y_V_user_V_U_ack_in;
wire    regslice_both_ch_y_V_last_V_U_apdone_blk;
wire   [0:0] ch_y_TLAST_int_regslice;
wire    regslice_both_ch_y_V_last_V_U_vld_out;
wire    regslice_both_ch_y_V_last_V_U_ack_in;
wire    regslice_both_ch_y_V_id_V_U_apdone_blk;
wire   [4:0] ch_y_TID_int_regslice;
wire    regslice_both_ch_y_V_id_V_U_vld_out;
wire    regslice_both_ch_y_V_id_V_U_ack_in;
wire    regslice_both_ch_y_V_dest_V_U_apdone_blk;
wire   [5:0] ch_y_TDEST_int_regslice;
wire    regslice_both_ch_y_V_dest_V_U_vld_out;
wire    regslice_both_ch_y_V_dest_V_U_ack_in;
wire    regslice_both_ch_u_V_data_V_U_apdone_blk;
wire   [31:0] ch_u_TDATA_int_regslice;
wire    ch_u_TVALID_int_regslice;
reg    ch_u_TREADY_int_regslice;
wire    regslice_both_ch_u_V_data_V_U_ack_in;
wire    regslice_both_ch_u_V_keep_V_U_apdone_blk;
wire   [3:0] ch_u_TKEEP_int_regslice;
wire    regslice_both_ch_u_V_keep_V_U_vld_out;
wire    regslice_both_ch_u_V_keep_V_U_ack_in;
wire    regslice_both_ch_u_V_strb_V_U_apdone_blk;
wire   [3:0] ch_u_TSTRB_int_regslice;
wire    regslice_both_ch_u_V_strb_V_U_vld_out;
wire    regslice_both_ch_u_V_strb_V_U_ack_in;
wire    regslice_both_ch_u_V_user_V_U_apdone_blk;
wire   [1:0] ch_u_TUSER_int_regslice;
wire    regslice_both_ch_u_V_user_V_U_vld_out;
wire    regslice_both_ch_u_V_user_V_U_ack_in;
wire    regslice_both_ch_u_V_last_V_U_apdone_blk;
wire   [0:0] ch_u_TLAST_int_regslice;
wire    regslice_both_ch_u_V_last_V_U_vld_out;
wire    regslice_both_ch_u_V_last_V_U_ack_in;
wire    regslice_both_ch_u_V_id_V_U_apdone_blk;
wire   [4:0] ch_u_TID_int_regslice;
wire    regslice_both_ch_u_V_id_V_U_vld_out;
wire    regslice_both_ch_u_V_id_V_U_ack_in;
wire    regslice_both_ch_u_V_dest_V_U_apdone_blk;
wire   [5:0] ch_u_TDEST_int_regslice;
wire    regslice_both_ch_u_V_dest_V_U_vld_out;
wire    regslice_both_ch_u_V_dest_V_U_ack_in;
wire    regslice_both_ch_v_V_data_V_U_apdone_blk;
wire   [31:0] ch_v_TDATA_int_regslice;
wire    ch_v_TVALID_int_regslice;
reg    ch_v_TREADY_int_regslice;
wire    regslice_both_ch_v_V_data_V_U_ack_in;
wire    regslice_both_ch_v_V_keep_V_U_apdone_blk;
wire   [3:0] ch_v_TKEEP_int_regslice;
wire    regslice_both_ch_v_V_keep_V_U_vld_out;
wire    regslice_both_ch_v_V_keep_V_U_ack_in;
wire    regslice_both_ch_v_V_strb_V_U_apdone_blk;
wire   [3:0] ch_v_TSTRB_int_regslice;
wire    regslice_both_ch_v_V_strb_V_U_vld_out;
wire    regslice_both_ch_v_V_strb_V_U_ack_in;
wire    regslice_both_ch_v_V_user_V_U_apdone_blk;
wire   [1:0] ch_v_TUSER_int_regslice;
wire    regslice_both_ch_v_V_user_V_U_vld_out;
wire    regslice_both_ch_v_V_user_V_U_ack_in;
wire    regslice_both_ch_v_V_last_V_U_apdone_blk;
wire   [0:0] ch_v_TLAST_int_regslice;
wire    regslice_both_ch_v_V_last_V_U_vld_out;
wire    regslice_both_ch_v_V_last_V_U_ack_in;
wire    regslice_both_ch_v_V_id_V_U_apdone_blk;
wire   [4:0] ch_v_TID_int_regslice;
wire    regslice_both_ch_v_V_id_V_U_vld_out;
wire    regslice_both_ch_v_V_id_V_U_ack_in;
wire    regslice_both_ch_v_V_dest_V_U_apdone_blk;
wire   [5:0] ch_v_TDEST_int_regslice;
wire    regslice_both_ch_v_V_dest_V_U_vld_out;
wire    regslice_both_ch_v_V_dest_V_U_ack_in;
reg   [31:0] ch_r_TDATA_int_regslice;
wire    ch_r_TVALID_int_regslice;
wire    ch_r_TREADY_int_regslice;
wire    regslice_both_ch_r_V_data_V_U_vld_out;
wire    regslice_both_ch_r_V_keep_V_U_apdone_blk;
reg   [3:0] ch_r_TKEEP_int_regslice;
wire    regslice_both_ch_r_V_keep_V_U_ack_in_dummy;
wire    regslice_both_ch_r_V_keep_V_U_vld_out;
wire    regslice_both_ch_r_V_strb_V_U_apdone_blk;
reg   [3:0] ch_r_TSTRB_int_regslice;
wire    regslice_both_ch_r_V_strb_V_U_ack_in_dummy;
wire    regslice_both_ch_r_V_strb_V_U_vld_out;
wire    regslice_both_ch_r_V_user_V_U_apdone_blk;
reg   [1:0] ch_r_TUSER_int_regslice;
wire    regslice_both_ch_r_V_user_V_U_ack_in_dummy;
wire    regslice_both_ch_r_V_user_V_U_vld_out;
wire    regslice_both_ch_r_V_last_V_U_apdone_blk;
reg   [0:0] ch_r_TLAST_int_regslice;
wire    regslice_both_ch_r_V_last_V_U_ack_in_dummy;
wire    regslice_both_ch_r_V_last_V_U_vld_out;
wire    regslice_both_ch_r_V_id_V_U_apdone_blk;
reg   [4:0] ch_r_TID_int_regslice;
wire    regslice_both_ch_r_V_id_V_U_ack_in_dummy;
wire    regslice_both_ch_r_V_id_V_U_vld_out;
wire    regslice_both_ch_r_V_dest_V_U_apdone_blk;
reg   [5:0] ch_r_TDEST_int_regslice;
wire    regslice_both_ch_r_V_dest_V_U_ack_in_dummy;
wire    regslice_both_ch_r_V_dest_V_U_vld_out;
reg   [31:0] ch_g_TDATA_int_regslice;
wire    ch_g_TVALID_int_regslice;
wire    ch_g_TREADY_int_regslice;
wire    regslice_both_ch_g_V_data_V_U_vld_out;
wire    regslice_both_ch_g_V_keep_V_U_apdone_blk;
reg   [3:0] ch_g_TKEEP_int_regslice;
wire    regslice_both_ch_g_V_keep_V_U_ack_in_dummy;
wire    regslice_both_ch_g_V_keep_V_U_vld_out;
wire    regslice_both_ch_g_V_strb_V_U_apdone_blk;
reg   [3:0] ch_g_TSTRB_int_regslice;
wire    regslice_both_ch_g_V_strb_V_U_ack_in_dummy;
wire    regslice_both_ch_g_V_strb_V_U_vld_out;
wire    regslice_both_ch_g_V_user_V_U_apdone_blk;
reg   [1:0] ch_g_TUSER_int_regslice;
wire    regslice_both_ch_g_V_user_V_U_ack_in_dummy;
wire    regslice_both_ch_g_V_user_V_U_vld_out;
wire    regslice_both_ch_g_V_last_V_U_apdone_blk;
reg   [0:0] ch_g_TLAST_int_regslice;
wire    regslice_both_ch_g_V_last_V_U_ack_in_dummy;
wire    regslice_both_ch_g_V_last_V_U_vld_out;
wire    regslice_both_ch_g_V_id_V_U_apdone_blk;
reg   [4:0] ch_g_TID_int_regslice;
wire    regslice_both_ch_g_V_id_V_U_ack_in_dummy;
wire    regslice_both_ch_g_V_id_V_U_vld_out;
wire    regslice_both_ch_g_V_dest_V_U_apdone_blk;
reg   [5:0] ch_g_TDEST_int_regslice;
wire    regslice_both_ch_g_V_dest_V_U_ack_in_dummy;
wire    regslice_both_ch_g_V_dest_V_U_vld_out;
reg   [31:0] ch_b_TDATA_int_regslice;
wire    ch_b_TVALID_int_regslice;
wire    ch_b_TREADY_int_regslice;
wire    regslice_both_ch_b_V_data_V_U_vld_out;
wire    regslice_both_ch_b_V_keep_V_U_apdone_blk;
reg   [3:0] ch_b_TKEEP_int_regslice;
wire    regslice_both_ch_b_V_keep_V_U_ack_in_dummy;
wire    regslice_both_ch_b_V_keep_V_U_vld_out;
wire    regslice_both_ch_b_V_strb_V_U_apdone_blk;
reg   [3:0] ch_b_TSTRB_int_regslice;
wire    regslice_both_ch_b_V_strb_V_U_ack_in_dummy;
wire    regslice_both_ch_b_V_strb_V_U_vld_out;
wire    regslice_both_ch_b_V_user_V_U_apdone_blk;
reg   [1:0] ch_b_TUSER_int_regslice;
wire    regslice_both_ch_b_V_user_V_U_ack_in_dummy;
wire    regslice_both_ch_b_V_user_V_U_vld_out;
wire    regslice_both_ch_b_V_last_V_U_apdone_blk;
reg   [0:0] ch_b_TLAST_int_regslice;
wire    regslice_both_ch_b_V_last_V_U_ack_in_dummy;
wire    regslice_both_ch_b_V_last_V_U_vld_out;
wire    regslice_both_ch_b_V_id_V_U_apdone_blk;
reg   [4:0] ch_b_TID_int_regslice;
wire    regslice_both_ch_b_V_id_V_U_ack_in_dummy;
wire    regslice_both_ch_b_V_id_V_U_vld_out;
wire    regslice_both_ch_b_V_dest_V_U_apdone_blk;
reg   [5:0] ch_b_TDEST_int_regslice;
wire    regslice_both_ch_b_V_dest_V_U_ack_in_dummy;
wire    regslice_both_ch_b_V_dest_V_U_vld_out;
wire    ap_ce_reg;
wire   [31:0] ap_return;

// power-on initialization
initial begin
#0 ap_CS_fsm = 6'd1;
#0 grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg = 1'b0;
end

torgb_torgb_Pipeline_VITIS_LOOP_24_1 grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .ap_start(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start),
    .ap_done(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_done),
    .ap_idle(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_idle),
    .ap_ready(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_ready),
    .ch_y_TVALID(ch_y_TVALID_int_regslice),
    .ch_u_TVALID(ch_u_TVALID_int_regslice),
    .ch_v_TVALID(ch_v_TVALID_int_regslice),
    .ch_r_TREADY(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TREADY),
    .ch_g_TREADY(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TREADY),
    .ch_b_TREADY(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TREADY),
    .total(total_reg_253),
    .ch_y_TDATA(ch_y_TDATA_int_regslice),
    .ch_y_TREADY(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TREADY),
    .ch_y_TKEEP(ch_y_TKEEP_int_regslice),
    .ch_y_TSTRB(ch_y_TSTRB_int_regslice),
    .ch_y_TUSER(ch_y_TUSER_int_regslice),
    .ch_y_TLAST(ch_y_TLAST_int_regslice),
    .ch_y_TID(ch_y_TID_int_regslice),
    .ch_y_TDEST(ch_y_TDEST_int_regslice),
    .ch_u_TDATA(ch_u_TDATA_int_regslice),
    .ch_u_TREADY(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TREADY),
    .ch_u_TKEEP(ch_u_TKEEP_int_regslice),
    .ch_u_TSTRB(ch_u_TSTRB_int_regslice),
    .ch_u_TUSER(ch_u_TUSER_int_regslice),
    .ch_u_TLAST(ch_u_TLAST_int_regslice),
    .ch_u_TID(ch_u_TID_int_regslice),
    .ch_u_TDEST(ch_u_TDEST_int_regslice),
    .ch_v_TDATA(ch_v_TDATA_int_regslice),
    .ch_v_TREADY(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TREADY),
    .ch_v_TKEEP(ch_v_TKEEP_int_regslice),
    .ch_v_TSTRB(ch_v_TSTRB_int_regslice),
    .ch_v_TUSER(ch_v_TUSER_int_regslice),
    .ch_v_TLAST(ch_v_TLAST_int_regslice),
    .ch_v_TID(ch_v_TID_int_regslice),
    .ch_v_TDEST(ch_v_TDEST_int_regslice),
    .ch_r_TDATA(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TDATA),
    .ch_r_TVALID(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID),
    .ch_r_TKEEP(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TKEEP),
    .ch_r_TSTRB(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TSTRB),
    .ch_r_TUSER(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TUSER),
    .ch_r_TLAST(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TLAST),
    .ch_r_TID(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TID),
    .ch_r_TDEST(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TDEST),
    .ch_g_TDATA(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TDATA),
    .ch_g_TVALID(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID),
    .ch_g_TKEEP(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TKEEP),
    .ch_g_TSTRB(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TSTRB),
    .ch_g_TUSER(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TUSER),
    .ch_g_TLAST(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TLAST),
    .ch_g_TID(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TID),
    .ch_g_TDEST(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TDEST),
    .ch_b_TDATA(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TDATA),
    .ch_b_TVALID(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID),
    .ch_b_TKEEP(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TKEEP),
    .ch_b_TSTRB(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TSTRB),
    .ch_b_TUSER(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TUSER),
    .ch_b_TLAST(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TLAST),
    .ch_b_TID(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TID),
    .ch_b_TDEST(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TDEST)
);

torgb_control_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CONTROL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CONTROL_DATA_WIDTH ))
control_s_axi_U(
    .AWVALID(s_axi_control_AWVALID),
    .AWREADY(s_axi_control_AWREADY),
    .AWADDR(s_axi_control_AWADDR),
    .WVALID(s_axi_control_WVALID),
    .WREADY(s_axi_control_WREADY),
    .WDATA(s_axi_control_WDATA),
    .WSTRB(s_axi_control_WSTRB),
    .ARVALID(s_axi_control_ARVALID),
    .ARREADY(s_axi_control_ARREADY),
    .ARADDR(s_axi_control_ARADDR),
    .RVALID(s_axi_control_RVALID),
    .RREADY(s_axi_control_RREADY),
    .RDATA(s_axi_control_RDATA),
    .RRESP(s_axi_control_RRESP),
    .BVALID(s_axi_control_BVALID),
    .BREADY(s_axi_control_BREADY),
    .BRESP(s_axi_control_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .ap_return(32'd0),
    .width(width),
    .height(height)
);

torgb_mul_32s_32s_32_2_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_2_1_U51(
    .clk(ap_clk),
    .reset(ap_rst_n_inv),
    .din0(height_read_reg_243),
    .din1(width_read_reg_248),
    .ce(1'b1),
    .dout(grp_fu_239_p2)
);

torgb_regslice_both #(
    .DataWidth( 32 ))
regslice_both_ch_y_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_y_TDATA),
    .vld_in(ch_y_TVALID),
    .ack_in(regslice_both_ch_y_V_data_V_U_ack_in),
    .data_out(ch_y_TDATA_int_regslice),
    .vld_out(ch_y_TVALID_int_regslice),
    .ack_out(ch_y_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_y_V_data_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 4 ))
regslice_both_ch_y_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_y_TKEEP),
    .vld_in(ch_y_TVALID),
    .ack_in(regslice_both_ch_y_V_keep_V_U_ack_in),
    .data_out(ch_y_TKEEP_int_regslice),
    .vld_out(regslice_both_ch_y_V_keep_V_U_vld_out),
    .ack_out(ch_y_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_y_V_keep_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 4 ))
regslice_both_ch_y_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_y_TSTRB),
    .vld_in(ch_y_TVALID),
    .ack_in(regslice_both_ch_y_V_strb_V_U_ack_in),
    .data_out(ch_y_TSTRB_int_regslice),
    .vld_out(regslice_both_ch_y_V_strb_V_U_vld_out),
    .ack_out(ch_y_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_y_V_strb_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 2 ))
regslice_both_ch_y_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_y_TUSER),
    .vld_in(ch_y_TVALID),
    .ack_in(regslice_both_ch_y_V_user_V_U_ack_in),
    .data_out(ch_y_TUSER_int_regslice),
    .vld_out(regslice_both_ch_y_V_user_V_U_vld_out),
    .ack_out(ch_y_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_y_V_user_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 1 ))
regslice_both_ch_y_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_y_TLAST),
    .vld_in(ch_y_TVALID),
    .ack_in(regslice_both_ch_y_V_last_V_U_ack_in),
    .data_out(ch_y_TLAST_int_regslice),
    .vld_out(regslice_both_ch_y_V_last_V_U_vld_out),
    .ack_out(ch_y_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_y_V_last_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 5 ))
regslice_both_ch_y_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_y_TID),
    .vld_in(ch_y_TVALID),
    .ack_in(regslice_both_ch_y_V_id_V_U_ack_in),
    .data_out(ch_y_TID_int_regslice),
    .vld_out(regslice_both_ch_y_V_id_V_U_vld_out),
    .ack_out(ch_y_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_y_V_id_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 6 ))
regslice_both_ch_y_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_y_TDEST),
    .vld_in(ch_y_TVALID),
    .ack_in(regslice_both_ch_y_V_dest_V_U_ack_in),
    .data_out(ch_y_TDEST_int_regslice),
    .vld_out(regslice_both_ch_y_V_dest_V_U_vld_out),
    .ack_out(ch_y_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_y_V_dest_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 32 ))
regslice_both_ch_u_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_u_TDATA),
    .vld_in(ch_u_TVALID),
    .ack_in(regslice_both_ch_u_V_data_V_U_ack_in),
    .data_out(ch_u_TDATA_int_regslice),
    .vld_out(ch_u_TVALID_int_regslice),
    .ack_out(ch_u_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_u_V_data_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 4 ))
regslice_both_ch_u_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_u_TKEEP),
    .vld_in(ch_u_TVALID),
    .ack_in(regslice_both_ch_u_V_keep_V_U_ack_in),
    .data_out(ch_u_TKEEP_int_regslice),
    .vld_out(regslice_both_ch_u_V_keep_V_U_vld_out),
    .ack_out(ch_u_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_u_V_keep_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 4 ))
regslice_both_ch_u_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_u_TSTRB),
    .vld_in(ch_u_TVALID),
    .ack_in(regslice_both_ch_u_V_strb_V_U_ack_in),
    .data_out(ch_u_TSTRB_int_regslice),
    .vld_out(regslice_both_ch_u_V_strb_V_U_vld_out),
    .ack_out(ch_u_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_u_V_strb_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 2 ))
regslice_both_ch_u_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_u_TUSER),
    .vld_in(ch_u_TVALID),
    .ack_in(regslice_both_ch_u_V_user_V_U_ack_in),
    .data_out(ch_u_TUSER_int_regslice),
    .vld_out(regslice_both_ch_u_V_user_V_U_vld_out),
    .ack_out(ch_u_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_u_V_user_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 1 ))
regslice_both_ch_u_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_u_TLAST),
    .vld_in(ch_u_TVALID),
    .ack_in(regslice_both_ch_u_V_last_V_U_ack_in),
    .data_out(ch_u_TLAST_int_regslice),
    .vld_out(regslice_both_ch_u_V_last_V_U_vld_out),
    .ack_out(ch_u_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_u_V_last_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 5 ))
regslice_both_ch_u_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_u_TID),
    .vld_in(ch_u_TVALID),
    .ack_in(regslice_both_ch_u_V_id_V_U_ack_in),
    .data_out(ch_u_TID_int_regslice),
    .vld_out(regslice_both_ch_u_V_id_V_U_vld_out),
    .ack_out(ch_u_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_u_V_id_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 6 ))
regslice_both_ch_u_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_u_TDEST),
    .vld_in(ch_u_TVALID),
    .ack_in(regslice_both_ch_u_V_dest_V_U_ack_in),
    .data_out(ch_u_TDEST_int_regslice),
    .vld_out(regslice_both_ch_u_V_dest_V_U_vld_out),
    .ack_out(ch_u_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_u_V_dest_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 32 ))
regslice_both_ch_v_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_v_TDATA),
    .vld_in(ch_v_TVALID),
    .ack_in(regslice_both_ch_v_V_data_V_U_ack_in),
    .data_out(ch_v_TDATA_int_regslice),
    .vld_out(ch_v_TVALID_int_regslice),
    .ack_out(ch_v_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_v_V_data_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 4 ))
regslice_both_ch_v_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_v_TKEEP),
    .vld_in(ch_v_TVALID),
    .ack_in(regslice_both_ch_v_V_keep_V_U_ack_in),
    .data_out(ch_v_TKEEP_int_regslice),
    .vld_out(regslice_both_ch_v_V_keep_V_U_vld_out),
    .ack_out(ch_v_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_v_V_keep_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 4 ))
regslice_both_ch_v_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_v_TSTRB),
    .vld_in(ch_v_TVALID),
    .ack_in(regslice_both_ch_v_V_strb_V_U_ack_in),
    .data_out(ch_v_TSTRB_int_regslice),
    .vld_out(regslice_both_ch_v_V_strb_V_U_vld_out),
    .ack_out(ch_v_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_v_V_strb_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 2 ))
regslice_both_ch_v_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_v_TUSER),
    .vld_in(ch_v_TVALID),
    .ack_in(regslice_both_ch_v_V_user_V_U_ack_in),
    .data_out(ch_v_TUSER_int_regslice),
    .vld_out(regslice_both_ch_v_V_user_V_U_vld_out),
    .ack_out(ch_v_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_v_V_user_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 1 ))
regslice_both_ch_v_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_v_TLAST),
    .vld_in(ch_v_TVALID),
    .ack_in(regslice_both_ch_v_V_last_V_U_ack_in),
    .data_out(ch_v_TLAST_int_regslice),
    .vld_out(regslice_both_ch_v_V_last_V_U_vld_out),
    .ack_out(ch_v_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_v_V_last_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 5 ))
regslice_both_ch_v_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_v_TID),
    .vld_in(ch_v_TVALID),
    .ack_in(regslice_both_ch_v_V_id_V_U_ack_in),
    .data_out(ch_v_TID_int_regslice),
    .vld_out(regslice_both_ch_v_V_id_V_U_vld_out),
    .ack_out(ch_v_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_v_V_id_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 6 ))
regslice_both_ch_v_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_v_TDEST),
    .vld_in(ch_v_TVALID),
    .ack_in(regslice_both_ch_v_V_dest_V_U_ack_in),
    .data_out(ch_v_TDEST_int_regslice),
    .vld_out(regslice_both_ch_v_V_dest_V_U_vld_out),
    .ack_out(ch_v_TREADY_int_regslice),
    .apdone_blk(regslice_both_ch_v_V_dest_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 32 ))
regslice_both_ch_r_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_r_TDATA_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID),
    .ack_in(ch_r_TREADY_int_regslice),
    .data_out(ch_r_TDATA),
    .vld_out(regslice_both_ch_r_V_data_V_U_vld_out),
    .ack_out(ch_r_TREADY),
    .apdone_blk(regslice_both_ch_r_V_data_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 4 ))
regslice_both_ch_r_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_r_TKEEP_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID),
    .ack_in(regslice_both_ch_r_V_keep_V_U_ack_in_dummy),
    .data_out(ch_r_TKEEP),
    .vld_out(regslice_both_ch_r_V_keep_V_U_vld_out),
    .ack_out(ch_r_TREADY),
    .apdone_blk(regslice_both_ch_r_V_keep_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 4 ))
regslice_both_ch_r_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_r_TSTRB_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID),
    .ack_in(regslice_both_ch_r_V_strb_V_U_ack_in_dummy),
    .data_out(ch_r_TSTRB),
    .vld_out(regslice_both_ch_r_V_strb_V_U_vld_out),
    .ack_out(ch_r_TREADY),
    .apdone_blk(regslice_both_ch_r_V_strb_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 2 ))
regslice_both_ch_r_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_r_TUSER_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID),
    .ack_in(regslice_both_ch_r_V_user_V_U_ack_in_dummy),
    .data_out(ch_r_TUSER),
    .vld_out(regslice_both_ch_r_V_user_V_U_vld_out),
    .ack_out(ch_r_TREADY),
    .apdone_blk(regslice_both_ch_r_V_user_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 1 ))
regslice_both_ch_r_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_r_TLAST_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID),
    .ack_in(regslice_both_ch_r_V_last_V_U_ack_in_dummy),
    .data_out(ch_r_TLAST),
    .vld_out(regslice_both_ch_r_V_last_V_U_vld_out),
    .ack_out(ch_r_TREADY),
    .apdone_blk(regslice_both_ch_r_V_last_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 5 ))
regslice_both_ch_r_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_r_TID_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID),
    .ack_in(regslice_both_ch_r_V_id_V_U_ack_in_dummy),
    .data_out(ch_r_TID),
    .vld_out(regslice_both_ch_r_V_id_V_U_vld_out),
    .ack_out(ch_r_TREADY),
    .apdone_blk(regslice_both_ch_r_V_id_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 6 ))
regslice_both_ch_r_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_r_TDEST_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID),
    .ack_in(regslice_both_ch_r_V_dest_V_U_ack_in_dummy),
    .data_out(ch_r_TDEST),
    .vld_out(regslice_both_ch_r_V_dest_V_U_vld_out),
    .ack_out(ch_r_TREADY),
    .apdone_blk(regslice_both_ch_r_V_dest_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 32 ))
regslice_both_ch_g_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_g_TDATA_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID),
    .ack_in(ch_g_TREADY_int_regslice),
    .data_out(ch_g_TDATA),
    .vld_out(regslice_both_ch_g_V_data_V_U_vld_out),
    .ack_out(ch_g_TREADY),
    .apdone_blk(regslice_both_ch_g_V_data_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 4 ))
regslice_both_ch_g_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_g_TKEEP_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID),
    .ack_in(regslice_both_ch_g_V_keep_V_U_ack_in_dummy),
    .data_out(ch_g_TKEEP),
    .vld_out(regslice_both_ch_g_V_keep_V_U_vld_out),
    .ack_out(ch_g_TREADY),
    .apdone_blk(regslice_both_ch_g_V_keep_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 4 ))
regslice_both_ch_g_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_g_TSTRB_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID),
    .ack_in(regslice_both_ch_g_V_strb_V_U_ack_in_dummy),
    .data_out(ch_g_TSTRB),
    .vld_out(regslice_both_ch_g_V_strb_V_U_vld_out),
    .ack_out(ch_g_TREADY),
    .apdone_blk(regslice_both_ch_g_V_strb_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 2 ))
regslice_both_ch_g_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_g_TUSER_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID),
    .ack_in(regslice_both_ch_g_V_user_V_U_ack_in_dummy),
    .data_out(ch_g_TUSER),
    .vld_out(regslice_both_ch_g_V_user_V_U_vld_out),
    .ack_out(ch_g_TREADY),
    .apdone_blk(regslice_both_ch_g_V_user_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 1 ))
regslice_both_ch_g_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_g_TLAST_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID),
    .ack_in(regslice_both_ch_g_V_last_V_U_ack_in_dummy),
    .data_out(ch_g_TLAST),
    .vld_out(regslice_both_ch_g_V_last_V_U_vld_out),
    .ack_out(ch_g_TREADY),
    .apdone_blk(regslice_both_ch_g_V_last_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 5 ))
regslice_both_ch_g_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_g_TID_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID),
    .ack_in(regslice_both_ch_g_V_id_V_U_ack_in_dummy),
    .data_out(ch_g_TID),
    .vld_out(regslice_both_ch_g_V_id_V_U_vld_out),
    .ack_out(ch_g_TREADY),
    .apdone_blk(regslice_both_ch_g_V_id_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 6 ))
regslice_both_ch_g_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_g_TDEST_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID),
    .ack_in(regslice_both_ch_g_V_dest_V_U_ack_in_dummy),
    .data_out(ch_g_TDEST),
    .vld_out(regslice_both_ch_g_V_dest_V_U_vld_out),
    .ack_out(ch_g_TREADY),
    .apdone_blk(regslice_both_ch_g_V_dest_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 32 ))
regslice_both_ch_b_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_b_TDATA_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID),
    .ack_in(ch_b_TREADY_int_regslice),
    .data_out(ch_b_TDATA),
    .vld_out(regslice_both_ch_b_V_data_V_U_vld_out),
    .ack_out(ch_b_TREADY),
    .apdone_blk(regslice_both_ch_b_V_data_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 4 ))
regslice_both_ch_b_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_b_TKEEP_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID),
    .ack_in(regslice_both_ch_b_V_keep_V_U_ack_in_dummy),
    .data_out(ch_b_TKEEP),
    .vld_out(regslice_both_ch_b_V_keep_V_U_vld_out),
    .ack_out(ch_b_TREADY),
    .apdone_blk(regslice_both_ch_b_V_keep_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 4 ))
regslice_both_ch_b_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_b_TSTRB_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID),
    .ack_in(regslice_both_ch_b_V_strb_V_U_ack_in_dummy),
    .data_out(ch_b_TSTRB),
    .vld_out(regslice_both_ch_b_V_strb_V_U_vld_out),
    .ack_out(ch_b_TREADY),
    .apdone_blk(regslice_both_ch_b_V_strb_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 2 ))
regslice_both_ch_b_V_user_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_b_TUSER_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID),
    .ack_in(regslice_both_ch_b_V_user_V_U_ack_in_dummy),
    .data_out(ch_b_TUSER),
    .vld_out(regslice_both_ch_b_V_user_V_U_vld_out),
    .ack_out(ch_b_TREADY),
    .apdone_blk(regslice_both_ch_b_V_user_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 1 ))
regslice_both_ch_b_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_b_TLAST_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID),
    .ack_in(regslice_both_ch_b_V_last_V_U_ack_in_dummy),
    .data_out(ch_b_TLAST),
    .vld_out(regslice_both_ch_b_V_last_V_U_vld_out),
    .ack_out(ch_b_TREADY),
    .apdone_blk(regslice_both_ch_b_V_last_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 5 ))
regslice_both_ch_b_V_id_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_b_TID_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID),
    .ack_in(regslice_both_ch_b_V_id_V_U_ack_in_dummy),
    .data_out(ch_b_TID),
    .vld_out(regslice_both_ch_b_V_id_V_U_vld_out),
    .ack_out(ch_b_TREADY),
    .apdone_blk(regslice_both_ch_b_V_id_V_U_apdone_blk)
);

torgb_regslice_both #(
    .DataWidth( 6 ))
regslice_both_ch_b_V_dest_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst_n_inv),
    .data_in(ch_b_TDEST_int_regslice),
    .vld_in(grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID),
    .ack_in(regslice_both_ch_b_V_dest_V_U_ack_in_dummy),
    .data_out(ch_b_TDEST),
    .vld_out(regslice_both_ch_b_V_dest_V_U_vld_out),
    .ack_out(ch_b_TREADY),
    .apdone_blk(regslice_both_ch_b_V_dest_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg <= 1'b1;
        end else if ((grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_ready == 1'b1)) begin
            grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID == 1'b1))) begin
        ch_b_TDATA_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TDATA;
        ch_b_TDEST_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TDEST;
        ch_b_TID_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TID;
        ch_b_TKEEP_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TKEEP;
        ch_b_TLAST_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TLAST;
        ch_b_TSTRB_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TSTRB;
        ch_b_TUSER_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID == 1'b1))) begin
        ch_g_TDATA_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TDATA;
        ch_g_TDEST_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TDEST;
        ch_g_TID_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TID;
        ch_g_TKEEP_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TKEEP;
        ch_g_TLAST_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TLAST;
        ch_g_TSTRB_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TSTRB;
        ch_g_TUSER_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID == 1'b1))) begin
        ch_r_TDATA_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TDATA;
        ch_r_TDEST_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TDEST;
        ch_r_TID_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TID;
        ch_r_TKEEP_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TKEEP;
        ch_r_TLAST_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TLAST;
        ch_r_TSTRB_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TSTRB;
        ch_r_TUSER_reg <= grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TUSER;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        height_read_reg_243 <= height;
        width_read_reg_248 <= width;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        total_reg_253 <= grp_fu_239_p2;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state6)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID == 1'b1))) begin
        ch_b_TDATA_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TDATA;
    end else begin
        ch_b_TDATA_int_regslice = ch_b_TDATA_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID == 1'b1))) begin
        ch_b_TDEST_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TDEST;
    end else begin
        ch_b_TDEST_int_regslice = ch_b_TDEST_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID == 1'b1))) begin
        ch_b_TID_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TID;
    end else begin
        ch_b_TID_int_regslice = ch_b_TID_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID == 1'b1))) begin
        ch_b_TKEEP_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TKEEP;
    end else begin
        ch_b_TKEEP_int_regslice = ch_b_TKEEP_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID == 1'b1))) begin
        ch_b_TLAST_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TLAST;
    end else begin
        ch_b_TLAST_int_regslice = ch_b_TLAST_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID == 1'b1))) begin
        ch_b_TSTRB_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TSTRB;
    end else begin
        ch_b_TSTRB_int_regslice = ch_b_TSTRB_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID == 1'b1))) begin
        ch_b_TUSER_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TUSER;
    end else begin
        ch_b_TUSER_int_regslice = ch_b_TUSER_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID == 1'b1))) begin
        ch_g_TDATA_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TDATA;
    end else begin
        ch_g_TDATA_int_regslice = ch_g_TDATA_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID == 1'b1))) begin
        ch_g_TDEST_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TDEST;
    end else begin
        ch_g_TDEST_int_regslice = ch_g_TDEST_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID == 1'b1))) begin
        ch_g_TID_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TID;
    end else begin
        ch_g_TID_int_regslice = ch_g_TID_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID == 1'b1))) begin
        ch_g_TKEEP_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TKEEP;
    end else begin
        ch_g_TKEEP_int_regslice = ch_g_TKEEP_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID == 1'b1))) begin
        ch_g_TLAST_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TLAST;
    end else begin
        ch_g_TLAST_int_regslice = ch_g_TLAST_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID == 1'b1))) begin
        ch_g_TSTRB_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TSTRB;
    end else begin
        ch_g_TSTRB_int_regslice = ch_g_TSTRB_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID == 1'b1))) begin
        ch_g_TUSER_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TUSER;
    end else begin
        ch_g_TUSER_int_regslice = ch_g_TUSER_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID == 1'b1))) begin
        ch_r_TDATA_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TDATA;
    end else begin
        ch_r_TDATA_int_regslice = ch_r_TDATA_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID == 1'b1))) begin
        ch_r_TDEST_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TDEST;
    end else begin
        ch_r_TDEST_int_regslice = ch_r_TDEST_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID == 1'b1))) begin
        ch_r_TID_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TID;
    end else begin
        ch_r_TID_int_regslice = ch_r_TID_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID == 1'b1))) begin
        ch_r_TKEEP_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TKEEP;
    end else begin
        ch_r_TKEEP_int_regslice = ch_r_TKEEP_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID == 1'b1))) begin
        ch_r_TLAST_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TLAST;
    end else begin
        ch_r_TLAST_int_regslice = ch_r_TLAST_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID == 1'b1))) begin
        ch_r_TSTRB_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TSTRB;
    end else begin
        ch_r_TSTRB_int_regslice = ch_r_TSTRB_reg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID == 1'b1))) begin
        ch_r_TUSER_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TUSER;
    end else begin
        ch_r_TUSER_int_regslice = ch_r_TUSER_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ch_u_TREADY_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_u_TREADY;
    end else begin
        ch_u_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ch_v_TREADY_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_v_TREADY;
    end else begin
        ch_v_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        ch_y_TREADY_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_y_TREADY;
    end else begin
        ch_y_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state5))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if (((1'b0 == ap_block_state6) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

always @ (*) begin
    ap_block_state6 = ((regslice_both_ch_b_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_ch_g_V_data_V_U_apdone_blk == 1'b1) | (regslice_both_ch_r_V_data_V_U_apdone_blk == 1'b1));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign ch_b_TVALID = regslice_both_ch_b_V_data_V_U_vld_out;

assign ch_b_TVALID_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TVALID;

assign ch_g_TVALID = regslice_both_ch_g_V_data_V_U_vld_out;

assign ch_g_TVALID_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TVALID;

assign ch_r_TVALID = regslice_both_ch_r_V_data_V_U_vld_out;

assign ch_r_TVALID_int_regslice = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TVALID;

assign ch_u_TREADY = regslice_both_ch_u_V_data_V_U_ack_in;

assign ch_v_TREADY = regslice_both_ch_v_V_data_V_U_ack_in;

assign ch_y_TREADY = regslice_both_ch_y_V_data_V_U_ack_in;

assign grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start = grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ap_start_reg;

assign grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_b_TREADY = (ch_b_TREADY_int_regslice & ap_CS_fsm_state5);

assign grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_g_TREADY = (ch_g_TREADY_int_regslice & ap_CS_fsm_state5);

assign grp_torgb_Pipeline_VITIS_LOOP_24_1_fu_150_ch_r_TREADY = (ch_r_TREADY_int_regslice & ap_CS_fsm_state5);

endmodule //torgb
