

================================================================
== Vitis HLS Report for 'Receive'
================================================================
* Date:           Mon May 12 19:57:06 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        toppl
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: versalaicore
* Target device:  xcvc1902-vsva2197-2MP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  2.22 ns|  2.232 ns|     0.60 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_216_1  |        ?|        ?|     40566|          -|          -|     ?|        no|
        |- VITIS_LOOP_188_1  |     5056|     5056|       316|          -|          -|    16|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 5 
5 --> 6 
6 --> 4 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 0, i1 %sweep_rx0_0_V_last_V, i1 0, i1 0, void @empty_14"   --->   Operation 7 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 0, i1 %sweep_rx0_1_V_last_V, i1 0, i1 0, void @empty_15"   --->   Operation 8 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 0, i1 %norm_rx0_V_last_V, i1 0, i1 0, void @empty_16"   --->   Operation 9 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_0, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i128 %receive_fifo_1, i64 666, i64 11, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %receive_fifo_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %syscontrol_2, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convSet_1, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %convSet_0, void @empty_1, i32 0, i32 0, void @empty_26, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %norm_rx0_V_last_V, i16 %norm_rx0_V_strb_V, i16 %norm_rx0_V_keep_V, i128 %norm_rx0_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sweep_rx0_1_V_last_V, i16 %sweep_rx0_1_V_strb_V, i16 %sweep_rx0_1_V_keep_V, i128 %sweep_rx0_1_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %sweep_rx0_0_V_last_V, i16 %sweep_rx0_0_V_strb_V, i16 %sweep_rx0_0_V_keep_V, i128 %sweep_rx0_0_V_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_26, void @empty_26, void @empty_26, i32 0, i32 0, i32 0, i32 0, void @empty_26, void @empty_26, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln216 = br void %while.body" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:216]   --->   Operation 20 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.03>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%muxLogicCE_to_sig = muxlogic"   --->   Operation 21 'muxlogic' 'muxLogicCE_to_sig' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.64ns)   --->   "%sig = read i1 @_ssdm_op_Read.ap_fifo.volatile.i1P0A, i1 %syscontrol_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:217]   --->   Operation 22 'read' 'sig' <Predicate = true> <Delay = 0.64> <CoreInst = "FIFO_SRL">   --->   Core 85 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.64> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1> <Depth = 4> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln218 = br i1 %sig, void %for.inc.i.preheader, void %VITIS_LOOP_220_2" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:218]   --->   Operation 23 'br' 'br_ln218' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [2/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc10, i128 %receive_fifo_0, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, i128 %receive_fifo_1, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 %sweep_rx0_1_V_last_V, i32 %convSet_0, i32 %convSet_1"   --->   Operation 24 'call' 'call_ln0' <Predicate = (sig)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232]   --->   Operation 25 'alloca' 'i' <Predicate = (!sig)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln188 = muxlogic i5 0"   --->   Operation 26 'muxlogic' 'muxLogicData_to_store_ln188' <Predicate = (!sig)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln188 = muxlogic i5 %i"   --->   Operation 27 'muxlogic' 'muxLogicAddr_to_store_ln188' <Predicate = (!sig)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.39ns)   --->   "%store_ln188 = store i5 0, i5 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232]   --->   Operation 28 'store' 'store_ln188' <Predicate = (!sig)> <Delay = 0.39>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln188 = br void %for.inc.i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232]   --->   Operation 29 'br' 'br_ln188' <Predicate = (!sig)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln216 = specloopname void @_ssdm_op_SpecLoopName, void @empty_42" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:216]   --->   Operation 30 'specloopname' 'specloopname_ln216' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_parent_loop_proc10, i128 %receive_fifo_0, i128 %sweep_rx0_0_V_data_V, i16 %sweep_rx0_0_V_keep_V, i16 %sweep_rx0_0_V_strb_V, i1 %sweep_rx0_0_V_last_V, i128 %receive_fifo_1, i128 %sweep_rx0_1_V_data_V, i16 %sweep_rx0_1_V_keep_V, i16 %sweep_rx0_1_V_strb_V, i1 %sweep_rx0_1_V_last_V, i32 %convSet_0, i32 %convSet_1"   --->   Operation 31 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln216 = br void %while.body" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:216]   --->   Operation 32 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 1.04>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%MuxLogicAddr_to_i_18 = muxlogic i5 %i"   --->   Operation 33 'muxlogic' 'MuxLogicAddr_to_i_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%i_18 = load i5 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232]   --->   Operation 34 'load' 'i_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.65ns)   --->   "%i_19 = add i5 %i_18, i5 1" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232]   --->   Operation 35 'add' 'i_19' <Predicate = true> <Delay = 0.65> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 36 [1/1] (0.65ns)   --->   "%icmp_ln188 = icmp_eq  i5 %i_18, i5 16" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232]   --->   Operation 36 'icmp' 'icmp_ln188' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln188 = br i1 %icmp_ln188, void %for.inc.i.split, void %_Z11NormReceiveRN3hls6streamI7ap_uintILi128EELi4096EEERNS0_INS_4axisIS2_Lm0ELm0ELm0ELh56ELb0EEELi0EEE.exit" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232]   --->   Operation 37 'br' 'br_ln188' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%muxLogicData_to_store_ln188 = muxlogic i5 %i_19"   --->   Operation 38 'muxlogic' 'muxLogicData_to_store_ln188' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%muxLogicAddr_to_store_ln188 = muxlogic i5 %i"   --->   Operation 39 'muxlogic' 'muxLogicAddr_to_store_ln188' <Predicate = (!icmp_ln188)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.39ns)   --->   "%store_ln188 = store i5 %i_19, i5 %i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232]   --->   Operation 40 'store' 'store_ln188' <Predicate = (!icmp_ln188)> <Delay = 0.39>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%ret_ln235 = ret" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:235]   --->   Operation 41 'ret' 'ret_ln235' <Predicate = (icmp_ln188)> <Delay = 0.00>

State 5 <SV = 3> <Delay = 1.00>
ST_5 : Operation 42 [2/2] (1.00ns)   --->   "%call_ln189 = call void @receive4DDR, i128 %receive_fifo_0, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:189->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232]   --->   Operation 42 'call' 'call_ln189' <Predicate = true> <Delay = 1.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 4> <Delay = 0.00>
ST_6 : Operation 43 [1/1] (0.00ns)   --->   "%speclooptripcount_ln188 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232]   --->   Operation 43 'speclooptripcount' 'speclooptripcount_ln188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln188 = specloopname void @_ssdm_op_SpecLoopName, void @empty_51" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232]   --->   Operation 44 'specloopname' 'specloopname_ln188' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 45 [1/2] (0.00ns)   --->   "%call_ln189 = call void @receive4DDR, i128 %receive_fifo_0, i128 %norm_rx0_V_data_V, i16 %norm_rx0_V_keep_V, i16 %norm_rx0_V_strb_V, i1 %norm_rx0_V_last_V" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:189->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232]   --->   Operation 45 'call' 'call_ln189' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln188 = br void %for.inc.i" [/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232]   --->   Operation 46 'br' 'br_ln188' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 2.222ns, clock uncertainty: 0.600ns.

 <State 1>: 0.000ns
The critical path consists of the following:

 <State 2>: 1.032ns
The critical path consists of the following:
	'muxlogic' operation 1 bit ('muxLogicCE_to_sig') [33]  (0.000 ns)
	fifo read operation ('sig', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:217) on port 'syscontrol_2' (/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:217) [34]  (0.640 ns)
	'store' operation 0 bit ('store_ln188', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232) of constant 0 on local variable 'i', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232 [44]  (0.392 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 1.047ns
The critical path consists of the following:
	'muxlogic' operation 5 bit ('MuxLogicAddr_to_i_18') [47]  (0.000 ns)
	'load' operation 5 bit ('i', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232) on local variable 'i', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232 [48]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln188', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232) [50]  (0.655 ns)
	'store' operation 0 bit ('store_ln188', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232) of variable 'i', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232 on local variable 'i', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:188->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232 [58]  (0.392 ns)

 <State 5>: 1.000ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln189', /home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:189->/home/luanxinya/SVD/FPGA_test/128/pl/TopPL.cpp:232) to 'receive4DDR' [55]  (1.000 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
