

================================================================
== Vitis HLS Report for 'kernel_mhsa_Pipeline_RESIDUAL'
================================================================
* Date:           Sat Sep 27 23:15:47 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        mhsa_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: versalhbm
* Target device:  xcv80-lsva4737-2MHP-e-S


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.158 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |      773|      773|  3.092 us|  3.092 us|  769|  769|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |            |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------+---------+---------+----------+-----------+-----------+------+----------+
        |- RESIDUAL  |      771|      771|         5|          1|          1|   768|       yes|
        +------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       24|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        0|      192|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        0|       98|     -|
|Register             |        -|      -|      238|       68|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|      238|      382|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     2494|   3616|  1716138|   858069|   641|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     7482|  10848|  5148416|  2574208|  1925|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |           Instance          |         Module        | BRAM_18K| DSP| FF| LUT| URAM|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |sparsemux_17_3_32_1_1_U1352  |sparsemux_17_3_32_1_1  |        0|   0|  0|  96|    0|
    |sparsemux_17_3_32_1_1_U1353  |sparsemux_17_3_32_1_1  |        0|   0|  0|  96|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+
    |Total                        |                       |        0|   0|  0| 192|    0|
    +-----------------------------+-----------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln225_fu_341_p2                |         +|   0|  0|  10|          10|           1|
    |ap_block_pp0                       |       and|   0|  0|   2|           1|           1|
    |ap_enable_state1_pp0_iter0_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state2_pp0_iter1_stage0  |       and|   0|  0|   2|           1|           1|
    |ap_enable_state5_pp0_iter4_stage0  |       and|   0|  0|   2|           1|           1|
    |icmp_ln225_fu_347_p2               |      icmp|   0|  0|   4|          10|          10|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0|  24|          25|          17|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   1|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   1|          2|    1|          2|
    |ap_sig_allocacmp_i_8     |  16|          2|   10|         20|
    |grp_fu_326_p0            |  32|          2|   32|         64|
    |grp_fu_326_p1            |  32|          2|   32|         64|
    |i_fu_82                  |  16|          2|   10|         20|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  98|         12|   86|        172|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_reg_707                       |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |current_input_10_addr_reg_620     |   7|   0|    7|          0|
    |current_input_11_addr_reg_627     |   7|   0|    7|          0|
    |current_input_12_addr_reg_634     |   7|   0|    7|          0|
    |current_input_13_addr_reg_641     |   7|   0|    7|          0|
    |current_input_14_addr_reg_648     |   7|   0|    7|          0|
    |current_input_8_addr_reg_606      |   7|   0|    7|          0|
    |current_input_9_addr_reg_613      |   7|   0|    7|          0|
    |current_input_addr_reg_599        |   7|   0|    7|          0|
    |grp_fu_326_p0_keep                |  32|   0|   32|          0|
    |grp_fu_326_p1_keep                |  32|   0|   32|          0|
    |i_fu_82                           |  10|   0|   10|          0|
    |tmp_5_reg_695                     |  32|   0|   32|          0|
    |tmp_6_reg_701                     |  32|   0|   32|          0|
    |trunc_ln225_reg_593               |   3|   0|    3|          0|
    |current_input_10_addr_reg_620     |   0|   8|    7|          0|
    |current_input_11_addr_reg_627     |   0|   8|    7|          0|
    |current_input_12_addr_reg_634     |   0|   8|    7|          0|
    |current_input_13_addr_reg_641     |   0|   8|    7|          0|
    |current_input_14_addr_reg_648     |   0|   8|    7|          0|
    |current_input_8_addr_reg_606      |   0|   8|    7|          0|
    |current_input_9_addr_reg_613      |   0|   8|    7|          0|
    |current_input_addr_reg_599        |   0|   8|    7|          0|
    |trunc_ln225_reg_593               |   0|   4|    3|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 238|  68|  297|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_RESIDUAL|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_RESIDUAL|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_RESIDUAL|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_RESIDUAL|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_RESIDUAL|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  kernel_mhsa_Pipeline_RESIDUAL|  return value|
|grp_fu_2831_p_din0         |  out|   32|  ap_ctrl_hs|  kernel_mhsa_Pipeline_RESIDUAL|  return value|
|grp_fu_2831_p_din1         |  out|   32|  ap_ctrl_hs|  kernel_mhsa_Pipeline_RESIDUAL|  return value|
|grp_fu_2831_p_opcode       |  out|    2|  ap_ctrl_hs|  kernel_mhsa_Pipeline_RESIDUAL|  return value|
|grp_fu_2831_p_dout0        |   in|   32|  ap_ctrl_hs|  kernel_mhsa_Pipeline_RESIDUAL|  return value|
|current_input_14_address0  |  out|    7|   ap_memory|               current_input_14|         array|
|current_input_14_ce0       |  out|    1|   ap_memory|               current_input_14|         array|
|current_input_14_we0       |  out|    1|   ap_memory|               current_input_14|         array|
|current_input_14_d0        |  out|   32|   ap_memory|               current_input_14|         array|
|current_input_14_address1  |  out|    7|   ap_memory|               current_input_14|         array|
|current_input_14_ce1       |  out|    1|   ap_memory|               current_input_14|         array|
|current_input_14_q1        |   in|   32|   ap_memory|               current_input_14|         array|
|current_input_13_address0  |  out|    7|   ap_memory|               current_input_13|         array|
|current_input_13_ce0       |  out|    1|   ap_memory|               current_input_13|         array|
|current_input_13_we0       |  out|    1|   ap_memory|               current_input_13|         array|
|current_input_13_d0        |  out|   32|   ap_memory|               current_input_13|         array|
|current_input_13_address1  |  out|    7|   ap_memory|               current_input_13|         array|
|current_input_13_ce1       |  out|    1|   ap_memory|               current_input_13|         array|
|current_input_13_q1        |   in|   32|   ap_memory|               current_input_13|         array|
|current_input_12_address0  |  out|    7|   ap_memory|               current_input_12|         array|
|current_input_12_ce0       |  out|    1|   ap_memory|               current_input_12|         array|
|current_input_12_we0       |  out|    1|   ap_memory|               current_input_12|         array|
|current_input_12_d0        |  out|   32|   ap_memory|               current_input_12|         array|
|current_input_12_address1  |  out|    7|   ap_memory|               current_input_12|         array|
|current_input_12_ce1       |  out|    1|   ap_memory|               current_input_12|         array|
|current_input_12_q1        |   in|   32|   ap_memory|               current_input_12|         array|
|current_input_11_address0  |  out|    7|   ap_memory|               current_input_11|         array|
|current_input_11_ce0       |  out|    1|   ap_memory|               current_input_11|         array|
|current_input_11_we0       |  out|    1|   ap_memory|               current_input_11|         array|
|current_input_11_d0        |  out|   32|   ap_memory|               current_input_11|         array|
|current_input_11_address1  |  out|    7|   ap_memory|               current_input_11|         array|
|current_input_11_ce1       |  out|    1|   ap_memory|               current_input_11|         array|
|current_input_11_q1        |   in|   32|   ap_memory|               current_input_11|         array|
|current_input_10_address0  |  out|    7|   ap_memory|               current_input_10|         array|
|current_input_10_ce0       |  out|    1|   ap_memory|               current_input_10|         array|
|current_input_10_we0       |  out|    1|   ap_memory|               current_input_10|         array|
|current_input_10_d0        |  out|   32|   ap_memory|               current_input_10|         array|
|current_input_10_address1  |  out|    7|   ap_memory|               current_input_10|         array|
|current_input_10_ce1       |  out|    1|   ap_memory|               current_input_10|         array|
|current_input_10_q1        |   in|   32|   ap_memory|               current_input_10|         array|
|current_input_9_address0   |  out|    7|   ap_memory|                current_input_9|         array|
|current_input_9_ce0        |  out|    1|   ap_memory|                current_input_9|         array|
|current_input_9_we0        |  out|    1|   ap_memory|                current_input_9|         array|
|current_input_9_d0         |  out|   32|   ap_memory|                current_input_9|         array|
|current_input_9_address1   |  out|    7|   ap_memory|                current_input_9|         array|
|current_input_9_ce1        |  out|    1|   ap_memory|                current_input_9|         array|
|current_input_9_q1         |   in|   32|   ap_memory|                current_input_9|         array|
|current_input_8_address0   |  out|    7|   ap_memory|                current_input_8|         array|
|current_input_8_ce0        |  out|    1|   ap_memory|                current_input_8|         array|
|current_input_8_we0        |  out|    1|   ap_memory|                current_input_8|         array|
|current_input_8_d0         |  out|   32|   ap_memory|                current_input_8|         array|
|current_input_8_address1   |  out|    7|   ap_memory|                current_input_8|         array|
|current_input_8_ce1        |  out|    1|   ap_memory|                current_input_8|         array|
|current_input_8_q1         |   in|   32|   ap_memory|                current_input_8|         array|
|current_input_address0     |  out|    7|   ap_memory|                  current_input|         array|
|current_input_ce0          |  out|    1|   ap_memory|                  current_input|         array|
|current_input_we0          |  out|    1|   ap_memory|                  current_input|         array|
|current_input_d0           |  out|   32|   ap_memory|                  current_input|         array|
|current_input_address1     |  out|    7|   ap_memory|                  current_input|         array|
|current_input_ce1          |  out|    1|   ap_memory|                  current_input|         array|
|current_input_q1           |   in|   32|   ap_memory|                  current_input|         array|
|xb2_address0               |  out|    7|   ap_memory|                            xb2|         array|
|xb2_ce0                    |  out|    1|   ap_memory|                            xb2|         array|
|xb2_q0                     |   in|   32|   ap_memory|                            xb2|         array|
|xb2_1_address0             |  out|    7|   ap_memory|                          xb2_1|         array|
|xb2_1_ce0                  |  out|    1|   ap_memory|                          xb2_1|         array|
|xb2_1_q0                   |   in|   32|   ap_memory|                          xb2_1|         array|
|xb2_2_address0             |  out|    7|   ap_memory|                          xb2_2|         array|
|xb2_2_ce0                  |  out|    1|   ap_memory|                          xb2_2|         array|
|xb2_2_q0                   |   in|   32|   ap_memory|                          xb2_2|         array|
|xb2_3_address0             |  out|    7|   ap_memory|                          xb2_3|         array|
|xb2_3_ce0                  |  out|    1|   ap_memory|                          xb2_3|         array|
|xb2_3_q0                   |   in|   32|   ap_memory|                          xb2_3|         array|
|xb2_4_address0             |  out|    7|   ap_memory|                          xb2_4|         array|
|xb2_4_ce0                  |  out|    1|   ap_memory|                          xb2_4|         array|
|xb2_4_q0                   |   in|   32|   ap_memory|                          xb2_4|         array|
|xb2_5_address0             |  out|    7|   ap_memory|                          xb2_5|         array|
|xb2_5_ce0                  |  out|    1|   ap_memory|                          xb2_5|         array|
|xb2_5_q0                   |   in|   32|   ap_memory|                          xb2_5|         array|
|xb2_6_address0             |  out|    7|   ap_memory|                          xb2_6|         array|
|xb2_6_ce0                  |  out|    1|   ap_memory|                          xb2_6|         array|
|xb2_6_q0                   |   in|   32|   ap_memory|                          xb2_6|         array|
|xb2_7_address0             |  out|    7|   ap_memory|                          xb2_7|         array|
|xb2_7_ce0                  |  out|    1|   ap_memory|                          xb2_7|         array|
|xb2_7_q0                   |   in|   32|   ap_memory|                          xb2_7|         array|
+---------------------------+-----+-----+------------+-------------------------------+--------------+

