\hypertarget{struct_s_p_i___type}{}\doxysection{SPI\+\_\+\+Type Struct Reference}
\label{struct_s_p_i___type}\index{SPI\_Type@{SPI\_Type}}


{\ttfamily \#include $<$MK64\+F12.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27af4e9f888f0b7b1e8da7e002d98798}{MCR}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga71277aaa40be4473ac2521981f273bd3}{RESERVED\+\_\+0}} \mbox{[}4\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gae9dd9282fab299d0cd6e119564688e53}{TCR}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga90305b1c98db19c193acfe3f454523bd}{CTAR}} \mbox{[}2\mbox{]}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8203e168b85b6c31c5b2bbda76d37e75}{CTAR\_SLAVE}} \mbox{[}1\mbox{]}\\
\}; \\

\end{tabbing}\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga53762b5329df1577d65fb443ec732a11}{RESERVED\+\_\+1}} \mbox{[}24\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaf6aca2bbd40c0fb6df7c3aebe224a360}{SR}}
\item 
\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad10ae0d821edec8a6cf1bf982a307b91}{RSER}}
\item 
\begin{tabbing}
xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=xx\=\kill
union \{\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad84d20ccbf12eca9317af4e4511033a8}{PUSHR}}\\
\>\mbox{\hyperlink{core__cm4_8h_aec43007d9998a0a0e01faede4133d6be}{\_\_IO}} uint32\_t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga8588010724781cfb5aa384b100ca9d7e}{PUSHR\_SLAVE}}\\
\}; \\

\end{tabbing}\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga7adaf881f37145caba5861609765d994}{POPR}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga32896f14fd2897523a91974664932241}{TXFR0}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga27755ff1a835bbd95f58ecdba1f2795b}{TXFR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_ga331a5555b34b49975fd14f52d0989790}{TXFR2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gabb7709e9633e66598f149c96d12e2640}{TXFR3}}
\item 
uint8\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gad7de7b234e4846024bdeb9198f89edba}{RESERVED\+\_\+2}} \mbox{[}48\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac60db58d1ff9c9bae1ff1460dd6972ab}{RXFR0}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gafdbe91d4e8ea80ec8bcc8c89551429e1}{RXFR1}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gac4caeaac62400fb5d871f11574557a22}{RXFR2}}
\item 
\mbox{\hyperlink{core__cm4_8h_af63697ed9952cc71e1225efe205f6cd3}{\+\_\+\+\_\+I}} uint32\+\_\+t \mbox{\hyperlink{group___v_r_e_f___peripheral___access___layer_gaa997d3f01aca2c5e21a526b29e466f27}{RXFR3}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
SPI -\/ Register Layout Typedef 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
SDK/\+CMSIS/\mbox{\hyperlink{_m_k64_f12_8h}{MK64\+F12.\+h}}\end{DoxyCompactItemize}
