INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ma8541ma-s/labb_4/labb_4.srcs/sources_1/imports/vhdl/stop_watch_package.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity sub10
INFO: [VRFC 10-307] analyzing entity debouncer
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ma8541ma-s/labb_4/labb_4.srcs/sources_1/imports/vhdl/fsm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity FSM
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ma8541ma-s/labb_4/labb_4.srcs/sources_1/imports/vhdl/nbcd.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity nbcd
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ma8541ma-s/labb_4/labb_4.srcs/sources_1/imports/vhdl/edge_det.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity edge_det
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ma8541ma-s/labb_4/labb_4.srcs/sim_1/imports/testbench/fast_counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fast_counter
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ma8541ma-s/labb_4/labb_4.srcs/sim_1/imports/testbench/stop_watch_sim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stop_watch_sim
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ma8541ma-s/labb_4/labb_4.srcs/sim_1/imports/testbench/stop_watch_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity stop_watch_tb
