// Seed: 498294816
module module_0 (
    input tri1 id_0,
    input uwire id_1,
    input supply0 id_2,
    input wire id_3,
    input uwire id_4,
    output tri id_5,
    input tri id_6,
    output wire id_7,
    output wand id_8,
    input supply0 id_9
);
  assign id_8 = 1 % id_6 && 0;
  wire id_11;
endmodule
module module_1 (
    input tri1 id_0,
    input supply1 id_1,
    output wor id_2,
    output tri1 id_3,
    input uwire id_4,
    inout tri0 id_5,
    input tri id_6,
    output tri id_7,
    input uwire id_8
);
  assign id_5 = 1;
  module_0(
      id_0, id_1, id_1, id_8, id_5, id_3, id_6, id_3, id_3, id_0
  );
endmodule
