#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Fri Apr 30 10:17:38 2021
# Process ID: 13496
# Current directory: D:/MadziaPliki/SDUP/RLE_repo/RLE/src
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6844 D:\MadziaPliki\SDUP\RLE_repo\RLE\src\RLE.xpr
# Log file: D:/MadziaPliki/SDUP/RLE_repo/RLE/src/vivado.log
# Journal file: D:/MadziaPliki/SDUP/RLE_repo/RLE/src\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.xpr
INFO: [Project 1-313] Project file moved from 'C:/git/RLE/src' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 751.094 ; gain = 149.547
update_compile_order -fileset sources_1
close [ open D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_beh.v w ]
add_files D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_decoder_beh.v
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'rle_enc_beh_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj rle_enc_beh_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_encoder_beh.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_encoder_beh
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_encoder_beh.sv:11]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sources_1/new/rle_encoder_beh.sv:12]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rle_enc_beh_tb
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:11]
WARNING: [VRFC 10-3380] identifier 'DATA_WIDTH' is used before its declaration [D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.srcs/sim_1/new/rle_enc_beh_tb.sv:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: E:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 2308d4295dca4317a75af360ea7c31ae --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot rle_enc_beh_tb_behav xil_defaultlib.rle_enc_beh_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.rle_encoder_beh(CTR_WIDTH=6)
Compiling module xil_defaultlib.rle_enc_beh_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot rle_enc_beh_tb_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim/xsim.dir/rle_enc_beh_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Fri Apr 30 10:20:38 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/MadziaPliki/SDUP/RLE_repo/RLE/src/RLE.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "rle_enc_beh_tb_behav -key {Behavioral:sim_1:Functional:rle_enc_beh_tb} -tclbatch {rle_enc_beh_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
