<?xml version="1.0" encoding="UTF-8"?>
<system name="$${FILENAME}">
 <component
   name="$${FILENAME}"
   displayName="$${FILENAME}"
   version="1.0"
   description=""
   tags=""
   categories="" />
 <parameter name="bonusData"><![CDATA[bonusData 
{
   element clk_0
   {
      datum _sortIndex
      {
         value = "0";
         type = "int";
      }
   }
   element dacGenerator_0
   {
      datum _sortIndex
      {
         value = "2";
         type = "int";
      }
   }
   element drvAd56x3_0
   {
      datum _sortIndex
      {
         value = "1";
         type = "int";
      }
   }
}
]]></parameter>
 <parameter name="clockCrossingAdapter" value="HANDSHAKE" />
 <parameter name="device" value="5CSEBA6U19A7" />
 <parameter name="deviceFamily" value="Cyclone V" />
 <parameter name="deviceSpeedGrade" value="7" />
 <parameter name="fabricMode" value="QSYS" />
 <parameter name="generateLegacySim" value="false" />
 <parameter name="generationId" value="0" />
 <parameter name="globalResetBus" value="false" />
 <parameter name="hdlLanguage" value="VERILOG" />
 <parameter name="hideFromIPCatalog" value="false" />
 <parameter name="lockedInterfaceDefinition" value="" />
 <parameter name="maxAdditionalLatency" value="1" />
 <parameter name="projectName" value="" />
 <parameter name="sopcBorderPoints" value="false" />
 <parameter name="systemHash" value="0" />
 <parameter name="testBenchDutName" value="" />
 <parameter name="timeStamp" value="0" />
 <parameter name="useTestBenchNamingPattern" value="false" />
 <instanceScript></instanceScript>
 <interface name="clk" internal="clk_0.clk_in" type="clock" dir="end" />
 <interface
   name="drvad56x3_0_conduit_end_0"
   internal="drvAd56x3_0.conduit_end_0"
   type="conduit"
   dir="end" />
 <interface name="reset" internal="clk_0.clk_in_reset" type="reset" dir="end" />
 <module name="clk_0" kind="clock_source" version="18.1" enabled="1">
  <parameter name="clockFrequency" value="50000000" />
  <parameter name="clockFrequencyKnown" value="true" />
  <parameter name="inputClockFrequency" value="0" />
  <parameter name="resetSynchronousEdges" value="NONE" />
 </module>
 <module name="dacGenerator_0" kind="dacGenerator" version="1.0" enabled="1">
  <parameter name="DATA_WIDTH" value="14" />
  <parameter name="INCREASE_RATE" value="1" />
  <parameter name="SIGN_A" value="UNSIGNED" />
  <parameter name="SIGN_B" value="UNSIGNED" />
 </module>
 <module name="drvAd56x3_0" kind="drvAd56x3" version="1.0" enabled="1">
  <parameter name="DATA_WIDTH" value="14" />
  <parameter name="SCLK_DIVIDER" value="2" />
  <parameter name="SIGN_A" value="UNSIGNED" />
  <parameter name="SIGN_B" value="UNSIGNED" />
  <parameter name="SYNC_DURATION" value="5" />
 </module>
 <connection
   kind="avalon_streaming"
   version="18.1"
   start="dacGenerator_0.gen"
   end="drvAd56x3_0.dac" />
 <connection
   kind="clock"
   version="18.1"
   start="clk_0.clk"
   end="dacGenerator_0.clock" />
 <connection kind="clock" version="18.1" start="clk_0.clk" end="drvAd56x3_0.clock" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="drvAd56x3_0.reset" />
 <connection
   kind="reset"
   version="18.1"
   start="clk_0.clk_reset"
   end="dacGenerator_0.reset" />
 <interconnectRequirement for="$system" name="qsys_mm.clockCrossingAdapter" value="HANDSHAKE" />
 <interconnectRequirement for="$system" name="qsys_mm.enableEccProtection" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.insertDefaultSlave" value="FALSE" />
 <interconnectRequirement for="$system" name="qsys_mm.maxAdditionalLatency" value="1" />
</system>
