Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Wed Jul 23 09:57:55 2025
| Host         : iq9 running 64-bit Ubuntu 22.04.5 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    351         
LUTAR-1    Warning           LUT drives async reset alert   1           
TIMING-18  Warning           Missing input or output delay  5           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (3584)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (395)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3584)
---------------------------
 There are 351 register/latch pins with no clock driven by root clock pin: tck (HIGH)

 There are 133 register/latch pins with no clock driven by root clock pin: jtag/fsm/captureDR_reg/Q (HIGH)

 There are 342 register/latch pins with no clock driven by root clock pin: jtag/fsm/state_reg[0]/Q (HIGH)

 There are 342 register/latch pins with no clock driven by root clock pin: jtag/fsm/state_reg[1]/Q (HIGH)

 There are 144 register/latch pins with no clock driven by root clock pin: jtag/fsm/state_reg[2]/Q (HIGH)

 There are 342 register/latch pins with no clock driven by root clock pin: jtag/fsm/state_reg[3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: jtag/ir/instructions_reg[0]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: jtag/ir/instructions_reg[1]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: jtag/ir/instructions_reg[2]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: jtag/ir/instructions_reg[3]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: jtag/ir/instructions_reg[4]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: jtag/ir/instructions_reg[5]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: jtag/ir/instructions_reg[6]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: jtag/ir/instructions_reg[7]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: jtag/ir/instructions_reg[8]/Q (HIGH)

 There are 193 register/latch pins with no clock driven by root clock pin: jtag/ir/instructions_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (395)
--------------------------------------------------
 There are 395 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.715        0.000                      0                 3040        0.085        0.000                      0                 3040        3.750        0.000                       0                   750  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.715        0.000                      0                 2529        0.085        0.000                      0                 2529        3.750        0.000                       0                   750  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              2.481        0.000                      0                  511        0.346        0.000                      0                  511  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.715ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 core/dp/regW/q_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/rf/rf_reg_r1_0_31_18_23/RAMA/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.456ns (10.910%)  route 3.724ns (89.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.615ns = ( 12.615 - 5.000 ) 
    Source Clock Delay      (SCD):    8.246ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.637     8.246    core/dp/regW/clk
    SLICE_X39Y93         FDCE                                         r  core/dp/regW/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.456     8.702 r  core/dp/regW/q_reg[33]/Q
                         net (fo=94, routed)          3.724    12.426    core/dp/rf/rf_reg_r1_0_31_18_23/ADDRD1
    SLICE_X38Y103        RAMD32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    10.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    10.381 f  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    11.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.111 f  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.505    12.615    core/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y103        RAMD32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.498    13.113    
                         clock uncertainty           -0.035    13.078    
    SLICE_X38Y103        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.063    13.141    core/dp/rf/rf_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 core/dp/regW/q_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.456ns (10.910%)  route 3.724ns (89.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.615ns = ( 12.615 - 5.000 ) 
    Source Clock Delay      (SCD):    8.246ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.637     8.246    core/dp/regW/clk
    SLICE_X39Y93         FDCE                                         r  core/dp/regW/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.456     8.702 r  core/dp/regW/q_reg[33]/Q
                         net (fo=94, routed)          3.724    12.426    core/dp/rf/rf_reg_r1_0_31_18_23/ADDRD1
    SLICE_X38Y103        RAMD32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    10.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    10.381 f  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    11.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.111 f  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.505    12.615    core/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y103        RAMD32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.498    13.113    
                         clock uncertainty           -0.035    13.078    
    SLICE_X38Y103        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.063    13.141    core/dp/rf/rf_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 core/dp/regW/q_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/rf/rf_reg_r1_0_31_18_23/RAMB/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.456ns (10.910%)  route 3.724ns (89.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.615ns = ( 12.615 - 5.000 ) 
    Source Clock Delay      (SCD):    8.246ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.637     8.246    core/dp/regW/clk
    SLICE_X39Y93         FDCE                                         r  core/dp/regW/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.456     8.702 r  core/dp/regW/q_reg[33]/Q
                         net (fo=94, routed)          3.724    12.426    core/dp/rf/rf_reg_r1_0_31_18_23/ADDRD1
    SLICE_X38Y103        RAMD32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    10.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    10.381 f  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    11.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.111 f  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.505    12.615    core/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y103        RAMD32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMB/CLK  (IS_INVERTED)
                         clock pessimism              0.498    13.113    
                         clock uncertainty           -0.035    13.078    
    SLICE_X38Y103        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.063    13.141    core/dp/rf/rf_reg_r1_0_31_18_23/RAMB
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 core/dp/regW/q_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.456ns (10.910%)  route 3.724ns (89.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.615ns = ( 12.615 - 5.000 ) 
    Source Clock Delay      (SCD):    8.246ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.637     8.246    core/dp/regW/clk
    SLICE_X39Y93         FDCE                                         r  core/dp/regW/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.456     8.702 r  core/dp/regW/q_reg[33]/Q
                         net (fo=94, routed)          3.724    12.426    core/dp/rf/rf_reg_r1_0_31_18_23/ADDRD1
    SLICE_X38Y103        RAMD32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    10.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    10.381 f  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    11.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.111 f  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.505    12.615    core/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y103        RAMD32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.498    13.113    
                         clock uncertainty           -0.035    13.078    
    SLICE_X38Y103        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.063    13.141    core/dp/rf/rf_reg_r1_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 core/dp/regW/q_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/rf/rf_reg_r1_0_31_18_23/RAMC/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.456ns (10.910%)  route 3.724ns (89.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.615ns = ( 12.615 - 5.000 ) 
    Source Clock Delay      (SCD):    8.246ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.637     8.246    core/dp/regW/clk
    SLICE_X39Y93         FDCE                                         r  core/dp/regW/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.456     8.702 r  core/dp/regW/q_reg[33]/Q
                         net (fo=94, routed)          3.724    12.426    core/dp/rf/rf_reg_r1_0_31_18_23/ADDRD1
    SLICE_X38Y103        RAMD32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    10.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    10.381 f  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    11.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.111 f  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.505    12.615    core/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y103        RAMD32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMC/CLK  (IS_INVERTED)
                         clock pessimism              0.498    13.113    
                         clock uncertainty           -0.035    13.078    
    SLICE_X38Y103        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.063    13.141    core/dp/rf/rf_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 core/dp/regW/q_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.456ns (10.910%)  route 3.724ns (89.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.615ns = ( 12.615 - 5.000 ) 
    Source Clock Delay      (SCD):    8.246ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.637     8.246    core/dp/regW/clk
    SLICE_X39Y93         FDCE                                         r  core/dp/regW/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.456     8.702 r  core/dp/regW/q_reg[33]/Q
                         net (fo=94, routed)          3.724    12.426    core/dp/rf/rf_reg_r1_0_31_18_23/ADDRD1
    SLICE_X38Y103        RAMD32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    10.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    10.381 f  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    11.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.111 f  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.505    12.615    core/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y103        RAMD32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.498    13.113    
                         clock uncertainty           -0.035    13.078    
    SLICE_X38Y103        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.063    13.141    core/dp/rf/rf_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 core/dp/regW/q_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/rf/rf_reg_r1_0_31_18_23/RAMD/ADR1
                            (falling edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.456ns (10.910%)  route 3.724ns (89.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.615ns = ( 12.615 - 5.000 ) 
    Source Clock Delay      (SCD):    8.246ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.637     8.246    core/dp/regW/clk
    SLICE_X39Y93         FDCE                                         r  core/dp/regW/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.456     8.702 r  core/dp/regW/q_reg[33]/Q
                         net (fo=94, routed)          3.724    12.426    core/dp/rf/rf_reg_r1_0_31_18_23/ADDRD1
    SLICE_X38Y103        RAMS32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    10.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    10.381 f  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    11.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.111 f  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.505    12.615    core/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y103        RAMS32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMD/CLK  (IS_INVERTED)
                         clock pessimism              0.498    13.113    
                         clock uncertainty           -0.035    13.078    
    SLICE_X38Y103        RAMS32 (Setup_rams32_CLK_ADR1)
                                                      0.063    13.141    core/dp/rf/rf_reg_r1_0_31_18_23/RAMD
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.715ns  (required time - arrival time)
  Source:                 core/dp/regW/q_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/rf/rf_reg_r1_0_31_18_23/RAMD_D1/ADR1
                            (falling edge-triggered cell RAMS32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.180ns  (logic 0.456ns (10.910%)  route 3.724ns (89.090%))
  Logic Levels:           0  
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.615ns = ( 12.615 - 5.000 ) 
    Source Clock Delay      (SCD):    8.246ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.637     8.246    core/dp/regW/clk
    SLICE_X39Y93         FDCE                                         r  core/dp/regW/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.456     8.702 r  core/dp/regW/q_reg[33]/Q
                         net (fo=94, routed)          3.724    12.426    core/dp/rf/rf_reg_r1_0_31_18_23/ADDRD1
    SLICE_X38Y103        RAMS32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    10.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    10.381 f  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    11.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.111 f  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.505    12.615    core/dp/rf/rf_reg_r1_0_31_18_23/WCLK
    SLICE_X38Y103        RAMS32                                       r  core/dp/rf/rf_reg_r1_0_31_18_23/RAMD_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.498    13.113    
                         clock uncertainty           -0.035    13.078    
    SLICE_X38Y103        RAMS32 (Setup_rams32_CLK_ADR1)
                                                      0.063    13.141    core/dp/rf/rf_reg_r1_0_31_18_23/RAMD_D1
  -------------------------------------------------------------------
                         required time                         13.141    
                         arrival time                         -12.426    
  -------------------------------------------------------------------
                         slack                                  0.715    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 core/dp/regW/q_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/rf/rf_reg_r2_0_31_18_23/RAMA/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.456ns (11.701%)  route 3.441ns (88.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 12.612 - 5.000 ) 
    Source Clock Delay      (SCD):    8.246ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.637     8.246    core/dp/regW/clk
    SLICE_X39Y93         FDCE                                         r  core/dp/regW/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.456     8.702 r  core/dp/regW/q_reg[33]/Q
                         net (fo=94, routed)          3.441    12.143    core/dp/rf/rf_reg_r2_0_31_18_23/ADDRD1
    SLICE_X42Y103        RAMD32                                       r  core/dp/rf/rf_reg_r2_0_31_18_23/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    10.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    10.381 f  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    11.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.111 f  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.502    12.612    core/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X42Y103        RAMD32                                       r  core/dp/rf/rf_reg_r2_0_31_18_23/RAMA/CLK  (IS_INVERTED)
                         clock pessimism              0.498    13.110    
                         clock uncertainty           -0.035    13.075    
    SLICE_X42Y103        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.063    13.138    core/dp/rf/rf_reg_r2_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  0.995    

Slack (MET) :             0.995ns  (required time - arrival time)
  Source:                 core/dp/regW/q_reg[33]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1/WADR1
                            (falling edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.897ns  (logic 0.456ns (11.701%)  route 3.441ns (88.299%))
  Logic Levels:           0  
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 12.612 - 5.000 ) 
    Source Clock Delay      (SCD):    8.246ns
    Clock Pessimism Removal (CPR):    0.498ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.637     8.246    core/dp/regW/clk
    SLICE_X39Y93         FDCE                                         r  core/dp/regW/q_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y93         FDCE (Prop_fdce_C_Q)         0.456     8.702 r  core/dp/regW/q_reg[33]/Q
                         net (fo=94, routed)          3.441    12.143    core/dp/rf/rf_reg_r2_0_31_18_23/ADDRD1
    SLICE_X42Y103        RAMD32                                       r  core/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  sysclk (IN)
                         net (fo=0)                   0.000     5.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    10.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    10.381 f  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    11.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.111 f  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.502    12.612    core/dp/rf/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X42Y103        RAMD32                                       r  core/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1/CLK  (IS_INVERTED)
                         clock pessimism              0.498    13.110    
                         clock uncertainty           -0.035    13.075    
    SLICE_X42Y103        RAMD32 (Setup_ramd32_CLK_WADR1)
                                                      0.063    13.138    core/dp/rf/rf_reg_r2_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         13.138    
                         arrival time                         -12.143    
  -------------------------------------------------------------------
                         slack                                  0.995    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 core/dp/regM/q_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.419ns  (logic 0.141ns (33.624%)  route 0.278ns (66.376%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.398ns
    Source Clock Delay      (SCD):    2.538ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.569     2.538    core/dp/regM/clk
    SLICE_X37Y97         FDCE                                         r  core/dp/regM/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y97         FDCE (Prop_fdce_C_Q)         0.141     2.679 r  core/dp/regM/q_reg[17]/Q
                         net (fo=1, routed)           0.278     2.957    core/dp/regW/D[17]
    SLICE_X39Y100        FDCE                                         r  core/dp/regW/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.837     3.398    core/dp/regW/clk
    SLICE_X39Y100        FDCE                                         r  core/dp/regW/q_reg[17]/C
                         clock pessimism             -0.592     2.806    
    SLICE_X39Y100        FDCE (Hold_fdce_C_D)         0.066     2.872    core/dp/regW/q_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.872    
                         arrival time                           2.957    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 core/dp/regD/q_reg[56]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regE/q_reg[103]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.244ns (48.952%)  route 0.254ns (51.048%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.570     2.539    core/dp/regD/clk
    SLICE_X30Y98         FDCE                                         r  core/dp/regD/q_reg[56]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y98         FDCE (Prop_fdce_C_Q)         0.148     2.687 r  core/dp/regD/q_reg[56]/Q
                         net (fo=1, routed)           0.254     2.941    core/dp/regD/q_reg_n_0_[56]
    SLICE_X30Y100        LUT2 (Prop_lut2_I0_O)        0.096     3.037 r  core/dp/regD/q[103]_i_1/O
                         net (fo=1, routed)           0.000     3.037    core/dp/regE/q_reg[174]_0[91]
    SLICE_X30Y100        FDCE                                         r  core/dp/regE/q_reg[103]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.838     3.400    core/dp/regE/clk
    SLICE_X30Y100        FDCE                                         r  core/dp/regE/q_reg[103]/C
                         clock pessimism             -0.592     2.808    
    SLICE_X30Y100        FDCE (Hold_fdce_C_D)         0.131     2.939    core/dp/regE/q_reg[103]
  -------------------------------------------------------------------
                         required time                         -2.939    
                         arrival time                           3.037    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 core/dp/regM/q_reg[79]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[79]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (31.018%)  route 0.314ns (68.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.567     2.536    core/dp/regM/clk
    SLICE_X36Y101        FDCE                                         r  core/dp/regM/q_reg[79]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y101        FDCE (Prop_fdce_C_Q)         0.141     2.677 r  core/dp/regM/q_reg[79]/Q
                         net (fo=5, routed)           0.314     2.991    core/dp/regW/D[79]
    SLICE_X41Y97         FDCE                                         r  core/dp/regW/q_reg[79]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.839     3.400    core/dp/regW/clk
    SLICE_X41Y97         FDCE                                         r  core/dp/regW/q_reg[79]/C
                         clock pessimism             -0.592     2.808    
    SLICE_X41Y97         FDCE (Hold_fdce_C_D)         0.072     2.880    core/dp/regW/q_reg[79]
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           2.991    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 core/dp/regM/q_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.864ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.566     2.535    core/dp/regM/clk
    SLICE_X41Y94         FDCE                                         r  core/dp/regM/q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y94         FDCE (Prop_fdce_C_Q)         0.141     2.676 r  core/dp/regM/q_reg[9]/Q
                         net (fo=1, routed)           0.056     2.732    core/dp/regW/D[9]
    SLICE_X41Y94         FDCE                                         r  core/dp/regW/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.838     3.399    core/dp/regW/clk
    SLICE_X41Y94         FDCE                                         r  core/dp/regW/q_reg[9]/C
                         clock pessimism             -0.864     2.535    
    SLICE_X41Y94         FDCE (Hold_fdce_C_D)         0.075     2.610    core/dp/regW/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.610    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 jtag/dbghalt/sync1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag/dbghalt/sync2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.564     1.483    jtag/dbghalt/clk_b
    SLICE_X52Y93         FDRE                                         r  jtag/dbghalt/sync1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  jtag/dbghalt/sync1_reg/Q
                         net (fo=1, routed)           0.065     1.690    jtag/dbghalt/sync1
    SLICE_X52Y93         FDRE                                         r  jtag/dbghalt/sync2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.834     1.999    jtag/dbghalt/clk_b
    SLICE_X52Y93         FDRE                                         r  jtag/dbghalt/sync2_reg/C
                         clock pessimism             -0.515     1.483    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.075     1.558    jtag/dbghalt/sync2_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.690    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 jtag/dbghalt/lock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag/dbghalt/b_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.484    jtag/dbghalt/clk_b
    SLICE_X57Y94         FDRE                                         r  jtag/dbghalt/lock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y94         FDRE (Prop_fdre_C_Q)         0.141     1.625 f  jtag/dbghalt/lock_reg/Q
                         net (fo=1, routed)           0.087     1.712    jtag/dbghalt/lock
    SLICE_X56Y94         LUT3 (Prop_lut3_I1_O)        0.045     1.757 r  jtag/dbghalt/b_i_1/O
                         net (fo=1, routed)           0.000     1.757    jtag/dbghalt/b_i_1_n_0
    SLICE_X56Y94         FDRE                                         r  jtag/dbghalt/b_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     2.000    jtag/dbghalt/clk_b
    SLICE_X56Y94         FDRE                                         r  jtag/dbghalt/b_reg/C
                         clock pessimism             -0.502     1.497    
    SLICE_X56Y94         FDRE (Hold_fdre_C_D)         0.120     1.617    jtag/dbghalt/b_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 core/dp/regM/q_reg[82]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[82]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.164ns (32.590%)  route 0.339ns (67.410%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.536ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.567     2.536    core/dp/regM/clk
    SLICE_X34Y102        FDCE                                         r  core/dp/regM/q_reg[82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y102        FDCE (Prop_fdce_C_Q)         0.164     2.700 r  core/dp/regM/q_reg[82]/Q
                         net (fo=5, routed)           0.339     3.039    core/dp/regW/D[82]
    SLICE_X41Y99         FDCE                                         r  core/dp/regW/q_reg[82]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.839     3.400    core/dp/regW/clk
    SLICE_X41Y99         FDCE                                         r  core/dp/regW/q_reg[82]/C
                         clock pessimism             -0.592     2.808    
    SLICE_X41Y99         FDCE (Hold_fdce_C_D)         0.072     2.880    core/dp/regW/q_reg[82]
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 core/dp/regM/q_reg[78]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[78]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.505ns  (logic 0.164ns (32.490%)  route 0.341ns (67.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.399ns
    Source Clock Delay      (SCD):    2.534ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.565     2.534    core/dp/regM/clk
    SLICE_X38Y101        FDCE                                         r  core/dp/regM/q_reg[78]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y101        FDCE (Prop_fdce_C_Q)         0.164     2.698 r  core/dp/regM/q_reg[78]/Q
                         net (fo=5, routed)           0.341     3.039    core/dp/regW/D[78]
    SLICE_X41Y94         FDCE                                         r  core/dp/regW/q_reg[78]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.838     3.399    core/dp/regW/clk
    SLICE_X41Y94         FDCE                                         r  core/dp/regW/q_reg[78]/C
                         clock pessimism             -0.592     2.807    
    SLICE_X41Y94         FDCE (Hold_fdce_C_D)         0.070     2.877    core/dp/regW/q_reg[78]
  -------------------------------------------------------------------
                         required time                         -2.877    
                         arrival time                           3.039    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 core/dp/pcreg/q_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/pcreg/q_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.541ns  (logic 0.355ns (65.624%)  route 0.186ns (34.376%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.539ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.570     2.539    core/dp/pcreg/clk
    SLICE_X32Y99         FDCE                                         r  core/dp/pcreg/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.141     2.680 r  core/dp/pcreg/q_reg[24]/Q
                         net (fo=4, routed)           0.185     2.865    core/dp/branchadd/PCF[24]
    SLICE_X32Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.910 r  core/dp/branchadd/q[24]_i_2/O
                         net (fo=1, routed)           0.000     2.910    core/dp/branchadd/q[24]_i_2_n_0
    SLICE_X32Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     3.025 r  core/dp/branchadd/q_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     3.026    core/dp/branchadd/q_reg[24]_i_1_n_0
    SLICE_X32Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     3.080 r  core/dp/branchadd/q_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     3.080    core/dp/pcreg/q_reg[28]_0[0]
    SLICE_X32Y100        FDCE                                         r  core/dp/pcreg/q_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.838     3.400    core/dp/pcreg/clk
    SLICE_X32Y100        FDCE                                         r  core/dp/pcreg/q_reg[25]/C
                         clock pessimism             -0.592     2.808    
    SLICE_X32Y100        FDCE (Hold_fdce_C_D)         0.105     2.913    core/dp/pcreg/q_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.913    
                         arrival time                           3.080    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 core/dp/regM/q_reg[84]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[84]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.141ns (26.991%)  route 0.381ns (73.009%))
  Logic Levels:           0  
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.400ns
    Source Clock Delay      (SCD):    2.535ns
    Clock Pessimism Removal (CPR):    0.592ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.566     2.535    core/dp/regM/clk
    SLICE_X36Y103        FDCE                                         r  core/dp/regM/q_reg[84]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y103        FDCE (Prop_fdce_C_Q)         0.141     2.676 r  core/dp/regM/q_reg[84]/Q
                         net (fo=5, routed)           0.381     3.057    core/dp/regW/D[84]
    SLICE_X40Y99         FDCE                                         r  core/dp/regW/q_reg[84]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.839     3.400    core/dp/regW/clk
    SLICE_X40Y99         FDCE                                         r  core/dp/regW/q_reg[84]/C
                         clock pessimism             -0.592     2.808    
    SLICE_X40Y99         FDCE (Hold_fdce_C_D)         0.072     2.880    core/dp/regW/q_reg[84]
  -------------------------------------------------------------------
                         required time                         -2.880    
                         arrival time                           3.057    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sysclk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  sysclk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   jtag/dbg_clk_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X45Y102   fail_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X45Y102   success_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y93    core/c/controlregE/q_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X30Y93    core/c/controlregE/q_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X30Y93    core/c/controlregE/q_reg[2]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X30Y93    core/c/controlregE/q_reg[3]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X30Y93    core/c/controlregE/q_reg[5]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X32Y93    core/c/controlregE/q_reg[6]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X38Y96    core/dp/rf/rf_reg_r1_0_31_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.481ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.346ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regM/q_reg[83]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.648ns  (logic 0.580ns (6.011%)  route 9.068ns (93.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.616ns = ( 17.616 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.227    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           2.315     7.997    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.121 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.754    14.875    core/dp/regM/reset
    SLICE_X36Y103        FDCE                                         f  core/dp/regM/q_reg[83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    15.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    16.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.506    17.616    core/dp/regM/clk
    SLICE_X36Y103        FDCE                                         r  core/dp/regM/q_reg[83]/C
                         clock pessimism              0.180    17.796    
                         clock uncertainty           -0.035    17.761    
    SLICE_X36Y103        FDCE (Recov_fdce_C_CLR)     -0.405    17.356    core/dp/regM/q_reg[83]
  -------------------------------------------------------------------
                         required time                         17.356    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.481ns  (required time - arrival time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regM/q_reg[84]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.648ns  (logic 0.580ns (6.011%)  route 9.068ns (93.989%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.570ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.616ns = ( 17.616 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.227    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           2.315     7.997    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.121 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.754    14.875    core/dp/regM/reset
    SLICE_X36Y103        FDCE                                         f  core/dp/regM/q_reg[84]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    15.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    16.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.506    17.616    core/dp/regM/clk
    SLICE_X36Y103        FDCE                                         r  core/dp/regM/q_reg[84]/C
                         clock pessimism              0.180    17.796    
                         clock uncertainty           -0.035    17.761    
    SLICE_X36Y103        FDCE (Recov_fdce_C_CLR)     -0.405    17.356    core/dp/regM/q_reg[84]
  -------------------------------------------------------------------
                         required time                         17.356    
                         arrival time                         -14.875    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regE/q_reg[110]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.512ns  (logic 0.580ns (6.098%)  route 8.932ns (93.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 17.617 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.227    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           2.315     7.997    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.121 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.618    14.739    core/dp/regE/reset
    SLICE_X37Y102        FDCE                                         f  core/dp/regE/q_reg[110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    15.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    16.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.507    17.617    core/dp/regE/clk
    SLICE_X37Y102        FDCE                                         r  core/dp/regE/q_reg[110]/C
                         clock pessimism              0.180    17.797    
                         clock uncertainty           -0.035    17.762    
    SLICE_X37Y102        FDCE (Recov_fdce_C_CLR)     -0.405    17.357    core/dp/regE/q_reg[110]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regE/q_reg[159]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.512ns  (logic 0.580ns (6.098%)  route 8.932ns (93.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 17.617 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.227    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           2.315     7.997    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.121 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.618    14.739    core/dp/regE/reset
    SLICE_X37Y102        FDCE                                         f  core/dp/regE/q_reg[159]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    15.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    16.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.507    17.617    core/dp/regE/clk
    SLICE_X37Y102        FDCE                                         r  core/dp/regE/q_reg[159]/C
                         clock pessimism              0.180    17.797    
                         clock uncertainty           -0.035    17.762    
    SLICE_X37Y102        FDCE (Recov_fdce_C_CLR)     -0.405    17.357    core/dp/regE/q_reg[159]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.618ns  (required time - arrival time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regE/q_reg[161]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.512ns  (logic 0.580ns (6.098%)  route 8.932ns (93.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.571ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 17.617 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.227    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           2.315     7.997    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.121 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.618    14.739    core/dp/regE/reset
    SLICE_X37Y102        FDCE                                         f  core/dp/regE/q_reg[161]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    15.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    16.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.507    17.617    core/dp/regE/clk
    SLICE_X37Y102        FDCE                                         r  core/dp/regE/q_reg[161]/C
                         clock pessimism              0.180    17.797    
                         clock uncertainty           -0.035    17.762    
    SLICE_X37Y102        FDCE (Recov_fdce_C_CLR)     -0.405    17.357    core/dp/regE/q_reg[161]
  -------------------------------------------------------------------
                         required time                         17.357    
                         arrival time                         -14.739    
  -------------------------------------------------------------------
                         slack                                  2.618    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regM/q_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 0.580ns (6.144%)  route 8.860ns (93.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 17.612 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.227    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           2.315     7.997    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.121 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.545    14.667    core/dp/regM/reset
    SLICE_X44Y105        FDCE                                         f  core/dp/regM/q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    15.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    16.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.502    17.612    core/dp/regM/clk
    SLICE_X44Y105        FDCE                                         r  core/dp/regM/q_reg[28]/C
                         clock pessimism              0.180    17.792    
                         clock uncertainty           -0.035    17.757    
    SLICE_X44Y105        FDCE (Recov_fdce_C_CLR)     -0.405    17.352    core/dp/regM/q_reg[28]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -14.667    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 0.580ns (6.144%)  route 8.860ns (93.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 17.612 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.227    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           2.315     7.997    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.121 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.545    14.667    core/dp/regW/reset
    SLICE_X44Y105        FDCE                                         f  core/dp/regW/q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    15.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    16.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.502    17.612    core/dp/regW/clk
    SLICE_X44Y105        FDCE                                         r  core/dp/regW/q_reg[28]/C
                         clock pessimism              0.180    17.792    
                         clock uncertainty           -0.035    17.757    
    SLICE_X44Y105        FDCE (Recov_fdce_C_CLR)     -0.405    17.352    core/dp/regW/q_reg[28]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -14.667    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.685ns  (required time - arrival time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[97]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.440ns  (logic 0.580ns (6.144%)  route 8.860ns (93.856%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 17.612 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.227    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           2.315     7.997    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.121 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.545    14.667    core/dp/regW/reset
    SLICE_X44Y105        FDCE                                         f  core/dp/regW/q_reg[97]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    15.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    16.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.502    17.612    core/dp/regW/clk
    SLICE_X44Y105        FDCE                                         r  core/dp/regW/q_reg[97]/C
                         clock pessimism              0.180    17.792    
                         clock uncertainty           -0.035    17.757    
    SLICE_X44Y105        FDCE (Recov_fdce_C_CLR)     -0.405    17.352    core/dp/regW/q_reg[97]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -14.667    
  -------------------------------------------------------------------
                         slack                                  2.685    

Slack (MET) :             2.690ns  (required time - arrival time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[65]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.436ns  (logic 0.580ns (6.147%)  route 8.856ns (93.853%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.566ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns = ( 17.612 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.227    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           2.315     7.997    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.121 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.541    14.662    core/dp/regW/reset
    SLICE_X45Y105        FDCE                                         f  core/dp/regW/q_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    15.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    16.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.502    17.612    core/dp/regW/clk
    SLICE_X45Y105        FDCE                                         r  core/dp/regW/q_reg[65]/C
                         clock pessimism              0.180    17.792    
                         clock uncertainty           -0.035    17.757    
    SLICE_X45Y105        FDCE (Recov_fdce_C_CLR)     -0.405    17.352    core/dp/regW/q_reg[65]
  -------------------------------------------------------------------
                         required time                         17.352    
                         arrival time                         -14.662    
  -------------------------------------------------------------------
                         slack                                  2.690    

Slack (MET) :             2.697ns  (required time - arrival time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regE/q_reg[162]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.431ns  (logic 0.580ns (6.150%)  route 8.851ns (93.850%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        2.569ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.615ns = ( 17.615 - 10.000 ) 
    Source Clock Delay      (SCD):    5.227ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.624     5.227    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.456     5.683 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           2.315     7.997    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.124     8.121 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.536    14.658    core/dp/regE/reset
    SLICE_X39Y103        FDCE                                         f  core/dp/regE/q_reg[162]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  sysclk (IN)
                         net (fo=0)                   0.000    10.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859    15.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100    15.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638    16.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.505    17.615    core/dp/regE/clk
    SLICE_X39Y103        FDCE                                         r  core/dp/regE/q_reg[162]/C
                         clock pessimism              0.180    17.795    
                         clock uncertainty           -0.035    17.760    
    SLICE_X39Y103        FDCE (Recov_fdce_C_CLR)     -0.405    17.355    core/dp/regE/q_reg[162]
  -------------------------------------------------------------------
                         required time                         17.355    
                         arrival time                         -14.658    
  -------------------------------------------------------------------
                         slack                                  2.697    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[37]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.186ns (9.680%)  route 1.735ns (90.320%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.668ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.395ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.482    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           0.903     2.526    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.045     2.571 f  reset_inferred_i_1/O
                         net (fo=508, routed)         0.833     3.404    core/dp/regW/reset
    SLICE_X48Y91         FDCE                                         f  core/dp/regW/q_reg[37]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.834     3.395    core/dp/regW/clk
    SLICE_X48Y91         FDCE                                         r  core/dp/regW/q_reg[37]/C
                         clock pessimism             -0.245     3.150    
    SLICE_X48Y91         FDCE (Remov_fdce_C_CLR)     -0.092     3.058    core/dp/regW/q_reg[37]
  -------------------------------------------------------------------
                         required time                         -3.058    
                         arrival time                           3.404    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regM/q_reg[40]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.186ns (9.259%)  route 1.823ns (90.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.482    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           0.903     2.526    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.045     2.571 f  reset_inferred_i_1/O
                         net (fo=508, routed)         0.920     3.491    core/dp/regM/reset
    SLICE_X44Y91         FDCE                                         f  core/dp/regM/q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.835     3.396    core/dp/regM/clk
    SLICE_X44Y91         FDCE                                         r  core/dp/regM/q_reg[40]/C
                         clock pessimism             -0.245     3.151    
    SLICE_X44Y91         FDCE (Remov_fdce_C_CLR)     -0.092     3.059    core/dp/regM/q_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[39]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.186ns (9.259%)  route 1.823ns (90.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.482    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           0.903     2.526    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.045     2.571 f  reset_inferred_i_1/O
                         net (fo=508, routed)         0.920     3.491    core/dp/regW/reset
    SLICE_X44Y91         FDCE                                         f  core/dp/regW/q_reg[39]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.835     3.396    core/dp/regW/clk
    SLICE_X44Y91         FDCE                                         r  core/dp/regW/q_reg[39]/C
                         clock pessimism             -0.245     3.151    
    SLICE_X44Y91         FDCE (Remov_fdce_C_CLR)     -0.092     3.059    core/dp/regW/q_reg[39]
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[40]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.186ns (9.259%)  route 1.823ns (90.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.482    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           0.903     2.526    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.045     2.571 f  reset_inferred_i_1/O
                         net (fo=508, routed)         0.920     3.491    core/dp/regW/reset
    SLICE_X44Y91         FDCE                                         f  core/dp/regW/q_reg[40]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.835     3.396    core/dp/regW/clk
    SLICE_X44Y91         FDCE                                         r  core/dp/regW/q_reg[40]/C
                         clock pessimism             -0.245     3.151    
    SLICE_X44Y91         FDCE (Remov_fdce_C_CLR)     -0.092     3.059    core/dp/regW/q_reg[40]
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[41]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.186ns (9.259%)  route 1.823ns (90.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.482    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           0.903     2.526    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.045     2.571 f  reset_inferred_i_1/O
                         net (fo=508, routed)         0.920     3.491    core/dp/regW/reset
    SLICE_X44Y91         FDCE                                         f  core/dp/regW/q_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.835     3.396    core/dp/regW/clk
    SLICE_X44Y91         FDCE                                         r  core/dp/regW/q_reg[41]/C
                         clock pessimism             -0.245     3.151    
    SLICE_X44Y91         FDCE (Remov_fdce_C_CLR)     -0.092     3.059    core/dp/regW/q_reg[41]
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[42]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.009ns  (logic 0.186ns (9.259%)  route 1.823ns (90.741%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.482    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           0.903     2.526    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.045     2.571 f  reset_inferred_i_1/O
                         net (fo=508, routed)         0.920     3.491    core/dp/regW/reset
    SLICE_X44Y91         FDCE                                         f  core/dp/regW/q_reg[42]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.835     3.396    core/dp/regW/clk
    SLICE_X44Y91         FDCE                                         r  core/dp/regW/q_reg[42]/C
                         clock pessimism             -0.245     3.151    
    SLICE_X44Y91         FDCE (Remov_fdce_C_CLR)     -0.092     3.059    core/dp/regW/q_reg[42]
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.491    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.464ns  (arrival time - required time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regW/q_reg[38]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.041ns  (logic 0.186ns (9.115%)  route 1.855ns (90.885%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.669ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.396ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.482    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           0.903     2.526    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.045     2.571 f  reset_inferred_i_1/O
                         net (fo=508, routed)         0.952     3.523    core/dp/regW/reset
    SLICE_X48Y93         FDCE                                         f  core/dp/regW/q_reg[38]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.835     3.396    core/dp/regW/clk
    SLICE_X48Y93         FDCE                                         r  core/dp/regW/q_reg[38]/C
                         clock pessimism             -0.245     3.151    
    SLICE_X48Y93         FDCE (Remov_fdce_C_CLR)     -0.092     3.059    core/dp/regW/q_reg[38]
  -------------------------------------------------------------------
                         required time                         -3.059    
                         arrival time                           3.523    
  -------------------------------------------------------------------
                         slack                                  0.464    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 jtag/dbgrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag/FSM_sequential_debug_state_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.209ns (41.170%)  route 0.299ns (58.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.484    jtag/dbgrst/sys_clk
    SLICE_X56Y94         FDRE                                         r  jtag/dbgrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  jtag/dbgrst/b_reg/Q
                         net (fo=2, routed)           0.119     1.768    jtag/dbgrst/dbg_rst
    SLICE_X56Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.813 f  jtag/dbgrst/FSM_sequential_debug_state[1]_i_2/O
                         net (fo=3, routed)           0.179     1.992    jtag/dbgrst_n_0
    SLICE_X56Y93         FDCE                                         f  jtag/FSM_sequential_debug_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     2.000    jtag/sys_clk
    SLICE_X56Y93         FDCE                                         r  jtag/FSM_sequential_debug_state_reg[0]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X56Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.433    jtag/FSM_sequential_debug_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.559ns  (arrival time - required time)
  Source:                 jtag/dbgrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            jtag/FSM_sequential_debug_state_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.209ns (41.170%)  route 0.299ns (58.830%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.000ns
    Source Clock Delay      (SCD):    1.484ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.565     1.484    jtag/dbgrst/sys_clk
    SLICE_X56Y94         FDRE                                         r  jtag/dbgrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y94         FDRE (Prop_fdre_C_Q)         0.164     1.648 r  jtag/dbgrst/b_reg/Q
                         net (fo=2, routed)           0.119     1.768    jtag/dbgrst/dbg_rst
    SLICE_X56Y93         LUT1 (Prop_lut1_I0_O)        0.045     1.813 f  jtag/dbgrst/FSM_sequential_debug_state[1]_i_2/O
                         net (fo=3, routed)           0.179     1.992    jtag/dbgrst_n_0
    SLICE_X56Y93         FDCE                                         f  jtag/FSM_sequential_debug_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.835     2.000    jtag/sys_clk
    SLICE_X56Y93         FDCE                                         r  jtag/FSM_sequential_debug_state_reg[1]/C
                         clock pessimism             -0.499     1.500    
    SLICE_X56Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.433    jtag/FSM_sequential_debug_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.433    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.559    

Slack (MET) :             0.562ns  (arrival time - required time)
  Source:                 jtag/logicrst/b_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            core/dp/regM/q_reg[41]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.140ns  (logic 0.186ns (8.693%)  route 1.954ns (91.307%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.670ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.397ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.563     1.482    jtag/logicrst/sys_clk
    SLICE_X52Y92         FDRE                                         r  jtag/logicrst/b_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.623 f  jtag/logicrst/b_reg/Q
                         net (fo=2, routed)           0.903     2.526    dm_reset
    SLICE_X48Y92         LUT2 (Prop_lut2_I1_O)        0.045     2.571 f  reset_inferred_i_1/O
                         net (fo=508, routed)         1.051     3.622    core/dp/regM/reset
    SLICE_X43Y93         FDCE                                         f  core/dp/regM/q_reg[41]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.836     3.397    core/dp/regM/clk
    SLICE_X43Y93         FDCE                                         r  core/dp/regM/q_reg[41]/C
                         clock pessimism             -0.245     3.152    
    SLICE_X43Y93         FDCE (Remov_fdce_C_CLR)     -0.092     3.060    core/dp/regM/q_reg[41]
  -------------------------------------------------------------------
                         required time                         -3.060    
                         arrival time                           3.622    
  -------------------------------------------------------------------
                         slack                                  0.562    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           396 Endpoints
Min Delay           396 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag/ir/instructions_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            tdo
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.154ns  (logic 4.793ns (42.967%)  route 6.361ns (57.033%))
  Logic Levels:           5  (FDCE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE                         0.000     0.000 r  jtag/ir/instructions_reg[3]/C
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.660     0.660 r  jtag/ir/instructions_reg[3]/Q
                         net (fo=7, routed)           0.838     1.498    jtag/ir/instructions[3]
    SLICE_X53Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.622 f  jtag/ir/tdo_INST_0_i_5/O
                         net (fo=1, routed)           0.403     2.025    jtag/ir/tdo_INST_0_i_5_n_0
    SLICE_X53Y93         LUT5 (Prop_lut5_I4_O)        0.118     2.143 r  jtag/ir/tdo_INST_0_i_3/O
                         net (fo=1, routed)           0.810     2.953    jtag/ir/tdo_INST_0_i_3_n_0
    SLICE_X53Y94         LUT6 (Prop_lut6_I3_O)        0.326     3.279 r  jtag/ir/tdo_INST_0/O
                         net (fo=1, routed)           4.311     7.589    tdo_OBUF
    B11                  OBUF (Prop_obuf_I_O)         3.565    11.154 r  tdo_OBUF_inst/O
                         net (fo=0)                   0.000    11.154    tdo
    B11                                                               r  tdo (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag/ir/instructions_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ReadDataM_bsr/genblk1[5].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.211ns  (logic 2.351ns (23.023%)  route 7.860ns (76.977%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE                         0.000     0.000 r  jtag/ir/instructions_reg[6]/C
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.660     0.660 f  jtag/ir/instructions_reg[6]/Q
                         net (fo=7, routed)           0.993     1.653    jtag/ir/instructions[6]
    SLICE_X52Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.777 r  jtag/ir/bsr_clk_INST_0_i_2/O
                         net (fo=3, routed)           0.816     2.593    jtag/ir/bsr_clk_INST_0_i_2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.152     2.745 r  jtag/ir/clamp_inferred_i_1/O
                         net (fo=3, routed)           0.452     3.197    jtag/ir/out
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.353     3.550 r  jtag/ir/bsr_mode_inferred_i_1/O
                         net (fo=133, routed)         2.355     5.905    DataAdrM_bsr/genblk1[3].bsr_cell/mode
    SLICE_X40Y95         LUT3 (Prop_lut3_I1_O)        0.124     6.029 r  DataAdrM_bsr/genblk1[3].bsr_cell/parallel_out[3]_INST_0/O
                         net (fo=129, routed)         2.294     8.323    dmem/RAM_reg_0_255_5_5/A1
    SLICE_X42Y91         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.317     8.640 r  dmem/RAM_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.640    dmem/RAM_reg_0_255_5_5/OA
    SLICE_X42Y91         MUXF7 (Prop_muxf7_I1_O)      0.214     8.854 r  dmem/RAM_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000     8.854    dmem/RAM_reg_0_255_5_5/O1
    SLICE_X42Y91         MUXF8 (Prop_muxf8_I1_O)      0.088     8.942 r  dmem/RAM_reg_0_255_5_5/F8/O
                         net (fo=2, routed)           0.950     9.892    ReadDataM_bsr/genblk1[6].bsr_cell/parallel_in[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.319    10.211 r  ReadDataM_bsr/genblk1[6].bsr_cell/sequential_out_i_1__4/O
                         net (fo=1, routed)           0.000    10.211    ReadDataM_bsr/genblk1[5].bsr_cell/state_in_0
    SLICE_X44Y90         FDRE                                         r  ReadDataM_bsr/genblk1[5].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag/ir/instructions_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ReadDataM_bsr/genblk1[22].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.155ns  (logic 2.195ns (21.616%)  route 7.960ns (78.384%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE                         0.000     0.000 r  jtag/ir/instructions_reg[6]/C
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.660     0.660 f  jtag/ir/instructions_reg[6]/Q
                         net (fo=7, routed)           0.993     1.653    jtag/ir/instructions[6]
    SLICE_X52Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.777 r  jtag/ir/bsr_clk_INST_0_i_2/O
                         net (fo=3, routed)           0.816     2.593    jtag/ir/bsr_clk_INST_0_i_2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.152     2.745 r  jtag/ir/clamp_inferred_i_1/O
                         net (fo=3, routed)           0.452     3.197    jtag/ir/out
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.353     3.550 r  jtag/ir/bsr_mode_inferred_i_1/O
                         net (fo=133, routed)         2.355     5.905    DataAdrM_bsr/genblk1[3].bsr_cell/mode
    SLICE_X40Y95         LUT3 (Prop_lut3_I1_O)        0.124     6.029 r  DataAdrM_bsr/genblk1[3].bsr_cell/parallel_out[3]_INST_0/O
                         net (fo=129, routed)         2.682     8.711    dmem/RAM_reg_0_255_22_22/A1
    SLICE_X46Y105        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.835 r  dmem/RAM_reg_0_255_22_22/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.835    dmem/RAM_reg_0_255_22_22/OD
    SLICE_X46Y105        MUXF7 (Prop_muxf7_I0_O)      0.241     9.076 r  dmem/RAM_reg_0_255_22_22/F7.B/O
                         net (fo=1, routed)           0.000     9.076    dmem/RAM_reg_0_255_22_22/O0
    SLICE_X46Y105        MUXF8 (Prop_muxf8_I0_O)      0.098     9.174 r  dmem/RAM_reg_0_255_22_22/F8/O
                         net (fo=2, routed)           0.661     9.836    ReadDataM_bsr/genblk1[23].bsr_cell/parallel_in[0]
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.319    10.155 r  ReadDataM_bsr/genblk1[23].bsr_cell/sequential_out_i_1__21/O
                         net (fo=1, routed)           0.000    10.155    ReadDataM_bsr/genblk1[22].bsr_cell/state_in_0
    SLICE_X47Y104        FDRE                                         r  ReadDataM_bsr/genblk1[22].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag/ir/instructions_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ReadDataM_bsr/genblk1[24].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.125ns  (logic 2.195ns (21.679%)  route 7.930ns (78.321%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE                         0.000     0.000 r  jtag/ir/instructions_reg[6]/C
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.660     0.660 f  jtag/ir/instructions_reg[6]/Q
                         net (fo=7, routed)           0.993     1.653    jtag/ir/instructions[6]
    SLICE_X52Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.777 r  jtag/ir/bsr_clk_INST_0_i_2/O
                         net (fo=3, routed)           0.816     2.593    jtag/ir/bsr_clk_INST_0_i_2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.152     2.745 r  jtag/ir/clamp_inferred_i_1/O
                         net (fo=3, routed)           0.452     3.197    jtag/ir/out
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.353     3.550 r  jtag/ir/bsr_mode_inferred_i_1/O
                         net (fo=133, routed)         2.355     5.905    DataAdrM_bsr/genblk1[3].bsr_cell/mode
    SLICE_X40Y95         LUT3 (Prop_lut3_I1_O)        0.124     6.029 r  DataAdrM_bsr/genblk1[3].bsr_cell/parallel_out[3]_INST_0/O
                         net (fo=129, routed)         2.625     8.654    dmem/RAM_reg_0_255_24_24/A1
    SLICE_X46Y104        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.778 r  dmem/RAM_reg_0_255_24_24/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.778    dmem/RAM_reg_0_255_24_24/OD
    SLICE_X46Y104        MUXF7 (Prop_muxf7_I0_O)      0.241     9.019 r  dmem/RAM_reg_0_255_24_24/F7.B/O
                         net (fo=1, routed)           0.000     9.019    dmem/RAM_reg_0_255_24_24/O0
    SLICE_X46Y104        MUXF8 (Prop_muxf8_I0_O)      0.098     9.117 r  dmem/RAM_reg_0_255_24_24/F8/O
                         net (fo=2, routed)           0.689     9.806    ReadDataM_bsr/genblk1[25].bsr_cell/parallel_in[0]
    SLICE_X47Y106        LUT3 (Prop_lut3_I2_O)        0.319    10.125 r  ReadDataM_bsr/genblk1[25].bsr_cell/sequential_out_i_1__23/O
                         net (fo=1, routed)           0.000    10.125    ReadDataM_bsr/genblk1[24].bsr_cell/state_in_0
    SLICE_X47Y106        FDRE                                         r  ReadDataM_bsr/genblk1[24].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag/ir/instructions_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ReadDataM_bsr/genblk1[27].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.088ns  (logic 2.659ns (26.354%)  route 7.429ns (73.646%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE                         0.000     0.000 r  jtag/ir/instructions_reg[6]/C
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.660     0.660 f  jtag/ir/instructions_reg[6]/Q
                         net (fo=7, routed)           0.993     1.653    jtag/ir/instructions[6]
    SLICE_X52Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.777 r  jtag/ir/bsr_clk_INST_0_i_2/O
                         net (fo=3, routed)           0.816     2.593    jtag/ir/bsr_clk_INST_0_i_2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.152     2.745 r  jtag/ir/clamp_inferred_i_1/O
                         net (fo=3, routed)           0.452     3.197    jtag/ir/out
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.353     3.550 r  jtag/ir/bsr_mode_inferred_i_1/O
                         net (fo=133, routed)         2.355     5.905    DataAdrM_bsr/genblk1[3].bsr_cell/mode
    SLICE_X40Y95         LUT3 (Prop_lut3_I1_O)        0.124     6.029 r  DataAdrM_bsr/genblk1[3].bsr_cell/parallel_out[3]_INST_0/O
                         net (fo=129, routed)         2.000     8.029    dmem/RAM_reg_0_255_27_27/A1
    SLICE_X46Y103        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.582     8.611 r  dmem/RAM_reg_0_255_27_27/RAMS64E_C/O
                         net (fo=1, routed)           0.000     8.611    dmem/RAM_reg_0_255_27_27/OC
    SLICE_X46Y103        MUXF7 (Prop_muxf7_I1_O)      0.247     8.858 r  dmem/RAM_reg_0_255_27_27/F7.B/O
                         net (fo=1, routed)           0.000     8.858    dmem/RAM_reg_0_255_27_27/O0
    SLICE_X46Y103        MUXF8 (Prop_muxf8_I0_O)      0.098     8.956 r  dmem/RAM_reg_0_255_27_27/F8/O
                         net (fo=2, routed)           0.813     9.769    ReadDataM_bsr/genblk1[28].bsr_cell/parallel_in[0]
    SLICE_X47Y104        LUT3 (Prop_lut3_I2_O)        0.319    10.088 r  ReadDataM_bsr/genblk1[28].bsr_cell/sequential_out_i_1__26/O
                         net (fo=1, routed)           0.000    10.088    ReadDataM_bsr/genblk1[27].bsr_cell/state_in_0
    SLICE_X47Y104        FDRE                                         r  ReadDataM_bsr/genblk1[27].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag/ir/instructions_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ReadDataM_bsr/genblk1[2].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.030ns  (logic 4.410ns (43.973%)  route 5.619ns (56.027%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE                         0.000     0.000 r  jtag/ir/instructions_reg[6]/C
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.660     0.660 f  jtag/ir/instructions_reg[6]/Q
                         net (fo=7, routed)           0.993     1.653    jtag/ir/instructions[6]
    SLICE_X52Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.777 r  jtag/ir/bsr_clk_INST_0_i_2/O
                         net (fo=3, routed)           0.816     2.593    jtag/ir/bsr_clk_INST_0_i_2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.152     2.745 r  jtag/ir/clamp_inferred_i_1/O
                         net (fo=3, routed)           0.452     3.197    jtag/ir/out
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.353     3.550 r  jtag/ir/bsr_mode_inferred_i_1/O
                         net (fo=133, routed)         1.330     4.880    DataAdrM_bsr/genblk1[2].bsr_cell/mode
    SLICE_X43Y94         LUT3 (Prop_lut3_I1_O)        0.124     5.004 r  DataAdrM_bsr/genblk1[2].bsr_cell/parallel_out[2]_INST_0/O
                         net (fo=129, routed)         1.211     6.215    dmem/RAM_reg_0_255_2_2/A0
    SLICE_X46Y90         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.376     8.591 r  dmem/RAM_reg_0_255_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.591    dmem/RAM_reg_0_255_2_2/OA
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     8.805 r  dmem/RAM_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000     8.805    dmem/RAM_reg_0_255_2_2/O1
    SLICE_X46Y90         MUXF8 (Prop_muxf8_I1_O)      0.088     8.893 r  dmem/RAM_reg_0_255_2_2/F8/O
                         net (fo=2, routed)           0.817     9.711    ReadDataM_bsr/genblk1[3].bsr_cell/parallel_in[0]
    SLICE_X47Y91         LUT3 (Prop_lut3_I2_O)        0.319    10.030 r  ReadDataM_bsr/genblk1[3].bsr_cell/sequential_out_i_1__1/O
                         net (fo=1, routed)           0.000    10.030    ReadDataM_bsr/genblk1[2].bsr_cell/state_in_0
    SLICE_X47Y91         FDRE                                         r  ReadDataM_bsr/genblk1[2].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag/ir/instructions_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ReadDataM_bsr/genblk1[3].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.024ns  (logic 4.091ns (40.813%)  route 5.933ns (59.187%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE                         0.000     0.000 r  jtag/ir/instructions_reg[6]/C
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.660     0.660 f  jtag/ir/instructions_reg[6]/Q
                         net (fo=7, routed)           0.993     1.653    jtag/ir/instructions[6]
    SLICE_X52Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.777 r  jtag/ir/bsr_clk_INST_0_i_2/O
                         net (fo=3, routed)           0.816     2.593    jtag/ir/bsr_clk_INST_0_i_2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.152     2.745 r  jtag/ir/clamp_inferred_i_1/O
                         net (fo=3, routed)           0.452     3.197    jtag/ir/out
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.353     3.550 r  jtag/ir/bsr_mode_inferred_i_1/O
                         net (fo=133, routed)         1.330     4.880    DataAdrM_bsr/genblk1[2].bsr_cell/mode
    SLICE_X43Y94         LUT3 (Prop_lut3_I1_O)        0.124     5.004 r  DataAdrM_bsr/genblk1[2].bsr_cell/parallel_out[2]_INST_0/O
                         net (fo=129, routed)         1.381     6.385    dmem/RAM_reg_0_255_3_3/A0
    SLICE_X46Y91         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.057     8.442 r  dmem/RAM_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.442    dmem/RAM_reg_0_255_3_3/OA
    SLICE_X46Y91         MUXF7 (Prop_muxf7_I1_O)      0.214     8.656 r  dmem/RAM_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000     8.656    dmem/RAM_reg_0_255_3_3/O1
    SLICE_X46Y91         MUXF8 (Prop_muxf8_I1_O)      0.088     8.744 r  dmem/RAM_reg_0_255_3_3/F8/O
                         net (fo=2, routed)           0.961     9.705    ReadDataM_bsr/genblk1[4].bsr_cell/parallel_in[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.319    10.024 r  ReadDataM_bsr/genblk1[4].bsr_cell/sequential_out_i_1__2/O
                         net (fo=1, routed)           0.000    10.024    ReadDataM_bsr/genblk1[3].bsr_cell/state_in_0
    SLICE_X44Y90         FDRE                                         r  ReadDataM_bsr/genblk1[3].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag/ir/instructions_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ReadDataM_bsr/genblk1[30].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.998ns  (logic 2.709ns (27.093%)  route 7.289ns (72.907%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE                         0.000     0.000 r  jtag/ir/instructions_reg[6]/C
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.660     0.660 f  jtag/ir/instructions_reg[6]/Q
                         net (fo=7, routed)           0.993     1.653    jtag/ir/instructions[6]
    SLICE_X52Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.777 r  jtag/ir/bsr_clk_INST_0_i_2/O
                         net (fo=3, routed)           0.816     2.593    jtag/ir/bsr_clk_INST_0_i_2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.152     2.745 r  jtag/ir/clamp_inferred_i_1/O
                         net (fo=3, routed)           0.452     3.197    jtag/ir/out
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.353     3.550 r  jtag/ir/bsr_mode_inferred_i_1/O
                         net (fo=133, routed)         2.355     5.905    DataAdrM_bsr/genblk1[6].bsr_cell/mode
    SLICE_X40Y95         LUT3 (Prop_lut3_I1_O)        0.150     6.055 r  DataAdrM_bsr/genblk1[6].bsr_cell/parallel_out[6]_INST_0/O
                         net (fo=129, routed)         1.708     7.763    dmem/RAM_reg_0_255_30_30/A4
    SLICE_X50Y100        RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.649     8.412 r  dmem/RAM_reg_0_255_30_30/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.412    dmem/RAM_reg_0_255_30_30/OA
    SLICE_X50Y100        MUXF7 (Prop_muxf7_I1_O)      0.214     8.626 r  dmem/RAM_reg_0_255_30_30/F7.A/O
                         net (fo=1, routed)           0.000     8.626    dmem/RAM_reg_0_255_30_30/O1
    SLICE_X50Y100        MUXF8 (Prop_muxf8_I1_O)      0.088     8.714 r  dmem/RAM_reg_0_255_30_30/F8/O
                         net (fo=2, routed)           0.965     9.679    ReadDataM_bsr/genblk1[31].bsr_cell/parallel_in[0]
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.319     9.998 r  ReadDataM_bsr/genblk1[31].bsr_cell/sequential_out_i_1__29/O
                         net (fo=1, routed)           0.000     9.998    ReadDataM_bsr/genblk1[30].bsr_cell/state_in_0
    SLICE_X48Y100        FDRE                                         r  ReadDataM_bsr/genblk1[30].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag/ir/instructions_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ReadDataM_bsr/genblk1[16].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.980ns  (logic 2.303ns (23.075%)  route 7.677ns (76.925%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE                         0.000     0.000 r  jtag/ir/instructions_reg[6]/C
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.660     0.660 f  jtag/ir/instructions_reg[6]/Q
                         net (fo=7, routed)           0.993     1.653    jtag/ir/instructions[6]
    SLICE_X52Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.777 r  jtag/ir/bsr_clk_INST_0_i_2/O
                         net (fo=3, routed)           0.816     2.593    jtag/ir/bsr_clk_INST_0_i_2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.152     2.745 r  jtag/ir/clamp_inferred_i_1/O
                         net (fo=3, routed)           0.452     3.197    jtag/ir/out
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.353     3.550 r  jtag/ir/bsr_mode_inferred_i_1/O
                         net (fo=133, routed)         2.355     5.905    DataAdrM_bsr/genblk1[3].bsr_cell/mode
    SLICE_X40Y95         LUT3 (Prop_lut3_I1_O)        0.124     6.029 r  DataAdrM_bsr/genblk1[3].bsr_cell/parallel_out[3]_INST_0/O
                         net (fo=129, routed)         1.962     7.991    dmem/RAM_reg_0_255_16_16/A1
    SLICE_X42Y96         RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.269     8.260 r  dmem/RAM_reg_0_255_16_16/RAMS64E_A/O
                         net (fo=1, routed)           0.000     8.260    dmem/RAM_reg_0_255_16_16/OA
    SLICE_X42Y96         MUXF7 (Prop_muxf7_I1_O)      0.214     8.474 r  dmem/RAM_reg_0_255_16_16/F7.A/O
                         net (fo=1, routed)           0.000     8.474    dmem/RAM_reg_0_255_16_16/O1
    SLICE_X42Y96         MUXF8 (Prop_muxf8_I1_O)      0.088     8.562 r  dmem/RAM_reg_0_255_16_16/F8/O
                         net (fo=2, routed)           1.099     9.661    ReadDataM_bsr/genblk1[17].bsr_cell/parallel_in[0]
    SLICE_X44Y98         LUT3 (Prop_lut3_I2_O)        0.319     9.980 r  ReadDataM_bsr/genblk1[17].bsr_cell/sequential_out_i_1__15/O
                         net (fo=1, routed)           0.000     9.980    ReadDataM_bsr/genblk1[16].bsr_cell/state_in_0
    SLICE_X44Y98         FDRE                                         r  ReadDataM_bsr/genblk1[16].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag/ir/instructions_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            ReadDataM_bsr/genblk1[29].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.957ns  (logic 2.195ns (22.045%)  route 7.762ns (77.955%))
  Logic Levels:           9  (FDCE=1 LUT3=2 LUT5=2 LUT6=1 MUXF7=1 MUXF8=1 RAMS64E=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDCE                         0.000     0.000 r  jtag/ir/instructions_reg[6]/C
    SLICE_X52Y94         FDCE (Prop_fdce_C_Q)         0.660     0.660 f  jtag/ir/instructions_reg[6]/Q
                         net (fo=7, routed)           0.993     1.653    jtag/ir/instructions[6]
    SLICE_X52Y93         LUT6 (Prop_lut6_I3_O)        0.124     1.777 r  jtag/ir/bsr_clk_INST_0_i_2/O
                         net (fo=3, routed)           0.816     2.593    jtag/ir/bsr_clk_INST_0_i_2_n_0
    SLICE_X53Y94         LUT5 (Prop_lut5_I0_O)        0.152     2.745 r  jtag/ir/clamp_inferred_i_1/O
                         net (fo=3, routed)           0.452     3.197    jtag/ir/out
    SLICE_X53Y94         LUT5 (Prop_lut5_I2_O)        0.353     3.550 r  jtag/ir/bsr_mode_inferred_i_1/O
                         net (fo=133, routed)         2.355     5.905    DataAdrM_bsr/genblk1[3].bsr_cell/mode
    SLICE_X40Y95         LUT3 (Prop_lut3_I1_O)        0.124     6.029 r  DataAdrM_bsr/genblk1[3].bsr_cell/parallel_out[3]_INST_0/O
                         net (fo=129, routed)         2.291     8.320    dmem/RAM_reg_0_255_29_29/A1
    SLICE_X50Y102        RAMS64E (Prop_rams64e_ADR1_O)
                                                      0.124     8.444 r  dmem/RAM_reg_0_255_29_29/RAMS64E_D/O
                         net (fo=1, routed)           0.000     8.444    dmem/RAM_reg_0_255_29_29/OD
    SLICE_X50Y102        MUXF7 (Prop_muxf7_I0_O)      0.241     8.685 r  dmem/RAM_reg_0_255_29_29/F7.B/O
                         net (fo=1, routed)           0.000     8.685    dmem/RAM_reg_0_255_29_29/O0
    SLICE_X50Y102        MUXF8 (Prop_muxf8_I0_O)      0.098     8.783 r  dmem/RAM_reg_0_255_29_29/F8/O
                         net (fo=2, routed)           0.855     9.638    ReadDataM_bsr/genblk1[30].bsr_cell/parallel_in[0]
    SLICE_X48Y101        LUT3 (Prop_lut3_I2_O)        0.319     9.957 r  ReadDataM_bsr/genblk1[30].bsr_cell/sequential_out_i_1__28/O
                         net (fo=1, routed)           0.000     9.957    ReadDataM_bsr/genblk1[29].bsr_cell/state_in_0
    SLICE_X48Y101        FDRE                                         r  ReadDataM_bsr/genblk1[29].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 jtag/didr/genblk1[23].shift_reg_reg[23]/C
                            (rising edge-triggered cell FDSE)
  Destination:            jtag/didr/genblk1[22].shift_reg_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.246ns  (logic 0.141ns (57.277%)  route 0.105ns (42.723%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDSE                         0.000     0.000 r  jtag/didr/genblk1[23].shift_reg_reg[23]/C
    SLICE_X57Y90         FDSE (Prop_fdse_C_Q)         0.141     0.141 r  jtag/didr/genblk1[23].shift_reg_reg[23]/Q
                         net (fo=1, routed)           0.105     0.246    jtag/didr/shift_reg[23]
    SLICE_X57Y90         FDRE                                         r  jtag/didr/genblk1[22].shift_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag/didr/genblk1[7].shift_reg_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            jtag/didr/genblk1[6].shift_reg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.248ns  (logic 0.128ns (51.610%)  route 0.120ns (48.390%))
  Logic Levels:           1  (FDSE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDSE                         0.000     0.000 r  jtag/didr/genblk1[7].shift_reg_reg[7]/C
    SLICE_X57Y90         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  jtag/didr/genblk1[7].shift_reg_reg[7]/Q
                         net (fo=1, routed)           0.120     0.248    jtag/didr/shift_reg[7]
    SLICE_X56Y92         FDSE                                         r  jtag/didr/genblk1[6].shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReadDataM_bsr/genblk1[6].bsr_cell/sequential_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ReadDataM_bsr/genblk1[6].bsr_cell/state_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.251ns  (logic 0.141ns (56.187%)  route 0.110ns (43.813%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE                         0.000     0.000 r  ReadDataM_bsr/genblk1[6].bsr_cell/sequential_out_reg/C
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ReadDataM_bsr/genblk1[6].bsr_cell/sequential_out_reg/Q
                         net (fo=2, routed)           0.110     0.251    ReadDataM_bsr/genblk1[6].bsr_cell/shift_reg_6
    SLICE_X43Y92         FDRE                                         r  ReadDataM_bsr/genblk1[6].bsr_cell/state_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WriteDataM_bsr/genblk1[21].bsr_cell/sequential_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            WriteDataM_bsr/genblk1[21].bsr_cell/state_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDRE                         0.000     0.000 r  WriteDataM_bsr/genblk1[21].bsr_cell/sequential_out_reg/C
    SLICE_X47Y102        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WriteDataM_bsr/genblk1[21].bsr_cell/sequential_out_reg/Q
                         net (fo=2, routed)           0.112     0.253    WriteDataM_bsr/genblk1[21].bsr_cell/shift_reg_21
    SLICE_X49Y102        FDRE                                         r  WriteDataM_bsr/genblk1[21].bsr_cell/state_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ReadDataM_bsr/genblk1[8].bsr_cell/sequential_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ReadDataM_bsr/genblk1[8].bsr_cell/state_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.141ns (55.693%)  route 0.112ns (44.307%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE                         0.000     0.000 r  ReadDataM_bsr/genblk1[8].bsr_cell/sequential_out_reg/C
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ReadDataM_bsr/genblk1[8].bsr_cell/sequential_out_reg/Q
                         net (fo=2, routed)           0.112     0.253    ReadDataM_bsr/genblk1[8].bsr_cell/shift_reg_8
    SLICE_X43Y92         FDRE                                         r  ReadDataM_bsr/genblk1[8].bsr_cell/state_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstrF_bsr/genblk1[8].bsr_cell/sequential_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            InstrF_bsr/genblk1[8].bsr_cell/state_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.576%)  route 0.113ns (44.424%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE                         0.000     0.000 r  InstrF_bsr/genblk1[8].bsr_cell/sequential_out_reg/C
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  InstrF_bsr/genblk1[8].bsr_cell/sequential_out_reg/Q
                         net (fo=2, routed)           0.113     0.254    InstrF_bsr/genblk1[8].bsr_cell/shift_reg_8
    SLICE_X31Y89         FDRE                                         r  InstrF_bsr/genblk1[8].bsr_cell/state_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstrF_bsr/genblk1[10].bsr_cell/sequential_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            InstrF_bsr/genblk1[10].bsr_cell/state_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.526%)  route 0.113ns (44.474%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y89         FDRE                         0.000     0.000 r  InstrF_bsr/genblk1[10].bsr_cell/sequential_out_reg/C
    SLICE_X32Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  InstrF_bsr/genblk1[10].bsr_cell/sequential_out_reg/Q
                         net (fo=2, routed)           0.113     0.254    InstrF_bsr/genblk1[10].bsr_cell/shift_reg_10
    SLICE_X31Y89         FDRE                                         r  InstrF_bsr/genblk1[10].bsr_cell/state_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 jtag/didr/genblk1[24].shift_reg_reg[24]/C
                            (rising edge-triggered cell FDRE)
  Destination:            jtag/didr/genblk1[23].shift_reg_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.254ns  (logic 0.141ns (55.507%)  route 0.113ns (44.493%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y90         FDRE                         0.000     0.000 r  jtag/didr/genblk1[24].shift_reg_reg[24]/C
    SLICE_X55Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  jtag/didr/genblk1[24].shift_reg_reg[24]/Q
                         net (fo=1, routed)           0.113     0.254    jtag/didr/shift_reg[24]
    SLICE_X57Y90         FDSE                                         r  jtag/didr/genblk1[23].shift_reg_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 InstrF_bsr/genblk1[19].bsr_cell/sequential_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            InstrF_bsr/genblk1[19].bsr_cell/state_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.308%)  route 0.114ns (44.692%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDRE                         0.000     0.000 r  InstrF_bsr/genblk1[19].bsr_cell/sequential_out_reg/C
    SLICE_X36Y89         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  InstrF_bsr/genblk1[19].bsr_cell/sequential_out_reg/Q
                         net (fo=2, routed)           0.114     0.255    InstrF_bsr/genblk1[19].bsr_cell/shift_reg_19
    SLICE_X35Y89         FDRE                                         r  InstrF_bsr/genblk1[19].bsr_cell/state_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 WriteDataM_bsr/genblk1[30].bsr_cell/sequential_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            WriteDataM_bsr/genblk1[30].bsr_cell/state_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.255ns  (logic 0.141ns (55.308%)  route 0.114ns (44.692%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y101        FDRE                         0.000     0.000 r  WriteDataM_bsr/genblk1[30].bsr_cell/sequential_out_reg/C
    SLICE_X48Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  WriteDataM_bsr/genblk1[30].bsr_cell/sequential_out_reg/Q
                         net (fo=2, routed)           0.114     0.255    WriteDataM_bsr/genblk1[30].bsr_cell/shift_reg_30
    SLICE_X47Y101        FDRE                                         r  WriteDataM_bsr/genblk1[30].bsr_cell/state_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           159 Endpoints
Min Delay           159 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/dp/regM/q_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReadDataM_bsr/genblk1[2].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.223ns  (logic 3.577ns (57.483%)  route 2.646ns (42.517%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.639     8.248    core/dp/regM/clk
    SLICE_X35Y98         FDCE                                         r  core/dp/regM/q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     8.704 r  core/dp/regM/q_reg[71]/Q
                         net (fo=5, routed)           0.618     9.322    DataAdrM_bsr/genblk1[2].bsr_cell/parallel_in[1]
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.124     9.446 r  DataAdrM_bsr/genblk1[2].bsr_cell/parallel_out[2]_INST_0/O
                         net (fo=129, routed)         1.211    10.657    dmem/RAM_reg_0_255_2_2/A0
    SLICE_X46Y90         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.376    13.033 r  dmem/RAM_reg_0_255_2_2/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.033    dmem/RAM_reg_0_255_2_2/OA
    SLICE_X46Y90         MUXF7 (Prop_muxf7_I1_O)      0.214    13.247 r  dmem/RAM_reg_0_255_2_2/F7.A/O
                         net (fo=1, routed)           0.000    13.247    dmem/RAM_reg_0_255_2_2/O1
    SLICE_X46Y90         MUXF8 (Prop_muxf8_I1_O)      0.088    13.335 r  dmem/RAM_reg_0_255_2_2/F8/O
                         net (fo=2, routed)           0.817    14.152    ReadDataM_bsr/genblk1[3].bsr_cell/parallel_in[0]
    SLICE_X47Y91         LUT3 (Prop_lut3_I2_O)        0.319    14.471 r  ReadDataM_bsr/genblk1[3].bsr_cell/sequential_out_i_1__1/O
                         net (fo=1, routed)           0.000    14.471    ReadDataM_bsr/genblk1[2].bsr_cell/state_in_0
    SLICE_X47Y91         FDRE                                         r  ReadDataM_bsr/genblk1[2].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/regM/q_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReadDataM_bsr/genblk1[3].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.218ns  (logic 3.258ns (52.400%)  route 2.960ns (47.600%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.639     8.248    core/dp/regM/clk
    SLICE_X35Y98         FDCE                                         r  core/dp/regM/q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     8.704 r  core/dp/regM/q_reg[71]/Q
                         net (fo=5, routed)           0.618     9.322    DataAdrM_bsr/genblk1[2].bsr_cell/parallel_in[1]
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.124     9.446 r  DataAdrM_bsr/genblk1[2].bsr_cell/parallel_out[2]_INST_0/O
                         net (fo=129, routed)         1.381    10.827    dmem/RAM_reg_0_255_3_3/A0
    SLICE_X46Y91         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.057    12.884 r  dmem/RAM_reg_0_255_3_3/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.884    dmem/RAM_reg_0_255_3_3/OA
    SLICE_X46Y91         MUXF7 (Prop_muxf7_I1_O)      0.214    13.098 r  dmem/RAM_reg_0_255_3_3/F7.A/O
                         net (fo=1, routed)           0.000    13.098    dmem/RAM_reg_0_255_3_3/O1
    SLICE_X46Y91         MUXF8 (Prop_muxf8_I1_O)      0.088    13.186 r  dmem/RAM_reg_0_255_3_3/F8/O
                         net (fo=2, routed)           0.961    14.147    ReadDataM_bsr/genblk1[4].bsr_cell/parallel_in[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.319    14.466 r  ReadDataM_bsr/genblk1[4].bsr_cell/sequential_out_i_1__2/O
                         net (fo=1, routed)           0.000    14.466    ReadDataM_bsr/genblk1[3].bsr_cell/state_in_0
    SLICE_X44Y90         FDRE                                         r  ReadDataM_bsr/genblk1[3].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/regM/q_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReadDataM_bsr/genblk1[5].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.154ns  (logic 3.372ns (54.798%)  route 2.782ns (45.202%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.639     8.248    core/dp/regM/clk
    SLICE_X35Y98         FDCE                                         r  core/dp/regM/q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     8.704 r  core/dp/regM/q_reg[71]/Q
                         net (fo=5, routed)           0.618     9.322    DataAdrM_bsr/genblk1[2].bsr_cell/parallel_in[1]
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.124     9.446 r  DataAdrM_bsr/genblk1[2].bsr_cell/parallel_out[2]_INST_0/O
                         net (fo=129, routed)         1.213    10.659    dmem/RAM_reg_0_255_5_5/A0
    SLICE_X42Y91         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.171    12.830 r  dmem/RAM_reg_0_255_5_5/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.830    dmem/RAM_reg_0_255_5_5/OA
    SLICE_X42Y91         MUXF7 (Prop_muxf7_I1_O)      0.214    13.044 r  dmem/RAM_reg_0_255_5_5/F7.A/O
                         net (fo=1, routed)           0.000    13.044    dmem/RAM_reg_0_255_5_5/O1
    SLICE_X42Y91         MUXF8 (Prop_muxf8_I1_O)      0.088    13.132 r  dmem/RAM_reg_0_255_5_5/F8/O
                         net (fo=2, routed)           0.950    14.083    ReadDataM_bsr/genblk1[6].bsr_cell/parallel_in[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.319    14.402 r  ReadDataM_bsr/genblk1[6].bsr_cell/sequential_out_i_1__4/O
                         net (fo=1, routed)           0.000    14.402    ReadDataM_bsr/genblk1[5].bsr_cell/state_in_0
    SLICE_X44Y90         FDRE                                         r  ReadDataM_bsr/genblk1[5].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/regM/q_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReadDataM_bsr/genblk1[8].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.094ns  (logic 3.416ns (56.058%)  route 2.678ns (43.942%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.639     8.248    core/dp/regM/clk
    SLICE_X35Y98         FDCE                                         r  core/dp/regM/q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     8.704 r  core/dp/regM/q_reg[71]/Q
                         net (fo=5, routed)           0.618     9.322    DataAdrM_bsr/genblk1[2].bsr_cell/parallel_in[1]
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.124     9.446 r  DataAdrM_bsr/genblk1[2].bsr_cell/parallel_out[2]_INST_0/O
                         net (fo=129, routed)         1.063    10.509    dmem/RAM_reg_0_255_8_8/A0
    SLICE_X46Y93         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.215    12.724 r  dmem/RAM_reg_0_255_8_8/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.724    dmem/RAM_reg_0_255_8_8/OA
    SLICE_X46Y93         MUXF7 (Prop_muxf7_I1_O)      0.214    12.938 r  dmem/RAM_reg_0_255_8_8/F7.A/O
                         net (fo=1, routed)           0.000    12.938    dmem/RAM_reg_0_255_8_8/O1
    SLICE_X46Y93         MUXF8 (Prop_muxf8_I1_O)      0.088    13.026 r  dmem/RAM_reg_0_255_8_8/F8/O
                         net (fo=2, routed)           0.997    14.023    ReadDataM_bsr/genblk1[9].bsr_cell/parallel_in[0]
    SLICE_X44Y93         LUT3 (Prop_lut3_I2_O)        0.319    14.342 r  ReadDataM_bsr/genblk1[9].bsr_cell/sequential_out_i_1__7/O
                         net (fo=1, routed)           0.000    14.342    ReadDataM_bsr/genblk1[8].bsr_cell/state_in_0
    SLICE_X44Y93         FDRE                                         r  ReadDataM_bsr/genblk1[8].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/regM/q_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReadDataM_bsr/genblk1[0].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.063ns  (logic 3.235ns (53.352%)  route 2.828ns (46.648%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.639     8.248    core/dp/regM/clk
    SLICE_X35Y98         FDCE                                         r  core/dp/regM/q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     8.704 r  core/dp/regM/q_reg[71]/Q
                         net (fo=5, routed)           0.618     9.322    DataAdrM_bsr/genblk1[2].bsr_cell/parallel_in[1]
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.124     9.446 r  DataAdrM_bsr/genblk1[2].bsr_cell/parallel_out[2]_INST_0/O
                         net (fo=129, routed)         1.550    10.996    dmem/RAM_reg_0_255_0_0/A0
    SLICE_X50Y91         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.034    13.030 r  dmem/RAM_reg_0_255_0_0/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.030    dmem/RAM_reg_0_255_0_0/OA
    SLICE_X50Y91         MUXF7 (Prop_muxf7_I1_O)      0.214    13.244 r  dmem/RAM_reg_0_255_0_0/F7.A/O
                         net (fo=1, routed)           0.000    13.244    dmem/RAM_reg_0_255_0_0/O1
    SLICE_X50Y91         MUXF8 (Prop_muxf8_I1_O)      0.088    13.332 r  dmem/RAM_reg_0_255_0_0/F8/O
                         net (fo=2, routed)           0.660    13.992    ReadDataM_bsr/genblk1[1].bsr_cell/parallel_in[0]
    SLICE_X49Y92         LUT3 (Prop_lut3_I2_O)        0.319    14.311 r  ReadDataM_bsr/genblk1[1].bsr_cell/sequential_out_i_1/O
                         net (fo=1, routed)           0.000    14.311    ReadDataM_bsr/genblk1[0].bsr_cell/state_in
    SLICE_X49Y92         FDRE                                         r  ReadDataM_bsr/genblk1[0].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/regM/q_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReadDataM_bsr/genblk1[9].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.873ns  (logic 3.404ns (57.971%)  route 2.468ns (42.029%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.639     8.248    core/dp/regM/clk
    SLICE_X35Y98         FDCE                                         r  core/dp/regM/q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     8.704 r  core/dp/regM/q_reg[71]/Q
                         net (fo=5, routed)           0.618     9.322    DataAdrM_bsr/genblk1[2].bsr_cell/parallel_in[1]
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.124     9.446 r  DataAdrM_bsr/genblk1[2].bsr_cell/parallel_out[2]_INST_0/O
                         net (fo=129, routed)         0.904    10.350    dmem/RAM_reg_0_255_9_9/A0
    SLICE_X46Y94         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.203    12.553 r  dmem/RAM_reg_0_255_9_9/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.553    dmem/RAM_reg_0_255_9_9/OA
    SLICE_X46Y94         MUXF7 (Prop_muxf7_I1_O)      0.214    12.767 r  dmem/RAM_reg_0_255_9_9/F7.A/O
                         net (fo=1, routed)           0.000    12.767    dmem/RAM_reg_0_255_9_9/O1
    SLICE_X46Y94         MUXF8 (Prop_muxf8_I1_O)      0.088    12.855 r  dmem/RAM_reg_0_255_9_9/F8/O
                         net (fo=2, routed)           0.946    13.802    ReadDataM_bsr/genblk1[10].bsr_cell/parallel_in[0]
    SLICE_X44Y94         LUT3 (Prop_lut3_I2_O)        0.319    14.121 r  ReadDataM_bsr/genblk1[10].bsr_cell/sequential_out_i_1__8/O
                         net (fo=1, routed)           0.000    14.121    ReadDataM_bsr/genblk1[9].bsr_cell/state_in_0
    SLICE_X44Y94         FDRE                                         r  ReadDataM_bsr/genblk1[9].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/regM/q_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReadDataM_bsr/genblk1[4].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.866ns  (logic 3.416ns (58.241%)  route 2.450ns (41.759%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.639     8.248    core/dp/regM/clk
    SLICE_X35Y98         FDCE                                         r  core/dp/regM/q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     8.704 r  core/dp/regM/q_reg[71]/Q
                         net (fo=5, routed)           0.618     9.322    DataAdrM_bsr/genblk1[2].bsr_cell/parallel_in[1]
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.124     9.446 r  DataAdrM_bsr/genblk1[2].bsr_cell/parallel_out[2]_INST_0/O
                         net (fo=129, routed)         1.212    10.658    dmem/RAM_reg_0_255_4_4/A0
    SLICE_X46Y92         RAMS64E (Prop_rams64e_ADR0_O)
                                                      2.215    12.873 r  dmem/RAM_reg_0_255_4_4/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.873    dmem/RAM_reg_0_255_4_4/OA
    SLICE_X46Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    13.087 r  dmem/RAM_reg_0_255_4_4/F7.A/O
                         net (fo=1, routed)           0.000    13.087    dmem/RAM_reg_0_255_4_4/O1
    SLICE_X46Y92         MUXF8 (Prop_muxf8_I1_O)      0.088    13.175 r  dmem/RAM_reg_0_255_4_4/F8/O
                         net (fo=2, routed)           0.620    13.795    ReadDataM_bsr/genblk1[5].bsr_cell/parallel_in[0]
    SLICE_X44Y90         LUT3 (Prop_lut3_I2_O)        0.319    14.114 r  ReadDataM_bsr/genblk1[5].bsr_cell/sequential_out_i_1__3/O
                         net (fo=1, routed)           0.000    14.114    ReadDataM_bsr/genblk1[4].bsr_cell/state_in_0
    SLICE_X44Y90         FDRE                                         r  ReadDataM_bsr/genblk1[4].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/regM/q_reg[71]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReadDataM_bsr/genblk1[1].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.864ns  (logic 3.084ns (52.595%)  route 2.780ns (47.405%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.639     8.248    core/dp/regM/clk
    SLICE_X35Y98         FDCE                                         r  core/dp/regM/q_reg[71]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     8.704 r  core/dp/regM/q_reg[71]/Q
                         net (fo=5, routed)           0.618     9.322    DataAdrM_bsr/genblk1[2].bsr_cell/parallel_in[1]
    SLICE_X43Y94         LUT3 (Prop_lut3_I2_O)        0.124     9.446 r  DataAdrM_bsr/genblk1[2].bsr_cell/parallel_out[2]_INST_0/O
                         net (fo=129, routed)         1.701    11.147    dmem/RAM_reg_0_255_1_1/A0
    SLICE_X50Y92         RAMS64E (Prop_rams64e_ADR0_O)
                                                      1.883    13.030 r  dmem/RAM_reg_0_255_1_1/RAMS64E_A/O
                         net (fo=1, routed)           0.000    13.030    dmem/RAM_reg_0_255_1_1/OA
    SLICE_X50Y92         MUXF7 (Prop_muxf7_I1_O)      0.214    13.244 r  dmem/RAM_reg_0_255_1_1/F7.A/O
                         net (fo=1, routed)           0.000    13.244    dmem/RAM_reg_0_255_1_1/O1
    SLICE_X50Y92         MUXF8 (Prop_muxf8_I1_O)      0.088    13.332 r  dmem/RAM_reg_0_255_1_1/F8/O
                         net (fo=2, routed)           0.461    13.793    ReadDataM_bsr/genblk1[2].bsr_cell/parallel_in[0]
    SLICE_X48Y92         LUT3 (Prop_lut3_I2_O)        0.319    14.112 r  ReadDataM_bsr/genblk1[2].bsr_cell/sequential_out_i_1__0/O
                         net (fo=1, routed)           0.000    14.112    ReadDataM_bsr/genblk1[1].bsr_cell/state_in_0
    SLICE_X48Y92         FDRE                                         r  ReadDataM_bsr/genblk1[1].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/regM/q_reg[75]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReadDataM_bsr/genblk1[30].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.827ns  (logic 1.878ns (32.221%)  route 3.950ns (67.779%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.639     8.248    core/dp/regM/clk
    SLICE_X35Y98         FDCE                                         r  core/dp/regM/q_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     8.704 r  core/dp/regM/q_reg[75]/Q
                         net (fo=5, routed)           1.277     9.981    DataAdrM_bsr/genblk1[6].bsr_cell/parallel_in[1]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.152    10.133 r  DataAdrM_bsr/genblk1[6].bsr_cell/parallel_out[6]_INST_0/O
                         net (fo=129, routed)         1.708    11.841    dmem/RAM_reg_0_255_30_30/A4
    SLICE_X50Y100        RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.649    12.490 r  dmem/RAM_reg_0_255_30_30/RAMS64E_A/O
                         net (fo=1, routed)           0.000    12.490    dmem/RAM_reg_0_255_30_30/OA
    SLICE_X50Y100        MUXF7 (Prop_muxf7_I1_O)      0.214    12.704 r  dmem/RAM_reg_0_255_30_30/F7.A/O
                         net (fo=1, routed)           0.000    12.704    dmem/RAM_reg_0_255_30_30/O1
    SLICE_X50Y100        MUXF8 (Prop_muxf8_I1_O)      0.088    12.792 r  dmem/RAM_reg_0_255_30_30/F8/O
                         net (fo=2, routed)           0.965    13.756    ReadDataM_bsr/genblk1[31].bsr_cell/parallel_in[0]
    SLICE_X48Y100        LUT3 (Prop_lut3_I2_O)        0.319    14.075 r  ReadDataM_bsr/genblk1[31].bsr_cell/sequential_out_i_1__29/O
                         net (fo=1, routed)           0.000    14.075    ReadDataM_bsr/genblk1[30].bsr_cell/state_in_0
    SLICE_X48Y100        FDRE                                         r  ReadDataM_bsr/genblk1[30].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/regM/q_reg[75]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ReadDataM_bsr/genblk1[24].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.778ns  (logic 1.594ns (27.589%)  route 4.184ns (72.411%))
  Logic Levels:           5  (LUT3=2 MUXF7=1 MUXF8=1 RAMS64E=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.066     5.669    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.124     5.793 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.720     6.513    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.609 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.639     8.248    core/dp/regM/clk
    SLICE_X35Y98         FDCE                                         r  core/dp/regM/q_reg[75]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDCE (Prop_fdce_C_Q)         0.456     8.704 r  core/dp/regM/q_reg[75]/Q
                         net (fo=5, routed)           1.277     9.981    DataAdrM_bsr/genblk1[6].bsr_cell/parallel_in[1]
    SLICE_X40Y95         LUT3 (Prop_lut3_I2_O)        0.152    10.133 r  DataAdrM_bsr/genblk1[6].bsr_cell/parallel_out[6]_INST_0/O
                         net (fo=129, routed)         2.218    12.351    dmem/RAM_reg_0_255_24_24/A4
    SLICE_X46Y104        RAMS64E (Prop_rams64e_ADR4_O)
                                                      0.322    12.673 r  dmem/RAM_reg_0_255_24_24/RAMS64E_C/O
                         net (fo=1, routed)           0.000    12.673    dmem/RAM_reg_0_255_24_24/OC
    SLICE_X46Y104        MUXF7 (Prop_muxf7_I1_O)      0.247    12.920 r  dmem/RAM_reg_0_255_24_24/F7.B/O
                         net (fo=1, routed)           0.000    12.920    dmem/RAM_reg_0_255_24_24/O0
    SLICE_X46Y104        MUXF8 (Prop_muxf8_I0_O)      0.098    13.018 r  dmem/RAM_reg_0_255_24_24/F8/O
                         net (fo=2, routed)           0.689    13.707    ReadDataM_bsr/genblk1[25].bsr_cell/parallel_in[0]
    SLICE_X47Y106        LUT3 (Prop_lut3_I2_O)        0.319    14.026 r  ReadDataM_bsr/genblk1[25].bsr_cell/sequential_out_i_1__23/O
                         net (fo=1, routed)           0.000    14.026    ReadDataM_bsr/genblk1[24].bsr_cell/state_in_0
    SLICE_X47Y106        FDRE                                         r  ReadDataM_bsr/genblk1[24].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 core/dp/regM/q_reg[60]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WriteDataM_bsr/genblk1[23].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.316ns  (logic 0.186ns (58.874%)  route 0.130ns (41.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.564     2.533    core/dp/regM/clk
    SLICE_X45Y104        FDCE                                         r  core/dp/regM/q_reg[60]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y104        FDCE (Prop_fdce_C_Q)         0.141     2.674 r  core/dp/regM/q_reg[60]/Q
                         net (fo=2, routed)           0.130     2.804    WriteDataM_bsr/genblk1[24].bsr_cell/parallel_in[0]
    SLICE_X48Y104        LUT3 (Prop_lut3_I2_O)        0.045     2.849 r  WriteDataM_bsr/genblk1[24].bsr_cell/sequential_out_i_1__22/O
                         net (fo=1, routed)           0.000     2.849    WriteDataM_bsr/genblk1[23].bsr_cell/state_in_0
    SLICE_X48Y104        FDRE                                         r  WriteDataM_bsr/genblk1[23].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/pcreg/q_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCF_bsr/genblk1[6].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.321ns  (logic 0.186ns (58.014%)  route 0.135ns (41.986%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.569     2.538    core/dp/pcreg/clk
    SLICE_X32Y95         FDCE                                         r  core/dp/pcreg/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDCE (Prop_fdce_C_Q)         0.141     2.679 r  core/dp/pcreg/q_reg[6]/Q
                         net (fo=5, routed)           0.135     2.813    PCF_bsr/genblk1[7].bsr_cell/parallel_in[0]
    SLICE_X30Y94         LUT3 (Prop_lut3_I2_O)        0.045     2.858 r  PCF_bsr/genblk1[7].bsr_cell/sequential_out_i_1__5/O
                         net (fo=1, routed)           0.000     2.858    PCF_bsr/genblk1[6].bsr_cell/state_in_0
    SLICE_X30Y94         FDRE                                         r  PCF_bsr/genblk1[6].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/pcreg/q_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCF_bsr/genblk1[11].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.186ns (57.693%)  route 0.136ns (42.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.569     2.538    core/dp/pcreg/clk
    SLICE_X32Y96         FDCE                                         r  core/dp/pcreg/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y96         FDCE (Prop_fdce_C_Q)         0.141     2.679 r  core/dp/pcreg/q_reg[11]/Q
                         net (fo=4, routed)           0.136     2.815    PCF_bsr/genblk1[12].bsr_cell/parallel_in[0]
    SLICE_X30Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.860 r  PCF_bsr/genblk1[12].bsr_cell/sequential_out_i_1__10/O
                         net (fo=1, routed)           0.000     2.860    PCF_bsr/genblk1[11].bsr_cell/state_in_0
    SLICE_X30Y96         FDRE                                         r  PCF_bsr/genblk1[11].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/pcreg/q_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCF_bsr/genblk1[15].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.186ns (57.318%)  route 0.139ns (42.682%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.570     2.539    core/dp/pcreg/clk
    SLICE_X32Y97         FDCE                                         r  core/dp/pcreg/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y97         FDCE (Prop_fdce_C_Q)         0.141     2.680 r  core/dp/pcreg/q_reg[15]/Q
                         net (fo=4, routed)           0.139     2.818    PCF_bsr/genblk1[16].bsr_cell/parallel_in[0]
    SLICE_X29Y97         LUT3 (Prop_lut3_I2_O)        0.045     2.863 r  PCF_bsr/genblk1[16].bsr_cell/sequential_out_i_1__14/O
                         net (fo=1, routed)           0.000     2.863    PCF_bsr/genblk1[15].bsr_cell/state_in_0
    SLICE_X29Y97         FDRE                                         r  PCF_bsr/genblk1[15].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/regM/q_reg[50]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WriteDataM_bsr/genblk1[13].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.186ns (55.336%)  route 0.150ns (44.664%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.566     2.535    core/dp/regM/clk
    SLICE_X43Y96         FDCE                                         r  core/dp/regM/q_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y96         FDCE (Prop_fdce_C_Q)         0.141     2.676 r  core/dp/regM/q_reg[50]/Q
                         net (fo=2, routed)           0.150     2.826    WriteDataM_bsr/genblk1[14].bsr_cell/parallel_in[0]
    SLICE_X44Y96         LUT3 (Prop_lut3_I2_O)        0.045     2.871 r  WriteDataM_bsr/genblk1[14].bsr_cell/sequential_out_i_1__12/O
                         net (fo=1, routed)           0.000     2.871    WriteDataM_bsr/genblk1[13].bsr_cell/state_in_0
    SLICE_X44Y96         FDRE                                         r  WriteDataM_bsr/genblk1[13].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/pcreg/q_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCF_bsr/genblk1[23].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.078%)  route 0.152ns (44.922%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.570     2.539    core/dp/pcreg/clk
    SLICE_X32Y99         FDCE                                         r  core/dp/pcreg/q_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.141     2.680 r  core/dp/pcreg/q_reg[23]/Q
                         net (fo=4, routed)           0.152     2.832    PCF_bsr/genblk1[24].bsr_cell/parallel_in[0]
    SLICE_X29Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.877 r  PCF_bsr/genblk1[24].bsr_cell/sequential_out_i_1__22/O
                         net (fo=1, routed)           0.000     2.877    PCF_bsr/genblk1[23].bsr_cell/state_in_0
    SLICE_X29Y99         FDRE                                         r  PCF_bsr/genblk1[23].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/regM/q_reg[53]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            WriteDataM_bsr/genblk1[16].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.405%)  route 0.156ns (45.595%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.567     2.536    core/dp/regM/clk
    SLICE_X43Y99         FDCE                                         r  core/dp/regM/q_reg[53]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y99         FDCE (Prop_fdce_C_Q)         0.141     2.677 r  core/dp/regM/q_reg[53]/Q
                         net (fo=2, routed)           0.156     2.833    WriteDataM_bsr/genblk1[17].bsr_cell/parallel_in[0]
    SLICE_X44Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.878 r  WriteDataM_bsr/genblk1[17].bsr_cell/sequential_out_i_1__15/O
                         net (fo=1, routed)           0.000     2.878    WriteDataM_bsr/genblk1[16].bsr_cell/state_in_0
    SLICE_X44Y99         FDRE                                         r  WriteDataM_bsr/genblk1[16].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/pcreg/q_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCF_bsr/genblk1[8].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.186ns (53.994%)  route 0.158ns (46.006%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.569     2.538    core/dp/pcreg/clk
    SLICE_X32Y95         FDCE                                         r  core/dp/pcreg/q_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y95         FDCE (Prop_fdce_C_Q)         0.141     2.679 r  core/dp/pcreg/q_reg[8]/Q
                         net (fo=4, routed)           0.158     2.837    PCF_bsr/genblk1[9].bsr_cell/parallel_in[0]
    SLICE_X30Y94         LUT3 (Prop_lut3_I2_O)        0.045     2.882 r  PCF_bsr/genblk1[9].bsr_cell/sequential_out_i_1__7/O
                         net (fo=1, routed)           0.000     2.882    PCF_bsr/genblk1[8].bsr_cell/state_in_0
    SLICE_X30Y94         FDRE                                         r  PCF_bsr/genblk1[8].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/pcreg/q_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCF_bsr/genblk1[20].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.186ns (51.939%)  route 0.172ns (48.061%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.570     2.539    core/dp/pcreg/clk
    SLICE_X32Y98         FDCE                                         r  core/dp/pcreg/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y98         FDCE (Prop_fdce_C_Q)         0.141     2.680 r  core/dp/pcreg/q_reg[20]/Q
                         net (fo=4, routed)           0.172     2.852    PCF_bsr/genblk1[21].bsr_cell/parallel_in[0]
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.897 r  PCF_bsr/genblk1[21].bsr_cell/sequential_out_i_1__19/O
                         net (fo=1, routed)           0.000     2.897    PCF_bsr/genblk1[20].bsr_cell/state_in_0
    SLICE_X30Y99         FDRE                                         r  PCF_bsr/genblk1[20].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 core/dp/pcreg/q_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PCF_bsr/genblk1[21].bsr_cell/sequential_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.360ns  (logic 0.186ns (51.693%)  route 0.174ns (48.307%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.712     1.632    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.045     1.677 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.266     1.943    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.969 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.570     2.539    core/dp/pcreg/clk
    SLICE_X32Y99         FDCE                                         r  core/dp/pcreg/q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDCE (Prop_fdce_C_Q)         0.141     2.680 r  core/dp/pcreg/q_reg[21]/Q
                         net (fo=4, routed)           0.174     2.854    PCF_bsr/genblk1[22].bsr_cell/parallel_in[0]
    SLICE_X30Y99         LUT3 (Prop_lut3_I2_O)        0.045     2.899 r  PCF_bsr/genblk1[22].bsr_cell/sequential_out_i_1__20/O
                         net (fo=1, routed)           0.000     2.899    PCF_bsr/genblk1[21].bsr_cell/state_in_0
    SLICE_X30Y99         FDRE                                         r  PCF_bsr/genblk1[21].bsr_cell/sequential_out_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1858 Endpoints
Min Delay          1858 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sys_reset
                            (input port)
  Destination:            core/dp/regM/q_reg[83]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.703ns  (logic 1.611ns (11.760%)  route 12.091ns (88.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  sys_reset (IN)
                         net (fo=0)                   0.000     0.000    sys_reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  sys_reset_IBUF_inst/O
                         net (fo=1, routed)           5.338     6.825    p_1_in
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.949 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.754    13.703    core/dp/regM/reset
    SLICE_X36Y103        FDCE                                         f  core/dp/regM/q_reg[83]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859     5.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     5.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638     6.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.506     7.616    core/dp/regM/clk
    SLICE_X36Y103        FDCE                                         r  core/dp/regM/q_reg[83]/C

Slack:                    inf
  Source:                 sys_reset
                            (input port)
  Destination:            core/dp/regM/q_reg[84]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.703ns  (logic 1.611ns (11.760%)  route 12.091ns (88.240%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.616ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.616ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  sys_reset (IN)
                         net (fo=0)                   0.000     0.000    sys_reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  sys_reset_IBUF_inst/O
                         net (fo=1, routed)           5.338     6.825    p_1_in
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.949 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.754    13.703    core/dp/regM/reset
    SLICE_X36Y103        FDCE                                         f  core/dp/regM/q_reg[84]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859     5.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     5.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638     6.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.506     7.616    core/dp/regM/clk
    SLICE_X36Y103        FDCE                                         r  core/dp/regM/q_reg[84]/C

Slack:                    inf
  Source:                 sys_reset
                            (input port)
  Destination:            core/dp/regE/q_reg[110]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.566ns  (logic 1.611ns (11.878%)  route 11.955ns (88.122%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  sys_reset (IN)
                         net (fo=0)                   0.000     0.000    sys_reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  sys_reset_IBUF_inst/O
                         net (fo=1, routed)           5.338     6.825    p_1_in
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.949 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.618    13.566    core/dp/regE/reset
    SLICE_X37Y102        FDCE                                         f  core/dp/regE/q_reg[110]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859     5.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     5.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638     6.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.507     7.617    core/dp/regE/clk
    SLICE_X37Y102        FDCE                                         r  core/dp/regE/q_reg[110]/C

Slack:                    inf
  Source:                 sys_reset
                            (input port)
  Destination:            core/dp/regE/q_reg[159]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.566ns  (logic 1.611ns (11.878%)  route 11.955ns (88.122%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  sys_reset (IN)
                         net (fo=0)                   0.000     0.000    sys_reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  sys_reset_IBUF_inst/O
                         net (fo=1, routed)           5.338     6.825    p_1_in
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.949 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.618    13.566    core/dp/regE/reset
    SLICE_X37Y102        FDCE                                         f  core/dp/regE/q_reg[159]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859     5.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     5.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638     6.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.507     7.617    core/dp/regE/clk
    SLICE_X37Y102        FDCE                                         r  core/dp/regE/q_reg[159]/C

Slack:                    inf
  Source:                 sys_reset
                            (input port)
  Destination:            core/dp/regE/q_reg[161]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.566ns  (logic 1.611ns (11.878%)  route 11.955ns (88.122%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.617ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  sys_reset (IN)
                         net (fo=0)                   0.000     0.000    sys_reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  sys_reset_IBUF_inst/O
                         net (fo=1, routed)           5.338     6.825    p_1_in
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.949 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.618    13.566    core/dp/regE/reset
    SLICE_X37Y102        FDCE                                         f  core/dp/regE/q_reg[161]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859     5.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     5.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638     6.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.507     7.617    core/dp/regE/clk
    SLICE_X37Y102        FDCE                                         r  core/dp/regE/q_reg[161]/C

Slack:                    inf
  Source:                 sys_reset
                            (input port)
  Destination:            core/dp/regM/q_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.494ns  (logic 1.611ns (11.941%)  route 11.883ns (88.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  sys_reset (IN)
                         net (fo=0)                   0.000     0.000    sys_reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  sys_reset_IBUF_inst/O
                         net (fo=1, routed)           5.338     6.825    p_1_in
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.949 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.545    13.494    core/dp/regM/reset
    SLICE_X44Y105        FDCE                                         f  core/dp/regM/q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859     5.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     5.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638     6.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.502     7.612    core/dp/regM/clk
    SLICE_X44Y105        FDCE                                         r  core/dp/regM/q_reg[28]/C

Slack:                    inf
  Source:                 sys_reset
                            (input port)
  Destination:            core/dp/regW/q_reg[28]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.494ns  (logic 1.611ns (11.941%)  route 11.883ns (88.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  sys_reset (IN)
                         net (fo=0)                   0.000     0.000    sys_reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  sys_reset_IBUF_inst/O
                         net (fo=1, routed)           5.338     6.825    p_1_in
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.949 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.545    13.494    core/dp/regW/reset
    SLICE_X44Y105        FDCE                                         f  core/dp/regW/q_reg[28]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859     5.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     5.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638     6.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.502     7.612    core/dp/regW/clk
    SLICE_X44Y105        FDCE                                         r  core/dp/regW/q_reg[28]/C

Slack:                    inf
  Source:                 sys_reset
                            (input port)
  Destination:            core/dp/regW/q_reg[97]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.494ns  (logic 1.611ns (11.941%)  route 11.883ns (88.059%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  sys_reset (IN)
                         net (fo=0)                   0.000     0.000    sys_reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  sys_reset_IBUF_inst/O
                         net (fo=1, routed)           5.338     6.825    p_1_in
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.949 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.545    13.494    core/dp/regW/reset
    SLICE_X44Y105        FDCE                                         f  core/dp/regW/q_reg[97]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859     5.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     5.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638     6.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.502     7.612    core/dp/regW/clk
    SLICE_X44Y105        FDCE                                         r  core/dp/regW/q_reg[97]/C

Slack:                    inf
  Source:                 sys_reset
                            (input port)
  Destination:            core/dp/regW/q_reg[65]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.490ns  (logic 1.611ns (11.945%)  route 11.879ns (88.055%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.612ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.612ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  sys_reset (IN)
                         net (fo=0)                   0.000     0.000    sys_reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  sys_reset_IBUF_inst/O
                         net (fo=1, routed)           5.338     6.825    p_1_in
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.949 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.541    13.490    core/dp/regW/reset
    SLICE_X45Y105        FDCE                                         f  core/dp/regW/q_reg[65]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859     5.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     5.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638     6.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.502     7.612    core/dp/regW/clk
    SLICE_X45Y105        FDCE                                         r  core/dp/regW/q_reg[65]/C

Slack:                    inf
  Source:                 sys_reset
                            (input port)
  Destination:            core/dp/regE/q_reg[162]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        13.485ns  (logic 1.611ns (11.949%)  route 11.874ns (88.051%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        7.615ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.615ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 f  sys_reset (IN)
                         net (fo=0)                   0.000     0.000    sys_reset
    D9                   IBUF (Prop_ibuf_I_O)         1.487     1.487 f  sys_reset_IBUF_inst/O
                         net (fo=1, routed)           5.338     6.825    p_1_in
    SLICE_X48Y92         LUT2 (Prop_lut2_I0_O)        0.124     6.949 f  reset_inferred_i_1/O
                         net (fo=508, routed)         6.536    13.485    core/dp/regE/reset
    SLICE_X39Y103        FDCE                                         f  core/dp/regE/q_reg[162]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.859     5.281    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.100     5.381 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.638     6.020    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.111 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         1.505     7.615    core/dp/regE/clk
    SLICE_X39Y103        FDCE                                         r  core/dp/regE/q_reg[162]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ReadDataM_bsr/genblk1[25].bsr_cell/state_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/dp/regW/q_reg[62]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.271ns  (logic 0.186ns (68.652%)  route 0.085ns (31.348%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y106        FDRE                         0.000     0.000 r  ReadDataM_bsr/genblk1[25].bsr_cell/state_out_reg/C
    SLICE_X44Y106        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ReadDataM_bsr/genblk1[25].bsr_cell/state_out_reg/Q
                         net (fo=1, routed)           0.085     0.226    ReadDataM_bsr/genblk1[25].bsr_cell/state_out
    SLICE_X45Y106        LUT3 (Prop_lut3_I0_O)        0.045     0.271 r  ReadDataM_bsr/genblk1[25].bsr_cell/parallel_out[25]_INST_0/O
                         net (fo=1, routed)           0.000     0.271    core/dp/regW/D[62]
    SLICE_X45Y106        FDCE                                         r  core/dp/regW/q_reg[62]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.833     3.395    core/dp/regW/clk
    SLICE_X45Y106        FDCE                                         r  core/dp/regW/q_reg[62]/C

Slack:                    inf
  Source:                 ReadDataM_bsr/genblk1[18].bsr_cell/state_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/dp/regW/q_reg[55]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE                         0.000     0.000 r  ReadDataM_bsr/genblk1[18].bsr_cell/state_out_reg/C
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ReadDataM_bsr/genblk1[18].bsr_cell/state_out_reg/Q
                         net (fo=1, routed)           0.087     0.228    ReadDataM_bsr/genblk1[18].bsr_cell/state_out
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.045     0.273 r  ReadDataM_bsr/genblk1[18].bsr_cell/parallel_out[18]_INST_0/O
                         net (fo=1, routed)           0.000     0.273    core/dp/regW/D[55]
    SLICE_X42Y101        FDCE                                         r  core/dp/regW/q_reg[55]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.834     3.396    core/dp/regW/clk
    SLICE_X42Y101        FDCE                                         r  core/dp/regW/q_reg[55]/C

Slack:                    inf
  Source:                 ReadDataM_bsr/genblk1[5].bsr_cell/state_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/dp/regW/q_reg[42]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.281ns  (logic 0.186ns (66.187%)  route 0.095ns (33.813%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE                         0.000     0.000 r  ReadDataM_bsr/genblk1[5].bsr_cell/state_out_reg/C
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ReadDataM_bsr/genblk1[5].bsr_cell/state_out_reg/Q
                         net (fo=1, routed)           0.095     0.236    ReadDataM_bsr/genblk1[5].bsr_cell/state_out
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.045     0.281 r  ReadDataM_bsr/genblk1[5].bsr_cell/parallel_out[5]_INST_0/O
                         net (fo=1, routed)           0.000     0.281    core/dp/regW/D[42]
    SLICE_X44Y91         FDCE                                         r  core/dp/regW/q_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.835     3.396    core/dp/regW/clk
    SLICE_X44Y91         FDCE                                         r  core/dp/regW/q_reg[42]/C

Slack:                    inf
  Source:                 ReadDataM_bsr/genblk1[0].bsr_cell/state_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/dp/regW/q_reg[37]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE                         0.000     0.000 r  ReadDataM_bsr/genblk1[0].bsr_cell/state_out_reg/C
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ReadDataM_bsr/genblk1[0].bsr_cell/state_out_reg/Q
                         net (fo=1, routed)           0.097     0.238    ReadDataM_bsr/genblk1[0].bsr_cell/state_out
    SLICE_X48Y91         LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  ReadDataM_bsr/genblk1[0].bsr_cell/parallel_out[0]_INST_0/O
                         net (fo=1, routed)           0.000     0.283    core/dp/regW/D[37]
    SLICE_X48Y91         FDCE                                         r  core/dp/regW/q_reg[37]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.834     3.395    core/dp/regW/clk
    SLICE_X48Y91         FDCE                                         r  core/dp/regW/q_reg[37]/C

Slack:                    inf
  Source:                 ReadDataM_bsr/genblk1[1].bsr_cell/state_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/dp/regW/q_reg[38]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y93         FDRE                         0.000     0.000 r  ReadDataM_bsr/genblk1[1].bsr_cell/state_out_reg/C
    SLICE_X49Y93         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ReadDataM_bsr/genblk1[1].bsr_cell/state_out_reg/Q
                         net (fo=1, routed)           0.097     0.238    ReadDataM_bsr/genblk1[1].bsr_cell/state_out
    SLICE_X48Y93         LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  ReadDataM_bsr/genblk1[1].bsr_cell/parallel_out[1]_INST_0/O
                         net (fo=1, routed)           0.000     0.283    core/dp/regW/D[38]
    SLICE_X48Y93         FDCE                                         r  core/dp/regW/q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.835     3.396    core/dp/regW/clk
    SLICE_X48Y93         FDCE                                         r  core/dp/regW/q_reg[38]/C

Slack:                    inf
  Source:                 ReadDataM_bsr/genblk1[2].bsr_cell/state_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/dp/regW/q_reg[39]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.755%)  route 0.097ns (34.245%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE                         0.000     0.000 r  ReadDataM_bsr/genblk1[2].bsr_cell/state_out_reg/C
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ReadDataM_bsr/genblk1[2].bsr_cell/state_out_reg/Q
                         net (fo=1, routed)           0.097     0.238    ReadDataM_bsr/genblk1[2].bsr_cell/state_out
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.045     0.283 r  ReadDataM_bsr/genblk1[2].bsr_cell/parallel_out[2]_INST_0/O
                         net (fo=1, routed)           0.000     0.283    core/dp/regW/D[39]
    SLICE_X44Y91         FDCE                                         r  core/dp/regW/q_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.835     3.396    core/dp/regW/clk
    SLICE_X44Y91         FDCE                                         r  core/dp/regW/q_reg[39]/C

Slack:                    inf
  Source:                 ReadDataM_bsr/genblk1[3].bsr_cell/state_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/dp/regW/q_reg[40]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.594%)  route 0.137ns (42.406%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE                         0.000     0.000 r  ReadDataM_bsr/genblk1[3].bsr_cell/state_out_reg/C
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ReadDataM_bsr/genblk1[3].bsr_cell/state_out_reg/Q
                         net (fo=1, routed)           0.137     0.278    ReadDataM_bsr/genblk1[3].bsr_cell/state_out
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.045     0.323 r  ReadDataM_bsr/genblk1[3].bsr_cell/parallel_out[3]_INST_0/O
                         net (fo=1, routed)           0.000     0.323    core/dp/regW/D[40]
    SLICE_X44Y91         FDCE                                         r  core/dp/regW/q_reg[40]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.835     3.396    core/dp/regW/clk
    SLICE_X44Y91         FDCE                                         r  core/dp/regW/q_reg[40]/C

Slack:                    inf
  Source:                 ReadDataM_bsr/genblk1[19].bsr_cell/state_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/dp/regW/q_reg[56]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y101        FDRE                         0.000     0.000 r  ReadDataM_bsr/genblk1[19].bsr_cell/state_out_reg/C
    SLICE_X43Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ReadDataM_bsr/genblk1[19].bsr_cell/state_out_reg/Q
                         net (fo=1, routed)           0.139     0.280    ReadDataM_bsr/genblk1[19].bsr_cell/state_out
    SLICE_X42Y101        LUT3 (Prop_lut3_I0_O)        0.045     0.325 r  ReadDataM_bsr/genblk1[19].bsr_cell/parallel_out[19]_INST_0/O
                         net (fo=1, routed)           0.000     0.325    core/dp/regW/D[56]
    SLICE_X42Y101        FDCE                                         r  core/dp/regW/q_reg[56]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.834     3.396    core/dp/regW/clk
    SLICE_X42Y101        FDCE                                         r  core/dp/regW/q_reg[56]/C

Slack:                    inf
  Source:                 ReadDataM_bsr/genblk1[30].bsr_cell/state_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/dp/regW/q_reg[67]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.596%)  route 0.143ns (43.404%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE                         0.000     0.000 r  ReadDataM_bsr/genblk1[30].bsr_cell/state_out_reg/C
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ReadDataM_bsr/genblk1[30].bsr_cell/state_out_reg/Q
                         net (fo=1, routed)           0.143     0.284    ReadDataM_bsr/genblk1[30].bsr_cell/state_out
    SLICE_X45Y101        LUT3 (Prop_lut3_I0_O)        0.045     0.329 r  ReadDataM_bsr/genblk1[30].bsr_cell/parallel_out[30]_INST_0/O
                         net (fo=1, routed)           0.000     0.329    core/dp/regW/D[67]
    SLICE_X45Y101        FDCE                                         r  core/dp/regW/q_reg[67]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.834     3.396    core/dp/regW/clk
    SLICE_X45Y101        FDCE                                         r  core/dp/regW/q_reg[67]/C

Slack:                    inf
  Source:                 ReadDataM_bsr/genblk1[4].bsr_cell/state_out_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            core/dp/regW/q_reg[41]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.452%)  route 0.143ns (43.548%))
  Logic Levels:           2  (FDRE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y91         FDRE                         0.000     0.000 r  ReadDataM_bsr/genblk1[4].bsr_cell/state_out_reg/C
    SLICE_X45Y91         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ReadDataM_bsr/genblk1[4].bsr_cell/state_out_reg/Q
                         net (fo=1, routed)           0.143     0.284    ReadDataM_bsr/genblk1[4].bsr_cell/state_out
    SLICE_X44Y91         LUT3 (Prop_lut3_I0_O)        0.045     0.329 r  ReadDataM_bsr/genblk1[4].bsr_cell/parallel_out[4]_INST_0/O
                         net (fo=1, routed)           0.000     0.329    core/dp/regW/D[41]
    SLICE_X44Y91         FDCE                                         r  core/dp/regW/q_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  sysclk (IN)
                         net (fo=0)                   0.000     0.000    sysclk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  sysclk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    sysclk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  sysclk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.012     2.178    jtag/sys_clk
    SLICE_X52Y96         LUT2 (Prop_lut2_I0_O)        0.056     2.234 r  jtag/dbg_clk_INST_0/O
                         net (fo=1, routed)           0.299     2.533    jtag/dbg_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.562 r  jtag/dbg_clk_BUFG_inst/O
                         net (fo=722, routed)         0.835     3.396    core/dp/regW/clk
    SLICE_X44Y91         FDCE                                         r  core/dp/regW/q_reg[41]/C





