/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * STMicroelectronics st_lsm6dsox sensor driver
 *
 * MEMS Software Solutions Team
 *
 * Copyright 2021 STMicroelectronics Inc.
 */

#ifndef ST_LSM6DSOX_H
#define ST_LSM6DSOX_H

#include <linux/bitfield.h>
#include <linux/delay.h>
#include <linux/device.h>
#include <linux/hrtimer.h>
#include <linux/iio/iio.h>
#include <linux/of_device.h>
#include <linux/regmap.h>
#include <linux/spinlock.h>
#include <linux/workqueue.h>
#include <linux/version.h>

#include "../../common/stm_iio_types.h"

#define ST_LSM6DSOX_ODR_EXPAND(odr, uodr)	(((odr) * 1000000) + (uodr))

#define ST_LSM6DSO_DEV_NAME			"lsm6dso"
#define ST_LSM6DSOX_DEV_NAME			"lsm6dsox"
#define ST_LSM6DSO32_DEV_NAME			"lsm6dso32"
#define ST_LSM6DSO32X_DEV_NAME			"lsm6dso32x"

#define ST_LSM6DSOX_REG_FUNC_CFG_ACCESS_ADDR	0x01
#define ST_LSM6DSOX_REG_SHUB_REG_MASK		BIT(6)
#define ST_LSM6DSOX_REG_FUNC_CFG_MASK		BIT(7)
#define ST_LSM6DSOX_REG_ACCESS_MASK		GENMASK(7, 6)

#define ST_LSM6DSOX_REG_FIFO_CTRL1_ADDR		0x07
#define ST_LSM6DSOX_REG_FIFO_CTRL2_ADDR		0x08
#define ST_LSM6DSOX_REG_FIFO_WTM_MASK		GENMASK(8, 0)
#define ST_LSM6DSOX_REG_FIFO_WTM8_MASK		BIT(0)
#define ST_LSM6DSOX_REG_FIFO_STATUS_DIFF	GENMASK(9, 0)

#define ST_LSM6DSOX_REG_FIFO_CTRL3_ADDR		0x09
#define ST_LSM6DSOX_REG_BDR_XL_MASK		GENMASK(3, 0)
#define ST_LSM6DSOX_REG_BDR_GY_MASK		GENMASK(7, 4)

#define ST_LSM6DSOX_REG_FIFO_CTRL4_ADDR		0x0a
#define ST_LSM6DSOX_REG_FIFO_MODE_MASK		GENMASK(2, 0)
#define ST_LSM6DSOX_REG_ODR_T_BATCH_MASK	GENMASK(5, 4)
#define ST_LSM6DSOX_REG_DEC_TS_MASK		GENMASK(7, 6)

#define ST_LSM6DSOX_REG_INT1_CTRL_ADDR		0x0d
#define ST_LSM6DSOX_REG_INT2_CTRL_ADDR		0x0e
#define ST_LSM6DSOX_REG_FIFO_TH_MASK		BIT(3)

#define ST_LSM6DSOX_REG_WHOAMI_ADDR		0x0f
#define ST_LSM6DSOX_WHOAMI_VAL			0x6c

#define ST_LSM6DSOX_CTRL1_XL_ADDR		0x10
#define ST_LSM6DSOX_CTRL2_G_ADDR		0x11

#define ST_LSM6DSOX_REG_CTRL3_C_ADDR		0x12
#define ST_LSM6DSOX_REG_SW_RESET_MASK		BIT(0)
#define ST_LSM6DSOX_REG_PP_OD_MASK		BIT(4)
#define ST_LSM6DSOX_REG_H_LACTIVE_MASK		BIT(5)
#define ST_LSM6DSOX_REG_BDU_MASK		BIT(6)
#define ST_LSM6DSOX_REG_BOOT_MASK		BIT(7)

#define ST_LSM6DSOX_REG_CTRL4_C_ADDR		0x13
#define ST_LSM6DSOX_REG_DRDY_MASK		BIT(3)

#define ST_LSM6DSOX_REG_CTRL5_C_ADDR		0x14
#define ST_LSM6DSOX_REG_ROUNDING_MASK		GENMASK(6, 5)
#define ST_LSM6DSOX_REG_ST_G_MASK		GENMASK(3, 2)
#define ST_LSM6DSOX_REG_ST_XL_MASK		GENMASK(1, 0)

#define ST_LSM6DSOX_SELFTEST_ACCEL_MIN		737
#define ST_LSM6DSOX_SELFTEST_ACCEL_MAX		13934
#define ST_LSM6DSOX_SELFTEST_GYRO_MIN		2142
#define ST_LSM6DSOX_SELFTEST_GYRO_MAX		10000

#define ST_LSM6DSOX_SELF_TEST_DISABLED_VAL	0
#define ST_LSM6DSOX_SELF_TEST_POS_SIGN_VAL	1
#define ST_LSM6DSOX_SELF_TEST_NEG_ACCEL_SIGN_VAL	2
#define ST_LSM6DSOX_SELF_TEST_NEG_GYRO_SIGN_VAL	3

#define ST_LSM6DSOX_REG_STATUS_MASTER_MAINPAGE_ADDR	0x39
#define ST_LSM6DSOX_REG_STATUS_SENS_HUB_ENDOP_MASK	BIT(0)

#define ST_LSM6DSOX_REG_CTRL6_C_ADDR		0x15
#define ST_LSM6DSOX_REG_XL_HM_MODE_MASK		BIT(4)

#define ST_LSM6DSOX_REG_CTRL7_G_ADDR		0x16
#define ST_LSM6DSOX_REG_G_HM_MODE_MASK		BIT(7)

#define ST_LSM6DSOX_REG_CTRL10_C_ADDR		0x19
#define ST_LSM6DSOX_REG_TIMESTAMP_EN_MASK	BIT(5)

#define ST_LSM6DSOX_REG_ALL_INT_SRC_ADDR	0x1a
#define ST_LSM6DSOX_FF_IA_MASK			BIT(0)
#define ST_LSM6DSOX_WU_IA_MASK			BIT(1)
#define ST_LSM6DSOX_SINGLE_TAP_MASK		BIT(2)
#define ST_LSM6DSOX_DOUBLE_TAP_MASK		BIT(3)
#define ST_LSM6DSOX_D6D_IA_MASK			BIT(4)
#define ST_LSM6DSOX_SLEEP_CHANGE_MASK		BIT(5)

#define ST_LSM6DSOX_REG_WAKE_UP_SRC_ADDR	0x1b
#define ST_LSM6DSOX_WAKE_UP_EVENT_MASK		GENMASK(3, 0)
#define ST_LSM6DSOX_WAKE_UP_SRC_FF_IA_MASK	BIT(5)
#define ST_LSM6DSOX_WAKE_UP_SRC_WU_IA_MASK	BIT(3)
#define ST_LSM6DSOX_X_WU_MASK			BIT(2)
#define ST_LSM6DSOX_Y_WU_MASK			BIT(1)
#define ST_LSM6DSOX_Z_WU_MASK			BIT(0)

#define ST_LSM6DSOX_REG_TAP_SRC_ADDR		0x1c
#define ST_LSM6DSOX_Z_TAP_MASK			BIT(0)
#define ST_LSM6DSOX_Y_TAP_MASK			BIT(1)
#define ST_LSM6DSOX_X_TAP_MASK			BIT(2)
#define ST_LSM6DSOX_TAP_SIGN_MASK		BIT(3)
#define ST_LSM6DSOX_DOUBLE_TAP_IA_MASK		BIT(4)
#define ST_LSM6DSOX_SINGLE_TAP_IA_MASK		BIT(5)
#define ST_LSM6DSOX_TAP_IA_MASK			GENMASK(2, 0)

#define ST_LSM6DSOX_REG_D6D_SRC_ADDR		0x1d
#define ST_LSM6DSOX_D6D_EVENT_MASK		GENMASK(5, 0)
#define ST_LSM6DSOX_D6D_SRC_D6D_IA_MASK		BIT(6)
#define ST_LSM6DSOX_ZH_MASK			BIT(5)
#define ST_LSM6DSOX_ZL_MASK			BIT(4)
#define ST_LSM6DSOX_YH_MASK			BIT(3)
#define ST_LSM6DSOX_YL_MASK			BIT(2)
#define ST_LSM6DSOX_XH_MASK			BIT(1)
#define ST_LSM6DSOX_XL_MASK			BIT(0)

#define ST_LSM6DSOX_REG_STATUS_ADDR		0x1e
#define ST_LSM6DSOX_REG_STATUS_XLDA		BIT(0)
#define ST_LSM6DSOX_REG_STATUS_GDA		BIT(1)
#define ST_LSM6DSOX_REG_STATUS_TDA		BIT(2)

#define ST_LSM6DSOX_REG_OUT_TEMP_L_ADDR		0x20

#define ST_LSM6DSOX_REG_OUTX_L_A_ADDR		0x28
#define ST_LSM6DSOX_REG_OUTY_L_A_ADDR		0x2a
#define ST_LSM6DSOX_REG_OUTZ_L_A_ADDR		0x2c

#define ST_LSM6DSOX_REG_OUTX_L_G_ADDR		0x22
#define ST_LSM6DSOX_REG_OUTY_L_G_ADDR		0x24
#define ST_LSM6DSOX_REG_OUTZ_L_G_ADDR		0x26

#define ST_LSM6DSOX_REG_EMB_FUNC_STATUS_MAINPAGE	0x35
#define ST_LSM6DSOX_REG_INT_STEP_DET_MASK	BIT(3)
#define ST_LSM6DSOX_REG_INT_TILT_MASK		BIT(4)
#define ST_LSM6DSOX_REG_INT_SIGMOT_MASK		BIT(5)

#define ST_LSM6DSOX_FSM_STATUS_A_MAINPAGE	0x36
#define ST_LSM6DSOX_FSM_STATUS_B_MAINPAGE	0x37
#define ST_LSM6DSOX_MLC_STATUS_MAINPAGE		0x38

#define ST_LSM6DSOX_REG_FIFO_STATUS1_ADDR	0x3a
#define ST_LSM6DSOX_REG_TIMESTAMP0_ADDR		0x40
#define ST_LSM6DSOX_REG_TIMESTAMP2_ADDR		0x42

#define ST_LSM6DSOX_REG_TAP_CFG0_ADDR		0x56
#define ST_LSM6DSOX_REG_LIR_MASK		BIT(0)
#define ST_LSM6DSOX_TAP_X_EN_MASK		BIT(1)
#define ST_LSM6DSOX_TAP_Y_EN_MASK		BIT(2)
#define ST_LSM6DSOX_TAP_Z_EN_MASK		BIT(3)
#define ST_LSM6DSOX_TAP_EN_MASK			GENMASK(3, 1)
#define ST_LSM6DSOX_TAP_SLOPE_FDS_MASK		BIT(4)
#define ST_LSM6DSOX_REG_INT_CLR_ON_READ_MASK	BIT(6)

#define ST_LSM6DSOX_REG_TAP_CFG1_ADDR		0x57
#define ST_LSM6DSOX_TAP_THS_X_MASK		GENMASK(4, 0)
#define ST_LSM6DSOX_TAP_PRIORITY_MASK		GENMASK(7, 5)

#define ST_LSM6DSOX_REG_TAP_CFG2_ADDR		0x58
#define ST_LSM6DSOX_TAP_THS_Y_MASK		GENMASK(4, 0)
#define ST_LSM6DSOX_INTERRUPTS_ENABLE_MASK	BIT(7)

#define ST_LSM6DSOX_REG_TAP_THS_6D_ADDR		0x59
#define ST_LSM6DSOX_TAP_THS_Z_MASK		GENMASK(4, 0)
#define ST_LSM6DSOX_SIXD_THS_MASK		GENMASK(6, 5)

#define ST_LSM6DSOX_REG_INT_DUR2_ADDR		0x5a
#define ST_LSM6DSOX_SHOCK_MASK			GENMASK(1, 0)
#define ST_LSM6DSOX_QUIET_MASK			GENMASK(3, 2)
#define ST_LSM6DSOX_DUR_MASK			GENMASK(7, 4)

#define ST_LSM6DSOX_REG_WAKE_UP_THS_ADDR	0x5b
#define ST_LSM6DSOX_WAKE_UP_THS_MASK		GENMASK(5, 0)
#define ST_LSM6DSOX_SINGLE_DOUBLE_TAP_MASK	BIT(7)

#define ST_LSM6DSOX_REG_WAKE_UP_DUR_ADDR	0x5c
#define ST_LSM6DSOX_WAKE_UP_DUR_MASK		GENMASK(6, 5)

#define ST_LSM6DSOX_REG_FREE_FALL_ADDR		0x5d
#define ST_LSM6DSOX_FF_THS_MASK			GENMASK(2, 0)

#define ST_LSM6DSOX_REG_MD1_CFG_ADDR		0x5e
#define ST_LSM6DSOX_REG_MD2_CFG_ADDR		0x5f
#define ST_LSM6DSOX_REG_INT2_TIMESTAMP_MASK	BIT(0)
#define ST_LSM6DSOX_REG_INT_EMB_FUNC_MASK	BIT(1)
#define ST_LSM6DSOX_INT_6D_MASK			BIT(2)
#define ST_LSM6DSOX_INT_DOUBLE_TAP_MASK		BIT(3)
#define ST_LSM6DSOX_INT_FF_MASK			BIT(4)
#define ST_LSM6DSOX_INT_WU_MASK			BIT(5)
#define ST_LSM6DSOX_INT_SINGLE_TAP_MASK		BIT(6)
#define ST_LSM6DSOX_INT_SLEEP_CHANGE_MASK	BIT(7)

#define ST_LSM6DSOX_INTERNAL_FREQ_FINE		0x63

#define ST_LSM6DSOX_REG_FIFO_DATA_OUT_TAG_ADDR	0x78

/* shub registers */
#define ST_LSM6DSOX_REG_MASTER_CONFIG_ADDR	0x14
#define ST_LSM6DSOX_REG_WRITE_ONCE_MASK		BIT(6)
#define ST_LSM6DSOX_REG_SHUB_PU_EN_MASK		BIT(3)
#define ST_LSM6DSOX_REG_MASTER_ON_MASK		BIT(2)

#define ST_LSM6DSOX_REG_SLV0_ADDR		0x15
#define ST_LSM6DSOX_REG_SLV0_CFG		0x17
#define ST_LSM6DSOX_REG_SLV1_ADDR		0x18
#define ST_LSM6DSOX_REG_SLV2_ADDR		0x1b
#define ST_LSM6DSOX_REG_SLV3_ADDR		0x1e
#define ST_LSM6DSOX_REG_DATAWRITE_SLV0_ADDR	0x21
#define ST_LSM6DSOX_REG_BATCH_EXT_SENS_EN_MASK	BIT(3)
#define ST_LSM6DSOX_REG_SLAVE_NUMOP_MASK	GENMASK(2, 0)

#define ST_LSM6DSOX_REG_STATUS_MASTER_ADDR	0x22
#define ST_LSM6DSOX_REG_SENS_HUB_ENDOP_MASK	BIT(0)

#define ST_LSM6DSOX_REG_SLV0_OUT_ADDR		0x02

/* embedded function registers */
#define ST_LSM6DSOX_EMB_FUNC_EN_A_ADDR		0x04
#define ST_LSM6DSOX_PEDO_EN_MASK		BIT(3)
#define ST_LSM6DSOX_TILT_EN_MASK		BIT(4)
#define ST_LSM6DSOX_SIGN_MOTION_EN_MASK		BIT(5)

#define ST_LSM6DSOX_EMB_FUNC_EN_B_ADDR		0x05
#define ST_LSM6DSOX_FSM_EN_MASK			BIT(0)
#define ST_LSM6DSOX_MLC_EN_MASK			BIT(4)

#define ST_LSM6DSOX_EMB_FUNC_INT1_ADDR		0x0a
#define ST_LSM6DSOX_INT_STEP_DET_MASK		BIT(3)
#define ST_LSM6DSOX_INT_TILT_MASK		BIT(4)
#define ST_LSM6DSOX_INT_SIGMOT_MASK		BIT(5)

#define ST_LSM6DSOX_FSM_INT1_A_ADDR		0x0b
#define ST_LSM6DSOX_FSM_INT1_B_ADDR		0x0c
#define ST_LSM6DSOX_MLC_INT1_ADDR		0x0d
#define ST_LSM6DSOX_EMB_FUNC_INT2_ADDR		0x0e

#define ST_LSM6DSOX_FSM_INT2_A_ADDR		0x0f
#define ST_LSM6DSOX_FSM_INT2_B_ADDR		0x10
#define ST_LSM6DSOX_MLC_INT2_ADDR		0x11

#define ST_LSM6DSOX_REG_MLC_STATUS_ADDR		0x15

#define ST_LSM6DSOX_PAGE_RW_ADDR		0x17
#define ST_LSM6DSOX_REG_EMB_FUNC_LIR_MASK	BIT(7)

#define ST_LSM6DSOX_EMB_FUNC_FIFO_CFG_ADDR	0x44
#define ST_LSM6DSOX_PEDO_FIFO_EN_MASK		BIT(6)

#define ST_LSM6DSOX_FSM_ENABLE_A_ADDR		0x46
#define ST_LSM6DSOX_FSM_ENABLE_B_ADDR		0x47

#define ST_LSM6DSOX_FSM_OUTS1_ADDR		0x4c

#define ST_LSM6DSOX_REG_STEP_COUNTER_L_ADDR	0x62
#define ST_LSM6DSOX_REG_EMB_FUNC_SRC_ADDR	0x64
#define ST_LSM6DSOX_REG_PEDO_RST_STEP_MASK	BIT(7)

#define ST_LSM6DSOX_REG_MLC0_SRC_ADDR		0x70

/* Timestamp Tick 25us/LSB */
#define ST_LSM6DSOX_TS_DELTA_NS			25000ULL

/* Temperature in uC */
#define ST_LSM6DSOX_TEMP_GAIN			256
#define ST_LSM6DSOX_TEMP_FS_GAIN		(1000000 / \
						 ST_LSM6DSOX_TEMP_GAIN)
#define ST_LSM6DSOX_TEMP_OFFSET			6400

/* FIFO simple size and depth */
#define ST_LSM6DSOX_SAMPLE_SIZE			6
#define ST_LSM6DSOX_TS_SAMPLE_SIZE		4
#define ST_LSM6DSOX_PT_SAMPLE_SIZE		2
#define ST_LSM6DSOX_TAG_SIZE			1
#define ST_LSM6DSOX_FIFO_SAMPLE_SIZE		(ST_LSM6DSOX_SAMPLE_SIZE + \
						 ST_LSM6DSOX_TAG_SIZE)
#define ST_LSM6DSOX_MAX_FIFO_DEPTH		416

#define ST_LSM6DSOX_MIN_ODR_IN_WAKEUP		26
#define ST_LSM6DSOX_MIN_ODR_IN_EMB_FUNC		26

enum st_lsm6dsox_hw_id {
	ST_LSM6DSO_ID,
	ST_LSM6DSOX_ID,
	ST_LSM6DSO32_ID,
	ST_LSM6DSO32X_ID,
	ST_LSM6DSOX_MAX_ID,
};

#define ST_LSM6DSOX_DEFAULT_KTIME		(200000000)
#define ST_LSM6DSOX_FAST_KTIME			(5000000)
#define ST_LSM6DSOX_FAST_TO_DEFAULT		(10)

#define ST_LSM6DSOX_DATA_CHANNEL(chan_type, addr, mod, ch2, scan_idx,	\
				rb, sb, sg, ext_inf)			\
{									\
	.type = chan_type,						\
	.address = addr,						\
	.modified = mod,						\
	.channel2 = ch2,						\
	.info_mask_separate = BIT(IIO_CHAN_INFO_RAW) |			\
			      BIT(IIO_CHAN_INFO_SCALE),			\
	.info_mask_shared_by_all = BIT(IIO_CHAN_INFO_SAMP_FREQ),	\
	.scan_index = scan_idx,						\
	.scan_type = {							\
		.sign = sg,						\
		.realbits = rb,						\
		.storagebits = sb,					\
		.endianness = IIO_LE,					\
	},								\
	.ext_info = ext_inf,						\
}

#define IIO_CHAN_HW_TIMESTAMP(si) {					\
	.type = IIO_COUNT,						\
	.address = ST_LSM6DSOX_REG_TIMESTAMP0_ADDR,			\
	.scan_index = si,						\
	.scan_type = {							\
		.sign = 's',						\
		.realbits = 64,						\
		.storagebits = 64,					\
		.endianness = IIO_LE,					\
	},								\
}

static const struct iio_event_spec st_lsm6dsox_flush_event = {
	.type = STM_IIO_EV_TYPE_FIFO_FLUSH,
	.dir = IIO_EV_DIR_EITHER,
};

static const struct iio_event_spec st_lsm6dsox_thr_event = {
	.type = IIO_EV_TYPE_THRESH,
	.dir = IIO_EV_DIR_RISING,
	.mask_separate = BIT(IIO_EV_INFO_ENABLE),
};

static const struct iio_event_spec st_lsm6dsox_wakeup_event = {
	.type = IIO_EV_TYPE_THRESH,
	.dir = IIO_EV_DIR_RISING,
	.mask_separate = BIT(IIO_EV_INFO_VALUE) |
			 BIT(IIO_EV_INFO_ENABLE) |
			 BIT(IIO_EV_INFO_PERIOD),
};

static const struct iio_event_spec st_lsm6dsox_freefall_event = {
	.type = IIO_EV_TYPE_THRESH,
	.dir = IIO_EV_DIR_FALLING,
	.mask_separate = BIT(IIO_EV_INFO_VALUE) |
			 BIT(IIO_EV_INFO_ENABLE),
};

static const struct iio_event_spec st_lsm6dsox_6D_event = {
	.type = IIO_EV_TYPE_CHANGE,
	.dir = IIO_EV_DIR_EITHER,
	.mask_separate = BIT(IIO_EV_INFO_VALUE) |
			 BIT(IIO_EV_INFO_ENABLE),
};

#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
static const struct iio_event_spec st_lsm6dsox_tap_event = {
	.type = IIO_EV_TYPE_GESTURE,
	.dir = IIO_EV_DIR_SINGLETAP,
	.mask_shared_by_type = BIT(IIO_EV_INFO_VALUE) |
			       BIT(IIO_EV_INFO_ENABLE) |
			       BIT(IIO_EV_INFO_RESET_TIMEOUT),
};

static const struct iio_event_spec st_lsm6dsox_dtap_event = {
	.type = IIO_EV_TYPE_GESTURE,
	.dir = IIO_EV_DIR_DOUBLETAP,
	.mask_shared_by_type = BIT(IIO_EV_INFO_VALUE) |
			       BIT(IIO_EV_INFO_ENABLE) |
			       BIT(IIO_EV_INFO_RESET_TIMEOUT) |
			       BIT(IIO_EV_INFO_TAP2_MIN_DELAY),
};
#endif /* LINUX_VERSION_CODE */

enum st_lsm6dsox_event_id {
	ST_LSM6DSOX_EVENT_FF,
	ST_LSM6DSOX_EVENT_WAKEUP,
	ST_LSM6DSOX_EVENT_6D,

#if KERNEL_VERSION(6, 1, 0) <= LINUX_VERSION_CODE
	ST_LSM6DSOX_EVENT_TAP,
	ST_LSM6DSOX_EVENT_DTAP,
#endif /* LINUX_VERSION_CODE */

	ST_LSM6DSOX_EVENT_STEPC,
	ST_LSM6DSOX_EVENT_SIGNMOT,

	ST_LSM6DSOX_EVENT_MAX
};

#define ST_LSM6DSOX_EVENT_CHANNEL(ctype, etype)	\
{							\
	.type = ctype,					\
	.modified = 0,					\
	.scan_index = -1,				\
	.indexed = -1,					\
	.event_spec = &st_lsm6dsox_##etype##_event,	\
	.num_event_specs = 1,				\
}

#define ST_LSM6DSOX_SHIFT_VAL(val, mask)	(((val) << __ffs(mask)) & (mask))

enum st_lsm6dsox_pm_t {
	ST_LSM6DSOX_HP_MODE = 0,
	ST_LSM6DSOX_LP_MODE,
	ST_LSM6DSOX_NO_MODE,
};

enum st_lsm6dsox_fsm_mlc_enable_id {
	ST_LSM6DSOX_MLC_FSM_DISABLED = 0,
	ST_LSM6DSOX_MLC_ENABLED = BIT(0),
	ST_LSM6DSOX_FSM_ENABLED = BIT(1),
};

/**
 * struct mlc_config_t - MLC/FSM data register structure
 * @mlc_int_addr: interrupt register address.
 * @mlc_int_mask: interrupt register mask.
 * @fsm_int_addr: interrupt register address.
 * @fsm_int_mask: interrupt register mask.
 * @mlc_configured: number of mlc configured.
 * @fsm_configured: number of fsm configured.
 * @bin_len: fw binary size.
 * @requested_odr: Min ODR requested to works properly.
 * @status: MLC / FSM enabled status.
 */
struct st_lsm6dsox_mlc_config_t {
	uint8_t mlc_int_addr;
	uint8_t mlc_int_mask;
	uint8_t fsm_int_addr[2];
	uint8_t fsm_int_mask[2];
	uint8_t mlc_configured;
	uint8_t fsm_configured;
	uint16_t bin_len;
	uint16_t requested_odr;
	enum st_lsm6dsox_fsm_mlc_enable_id status;
};

/**
 * struct st_lsm6dsox_reg - Generic sensor register
 * description (addr + mask)
 *
 * @addr: Address of register.
 * @mask: Bitmask register for proper usage.
 */
struct st_lsm6dsox_reg {
	u8 addr;
	u8 mask;
};

enum st_lsm6dsox_suspend_resume_register {
	ST_LSM6DSOX_CTRL1_XL_REG = 0,
	ST_LSM6DSOX_CTRL2_G_REG,
	ST_LSM6DSOX_REG_CTRL3_C_REG,
	ST_LSM6DSOX_REG_CTRL4_C_REG,
	ST_LSM6DSOX_REG_CTRL5_C_REG,
	ST_LSM6DSOX_REG_CTRL10_C_REG,
	ST_LSM6DSOX_REG_TAP_CFG0_REG,
	ST_LSM6DSOX_REG_TAP_CFG1_REG,
	ST_LSM6DSOX_REG_TAP_CFG2_REG,
	ST_LSM6DSOX_REG_TAP_THS_6D_REG,
	ST_LSM6DSOX_REG_INT_DUR2_REG,
	ST_LSM6DSOX_REG_WAKE_UP_THS_REG,
	ST_LSM6DSOX_REG_WAKE_UP_DUR_REG,
	ST_LSM6DSOX_REG_FREE_FALL_REG,
	ST_LSM6DSOX_REG_MD1_CFG_REG,
	ST_LSM6DSOX_REG_MD2_CFG_REG,
	ST_LSM6DSOX_REG_INT1_CTRL_REG,
	ST_LSM6DSOX_REG_INT2_CTRL_REG,
	ST_LSM6DSOX_REG_FIFO_CTRL1_REG,
	ST_LSM6DSOX_REG_FIFO_CTRL2_REG,
	ST_LSM6DSOX_REG_FIFO_CTRL3_REG,
	ST_LSM6DSOX_REG_FIFO_CTRL4_REG,
	ST_LSM6DSOX_REG_EMB_FUNC_EN_B_REG,
	ST_LSM6DSOX_REG_FSM_INT1_A_REG,
	ST_LSM6DSOX_REG_FSM_INT1_B_REG,
	ST_LSM6DSOX_REG_MLC_INT1_REG,
	ST_LSM6DSOX_REG_FSM_INT2_A_REG,
	ST_LSM6DSOX_REG_FSM_INT2_B_REG,
	ST_LSM6DSOX_REG_MLC_INT2_REG,
	ST_LSM6DSOX_SUSPEND_RESUME_REGS,
};

/**
 * Define embedded functions register access
 *
 * FUNC_CFG_ACCESS_0 is default bank
 * FUNC_CFG_ACCESS_SHUB_REG Enable access to the sensor hub (I2C master)
 *                          registers.
 * FUNC_CFG_ACCESS_FUNC_CFG Enable access to the embedded functions
 *                          configuration registers.
 */
enum st_lsm6dsox_page_sel_register {
	FUNC_CFG_ACCESS_0 = 0,
	FUNC_CFG_ACCESS_SHUB_REG,
	FUNC_CFG_ACCESS_FUNC_CFG,
};

/**
 * struct st_lsm6dsox_suspend_resume_entry - Register value for backup/restore
 * @page: Page bank reg map.
 * @addr: Address of register.
 * @val: Register value.
 * @mask: Bitmask register for proper usage.
 */
struct st_lsm6dsox_suspend_resume_entry {
	u8 page;
	u8 addr;
	u8 val;
	u8 mask;
};

/**
 * struct st_lsm6dsox_odr - Single ODR entry
 * @hz: Most significant part of the sensor ODR (Hz).
 * @uhz: Less significant part of the sensor ODR (micro Hz).
 * @val: ODR register value.
 * @batch_val: Batching ODR register value.
 */
struct st_lsm6dsox_odr {
	u16 hz;
	u32 uhz;
	u8 val;
	u8 batch_val;
};

/**
 * struct st_lsm6dsox_odr_table_entry - Sensor ODR table
 * @size: Size of ODR table.
 * @reg: ODR register.
 * @pm: Power mode register.
 * @batching_reg: ODR register for batching on fifo.
 * @odr_avl: Array of supported ODR value.
 */
struct st_lsm6dsox_odr_table_entry {
	u8 size;
	struct st_lsm6dsox_reg reg;
	struct st_lsm6dsox_reg pm;
	struct st_lsm6dsox_reg batching_reg;
	struct st_lsm6dsox_odr odr_avl[8];
};

/**
 * struct st_lsm6dsox_fs
 * brief Full scale entry
 *
 * @gain: The gain to obtain data value from raw data (LSB).
 * @val: Register value.
 */
struct st_lsm6dsox_fs {
	u32 gain;
	u8 val;
};

/**
 * struct st_lsm6dsox_fs_table_entry - Full Scale sensor table
 * @reg: st_lsm6dsox_reg struct.
 * @fs_avl: Full Scale list entries.
 * @fs_len: Real size of fs_avl array.
 */
#define ST_LSM6DSOX_FS_LIST_SIZE			4
struct st_lsm6dsox_fs_table_entry {
	struct st_lsm6dsox_reg reg;
	struct st_lsm6dsox_fs fs_avl[ST_LSM6DSOX_FS_LIST_SIZE];
	int fs_len;
};

enum st_lsm6dsox_sensor_id {
	ST_LSM6DSOX_ID_GYRO = 0,
	ST_LSM6DSOX_ID_ACC,
	ST_LSM6DSOX_ID_TEMP,
	ST_LSM6DSOX_ID_HW = ST_LSM6DSOX_ID_TEMP,
	ST_LSM6DSOX_ID_EXT0,
	ST_LSM6DSOX_ID_EXT1,
	ST_LSM6DSOX_ID_STEP_COUNTER,
	ST_LSM6DSOX_ID_MLC,
	ST_LSM6DSOX_ID_MLC_0,
	ST_LSM6DSOX_ID_MLC_1,
	ST_LSM6DSOX_ID_MLC_2,
	ST_LSM6DSOX_ID_MLC_3,
	ST_LSM6DSOX_ID_MLC_4,
	ST_LSM6DSOX_ID_MLC_5,
	ST_LSM6DSOX_ID_MLC_6,
	ST_LSM6DSOX_ID_MLC_7,
	ST_LSM6DSOX_ID_FSM_0,
	ST_LSM6DSOX_ID_FSM_1,
	ST_LSM6DSOX_ID_FSM_2,
	ST_LSM6DSOX_ID_FSM_3,
	ST_LSM6DSOX_ID_FSM_4,
	ST_LSM6DSOX_ID_FSM_5,
	ST_LSM6DSOX_ID_FSM_6,
	ST_LSM6DSOX_ID_FSM_7,
	ST_LSM6DSOX_ID_FSM_8,
	ST_LSM6DSOX_ID_FSM_9,
	ST_LSM6DSOX_ID_FSM_10,
	ST_LSM6DSOX_ID_FSM_11,
	ST_LSM6DSOX_ID_FSM_12,
	ST_LSM6DSOX_ID_FSM_13,
	ST_LSM6DSOX_ID_FSM_14,
	ST_LSM6DSOX_ID_FSM_15,
	ST_LSM6DSOX_ID_MAX,
};

/**
 * @enum st_lsm6dso_sensor_id
 * @brief Sensor Table Identifier
 */
static const enum st_lsm6dsox_sensor_id st_lsm6dsox_main_sensor_list[] = {
	 [0] = ST_LSM6DSOX_ID_GYRO,
	 [1] = ST_LSM6DSOX_ID_ACC,
	 [2] = ST_LSM6DSOX_ID_TEMP,
};

static const enum st_lsm6dsox_sensor_id st_lsm6dsox_triggered_main_sensor_list[] = {
	 [0] = ST_LSM6DSOX_ID_GYRO,
	 [1] = ST_LSM6DSOX_ID_ACC,
	 [2] = ST_LSM6DSOX_ID_TEMP,
	 [3] = ST_LSM6DSOX_ID_EXT0,
	 [4] = ST_LSM6DSOX_ID_EXT1,
	 [5] = ST_LSM6DSOX_ID_STEP_COUNTER,
};

static const enum st_lsm6dsox_sensor_id st_lsm6dsox_mlc_sensor_list[] = {
	 [0] = ST_LSM6DSOX_ID_MLC_0,
	 [1] = ST_LSM6DSOX_ID_MLC_1,
	 [2] = ST_LSM6DSOX_ID_MLC_2,
	 [3] = ST_LSM6DSOX_ID_MLC_3,
	 [4] = ST_LSM6DSOX_ID_MLC_4,
	 [5] = ST_LSM6DSOX_ID_MLC_5,
	 [6] = ST_LSM6DSOX_ID_MLC_6,
	 [7] = ST_LSM6DSOX_ID_MLC_7,
};

static const enum st_lsm6dsox_sensor_id st_lsm6dsox_fsm_sensor_list[] = {
	 [0] = ST_LSM6DSOX_ID_FSM_0,
	 [1] = ST_LSM6DSOX_ID_FSM_1,
	 [2] = ST_LSM6DSOX_ID_FSM_2,
	 [3] = ST_LSM6DSOX_ID_FSM_3,
	 [4] = ST_LSM6DSOX_ID_FSM_4,
	 [5] = ST_LSM6DSOX_ID_FSM_5,
	 [6] = ST_LSM6DSOX_ID_FSM_6,
	 [7] = ST_LSM6DSOX_ID_FSM_7,
	 [8] = ST_LSM6DSOX_ID_FSM_8,
	 [9] = ST_LSM6DSOX_ID_FSM_9,
	 [10] = ST_LSM6DSOX_ID_FSM_10,
	 [11] = ST_LSM6DSOX_ID_FSM_11,
	 [12] = ST_LSM6DSOX_ID_FSM_12,
	 [13] = ST_LSM6DSOX_ID_FSM_13,
	 [14] = ST_LSM6DSOX_ID_FSM_14,
	 [15] = ST_LSM6DSOX_ID_FSM_15,
};

#define ST_LSM6DSOX_ID_ALL_FSM_MLC (BIT(ST_LSM6DSOX_ID_MLC_0)  | \
				    BIT(ST_LSM6DSOX_ID_MLC_1)  | \
				    BIT(ST_LSM6DSOX_ID_MLC_2)  | \
				    BIT(ST_LSM6DSOX_ID_MLC_3)  | \
				    BIT(ST_LSM6DSOX_ID_MLC_4)  | \
				    BIT(ST_LSM6DSOX_ID_MLC_5)  | \
				    BIT(ST_LSM6DSOX_ID_MLC_6)  | \
				    BIT(ST_LSM6DSOX_ID_MLC_7)  | \
				    BIT(ST_LSM6DSOX_ID_FSM_0)  | \
				    BIT(ST_LSM6DSOX_ID_FSM_1)  | \
				    BIT(ST_LSM6DSOX_ID_FSM_2)  | \
				    BIT(ST_LSM6DSOX_ID_FSM_3)  | \
				    BIT(ST_LSM6DSOX_ID_FSM_4)  | \
				    BIT(ST_LSM6DSOX_ID_FSM_5)  | \
				    BIT(ST_LSM6DSOX_ID_FSM_6)  | \
				    BIT(ST_LSM6DSOX_ID_FSM_7)  | \
				    BIT(ST_LSM6DSOX_ID_FSM_8)  | \
				    BIT(ST_LSM6DSOX_ID_FSM_9)  | \
				    BIT(ST_LSM6DSOX_ID_FSM_10) | \
				    BIT(ST_LSM6DSOX_ID_FSM_11) | \
				    BIT(ST_LSM6DSOX_ID_FSM_12) | \
				    BIT(ST_LSM6DSOX_ID_FSM_13) | \
				    BIT(ST_LSM6DSOX_ID_FSM_14) | \
				    BIT(ST_LSM6DSOX_ID_FSM_15))

/* HW devices that can wakeup the target */
#define ST_LSM6DSOX_WAKE_UP_SENSORS (BIT(ST_LSM6DSOX_ID_GYRO) | \
				     BIT(ST_LSM6DSOX_ID_ACC))

enum st_lsm6dsox_fifo_mode {
	ST_LSM6DSOX_FIFO_BYPASS = 0x0,
	ST_LSM6DSOX_FIFO_CONT = 0x6,
};

enum {
	ST_LSM6DSOX_HW_FLUSH,
	ST_LSM6DSOX_HW_OPERATIONAL,
};

struct st_lsm6dsox_ext_dev_info {
	const struct st_lsm6dsox_ext_dev_settings *ext_dev_settings;
	u8 ext_dev_i2c_addr;
};

/**
 * struct st_lsm6dsox_sensor - ST IMU sensor instance
 * @name: Sensor name.
 * @id: Sensor identifier.
 * @hw: Pointer to instance of struct st_lsm6dsox_hw.
 * @ext_dev_info: For sensor hub indicate device info struct.
 * @trig: Trigger used by IIO event sensors.
 * @odr: Output data rate of the sensor [Hz].
 * @uodr: Output data rate of the sensor [uHz].
 * @gain: Configured sensor sensitivity.
 * @offset: Sensor data offset.
 * @decimator: Sensor decimator
 * @dec_counter: Sensor decimator counter
 * @old_data: Used by Temperature sensor for data comtinuity.
 * @max_watermark: Max supported watermark level.
 * @watermark: Sensor watermark level.
 * @pm: sensor power mode (HP, LP).
 * @last_fifo_timestamp: Timestamp related to last sample in FIFO.
 * @selftest_status: Report last self test status.
 * @min_st: Min self test raw data value.
 * @max_st: Max self test raw data value.
 * @status_reg: Status register used by mlc/fsm.
 * @outreg_addr: Output data register used by mlc/fsm.
 * @status: Status of mlc/fsm algos.
 */
struct st_lsm6dsox_sensor {
	char name[32];
	enum st_lsm6dsox_sensor_id id;
	struct st_lsm6dsox_hw *hw;
	struct st_lsm6dsox_ext_dev_info ext_dev_info;
	struct iio_trigger *trig;

	int odr;
	int uodr;

	union {
		struct {
			u32 gain;
			u32 offset;
			u8 decimator;
			u8 dec_counter;
			__le16 old_data;
			u16 max_watermark;
			u16 watermark;
			enum st_lsm6dsox_pm_t pm;
			s64 last_fifo_timestamp;

			/* self test */
			int8_t selftest_status;
			int min_st;
			int max_st;
		};
		struct {
			uint8_t status_reg;
			uint8_t outreg_addr;
			enum st_lsm6dsox_fsm_mlc_enable_id status;
		};
	};
};

/**
 * struct st_lsm6dsox_hw - ST IMU MEMS hw instance
 * @dev_name: STM device name.
 * @dev: Pointer to instance of struct device (I2C or SPI).
 * @irq: Device interrupt line (I2C or SPI).
 * @regmap: Register map of the device.
 * @page_lock: Mutex to prevent concurrent access to the page selector.
 * @fifo_lock: Mutex to prevent concurrent access to the hw FIFO.
 * @fifo_mode: FIFO operating mode supported by the device.
 * @state: hw operational state.
 * @enable_mask: Enabled sensor bitmask.
 * @enable_ev_mask: Enabled event bitmask.
 * @hw_timestamp_global: hw timestamp value always monotonic where the most
 *                       significant 8byte are incremented at every disable/enable.
 * @timesync_workqueue: runs the async task in private workqueue.
 * @timesync_work: actual work to be done in the async task workqueue.
 * @timesync_timer: hrtimer used to schedule period read for the async task.
 * @hwtimestamp_lock: spinlock for the 64bit timestamp value.
 * @timesync_ktime: interval value used by the hrtimer.
 * @timestamp_c: counter used for counting number of timesync updates.
 * @ext_data_len: Number of i2c slave devices connected to I2C master.
 * @ts_delta_ns: Calibrated delta timestamp.
 * @ts_offset: Hw timestamp offset.
 * @hw_ts: Latest hw timestamp from the sensor.
 * @tsample: Sample timestamp.
 * @delta_ts: Delta time between two consecutive interrupts.
 * @ts: Latest timestamp from irq handler.
 * @i2c_master_pu: I2C master line Pull Up configuration.
 * @module_id: identify iio devices of the same sensor module.
 * @orientation: Sensor orientation matrix.
 * @vdd_supply: Voltage regulator for VDD.
 * @vddio_supply: Voltage regulator for VDDIIO.
 * @mlc_config: MLC/FSM data register structure.
 * @settings: ST IMU sensor settings.
 * @st_lsm6dsox_odr_table: Sensors ODR table.
 * @preload_mlc: MLC/FSM preload flag.
 * @iio_devs: Pointers to acc/gyro iio_dev instances.
 * @irq_reg: irq configutation register.
 * @embfunc_irq_reg: Embedded function irq configuration register (other).
 * @embfunc_pg0_irq_reg: Embedded function irq configuration register (page 0).
 * @freefall_threshold: Accelerometer threshold for free fall algorithm.
 * @wk_th_ug: Wake-up threshold in mg.
 * @wk_dur_ms: Wake-up duration in ms.
 * @sixD_threshold: 6D threshold in mg.
 * @tap_threshold: tap/dtap treshold in mg.
 * @tap_quiet_time: tap quiet time in ms.
 * @tap_shock_time: tap shock time in ms.
 * @dtap_duration: double tap duration time (min time) in ms.
 * @has_hw_fifo: Indicate if the hw fifo configuration was done.
 */
struct st_lsm6dsox_hw {
	char dev_name[16];
	struct device *dev;
	int irq;
	struct regmap *regmap;
	struct mutex page_lock;
	struct mutex fifo_lock;
	enum st_lsm6dsox_fifo_mode fifo_mode;
	unsigned long state;
	u64 enable_mask;
	u64 enable_ev_mask;
	s64 hw_timestamp_global;

#if defined(CONFIG_IIO_ST_LSM6DSOX_ASYNC_HW_TIMESTAMP)
	struct workqueue_struct *timesync_workqueue;
	struct work_struct timesync_work;
	struct hrtimer timesync_timer;
	spinlock_t hwtimestamp_lock;
	ktime_t timesync_ktime;
	int timesync_c[ST_LSM6DSOX_ID_EXT1 + 1];
#endif /* CONFIG_IIO_ST_LSM6DSOX_ASYNC_HW_TIMESTAMP */

	u8 ext_data_len;
	u64 ts_delta_ns;
	s64 ts_offset;
	s64 hw_ts;
	s64 tsample;
	s64 delta_ts;
	s64 ts;
	u8 i2c_master_pu;
	u32 module_id;
	struct iio_mount_matrix orientation;
	struct regulator *vdd_supply;
	struct regulator *vddio_supply;

	struct st_lsm6dsox_mlc_config_t *mlc_config;
	const struct st_lsm6dsox_settings *settings;
	const struct st_lsm6dsox_odr_table_entry *st_lsm6dsox_odr_table;

	bool preload_mlc;

	struct iio_dev *iio_devs[ST_LSM6DSOX_ID_MAX];

	u8 irq_reg;
	u8 embfunc_irq_reg;
	u8 embfunc_pg0_irq_reg;

	u32 freefall_threshold;
	u32 wk_th_mg;
	u32 wk_dur_ms;
	u32 sixD_threshold;
	u32 tap_threshold;
	u32 tap_quiet_time;
	u32 tap_shock_time;
	u32 dtap_duration;

	bool has_hw_fifo;
};

/**
 * struct st_lsm6dsox_ff_th - Free Fall threshold table
 * @mg: Threshold in mg.
 * @val: Register value.
 */
struct st_lsm6dsox_ff_th {
	u32 mg;
	u8 val;
};

/**
 * struct st_lsm6dsox_6D_th - 6D threshold table
 * @deg: Threshold in degrees.
 * @val: Register value.
 */
struct st_lsm6dsox_6D_th {
	u8 deg;
	u8 val;
};


extern const struct dev_pm_ops st_lsm6dsox_pm_ops;

/**
 * struct st_lsm6dsox_settings - ST IMU sensor settings
 *
 * @hw_id: Hw id supported by the driver configuration.
 * @name: Device name supported by the driver configuration.
 * @fs_table: Full scale table for a selected device.
 * @st_mlc_probe: MLC probe flag.
 * @st_fsm_probe: FSM probe flag.
 */
struct st_lsm6dsox_settings {
	struct {
		enum st_lsm6dsox_hw_id hw_id;
		const char *name;
	} id;
	struct st_lsm6dsox_fs_table_entry fs_table[ST_LSM6DSOX_ID_MAX];
	bool st_mlc_probe;
	bool st_fsm_probe;
};


static inline bool
st_lsm6dsox_is_fifo_enabled(struct st_lsm6dsox_hw *hw)
{
	return hw->enable_mask & (BIT(ST_LSM6DSOX_ID_GYRO) |
				  BIT(ST_LSM6DSOX_ID_STEP_COUNTER) |
				  BIT(ST_LSM6DSOX_ID_ACC));
}

static inline bool st_lsm6dsox_run_mlc_task(struct st_lsm6dsox_hw *hw)
{
	return (hw->settings->st_mlc_probe || hw->settings->st_fsm_probe) &&
	       hw->has_hw_fifo;
}

static inline int st_lsm6dsox_manipulate_bit(int int_reg, int irq_mask, int en)
{
	int bit_position = __ffs(irq_mask);
	int bit_mask = 1 << bit_position;

	int_reg &= ~bit_mask;
	int_reg |= (en << bit_position);

	return int_reg;
}

static inline int __st_lsm6dsox_write_with_mask(struct st_lsm6dsox_hw *hw,
						unsigned int addr,
						unsigned int mask,
						unsigned int data)
{
	int err;
	unsigned int val = ST_LSM6DSOX_SHIFT_VAL(data, mask);

	err = regmap_update_bits(hw->regmap, addr, mask, val);

	return err;
}

static inline int
__maybe_unused st_lsm6dsox_read_with_mask(struct st_lsm6dsox_hw *hw,
					  u8 addr, u8 mask, u8 *val)
{
	u8 data;
	int err;

	err = regmap_bulk_read(hw->regmap, addr, &data, sizeof(data));
	if (err < 0) {
		dev_err(hw->dev, "failed to read %02x register\n", addr);

		goto out;
	}

	*val = (data & mask) >> __ffs(mask);

out:
	return (err < 0) ? err : 0;
}

static inline int
st_lsm6dsox_write_with_mask_locked(struct st_lsm6dsox_hw *hw, unsigned int addr,
			       unsigned int mask, unsigned int val)
{
	int err;

	mutex_lock(&hw->page_lock);
	err = __st_lsm6dsox_write_with_mask(hw, addr, mask, val);
	mutex_unlock(&hw->page_lock);

	return err;
}

static inline int
st_lsm6dsox_read_locked(struct st_lsm6dsox_hw *hw, unsigned int addr,
			void *val, unsigned int len)
{
	int err;

	mutex_lock(&hw->page_lock);
	err = regmap_bulk_read(hw->regmap, addr, val, len);
	mutex_unlock(&hw->page_lock);

	return err;
}

static inline int
st_lsm6dsox_write_locked(struct st_lsm6dsox_hw *hw, unsigned int addr,
			 unsigned int val)
{
	int err;

	mutex_lock(&hw->page_lock);
	err = regmap_write(hw->regmap, addr, val);
	mutex_unlock(&hw->page_lock);

	return err;
}

static inline int st_lsm6dsox_set_page_access(struct st_lsm6dsox_hw *hw,
					      unsigned int val,
					      unsigned int mask)
{
	return regmap_update_bits(hw->regmap,
				  ST_LSM6DSOX_REG_FUNC_CFG_ACCESS_ADDR,
				  mask,
				  ST_LSM6DSOX_SHIFT_VAL(val, mask));
}

/* common */
int st_lsm6dsox_probe(struct device *dev, int irq, int hw_id,
		      struct regmap *regmap);
int st_lsm6dsox_sensor_set_enable(struct st_lsm6dsox_sensor *sensor,
				  bool enable);
int st_lsm6dsox_trigger_setup(struct st_lsm6dsox_hw *hw);
int st_lsm6dsox_allocate_buffers(struct st_lsm6dsox_hw *hw);
int st_lsm6dsox_get_batch_val(struct st_lsm6dsox_sensor *sensor,
			      int odr, int uodr, u8 *val);
int st_lsm6dsox_update_watermark(struct st_lsm6dsox_sensor *sensor,
				 u16 watermark);
ssize_t st_lsm6dsox_flush_fifo(struct device *dev,
			       struct device_attribute *attr,
			       const char *buf, size_t size);
ssize_t st_lsm6dsox_get_max_watermark(struct device *dev,
				      struct device_attribute *attr,
				      char *buf);
ssize_t st_lsm6dsox_get_watermark(struct device *dev,
				  struct device_attribute *attr,
				  char *buf);
ssize_t st_lsm6dsox_set_watermark(struct device *dev,
				  struct device_attribute *attr,
				  const char *buf, size_t size);
ssize_t st_lsm6dsox_get_module_id(struct device *dev,
				  struct device_attribute *attr,
				  char *buf);
int st_lsm6dsox_set_odr(struct st_lsm6dsox_sensor *sensor, int req_odr,
			int req_uodr);
int st_lsm6dsox_suspend_fifo(struct st_lsm6dsox_hw *hw);
int st_lsm6dsox_set_fifo_mode(struct st_lsm6dsox_hw *hw,
			      enum st_lsm6dsox_fifo_mode fifo_mode);
int st_lsm6dsox_get_int_reg(struct st_lsm6dsox_hw *hw);
int st_lsm6dsox_update_batching(struct iio_dev *iio_dev, bool enable);
int st_lsm6dsox_of_get_pin(struct st_lsm6dsox_hw *hw, int *pin);
int st_lsm6dsox_shub_probe(struct st_lsm6dsox_hw *hw);
int st_lsm6dsox_shub_set_enable(struct st_lsm6dsox_sensor *sensor,
				bool enable);
int st_lsm6dsox_shub_read(struct st_lsm6dsox_sensor *sensor,
			  u8 addr, u8 *data, int len);

/* xl events */
int st_lsm6dsox_read_event_config(struct iio_dev *iio_dev,
				  const struct iio_chan_spec *chan,
				  enum iio_event_type type,
				  enum iio_event_direction dir);
int st_lsm6dsox_write_event_config(struct iio_dev *iio_dev,
				   const struct iio_chan_spec *chan,
				   enum iio_event_type type,
				   enum iio_event_direction dir,
				   int enable);
int st_lsm6dsox_read_event_value(struct iio_dev *iio_dev,
				 const struct iio_chan_spec *chan,
				 enum iio_event_type type,
				 enum iio_event_direction dir,
				 enum iio_event_info info,
				 int *val, int *val2);
int st_lsm6dsox_write_event_value(struct iio_dev *iio_dev,
				  const struct iio_chan_spec *chan,
				  enum iio_event_type type,
				  enum iio_event_direction dir,
				  enum iio_event_info info,
				  int val, int val2);
int st_lsm6dsox_event_init(struct st_lsm6dsox_hw *hw);
int st_lsm6dsox_event_handler(struct st_lsm6dsox_hw *hw);
int st_lsm6dsox_update_threshold_events(struct st_lsm6dsox_hw *hw);
int st_lsm6dsox_update_duration_events(struct st_lsm6dsox_hw *hw);

/* timestamp */
#if defined(CONFIG_IIO_ST_LSM6DSOX_ASYNC_HW_TIMESTAMP)
int st_lsm6dsox_hwtimesync_init(struct st_lsm6dsox_hw *hw);
#else /* CONFIG_IIO_ST_LSM6DSOX_ASYNC_HW_TIMESTAMP */
static inline int
st_lsm6dsox_hwtimesync_init(struct st_lsm6dsox_hw *hw)
{
	return 0;
}
#endif /* CONFIG_IIO_ST_LSM6DSOX_ASYNC_HW_TIMESTAMP */

int st_lsm6dsox_mlc_probe(struct st_lsm6dsox_hw *hw);
int st_lsm6dsox_mlc_remove(struct device *dev);
int st_lsm6dsox_mlc_check_status(struct st_lsm6dsox_hw *hw);
int st_lsm6dsox_mlc_init_preload(struct st_lsm6dsox_hw *hw);

/* embedded functions: step counter / event detector / significant motion */
int st_lsm6dsox_embfunc_probe(struct st_lsm6dsox_hw *hw);
int st_lsm6dsox_embfunc_handler_thread(struct st_lsm6dsox_hw *hw);
int st_lsm6dsox_step_enable(struct st_lsm6dsox_sensor *sensor, bool enable);

#endif /* ST_LSM6DSOX_H */
