# compile verilog/system verilog design source files
verilog xil_defaultlib  "tb_riscv_func_synth.v"
verilog xil_defaultlib  "../../../../project_4.srcs/sources_1/new/cpu_pipline.v"
verilog xil_defaultlib  "../../../../project_4.srcs/sources_1/new/riscv_min_soc.v"
verilog xil_defaultlib  "../../../../project_4.srcs/sim_1/new/tb_riscv.v"

# Do not sort compile order
nosort
