---

### File: `xinfer-essential/docs/silicon-backends/intel-fpga-ai-suite.md`

```markdown
# Intel FPGA AI Suite Backend (`libxinfer_intel_fpga.so`)

The Intel FPGA AI Suite backend provides deterministic, ultra-low-latency acceleration across Intel/Altera FPGAs, including **Agilex 7, Agilex 5, Arria 10, and Cyclone V SoC FPGAs**. It executes models loaded into FPGA hardware bitstreams (`.aocx`) via the OpenCL Board Support Package (BSP) and PCIe AXI master streaming interfaces.

---

## 1. Prerequisites & BSP Verification

Verify that the Intel FPGA PCIe driver and OpenCL BSP runtimes are initialized:

```bash
# Query initialized FPGA PCIe devices
aocl diagnose

# Confirm programmed bitstream status
aocl list-devices
```

### System Dependencies

* **Intel Quartus Prime Pro Edition:** Version `>= 23.3`.
* **Intel FPGA AI Suite Runtime SDK:** Version `>= 2024.1`.
* **OpenCL Runtime Driver:** Intel FPGA OpenCL BSP.

---

## 2. Compilation

Compile the Intel FPGA plugin:

```bash
cmake -B build -G Ninja \
    -DCMAKE_BUILD_TYPE=Release \
    -DXINFER_ENABLE_INTEL_FPGA=ON \
    -DINTEL_FPGA_SDK_ROOT=/opt/intel/fpga_ai_suite
ninja -C build xinfer_intel_fpga
```

---

## 3. Configuration & Bitstream Loading

The engine programs or binds to an existing FPGA bitstream package (`.aocx`):

```cpp
#include <xinfer/xinfer.hpp>
#include <xinfer/backends/intel_fpga_config.hpp>

xinfer::EngineConfig config;
config.model_path = "/opt/models/network_threat_v2.json"; // Graph descriptor
config.backend = xinfer::BackendType::INTEL_FPGA_AI_SUITE;
config.precision = xinfer::Precision::INT8;

xinfer::IntelFPGAOptions fpga_opts;
fpga_opts.bitstream_path = "/opt/firmware/agilex7_ai_core.aocx";
fpga_opts.dma_channels = 2;
config.custom_options = fpga_opts.serialize();

xinfer::InferenceEngine engine(config);
engine.initialize();

engine.forward();
```

---

## 4. Zero-Copy Shared Virtual Memory (SVM)

For PCIe Gen 4/5 Intel FPGAs running on platforms with CXL or Shared Virtual Memory (SVM), data is mapped directly into the FPGA’s internal DMA rings without intermediate copies:

```text
[Host Pinned RAM (clSVMAlloc)]
                │
                ▼ Direct PCIe DMA Master Transaction
+─────────────────────────────────────────────────────────────+
| Intel FPGA AI Suite Compute Engine (Agilex DSP Blocks)     |
|   - Matrix Compute Engines in Reconfigurable Logic          |
|   - Local High-Bandwidth M20K Memory Buffers                |
+─────────────────────────────────────────────────────────────+
```

### SVM Direct Buffer Setup

```cpp
// Allocate cache-coherent Shared Virtual Memory (SVM)
void* svm_ptr = clSVMAlloc(context, CL_MEM_READ_WRITE, buffer_bytes, 64);

// Construct zero-copy tensor wrapping SVM memory pointer
auto tensor = xinfer::Tensor::create_from_raw_host(
    tensor_desc,
    svm_ptr,
    buffer_bytes
);

engine.bind_input("flow_vector", tensor);
engine.forward();
```

---

## 5. Performance Sizing

| FPGA Family | Logic Elements | DSP Blocks | Tabular Latency ($N=1$) | Jitter Standard Deviation |
| :--- | :--- | :--- | :--- | :--- |
| **Cyclone V SoC**| 110K LEs | 112 | **$45.0\,\mu\text{s}$** | $< 0.45\,\mu\text{s}$ |
| **Arria 10 GX**  | 1150K LEs | 1518 | **$12.5\,\mu\text{s}$** | $< 0.12\,\mu\text{s}$ |
| **Agilex 7 AGI027**| 2692K LEs | 8520 | **$6.1\,\mu\text{s}$** | **$< 0.04\,\mu\text{s}$** |
```

