// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel MegaCore Function License Agreement, or other 
// applicable license agreement, including, without limitation, 
// that your use is for the sole purpose of programming logic 
// devices manufactured by Intel and sold by Intel or its 
// authorized distributors.  Please refer to the applicable 
// agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition"

// DATE "09/28/2022 17:23:11"

// 
// Device: Altera 10M50DAF484C7G Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module alt_lock (
	rst_n,
	clk,
	addr_in_1_0,
	addr_in_1_1,
	addr_in_1_2,
	addr_in_1_3,
	addr_in_1_4,
	addr_in_1_5,
	addr_in_1_6,
	addr_in_1_7,
	addr_in_1_8,
	addr_in_1_9,
	addr_in_1_10,
	addr_in_1_11,
	addr_in_1_12,
	addr_in_1_13,
	addr_in_1_14,
	addr_in_1_15,
	addr_in_1_16,
	addr_in_1_17,
	addr_in_1_18,
	addr_in_1_19,
	addr_in_1_20,
	addr_in_1_21,
	addr_in_1_22,
	addr_in_1_23,
	addr_in_1_24,
	addr_in_1_25,
	addr_in_1_26,
	addr_in_1_27,
	addr_in_1_28,
	addr_in_1_29,
	addr_in_1_30,
	addr_in_1_31,
	addr_in_0_0,
	addr_in_0_1,
	addr_in_0_2,
	addr_in_0_3,
	addr_in_0_4,
	addr_in_0_5,
	addr_in_0_6,
	addr_in_0_7,
	addr_in_0_8,
	addr_in_0_9,
	addr_in_0_10,
	addr_in_0_11,
	addr_in_0_12,
	addr_in_0_13,
	addr_in_0_14,
	addr_in_0_15,
	addr_in_0_16,
	addr_in_0_17,
	addr_in_0_18,
	addr_in_0_19,
	addr_in_0_20,
	addr_in_0_21,
	addr_in_0_22,
	addr_in_0_23,
	addr_in_0_24,
	addr_in_0_25,
	addr_in_0_26,
	addr_in_0_27,
	addr_in_0_28,
	addr_in_0_29,
	addr_in_0_30,
	addr_in_0_31,
	wr_en_in,
	select_in,
	data_in_1_0,
	data_in_1_1,
	data_in_1_2,
	data_in_1_3,
	data_in_1_4,
	data_in_1_5,
	data_in_1_6,
	data_in_1_7,
	data_in_1_8,
	data_in_1_9,
	data_in_1_10,
	data_in_1_11,
	data_in_1_12,
	data_in_1_13,
	data_in_1_14,
	data_in_1_15,
	data_in_1_16,
	data_in_1_17,
	data_in_1_18,
	data_in_1_19,
	data_in_1_20,
	data_in_1_21,
	data_in_1_22,
	data_in_1_23,
	data_in_1_24,
	data_in_1_25,
	data_in_1_26,
	data_in_1_27,
	data_in_1_28,
	data_in_1_29,
	data_in_1_30,
	data_in_1_31,
	data_in_0_0,
	data_in_0_1,
	data_in_0_2,
	data_in_0_3,
	data_in_0_4,
	data_in_0_5,
	data_in_0_6,
	data_in_0_7,
	data_in_0_8,
	data_in_0_9,
	data_in_0_10,
	data_in_0_11,
	data_in_0_12,
	data_in_0_13,
	data_in_0_14,
	data_in_0_15,
	data_in_0_16,
	data_in_0_17,
	data_in_0_18,
	data_in_0_19,
	data_in_0_20,
	data_in_0_21,
	data_in_0_22,
	data_in_0_23,
	data_in_0_24,
	data_in_0_25,
	data_in_0_26,
	data_in_0_27,
	data_in_0_28,
	data_in_0_29,
	data_in_0_30,
	data_in_0_31,
	data_accel_in,
	addr_o,
	wr_en_o,
	accel_select_o,
	data_out_1_0,
	data_out_1_1,
	data_out_1_2,
	data_out_1_3,
	data_out_1_4,
	data_out_1_5,
	data_out_1_6,
	data_out_1_7,
	data_out_1_8,
	data_out_1_9,
	data_out_1_10,
	data_out_1_11,
	data_out_1_12,
	data_out_1_13,
	data_out_1_14,
	data_out_1_15,
	data_out_1_16,
	data_out_1_17,
	data_out_1_18,
	data_out_1_19,
	data_out_1_20,
	data_out_1_21,
	data_out_1_22,
	data_out_1_23,
	data_out_1_24,
	data_out_1_25,
	data_out_1_26,
	data_out_1_27,
	data_out_1_28,
	data_out_1_29,
	data_out_1_30,
	data_out_1_31,
	data_out_0_0,
	data_out_0_1,
	data_out_0_2,
	data_out_0_3,
	data_out_0_4,
	data_out_0_5,
	data_out_0_6,
	data_out_0_7,
	data_out_0_8,
	data_out_0_9,
	data_out_0_10,
	data_out_0_11,
	data_out_0_12,
	data_out_0_13,
	data_out_0_14,
	data_out_0_15,
	data_out_0_16,
	data_out_0_17,
	data_out_0_18,
	data_out_0_19,
	data_out_0_20,
	data_out_0_21,
	data_out_0_22,
	data_out_0_23,
	data_out_0_24,
	data_out_0_25,
	data_out_0_26,
	data_out_0_27,
	data_out_0_28,
	data_out_0_29,
	data_out_0_30,
	data_out_0_31);
input 	rst_n;
input 	clk;
input 	addr_in_1_0;
input 	addr_in_1_1;
input 	addr_in_1_2;
input 	addr_in_1_3;
input 	addr_in_1_4;
input 	addr_in_1_5;
input 	addr_in_1_6;
input 	addr_in_1_7;
input 	addr_in_1_8;
input 	addr_in_1_9;
input 	addr_in_1_10;
input 	addr_in_1_11;
input 	addr_in_1_12;
input 	addr_in_1_13;
input 	addr_in_1_14;
input 	addr_in_1_15;
input 	addr_in_1_16;
input 	addr_in_1_17;
input 	addr_in_1_18;
input 	addr_in_1_19;
input 	addr_in_1_20;
input 	addr_in_1_21;
input 	addr_in_1_22;
input 	addr_in_1_23;
input 	addr_in_1_24;
input 	addr_in_1_25;
input 	addr_in_1_26;
input 	addr_in_1_27;
input 	addr_in_1_28;
input 	addr_in_1_29;
input 	addr_in_1_30;
input 	addr_in_1_31;
input 	addr_in_0_0;
input 	addr_in_0_1;
input 	addr_in_0_2;
input 	addr_in_0_3;
input 	addr_in_0_4;
input 	addr_in_0_5;
input 	addr_in_0_6;
input 	addr_in_0_7;
input 	addr_in_0_8;
input 	addr_in_0_9;
input 	addr_in_0_10;
input 	addr_in_0_11;
input 	addr_in_0_12;
input 	addr_in_0_13;
input 	addr_in_0_14;
input 	addr_in_0_15;
input 	addr_in_0_16;
input 	addr_in_0_17;
input 	addr_in_0_18;
input 	addr_in_0_19;
input 	addr_in_0_20;
input 	addr_in_0_21;
input 	addr_in_0_22;
input 	addr_in_0_23;
input 	addr_in_0_24;
input 	addr_in_0_25;
input 	addr_in_0_26;
input 	addr_in_0_27;
input 	addr_in_0_28;
input 	addr_in_0_29;
input 	addr_in_0_30;
input 	addr_in_0_31;
input 	[0:1] wr_en_in;
input 	[0:1] select_in;
input 	data_in_1_0;
input 	data_in_1_1;
input 	data_in_1_2;
input 	data_in_1_3;
input 	data_in_1_4;
input 	data_in_1_5;
input 	data_in_1_6;
input 	data_in_1_7;
input 	data_in_1_8;
input 	data_in_1_9;
input 	data_in_1_10;
input 	data_in_1_11;
input 	data_in_1_12;
input 	data_in_1_13;
input 	data_in_1_14;
input 	data_in_1_15;
input 	data_in_1_16;
input 	data_in_1_17;
input 	data_in_1_18;
input 	data_in_1_19;
input 	data_in_1_20;
input 	data_in_1_21;
input 	data_in_1_22;
input 	data_in_1_23;
input 	data_in_1_24;
input 	data_in_1_25;
input 	data_in_1_26;
input 	data_in_1_27;
input 	data_in_1_28;
input 	data_in_1_29;
input 	data_in_1_30;
input 	data_in_1_31;
input 	data_in_0_0;
input 	data_in_0_1;
input 	data_in_0_2;
input 	data_in_0_3;
input 	data_in_0_4;
input 	data_in_0_5;
input 	data_in_0_6;
input 	data_in_0_7;
input 	data_in_0_8;
input 	data_in_0_9;
input 	data_in_0_10;
input 	data_in_0_11;
input 	data_in_0_12;
input 	data_in_0_13;
input 	data_in_0_14;
input 	data_in_0_15;
input 	data_in_0_16;
input 	data_in_0_17;
input 	data_in_0_18;
input 	data_in_0_19;
input 	data_in_0_20;
input 	data_in_0_21;
input 	data_in_0_22;
input 	data_in_0_23;
input 	data_in_0_24;
input 	data_in_0_25;
input 	data_in_0_26;
input 	data_in_0_27;
input 	data_in_0_28;
input 	data_in_0_29;
input 	data_in_0_30;
input 	data_in_0_31;
input 	[31:0] data_accel_in;
output 	[31:0] addr_o;
output 	wr_en_o;
output 	accel_select_o;
output 	data_out_1_0;
output 	data_out_1_1;
output 	data_out_1_2;
output 	data_out_1_3;
output 	data_out_1_4;
output 	data_out_1_5;
output 	data_out_1_6;
output 	data_out_1_7;
output 	data_out_1_8;
output 	data_out_1_9;
output 	data_out_1_10;
output 	data_out_1_11;
output 	data_out_1_12;
output 	data_out_1_13;
output 	data_out_1_14;
output 	data_out_1_15;
output 	data_out_1_16;
output 	data_out_1_17;
output 	data_out_1_18;
output 	data_out_1_19;
output 	data_out_1_20;
output 	data_out_1_21;
output 	data_out_1_22;
output 	data_out_1_23;
output 	data_out_1_24;
output 	data_out_1_25;
output 	data_out_1_26;
output 	data_out_1_27;
output 	data_out_1_28;
output 	data_out_1_29;
output 	data_out_1_30;
output 	data_out_1_31;
output 	data_out_0_0;
output 	data_out_0_1;
output 	data_out_0_2;
output 	data_out_0_3;
output 	data_out_0_4;
output 	data_out_0_5;
output 	data_out_0_6;
output 	data_out_0_7;
output 	data_out_0_8;
output 	data_out_0_9;
output 	data_out_0_10;
output 	data_out_0_11;
output 	data_out_0_12;
output 	data_out_0_13;
output 	data_out_0_14;
output 	data_out_0_15;
output 	data_out_0_16;
output 	data_out_0_17;
output 	data_out_0_18;
output 	data_out_0_19;
output 	data_out_0_20;
output 	data_out_0_21;
output 	data_out_0_22;
output 	data_out_0_23;
output 	data_out_0_24;
output 	data_out_0_25;
output 	data_out_0_26;
output 	data_out_0_27;
output 	data_out_0_28;
output 	data_out_0_29;
output 	data_out_0_30;
output 	data_out_0_31;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \rst_n~input_o ;
wire \clk~input_o ;
wire \addr_in[1][0]~input_o ;
wire \addr_in[1][1]~input_o ;
wire \addr_in[1][2]~input_o ;
wire \addr_in[1][3]~input_o ;
wire \addr_in[1][4]~input_o ;
wire \addr_in[1][5]~input_o ;
wire \addr_in[1][6]~input_o ;
wire \addr_in[1][7]~input_o ;
wire \addr_in[1][8]~input_o ;
wire \addr_in[1][9]~input_o ;
wire \addr_in[1][10]~input_o ;
wire \addr_in[1][11]~input_o ;
wire \addr_in[1][12]~input_o ;
wire \addr_in[1][13]~input_o ;
wire \addr_in[1][14]~input_o ;
wire \addr_in[1][15]~input_o ;
wire \addr_in[1][16]~input_o ;
wire \addr_in[1][17]~input_o ;
wire \addr_in[1][18]~input_o ;
wire \addr_in[1][19]~input_o ;
wire \addr_in[1][20]~input_o ;
wire \addr_in[1][21]~input_o ;
wire \addr_in[1][22]~input_o ;
wire \addr_in[1][23]~input_o ;
wire \addr_in[1][24]~input_o ;
wire \addr_in[1][25]~input_o ;
wire \addr_in[1][26]~input_o ;
wire \addr_in[1][27]~input_o ;
wire \addr_in[1][28]~input_o ;
wire \addr_in[1][29]~input_o ;
wire \addr_in[1][30]~input_o ;
wire \addr_in[1][31]~input_o ;
wire \wr_en_in[1]~input_o ;
wire \select_in[1]~input_o ;
wire \data_in[1][0]~input_o ;
wire \data_in[1][1]~input_o ;
wire \data_in[1][2]~input_o ;
wire \data_in[1][3]~input_o ;
wire \data_in[1][4]~input_o ;
wire \data_in[1][5]~input_o ;
wire \data_in[1][6]~input_o ;
wire \data_in[1][7]~input_o ;
wire \data_in[1][8]~input_o ;
wire \data_in[1][9]~input_o ;
wire \data_in[1][10]~input_o ;
wire \data_in[1][11]~input_o ;
wire \data_in[1][12]~input_o ;
wire \data_in[1][13]~input_o ;
wire \data_in[1][14]~input_o ;
wire \data_in[1][15]~input_o ;
wire \data_in[1][16]~input_o ;
wire \data_in[1][17]~input_o ;
wire \data_in[1][18]~input_o ;
wire \data_in[1][19]~input_o ;
wire \data_in[1][20]~input_o ;
wire \data_in[1][21]~input_o ;
wire \data_in[1][22]~input_o ;
wire \data_in[1][23]~input_o ;
wire \data_in[1][24]~input_o ;
wire \data_in[1][25]~input_o ;
wire \data_in[1][26]~input_o ;
wire \data_in[1][27]~input_o ;
wire \data_in[1][28]~input_o ;
wire \data_in[1][29]~input_o ;
wire \data_in[1][30]~input_o ;
wire \data_in[1][31]~input_o ;
wire \data_in[0][0]~input_o ;
wire \data_in[0][1]~input_o ;
wire \data_in[0][2]~input_o ;
wire \data_in[0][3]~input_o ;
wire \data_in[0][4]~input_o ;
wire \data_in[0][5]~input_o ;
wire \data_in[0][6]~input_o ;
wire \data_in[0][7]~input_o ;
wire \data_in[0][8]~input_o ;
wire \data_in[0][9]~input_o ;
wire \data_in[0][10]~input_o ;
wire \data_in[0][11]~input_o ;
wire \data_in[0][12]~input_o ;
wire \data_in[0][13]~input_o ;
wire \data_in[0][14]~input_o ;
wire \data_in[0][15]~input_o ;
wire \data_in[0][16]~input_o ;
wire \data_in[0][17]~input_o ;
wire \data_in[0][18]~input_o ;
wire \data_in[0][19]~input_o ;
wire \data_in[0][20]~input_o ;
wire \data_in[0][21]~input_o ;
wire \data_in[0][22]~input_o ;
wire \data_in[0][23]~input_o ;
wire \data_in[0][24]~input_o ;
wire \data_in[0][25]~input_o ;
wire \data_in[0][26]~input_o ;
wire \data_in[0][27]~input_o ;
wire \data_in[0][28]~input_o ;
wire \data_in[0][29]~input_o ;
wire \data_in[0][30]~input_o ;
wire \data_in[0][31]~input_o ;
wire \data_accel_in[0]~input_o ;
wire \data_accel_in[1]~input_o ;
wire \data_accel_in[2]~input_o ;
wire \data_accel_in[3]~input_o ;
wire \data_accel_in[4]~input_o ;
wire \data_accel_in[5]~input_o ;
wire \data_accel_in[6]~input_o ;
wire \data_accel_in[7]~input_o ;
wire \data_accel_in[8]~input_o ;
wire \data_accel_in[9]~input_o ;
wire \data_accel_in[10]~input_o ;
wire \data_accel_in[11]~input_o ;
wire \data_accel_in[12]~input_o ;
wire \data_accel_in[13]~input_o ;
wire \data_accel_in[14]~input_o ;
wire \data_accel_in[15]~input_o ;
wire \data_accel_in[16]~input_o ;
wire \data_accel_in[17]~input_o ;
wire \data_accel_in[18]~input_o ;
wire \data_accel_in[19]~input_o ;
wire \data_accel_in[20]~input_o ;
wire \data_accel_in[21]~input_o ;
wire \data_accel_in[22]~input_o ;
wire \data_accel_in[23]~input_o ;
wire \data_accel_in[24]~input_o ;
wire \data_accel_in[25]~input_o ;
wire \data_accel_in[26]~input_o ;
wire \data_accel_in[27]~input_o ;
wire \data_accel_in[28]~input_o ;
wire \data_accel_in[29]~input_o ;
wire \data_accel_in[30]~input_o ;
wire \data_accel_in[31]~input_o ;
wire \addr_o[0]~output_o ;
wire \addr_o[1]~output_o ;
wire \addr_o[2]~output_o ;
wire \addr_o[3]~output_o ;
wire \addr_o[4]~output_o ;
wire \addr_o[5]~output_o ;
wire \addr_o[6]~output_o ;
wire \addr_o[7]~output_o ;
wire \addr_o[8]~output_o ;
wire \addr_o[9]~output_o ;
wire \addr_o[10]~output_o ;
wire \addr_o[11]~output_o ;
wire \addr_o[12]~output_o ;
wire \addr_o[13]~output_o ;
wire \addr_o[14]~output_o ;
wire \addr_o[15]~output_o ;
wire \addr_o[16]~output_o ;
wire \addr_o[17]~output_o ;
wire \addr_o[18]~output_o ;
wire \addr_o[19]~output_o ;
wire \addr_o[20]~output_o ;
wire \addr_o[21]~output_o ;
wire \addr_o[22]~output_o ;
wire \addr_o[23]~output_o ;
wire \addr_o[24]~output_o ;
wire \addr_o[25]~output_o ;
wire \addr_o[26]~output_o ;
wire \addr_o[27]~output_o ;
wire \addr_o[28]~output_o ;
wire \addr_o[29]~output_o ;
wire \addr_o[30]~output_o ;
wire \addr_o[31]~output_o ;
wire \wr_en_o~output_o ;
wire \accel_select_o~output_o ;
wire \data_out[1][0]~output_o ;
wire \data_out[1][1]~output_o ;
wire \data_out[1][2]~output_o ;
wire \data_out[1][3]~output_o ;
wire \data_out[1][4]~output_o ;
wire \data_out[1][5]~output_o ;
wire \data_out[1][6]~output_o ;
wire \data_out[1][7]~output_o ;
wire \data_out[1][8]~output_o ;
wire \data_out[1][9]~output_o ;
wire \data_out[1][10]~output_o ;
wire \data_out[1][11]~output_o ;
wire \data_out[1][12]~output_o ;
wire \data_out[1][13]~output_o ;
wire \data_out[1][14]~output_o ;
wire \data_out[1][15]~output_o ;
wire \data_out[1][16]~output_o ;
wire \data_out[1][17]~output_o ;
wire \data_out[1][18]~output_o ;
wire \data_out[1][19]~output_o ;
wire \data_out[1][20]~output_o ;
wire \data_out[1][21]~output_o ;
wire \data_out[1][22]~output_o ;
wire \data_out[1][23]~output_o ;
wire \data_out[1][24]~output_o ;
wire \data_out[1][25]~output_o ;
wire \data_out[1][26]~output_o ;
wire \data_out[1][27]~output_o ;
wire \data_out[1][28]~output_o ;
wire \data_out[1][29]~output_o ;
wire \data_out[1][30]~output_o ;
wire \data_out[1][31]~output_o ;
wire \data_out[0][0]~output_o ;
wire \data_out[0][1]~output_o ;
wire \data_out[0][2]~output_o ;
wire \data_out[0][3]~output_o ;
wire \data_out[0][4]~output_o ;
wire \data_out[0][5]~output_o ;
wire \data_out[0][6]~output_o ;
wire \data_out[0][7]~output_o ;
wire \data_out[0][8]~output_o ;
wire \data_out[0][9]~output_o ;
wire \data_out[0][10]~output_o ;
wire \data_out[0][11]~output_o ;
wire \data_out[0][12]~output_o ;
wire \data_out[0][13]~output_o ;
wire \data_out[0][14]~output_o ;
wire \data_out[0][15]~output_o ;
wire \data_out[0][16]~output_o ;
wire \data_out[0][17]~output_o ;
wire \data_out[0][18]~output_o ;
wire \data_out[0][19]~output_o ;
wire \data_out[0][20]~output_o ;
wire \data_out[0][21]~output_o ;
wire \data_out[0][22]~output_o ;
wire \data_out[0][23]~output_o ;
wire \data_out[0][24]~output_o ;
wire \data_out[0][25]~output_o ;
wire \data_out[0][26]~output_o ;
wire \data_out[0][27]~output_o ;
wire \data_out[0][28]~output_o ;
wire \data_out[0][29]~output_o ;
wire \data_out[0][30]~output_o ;
wire \data_out[0][31]~output_o ;
wire \addr_in[0][0]~input_o ;
wire \addr_in[0][1]~input_o ;
wire \addr_in[0][2]~input_o ;
wire \addr_in[0][3]~input_o ;
wire \addr_in[0][4]~input_o ;
wire \addr_in[0][5]~input_o ;
wire \addr_in[0][6]~input_o ;
wire \addr_in[0][7]~input_o ;
wire \addr_in[0][8]~input_o ;
wire \addr_in[0][9]~input_o ;
wire \addr_in[0][10]~input_o ;
wire \addr_in[0][11]~input_o ;
wire \addr_in[0][12]~input_o ;
wire \addr_in[0][13]~input_o ;
wire \addr_in[0][14]~input_o ;
wire \addr_in[0][15]~input_o ;
wire \addr_in[0][16]~input_o ;
wire \addr_in[0][17]~input_o ;
wire \addr_in[0][18]~input_o ;
wire \addr_in[0][19]~input_o ;
wire \addr_in[0][20]~input_o ;
wire \addr_in[0][21]~input_o ;
wire \addr_in[0][22]~input_o ;
wire \addr_in[0][23]~input_o ;
wire \addr_in[0][24]~input_o ;
wire \addr_in[0][25]~input_o ;
wire \addr_in[0][26]~input_o ;
wire \addr_in[0][27]~input_o ;
wire \addr_in[0][28]~input_o ;
wire \addr_in[0][29]~input_o ;
wire \addr_in[0][30]~input_o ;
wire \addr_in[0][31]~input_o ;
wire \wr_en_in[0]~input_o ;
wire \select_in[0]~input_o ;


fiftyfivenm_io_obuf \addr_o[0]~output (
	.i(\addr_in[0][0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[0]~output .bus_hold = "false";
defparam \addr_o[0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[1]~output (
	.i(\addr_in[0][1]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[1]~output .bus_hold = "false";
defparam \addr_o[1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[2]~output (
	.i(\addr_in[0][2]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[2]~output .bus_hold = "false";
defparam \addr_o[2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[3]~output (
	.i(\addr_in[0][3]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[3]~output .bus_hold = "false";
defparam \addr_o[3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[4]~output (
	.i(\addr_in[0][4]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[4]~output .bus_hold = "false";
defparam \addr_o[4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[5]~output (
	.i(\addr_in[0][5]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[5]~output .bus_hold = "false";
defparam \addr_o[5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[6]~output (
	.i(\addr_in[0][6]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[6]~output .bus_hold = "false";
defparam \addr_o[6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[7]~output (
	.i(\addr_in[0][7]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[7]~output .bus_hold = "false";
defparam \addr_o[7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[8]~output (
	.i(\addr_in[0][8]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[8]~output .bus_hold = "false";
defparam \addr_o[8]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[9]~output (
	.i(\addr_in[0][9]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[9]~output .bus_hold = "false";
defparam \addr_o[9]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[10]~output (
	.i(\addr_in[0][10]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[10]~output .bus_hold = "false";
defparam \addr_o[10]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[11]~output (
	.i(\addr_in[0][11]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[11]~output .bus_hold = "false";
defparam \addr_o[11]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[12]~output (
	.i(\addr_in[0][12]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[12]~output .bus_hold = "false";
defparam \addr_o[12]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[13]~output (
	.i(\addr_in[0][13]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[13]~output .bus_hold = "false";
defparam \addr_o[13]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[14]~output (
	.i(\addr_in[0][14]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[14]~output .bus_hold = "false";
defparam \addr_o[14]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[15]~output (
	.i(\addr_in[0][15]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[15]~output .bus_hold = "false";
defparam \addr_o[15]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[16]~output (
	.i(\addr_in[0][16]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[16]~output .bus_hold = "false";
defparam \addr_o[16]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[17]~output (
	.i(\addr_in[0][17]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[17]~output .bus_hold = "false";
defparam \addr_o[17]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[18]~output (
	.i(\addr_in[0][18]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[18]~output .bus_hold = "false";
defparam \addr_o[18]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[19]~output (
	.i(\addr_in[0][19]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[19]~output .bus_hold = "false";
defparam \addr_o[19]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[20]~output (
	.i(\addr_in[0][20]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[20]~output .bus_hold = "false";
defparam \addr_o[20]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[21]~output (
	.i(\addr_in[0][21]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[21]~output .bus_hold = "false";
defparam \addr_o[21]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[22]~output (
	.i(\addr_in[0][22]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[22]~output .bus_hold = "false";
defparam \addr_o[22]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[23]~output (
	.i(\addr_in[0][23]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[23]~output .bus_hold = "false";
defparam \addr_o[23]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[24]~output (
	.i(\addr_in[0][24]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[24]~output .bus_hold = "false";
defparam \addr_o[24]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[25]~output (
	.i(\addr_in[0][25]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[25]~output .bus_hold = "false";
defparam \addr_o[25]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[26]~output (
	.i(\addr_in[0][26]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[26]~output .bus_hold = "false";
defparam \addr_o[26]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[27]~output (
	.i(\addr_in[0][27]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[27]~output .bus_hold = "false";
defparam \addr_o[27]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[28]~output (
	.i(\addr_in[0][28]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[28]~output .bus_hold = "false";
defparam \addr_o[28]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[29]~output (
	.i(\addr_in[0][29]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[29]~output .bus_hold = "false";
defparam \addr_o[29]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[30]~output (
	.i(\addr_in[0][30]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[30]~output .bus_hold = "false";
defparam \addr_o[30]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \addr_o[31]~output (
	.i(\addr_in[0][31]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\addr_o[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \addr_o[31]~output .bus_hold = "false";
defparam \addr_o[31]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \wr_en_o~output (
	.i(\wr_en_in[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\wr_en_o~output_o ),
	.obar());
// synopsys translate_off
defparam \wr_en_o~output .bus_hold = "false";
defparam \wr_en_o~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \accel_select_o~output (
	.i(\select_in[0]~input_o ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\accel_select_o~output_o ),
	.obar());
// synopsys translate_off
defparam \accel_select_o~output .bus_hold = "false";
defparam \accel_select_o~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][0]~output .bus_hold = "false";
defparam \data_out[1][0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][1]~output .bus_hold = "false";
defparam \data_out[1][1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][2]~output .bus_hold = "false";
defparam \data_out[1][2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][3]~output .bus_hold = "false";
defparam \data_out[1][3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][4]~output .bus_hold = "false";
defparam \data_out[1][4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][5]~output .bus_hold = "false";
defparam \data_out[1][5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][6]~output .bus_hold = "false";
defparam \data_out[1][6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][7]~output .bus_hold = "false";
defparam \data_out[1][7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][8]~output .bus_hold = "false";
defparam \data_out[1][8]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][9]~output .bus_hold = "false";
defparam \data_out[1][9]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][10]~output .bus_hold = "false";
defparam \data_out[1][10]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][11]~output .bus_hold = "false";
defparam \data_out[1][11]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][12]~output .bus_hold = "false";
defparam \data_out[1][12]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][13]~output .bus_hold = "false";
defparam \data_out[1][13]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][14]~output .bus_hold = "false";
defparam \data_out[1][14]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][15]~output .bus_hold = "false";
defparam \data_out[1][15]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][16]~output .bus_hold = "false";
defparam \data_out[1][16]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][17]~output .bus_hold = "false";
defparam \data_out[1][17]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][18]~output .bus_hold = "false";
defparam \data_out[1][18]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][19]~output .bus_hold = "false";
defparam \data_out[1][19]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][20]~output .bus_hold = "false";
defparam \data_out[1][20]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][21]~output .bus_hold = "false";
defparam \data_out[1][21]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][22]~output .bus_hold = "false";
defparam \data_out[1][22]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][23]~output .bus_hold = "false";
defparam \data_out[1][23]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][24]~output .bus_hold = "false";
defparam \data_out[1][24]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][25]~output .bus_hold = "false";
defparam \data_out[1][25]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][26]~output .bus_hold = "false";
defparam \data_out[1][26]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][27]~output .bus_hold = "false";
defparam \data_out[1][27]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][28]~output .bus_hold = "false";
defparam \data_out[1][28]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][29]~output .bus_hold = "false";
defparam \data_out[1][29]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][30]~output .bus_hold = "false";
defparam \data_out[1][30]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[1][31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[1][31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[1][31]~output .bus_hold = "false";
defparam \data_out[1][31]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][0]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][0]~output .bus_hold = "false";
defparam \data_out[0][0]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][1]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][1]~output .bus_hold = "false";
defparam \data_out[0][1]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][2]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][2]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][2]~output .bus_hold = "false";
defparam \data_out[0][2]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][3]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][3]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][3]~output .bus_hold = "false";
defparam \data_out[0][3]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][4]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][4]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][4]~output .bus_hold = "false";
defparam \data_out[0][4]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][5]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][5]~output .bus_hold = "false";
defparam \data_out[0][5]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][6]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][6]~output .bus_hold = "false";
defparam \data_out[0][6]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][7]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][7]~output .bus_hold = "false";
defparam \data_out[0][7]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][8]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][8]~output .bus_hold = "false";
defparam \data_out[0][8]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][9]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][9]~output .bus_hold = "false";
defparam \data_out[0][9]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][10]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][10]~output .bus_hold = "false";
defparam \data_out[0][10]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][11]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][11]~output .bus_hold = "false";
defparam \data_out[0][11]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][12]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][12]~output .bus_hold = "false";
defparam \data_out[0][12]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][13]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][13]~output .bus_hold = "false";
defparam \data_out[0][13]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][14]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][14]~output .bus_hold = "false";
defparam \data_out[0][14]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][15]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][15]~output .bus_hold = "false";
defparam \data_out[0][15]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][16]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][16]~output .bus_hold = "false";
defparam \data_out[0][16]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][17]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][17]~output .bus_hold = "false";
defparam \data_out[0][17]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][18]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][18]~output .bus_hold = "false";
defparam \data_out[0][18]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][19]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][19]~output .bus_hold = "false";
defparam \data_out[0][19]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][20]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][20]~output .bus_hold = "false";
defparam \data_out[0][20]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][21]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][21]~output .bus_hold = "false";
defparam \data_out[0][21]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][22]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][22]~output .bus_hold = "false";
defparam \data_out[0][22]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][23]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][23]~output .bus_hold = "false";
defparam \data_out[0][23]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][24]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][24]~output .bus_hold = "false";
defparam \data_out[0][24]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][25]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][25]~output .bus_hold = "false";
defparam \data_out[0][25]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][26]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][26]~output .bus_hold = "false";
defparam \data_out[0][26]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][27]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][27]~output .bus_hold = "false";
defparam \data_out[0][27]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][28]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][28]~output .bus_hold = "false";
defparam \data_out[0][28]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][29]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][29]~output .bus_hold = "false";
defparam \data_out[0][29]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][30]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][30]~output .bus_hold = "false";
defparam \data_out[0][30]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_obuf \data_out[0][31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\data_out[0][31]~output_o ),
	.obar());
// synopsys translate_off
defparam \data_out[0][31]~output .bus_hold = "false";
defparam \data_out[0][31]~output .open_drain_output = "false";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][0]~input (
	.i(addr_in_0_0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][0]~input_o ));
// synopsys translate_off
defparam \addr_in[0][0]~input .bus_hold = "false";
defparam \addr_in[0][0]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][0]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][1]~input (
	.i(addr_in_0_1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][1]~input_o ));
// synopsys translate_off
defparam \addr_in[0][1]~input .bus_hold = "false";
defparam \addr_in[0][1]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][1]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][2]~input (
	.i(addr_in_0_2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][2]~input_o ));
// synopsys translate_off
defparam \addr_in[0][2]~input .bus_hold = "false";
defparam \addr_in[0][2]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][2]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][3]~input (
	.i(addr_in_0_3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][3]~input_o ));
// synopsys translate_off
defparam \addr_in[0][3]~input .bus_hold = "false";
defparam \addr_in[0][3]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][3]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][4]~input (
	.i(addr_in_0_4),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][4]~input_o ));
// synopsys translate_off
defparam \addr_in[0][4]~input .bus_hold = "false";
defparam \addr_in[0][4]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][4]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][5]~input (
	.i(addr_in_0_5),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][5]~input_o ));
// synopsys translate_off
defparam \addr_in[0][5]~input .bus_hold = "false";
defparam \addr_in[0][5]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][5]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][6]~input (
	.i(addr_in_0_6),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][6]~input_o ));
// synopsys translate_off
defparam \addr_in[0][6]~input .bus_hold = "false";
defparam \addr_in[0][6]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][6]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][7]~input (
	.i(addr_in_0_7),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][7]~input_o ));
// synopsys translate_off
defparam \addr_in[0][7]~input .bus_hold = "false";
defparam \addr_in[0][7]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][7]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][8]~input (
	.i(addr_in_0_8),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][8]~input_o ));
// synopsys translate_off
defparam \addr_in[0][8]~input .bus_hold = "false";
defparam \addr_in[0][8]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][8]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][9]~input (
	.i(addr_in_0_9),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][9]~input_o ));
// synopsys translate_off
defparam \addr_in[0][9]~input .bus_hold = "false";
defparam \addr_in[0][9]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][9]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][10]~input (
	.i(addr_in_0_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][10]~input_o ));
// synopsys translate_off
defparam \addr_in[0][10]~input .bus_hold = "false";
defparam \addr_in[0][10]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][10]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][11]~input (
	.i(addr_in_0_11),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][11]~input_o ));
// synopsys translate_off
defparam \addr_in[0][11]~input .bus_hold = "false";
defparam \addr_in[0][11]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][11]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][12]~input (
	.i(addr_in_0_12),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][12]~input_o ));
// synopsys translate_off
defparam \addr_in[0][12]~input .bus_hold = "false";
defparam \addr_in[0][12]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][12]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][13]~input (
	.i(addr_in_0_13),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][13]~input_o ));
// synopsys translate_off
defparam \addr_in[0][13]~input .bus_hold = "false";
defparam \addr_in[0][13]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][13]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][14]~input (
	.i(addr_in_0_14),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][14]~input_o ));
// synopsys translate_off
defparam \addr_in[0][14]~input .bus_hold = "false";
defparam \addr_in[0][14]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][14]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][15]~input (
	.i(addr_in_0_15),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][15]~input_o ));
// synopsys translate_off
defparam \addr_in[0][15]~input .bus_hold = "false";
defparam \addr_in[0][15]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][15]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][16]~input (
	.i(addr_in_0_16),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][16]~input_o ));
// synopsys translate_off
defparam \addr_in[0][16]~input .bus_hold = "false";
defparam \addr_in[0][16]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][16]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][17]~input (
	.i(addr_in_0_17),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][17]~input_o ));
// synopsys translate_off
defparam \addr_in[0][17]~input .bus_hold = "false";
defparam \addr_in[0][17]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][17]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][18]~input (
	.i(addr_in_0_18),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][18]~input_o ));
// synopsys translate_off
defparam \addr_in[0][18]~input .bus_hold = "false";
defparam \addr_in[0][18]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][18]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][19]~input (
	.i(addr_in_0_19),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][19]~input_o ));
// synopsys translate_off
defparam \addr_in[0][19]~input .bus_hold = "false";
defparam \addr_in[0][19]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][19]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][20]~input (
	.i(addr_in_0_20),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][20]~input_o ));
// synopsys translate_off
defparam \addr_in[0][20]~input .bus_hold = "false";
defparam \addr_in[0][20]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][20]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][21]~input (
	.i(addr_in_0_21),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][21]~input_o ));
// synopsys translate_off
defparam \addr_in[0][21]~input .bus_hold = "false";
defparam \addr_in[0][21]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][21]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][22]~input (
	.i(addr_in_0_22),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][22]~input_o ));
// synopsys translate_off
defparam \addr_in[0][22]~input .bus_hold = "false";
defparam \addr_in[0][22]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][22]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][23]~input (
	.i(addr_in_0_23),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][23]~input_o ));
// synopsys translate_off
defparam \addr_in[0][23]~input .bus_hold = "false";
defparam \addr_in[0][23]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][23]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][24]~input (
	.i(addr_in_0_24),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][24]~input_o ));
// synopsys translate_off
defparam \addr_in[0][24]~input .bus_hold = "false";
defparam \addr_in[0][24]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][24]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][25]~input (
	.i(addr_in_0_25),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][25]~input_o ));
// synopsys translate_off
defparam \addr_in[0][25]~input .bus_hold = "false";
defparam \addr_in[0][25]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][25]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][26]~input (
	.i(addr_in_0_26),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][26]~input_o ));
// synopsys translate_off
defparam \addr_in[0][26]~input .bus_hold = "false";
defparam \addr_in[0][26]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][26]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][27]~input (
	.i(addr_in_0_27),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][27]~input_o ));
// synopsys translate_off
defparam \addr_in[0][27]~input .bus_hold = "false";
defparam \addr_in[0][27]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][27]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][28]~input (
	.i(addr_in_0_28),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][28]~input_o ));
// synopsys translate_off
defparam \addr_in[0][28]~input .bus_hold = "false";
defparam \addr_in[0][28]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][28]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][29]~input (
	.i(addr_in_0_29),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][29]~input_o ));
// synopsys translate_off
defparam \addr_in[0][29]~input .bus_hold = "false";
defparam \addr_in[0][29]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][29]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][30]~input (
	.i(addr_in_0_30),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][30]~input_o ));
// synopsys translate_off
defparam \addr_in[0][30]~input .bus_hold = "false";
defparam \addr_in[0][30]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][30]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[0][31]~input (
	.i(addr_in_0_31),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[0][31]~input_o ));
// synopsys translate_off
defparam \addr_in[0][31]~input .bus_hold = "false";
defparam \addr_in[0][31]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[0][31]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \wr_en_in[0]~input (
	.i(wr_en_in[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wr_en_in[0]~input_o ));
// synopsys translate_off
defparam \wr_en_in[0]~input .bus_hold = "false";
defparam \wr_en_in[0]~input .listen_to_nsleep_signal = "false";
defparam \wr_en_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \select_in[0]~input (
	.i(select_in[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\select_in[0]~input_o ));
// synopsys translate_off
defparam \select_in[0]~input .bus_hold = "false";
defparam \select_in[0]~input .listen_to_nsleep_signal = "false";
defparam \select_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \rst_n~input (
	.i(rst_n),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\rst_n~input_o ));
// synopsys translate_off
defparam \rst_n~input .bus_hold = "false";
defparam \rst_n~input .listen_to_nsleep_signal = "false";
defparam \rst_n~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .listen_to_nsleep_signal = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][0]~input (
	.i(addr_in_1_0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][0]~input_o ));
// synopsys translate_off
defparam \addr_in[1][0]~input .bus_hold = "false";
defparam \addr_in[1][0]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][0]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][1]~input (
	.i(addr_in_1_1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][1]~input_o ));
// synopsys translate_off
defparam \addr_in[1][1]~input .bus_hold = "false";
defparam \addr_in[1][1]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][1]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][2]~input (
	.i(addr_in_1_2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][2]~input_o ));
// synopsys translate_off
defparam \addr_in[1][2]~input .bus_hold = "false";
defparam \addr_in[1][2]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][2]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][3]~input (
	.i(addr_in_1_3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][3]~input_o ));
// synopsys translate_off
defparam \addr_in[1][3]~input .bus_hold = "false";
defparam \addr_in[1][3]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][3]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][4]~input (
	.i(addr_in_1_4),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][4]~input_o ));
// synopsys translate_off
defparam \addr_in[1][4]~input .bus_hold = "false";
defparam \addr_in[1][4]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][4]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][5]~input (
	.i(addr_in_1_5),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][5]~input_o ));
// synopsys translate_off
defparam \addr_in[1][5]~input .bus_hold = "false";
defparam \addr_in[1][5]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][5]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][6]~input (
	.i(addr_in_1_6),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][6]~input_o ));
// synopsys translate_off
defparam \addr_in[1][6]~input .bus_hold = "false";
defparam \addr_in[1][6]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][6]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][7]~input (
	.i(addr_in_1_7),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][7]~input_o ));
// synopsys translate_off
defparam \addr_in[1][7]~input .bus_hold = "false";
defparam \addr_in[1][7]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][7]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][8]~input (
	.i(addr_in_1_8),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][8]~input_o ));
// synopsys translate_off
defparam \addr_in[1][8]~input .bus_hold = "false";
defparam \addr_in[1][8]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][8]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][9]~input (
	.i(addr_in_1_9),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][9]~input_o ));
// synopsys translate_off
defparam \addr_in[1][9]~input .bus_hold = "false";
defparam \addr_in[1][9]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][9]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][10]~input (
	.i(addr_in_1_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][10]~input_o ));
// synopsys translate_off
defparam \addr_in[1][10]~input .bus_hold = "false";
defparam \addr_in[1][10]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][10]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][11]~input (
	.i(addr_in_1_11),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][11]~input_o ));
// synopsys translate_off
defparam \addr_in[1][11]~input .bus_hold = "false";
defparam \addr_in[1][11]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][11]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][12]~input (
	.i(addr_in_1_12),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][12]~input_o ));
// synopsys translate_off
defparam \addr_in[1][12]~input .bus_hold = "false";
defparam \addr_in[1][12]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][12]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][13]~input (
	.i(addr_in_1_13),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][13]~input_o ));
// synopsys translate_off
defparam \addr_in[1][13]~input .bus_hold = "false";
defparam \addr_in[1][13]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][13]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][14]~input (
	.i(addr_in_1_14),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][14]~input_o ));
// synopsys translate_off
defparam \addr_in[1][14]~input .bus_hold = "false";
defparam \addr_in[1][14]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][14]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][15]~input (
	.i(addr_in_1_15),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][15]~input_o ));
// synopsys translate_off
defparam \addr_in[1][15]~input .bus_hold = "false";
defparam \addr_in[1][15]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][15]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][16]~input (
	.i(addr_in_1_16),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][16]~input_o ));
// synopsys translate_off
defparam \addr_in[1][16]~input .bus_hold = "false";
defparam \addr_in[1][16]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][16]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][17]~input (
	.i(addr_in_1_17),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][17]~input_o ));
// synopsys translate_off
defparam \addr_in[1][17]~input .bus_hold = "false";
defparam \addr_in[1][17]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][17]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][18]~input (
	.i(addr_in_1_18),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][18]~input_o ));
// synopsys translate_off
defparam \addr_in[1][18]~input .bus_hold = "false";
defparam \addr_in[1][18]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][18]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][19]~input (
	.i(addr_in_1_19),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][19]~input_o ));
// synopsys translate_off
defparam \addr_in[1][19]~input .bus_hold = "false";
defparam \addr_in[1][19]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][19]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][20]~input (
	.i(addr_in_1_20),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][20]~input_o ));
// synopsys translate_off
defparam \addr_in[1][20]~input .bus_hold = "false";
defparam \addr_in[1][20]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][20]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][21]~input (
	.i(addr_in_1_21),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][21]~input_o ));
// synopsys translate_off
defparam \addr_in[1][21]~input .bus_hold = "false";
defparam \addr_in[1][21]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][21]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][22]~input (
	.i(addr_in_1_22),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][22]~input_o ));
// synopsys translate_off
defparam \addr_in[1][22]~input .bus_hold = "false";
defparam \addr_in[1][22]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][22]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][23]~input (
	.i(addr_in_1_23),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][23]~input_o ));
// synopsys translate_off
defparam \addr_in[1][23]~input .bus_hold = "false";
defparam \addr_in[1][23]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][23]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][24]~input (
	.i(addr_in_1_24),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][24]~input_o ));
// synopsys translate_off
defparam \addr_in[1][24]~input .bus_hold = "false";
defparam \addr_in[1][24]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][24]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][25]~input (
	.i(addr_in_1_25),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][25]~input_o ));
// synopsys translate_off
defparam \addr_in[1][25]~input .bus_hold = "false";
defparam \addr_in[1][25]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][25]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][26]~input (
	.i(addr_in_1_26),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][26]~input_o ));
// synopsys translate_off
defparam \addr_in[1][26]~input .bus_hold = "false";
defparam \addr_in[1][26]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][26]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][27]~input (
	.i(addr_in_1_27),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][27]~input_o ));
// synopsys translate_off
defparam \addr_in[1][27]~input .bus_hold = "false";
defparam \addr_in[1][27]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][27]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][28]~input (
	.i(addr_in_1_28),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][28]~input_o ));
// synopsys translate_off
defparam \addr_in[1][28]~input .bus_hold = "false";
defparam \addr_in[1][28]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][28]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][29]~input (
	.i(addr_in_1_29),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][29]~input_o ));
// synopsys translate_off
defparam \addr_in[1][29]~input .bus_hold = "false";
defparam \addr_in[1][29]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][29]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][30]~input (
	.i(addr_in_1_30),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][30]~input_o ));
// synopsys translate_off
defparam \addr_in[1][30]~input .bus_hold = "false";
defparam \addr_in[1][30]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][30]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \addr_in[1][31]~input (
	.i(addr_in_1_31),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\addr_in[1][31]~input_o ));
// synopsys translate_off
defparam \addr_in[1][31]~input .bus_hold = "false";
defparam \addr_in[1][31]~input .listen_to_nsleep_signal = "false";
defparam \addr_in[1][31]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \wr_en_in[1]~input (
	.i(wr_en_in[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\wr_en_in[1]~input_o ));
// synopsys translate_off
defparam \wr_en_in[1]~input .bus_hold = "false";
defparam \wr_en_in[1]~input .listen_to_nsleep_signal = "false";
defparam \wr_en_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \select_in[1]~input (
	.i(select_in[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\select_in[1]~input_o ));
// synopsys translate_off
defparam \select_in[1]~input .bus_hold = "false";
defparam \select_in[1]~input .listen_to_nsleep_signal = "false";
defparam \select_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][0]~input (
	.i(data_in_1_0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][0]~input_o ));
// synopsys translate_off
defparam \data_in[1][0]~input .bus_hold = "false";
defparam \data_in[1][0]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][0]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][1]~input (
	.i(data_in_1_1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][1]~input_o ));
// synopsys translate_off
defparam \data_in[1][1]~input .bus_hold = "false";
defparam \data_in[1][1]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][1]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][2]~input (
	.i(data_in_1_2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][2]~input_o ));
// synopsys translate_off
defparam \data_in[1][2]~input .bus_hold = "false";
defparam \data_in[1][2]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][2]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][3]~input (
	.i(data_in_1_3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][3]~input_o ));
// synopsys translate_off
defparam \data_in[1][3]~input .bus_hold = "false";
defparam \data_in[1][3]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][3]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][4]~input (
	.i(data_in_1_4),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][4]~input_o ));
// synopsys translate_off
defparam \data_in[1][4]~input .bus_hold = "false";
defparam \data_in[1][4]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][4]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][5]~input (
	.i(data_in_1_5),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][5]~input_o ));
// synopsys translate_off
defparam \data_in[1][5]~input .bus_hold = "false";
defparam \data_in[1][5]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][5]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][6]~input (
	.i(data_in_1_6),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][6]~input_o ));
// synopsys translate_off
defparam \data_in[1][6]~input .bus_hold = "false";
defparam \data_in[1][6]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][6]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][7]~input (
	.i(data_in_1_7),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][7]~input_o ));
// synopsys translate_off
defparam \data_in[1][7]~input .bus_hold = "false";
defparam \data_in[1][7]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][7]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][8]~input (
	.i(data_in_1_8),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][8]~input_o ));
// synopsys translate_off
defparam \data_in[1][8]~input .bus_hold = "false";
defparam \data_in[1][8]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][8]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][9]~input (
	.i(data_in_1_9),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][9]~input_o ));
// synopsys translate_off
defparam \data_in[1][9]~input .bus_hold = "false";
defparam \data_in[1][9]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][9]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][10]~input (
	.i(data_in_1_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][10]~input_o ));
// synopsys translate_off
defparam \data_in[1][10]~input .bus_hold = "false";
defparam \data_in[1][10]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][10]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][11]~input (
	.i(data_in_1_11),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][11]~input_o ));
// synopsys translate_off
defparam \data_in[1][11]~input .bus_hold = "false";
defparam \data_in[1][11]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][11]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][12]~input (
	.i(data_in_1_12),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][12]~input_o ));
// synopsys translate_off
defparam \data_in[1][12]~input .bus_hold = "false";
defparam \data_in[1][12]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][12]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][13]~input (
	.i(data_in_1_13),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][13]~input_o ));
// synopsys translate_off
defparam \data_in[1][13]~input .bus_hold = "false";
defparam \data_in[1][13]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][13]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][14]~input (
	.i(data_in_1_14),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][14]~input_o ));
// synopsys translate_off
defparam \data_in[1][14]~input .bus_hold = "false";
defparam \data_in[1][14]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][14]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][15]~input (
	.i(data_in_1_15),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][15]~input_o ));
// synopsys translate_off
defparam \data_in[1][15]~input .bus_hold = "false";
defparam \data_in[1][15]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][15]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][16]~input (
	.i(data_in_1_16),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][16]~input_o ));
// synopsys translate_off
defparam \data_in[1][16]~input .bus_hold = "false";
defparam \data_in[1][16]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][16]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][17]~input (
	.i(data_in_1_17),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][17]~input_o ));
// synopsys translate_off
defparam \data_in[1][17]~input .bus_hold = "false";
defparam \data_in[1][17]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][17]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][18]~input (
	.i(data_in_1_18),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][18]~input_o ));
// synopsys translate_off
defparam \data_in[1][18]~input .bus_hold = "false";
defparam \data_in[1][18]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][18]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][19]~input (
	.i(data_in_1_19),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][19]~input_o ));
// synopsys translate_off
defparam \data_in[1][19]~input .bus_hold = "false";
defparam \data_in[1][19]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][19]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][20]~input (
	.i(data_in_1_20),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][20]~input_o ));
// synopsys translate_off
defparam \data_in[1][20]~input .bus_hold = "false";
defparam \data_in[1][20]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][20]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][21]~input (
	.i(data_in_1_21),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][21]~input_o ));
// synopsys translate_off
defparam \data_in[1][21]~input .bus_hold = "false";
defparam \data_in[1][21]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][21]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][22]~input (
	.i(data_in_1_22),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][22]~input_o ));
// synopsys translate_off
defparam \data_in[1][22]~input .bus_hold = "false";
defparam \data_in[1][22]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][22]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][23]~input (
	.i(data_in_1_23),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][23]~input_o ));
// synopsys translate_off
defparam \data_in[1][23]~input .bus_hold = "false";
defparam \data_in[1][23]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][23]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][24]~input (
	.i(data_in_1_24),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][24]~input_o ));
// synopsys translate_off
defparam \data_in[1][24]~input .bus_hold = "false";
defparam \data_in[1][24]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][24]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][25]~input (
	.i(data_in_1_25),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][25]~input_o ));
// synopsys translate_off
defparam \data_in[1][25]~input .bus_hold = "false";
defparam \data_in[1][25]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][25]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][26]~input (
	.i(data_in_1_26),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][26]~input_o ));
// synopsys translate_off
defparam \data_in[1][26]~input .bus_hold = "false";
defparam \data_in[1][26]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][26]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][27]~input (
	.i(data_in_1_27),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][27]~input_o ));
// synopsys translate_off
defparam \data_in[1][27]~input .bus_hold = "false";
defparam \data_in[1][27]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][27]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][28]~input (
	.i(data_in_1_28),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][28]~input_o ));
// synopsys translate_off
defparam \data_in[1][28]~input .bus_hold = "false";
defparam \data_in[1][28]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][28]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][29]~input (
	.i(data_in_1_29),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][29]~input_o ));
// synopsys translate_off
defparam \data_in[1][29]~input .bus_hold = "false";
defparam \data_in[1][29]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][29]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][30]~input (
	.i(data_in_1_30),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][30]~input_o ));
// synopsys translate_off
defparam \data_in[1][30]~input .bus_hold = "false";
defparam \data_in[1][30]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][30]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[1][31]~input (
	.i(data_in_1_31),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[1][31]~input_o ));
// synopsys translate_off
defparam \data_in[1][31]~input .bus_hold = "false";
defparam \data_in[1][31]~input .listen_to_nsleep_signal = "false";
defparam \data_in[1][31]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][0]~input (
	.i(data_in_0_0),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][0]~input_o ));
// synopsys translate_off
defparam \data_in[0][0]~input .bus_hold = "false";
defparam \data_in[0][0]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][0]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][1]~input (
	.i(data_in_0_1),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][1]~input_o ));
// synopsys translate_off
defparam \data_in[0][1]~input .bus_hold = "false";
defparam \data_in[0][1]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][1]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][2]~input (
	.i(data_in_0_2),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][2]~input_o ));
// synopsys translate_off
defparam \data_in[0][2]~input .bus_hold = "false";
defparam \data_in[0][2]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][2]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][3]~input (
	.i(data_in_0_3),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][3]~input_o ));
// synopsys translate_off
defparam \data_in[0][3]~input .bus_hold = "false";
defparam \data_in[0][3]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][3]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][4]~input (
	.i(data_in_0_4),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][4]~input_o ));
// synopsys translate_off
defparam \data_in[0][4]~input .bus_hold = "false";
defparam \data_in[0][4]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][4]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][5]~input (
	.i(data_in_0_5),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][5]~input_o ));
// synopsys translate_off
defparam \data_in[0][5]~input .bus_hold = "false";
defparam \data_in[0][5]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][5]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][6]~input (
	.i(data_in_0_6),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][6]~input_o ));
// synopsys translate_off
defparam \data_in[0][6]~input .bus_hold = "false";
defparam \data_in[0][6]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][6]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][7]~input (
	.i(data_in_0_7),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][7]~input_o ));
// synopsys translate_off
defparam \data_in[0][7]~input .bus_hold = "false";
defparam \data_in[0][7]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][7]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][8]~input (
	.i(data_in_0_8),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][8]~input_o ));
// synopsys translate_off
defparam \data_in[0][8]~input .bus_hold = "false";
defparam \data_in[0][8]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][8]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][9]~input (
	.i(data_in_0_9),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][9]~input_o ));
// synopsys translate_off
defparam \data_in[0][9]~input .bus_hold = "false";
defparam \data_in[0][9]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][9]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][10]~input (
	.i(data_in_0_10),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][10]~input_o ));
// synopsys translate_off
defparam \data_in[0][10]~input .bus_hold = "false";
defparam \data_in[0][10]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][10]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][11]~input (
	.i(data_in_0_11),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][11]~input_o ));
// synopsys translate_off
defparam \data_in[0][11]~input .bus_hold = "false";
defparam \data_in[0][11]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][11]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][12]~input (
	.i(data_in_0_12),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][12]~input_o ));
// synopsys translate_off
defparam \data_in[0][12]~input .bus_hold = "false";
defparam \data_in[0][12]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][12]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][13]~input (
	.i(data_in_0_13),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][13]~input_o ));
// synopsys translate_off
defparam \data_in[0][13]~input .bus_hold = "false";
defparam \data_in[0][13]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][13]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][14]~input (
	.i(data_in_0_14),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][14]~input_o ));
// synopsys translate_off
defparam \data_in[0][14]~input .bus_hold = "false";
defparam \data_in[0][14]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][14]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][15]~input (
	.i(data_in_0_15),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][15]~input_o ));
// synopsys translate_off
defparam \data_in[0][15]~input .bus_hold = "false";
defparam \data_in[0][15]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][15]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][16]~input (
	.i(data_in_0_16),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][16]~input_o ));
// synopsys translate_off
defparam \data_in[0][16]~input .bus_hold = "false";
defparam \data_in[0][16]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][16]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][17]~input (
	.i(data_in_0_17),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][17]~input_o ));
// synopsys translate_off
defparam \data_in[0][17]~input .bus_hold = "false";
defparam \data_in[0][17]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][17]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][18]~input (
	.i(data_in_0_18),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][18]~input_o ));
// synopsys translate_off
defparam \data_in[0][18]~input .bus_hold = "false";
defparam \data_in[0][18]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][18]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][19]~input (
	.i(data_in_0_19),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][19]~input_o ));
// synopsys translate_off
defparam \data_in[0][19]~input .bus_hold = "false";
defparam \data_in[0][19]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][19]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][20]~input (
	.i(data_in_0_20),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][20]~input_o ));
// synopsys translate_off
defparam \data_in[0][20]~input .bus_hold = "false";
defparam \data_in[0][20]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][20]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][21]~input (
	.i(data_in_0_21),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][21]~input_o ));
// synopsys translate_off
defparam \data_in[0][21]~input .bus_hold = "false";
defparam \data_in[0][21]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][21]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][22]~input (
	.i(data_in_0_22),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][22]~input_o ));
// synopsys translate_off
defparam \data_in[0][22]~input .bus_hold = "false";
defparam \data_in[0][22]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][22]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][23]~input (
	.i(data_in_0_23),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][23]~input_o ));
// synopsys translate_off
defparam \data_in[0][23]~input .bus_hold = "false";
defparam \data_in[0][23]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][23]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][24]~input (
	.i(data_in_0_24),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][24]~input_o ));
// synopsys translate_off
defparam \data_in[0][24]~input .bus_hold = "false";
defparam \data_in[0][24]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][24]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][25]~input (
	.i(data_in_0_25),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][25]~input_o ));
// synopsys translate_off
defparam \data_in[0][25]~input .bus_hold = "false";
defparam \data_in[0][25]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][25]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][26]~input (
	.i(data_in_0_26),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][26]~input_o ));
// synopsys translate_off
defparam \data_in[0][26]~input .bus_hold = "false";
defparam \data_in[0][26]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][26]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][27]~input (
	.i(data_in_0_27),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][27]~input_o ));
// synopsys translate_off
defparam \data_in[0][27]~input .bus_hold = "false";
defparam \data_in[0][27]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][27]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][28]~input (
	.i(data_in_0_28),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][28]~input_o ));
// synopsys translate_off
defparam \data_in[0][28]~input .bus_hold = "false";
defparam \data_in[0][28]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][28]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][29]~input (
	.i(data_in_0_29),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][29]~input_o ));
// synopsys translate_off
defparam \data_in[0][29]~input .bus_hold = "false";
defparam \data_in[0][29]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][29]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][30]~input (
	.i(data_in_0_30),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][30]~input_o ));
// synopsys translate_off
defparam \data_in[0][30]~input .bus_hold = "false";
defparam \data_in[0][30]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][30]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_in[0][31]~input (
	.i(data_in_0_31),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_in[0][31]~input_o ));
// synopsys translate_off
defparam \data_in[0][31]~input .bus_hold = "false";
defparam \data_in[0][31]~input .listen_to_nsleep_signal = "false";
defparam \data_in[0][31]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[0]~input (
	.i(data_accel_in[0]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[0]~input_o ));
// synopsys translate_off
defparam \data_accel_in[0]~input .bus_hold = "false";
defparam \data_accel_in[0]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[0]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[1]~input (
	.i(data_accel_in[1]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[1]~input_o ));
// synopsys translate_off
defparam \data_accel_in[1]~input .bus_hold = "false";
defparam \data_accel_in[1]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[1]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[2]~input (
	.i(data_accel_in[2]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[2]~input_o ));
// synopsys translate_off
defparam \data_accel_in[2]~input .bus_hold = "false";
defparam \data_accel_in[2]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[2]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[3]~input (
	.i(data_accel_in[3]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[3]~input_o ));
// synopsys translate_off
defparam \data_accel_in[3]~input .bus_hold = "false";
defparam \data_accel_in[3]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[3]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[4]~input (
	.i(data_accel_in[4]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[4]~input_o ));
// synopsys translate_off
defparam \data_accel_in[4]~input .bus_hold = "false";
defparam \data_accel_in[4]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[4]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[5]~input (
	.i(data_accel_in[5]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[5]~input_o ));
// synopsys translate_off
defparam \data_accel_in[5]~input .bus_hold = "false";
defparam \data_accel_in[5]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[5]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[6]~input (
	.i(data_accel_in[6]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[6]~input_o ));
// synopsys translate_off
defparam \data_accel_in[6]~input .bus_hold = "false";
defparam \data_accel_in[6]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[6]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[7]~input (
	.i(data_accel_in[7]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[7]~input_o ));
// synopsys translate_off
defparam \data_accel_in[7]~input .bus_hold = "false";
defparam \data_accel_in[7]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[7]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[8]~input (
	.i(data_accel_in[8]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[8]~input_o ));
// synopsys translate_off
defparam \data_accel_in[8]~input .bus_hold = "false";
defparam \data_accel_in[8]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[8]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[9]~input (
	.i(data_accel_in[9]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[9]~input_o ));
// synopsys translate_off
defparam \data_accel_in[9]~input .bus_hold = "false";
defparam \data_accel_in[9]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[9]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[10]~input (
	.i(data_accel_in[10]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[10]~input_o ));
// synopsys translate_off
defparam \data_accel_in[10]~input .bus_hold = "false";
defparam \data_accel_in[10]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[10]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[11]~input (
	.i(data_accel_in[11]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[11]~input_o ));
// synopsys translate_off
defparam \data_accel_in[11]~input .bus_hold = "false";
defparam \data_accel_in[11]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[11]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[12]~input (
	.i(data_accel_in[12]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[12]~input_o ));
// synopsys translate_off
defparam \data_accel_in[12]~input .bus_hold = "false";
defparam \data_accel_in[12]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[12]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[13]~input (
	.i(data_accel_in[13]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[13]~input_o ));
// synopsys translate_off
defparam \data_accel_in[13]~input .bus_hold = "false";
defparam \data_accel_in[13]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[13]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[14]~input (
	.i(data_accel_in[14]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[14]~input_o ));
// synopsys translate_off
defparam \data_accel_in[14]~input .bus_hold = "false";
defparam \data_accel_in[14]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[14]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[15]~input (
	.i(data_accel_in[15]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[15]~input_o ));
// synopsys translate_off
defparam \data_accel_in[15]~input .bus_hold = "false";
defparam \data_accel_in[15]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[15]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[16]~input (
	.i(data_accel_in[16]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[16]~input_o ));
// synopsys translate_off
defparam \data_accel_in[16]~input .bus_hold = "false";
defparam \data_accel_in[16]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[16]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[17]~input (
	.i(data_accel_in[17]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[17]~input_o ));
// synopsys translate_off
defparam \data_accel_in[17]~input .bus_hold = "false";
defparam \data_accel_in[17]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[17]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[18]~input (
	.i(data_accel_in[18]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[18]~input_o ));
// synopsys translate_off
defparam \data_accel_in[18]~input .bus_hold = "false";
defparam \data_accel_in[18]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[18]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[19]~input (
	.i(data_accel_in[19]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[19]~input_o ));
// synopsys translate_off
defparam \data_accel_in[19]~input .bus_hold = "false";
defparam \data_accel_in[19]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[19]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[20]~input (
	.i(data_accel_in[20]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[20]~input_o ));
// synopsys translate_off
defparam \data_accel_in[20]~input .bus_hold = "false";
defparam \data_accel_in[20]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[20]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[21]~input (
	.i(data_accel_in[21]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[21]~input_o ));
// synopsys translate_off
defparam \data_accel_in[21]~input .bus_hold = "false";
defparam \data_accel_in[21]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[21]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[22]~input (
	.i(data_accel_in[22]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[22]~input_o ));
// synopsys translate_off
defparam \data_accel_in[22]~input .bus_hold = "false";
defparam \data_accel_in[22]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[22]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[23]~input (
	.i(data_accel_in[23]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[23]~input_o ));
// synopsys translate_off
defparam \data_accel_in[23]~input .bus_hold = "false";
defparam \data_accel_in[23]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[23]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[24]~input (
	.i(data_accel_in[24]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[24]~input_o ));
// synopsys translate_off
defparam \data_accel_in[24]~input .bus_hold = "false";
defparam \data_accel_in[24]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[24]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[25]~input (
	.i(data_accel_in[25]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[25]~input_o ));
// synopsys translate_off
defparam \data_accel_in[25]~input .bus_hold = "false";
defparam \data_accel_in[25]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[25]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[26]~input (
	.i(data_accel_in[26]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[26]~input_o ));
// synopsys translate_off
defparam \data_accel_in[26]~input .bus_hold = "false";
defparam \data_accel_in[26]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[26]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[27]~input (
	.i(data_accel_in[27]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[27]~input_o ));
// synopsys translate_off
defparam \data_accel_in[27]~input .bus_hold = "false";
defparam \data_accel_in[27]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[27]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[28]~input (
	.i(data_accel_in[28]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[28]~input_o ));
// synopsys translate_off
defparam \data_accel_in[28]~input .bus_hold = "false";
defparam \data_accel_in[28]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[28]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[29]~input (
	.i(data_accel_in[29]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[29]~input_o ));
// synopsys translate_off
defparam \data_accel_in[29]~input .bus_hold = "false";
defparam \data_accel_in[29]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[29]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[30]~input (
	.i(data_accel_in[30]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[30]~input_o ));
// synopsys translate_off
defparam \data_accel_in[30]~input .bus_hold = "false";
defparam \data_accel_in[30]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[30]~input .simulate_z_as = "z";
// synopsys translate_on

fiftyfivenm_io_ibuf \data_accel_in[31]~input (
	.i(data_accel_in[31]),
	.ibar(gnd),
	.nsleep(vcc),
	.o(\data_accel_in[31]~input_o ));
// synopsys translate_off
defparam \data_accel_in[31]~input .bus_hold = "false";
defparam \data_accel_in[31]~input .listen_to_nsleep_signal = "false";
defparam \data_accel_in[31]~input .simulate_z_as = "z";
// synopsys translate_on

assign addr_o[0] = \addr_o[0]~output_o ;

assign addr_o[1] = \addr_o[1]~output_o ;

assign addr_o[2] = \addr_o[2]~output_o ;

assign addr_o[3] = \addr_o[3]~output_o ;

assign addr_o[4] = \addr_o[4]~output_o ;

assign addr_o[5] = \addr_o[5]~output_o ;

assign addr_o[6] = \addr_o[6]~output_o ;

assign addr_o[7] = \addr_o[7]~output_o ;

assign addr_o[8] = \addr_o[8]~output_o ;

assign addr_o[9] = \addr_o[9]~output_o ;

assign addr_o[10] = \addr_o[10]~output_o ;

assign addr_o[11] = \addr_o[11]~output_o ;

assign addr_o[12] = \addr_o[12]~output_o ;

assign addr_o[13] = \addr_o[13]~output_o ;

assign addr_o[14] = \addr_o[14]~output_o ;

assign addr_o[15] = \addr_o[15]~output_o ;

assign addr_o[16] = \addr_o[16]~output_o ;

assign addr_o[17] = \addr_o[17]~output_o ;

assign addr_o[18] = \addr_o[18]~output_o ;

assign addr_o[19] = \addr_o[19]~output_o ;

assign addr_o[20] = \addr_o[20]~output_o ;

assign addr_o[21] = \addr_o[21]~output_o ;

assign addr_o[22] = \addr_o[22]~output_o ;

assign addr_o[23] = \addr_o[23]~output_o ;

assign addr_o[24] = \addr_o[24]~output_o ;

assign addr_o[25] = \addr_o[25]~output_o ;

assign addr_o[26] = \addr_o[26]~output_o ;

assign addr_o[27] = \addr_o[27]~output_o ;

assign addr_o[28] = \addr_o[28]~output_o ;

assign addr_o[29] = \addr_o[29]~output_o ;

assign addr_o[30] = \addr_o[30]~output_o ;

assign addr_o[31] = \addr_o[31]~output_o ;

assign wr_en_o = \wr_en_o~output_o ;

assign accel_select_o = \accel_select_o~output_o ;

assign data_out_1_0 = \data_out[1][0]~output_o ;

assign data_out_1_1 = \data_out[1][1]~output_o ;

assign data_out_1_2 = \data_out[1][2]~output_o ;

assign data_out_1_3 = \data_out[1][3]~output_o ;

assign data_out_1_4 = \data_out[1][4]~output_o ;

assign data_out_1_5 = \data_out[1][5]~output_o ;

assign data_out_1_6 = \data_out[1][6]~output_o ;

assign data_out_1_7 = \data_out[1][7]~output_o ;

assign data_out_1_8 = \data_out[1][8]~output_o ;

assign data_out_1_9 = \data_out[1][9]~output_o ;

assign data_out_1_10 = \data_out[1][10]~output_o ;

assign data_out_1_11 = \data_out[1][11]~output_o ;

assign data_out_1_12 = \data_out[1][12]~output_o ;

assign data_out_1_13 = \data_out[1][13]~output_o ;

assign data_out_1_14 = \data_out[1][14]~output_o ;

assign data_out_1_15 = \data_out[1][15]~output_o ;

assign data_out_1_16 = \data_out[1][16]~output_o ;

assign data_out_1_17 = \data_out[1][17]~output_o ;

assign data_out_1_18 = \data_out[1][18]~output_o ;

assign data_out_1_19 = \data_out[1][19]~output_o ;

assign data_out_1_20 = \data_out[1][20]~output_o ;

assign data_out_1_21 = \data_out[1][21]~output_o ;

assign data_out_1_22 = \data_out[1][22]~output_o ;

assign data_out_1_23 = \data_out[1][23]~output_o ;

assign data_out_1_24 = \data_out[1][24]~output_o ;

assign data_out_1_25 = \data_out[1][25]~output_o ;

assign data_out_1_26 = \data_out[1][26]~output_o ;

assign data_out_1_27 = \data_out[1][27]~output_o ;

assign data_out_1_28 = \data_out[1][28]~output_o ;

assign data_out_1_29 = \data_out[1][29]~output_o ;

assign data_out_1_30 = \data_out[1][30]~output_o ;

assign data_out_1_31 = \data_out[1][31]~output_o ;

assign data_out_0_0 = \data_out[0][0]~output_o ;

assign data_out_0_1 = \data_out[0][1]~output_o ;

assign data_out_0_2 = \data_out[0][2]~output_o ;

assign data_out_0_3 = \data_out[0][3]~output_o ;

assign data_out_0_4 = \data_out[0][4]~output_o ;

assign data_out_0_5 = \data_out[0][5]~output_o ;

assign data_out_0_6 = \data_out[0][6]~output_o ;

assign data_out_0_7 = \data_out[0][7]~output_o ;

assign data_out_0_8 = \data_out[0][8]~output_o ;

assign data_out_0_9 = \data_out[0][9]~output_o ;

assign data_out_0_10 = \data_out[0][10]~output_o ;

assign data_out_0_11 = \data_out[0][11]~output_o ;

assign data_out_0_12 = \data_out[0][12]~output_o ;

assign data_out_0_13 = \data_out[0][13]~output_o ;

assign data_out_0_14 = \data_out[0][14]~output_o ;

assign data_out_0_15 = \data_out[0][15]~output_o ;

assign data_out_0_16 = \data_out[0][16]~output_o ;

assign data_out_0_17 = \data_out[0][17]~output_o ;

assign data_out_0_18 = \data_out[0][18]~output_o ;

assign data_out_0_19 = \data_out[0][19]~output_o ;

assign data_out_0_20 = \data_out[0][20]~output_o ;

assign data_out_0_21 = \data_out[0][21]~output_o ;

assign data_out_0_22 = \data_out[0][22]~output_o ;

assign data_out_0_23 = \data_out[0][23]~output_o ;

assign data_out_0_24 = \data_out[0][24]~output_o ;

assign data_out_0_25 = \data_out[0][25]~output_o ;

assign data_out_0_26 = \data_out[0][26]~output_o ;

assign data_out_0_27 = \data_out[0][27]~output_o ;

assign data_out_0_28 = \data_out[0][28]~output_o ;

assign data_out_0_29 = \data_out[0][29]~output_o ;

assign data_out_0_30 = \data_out[0][30]~output_o ;

assign data_out_0_31 = \data_out[0][31]~output_o ;

endmodule
