{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1460944514321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Compiler Database Interface Quartus Prime " "Running Quartus Prime Compiler Database Interface" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition " "Version 15.1.0 Build 185 10/21/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1460944514321 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 17 21:55:13 2016 " "Processing started: Sun Apr 17 21:55:13 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1460944514321 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Compiler Database Interface" 0 -1 1460944514321 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb master_example -c master_example --incremental_compilation_export=master_example_test.qxp --incremental_compilation_export_partition_name=Top --incremental_compilation_export_post_synth=ON --incremental_compilation_export_post_fit=ON --incremental_compilation_export_routing=ON " "Command: quartus_cdb master_example -c master_example --incremental_compilation_export=master_example_test.qxp --incremental_compilation_export_partition_name=Top --incremental_compilation_export_post_synth=ON --incremental_compilation_export_post_fit=ON --incremental_compilation_export_routing=ON" {  } {  } 0 0 "Command: %1!s!" 0 0 "Compiler Database Interface" 0 -1 1460944514321 ""}
{ "Info" "IQTK_QIC_EXPORT_FOUND_PIN_TOP" "" "Exported design partition includes one or more complex I/O elements" { { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[0\] " "Node SW\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[1\] " "Node SW\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[2\] " "Node SW\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[3\] " "Node SW\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[4\] " "Node SW\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[5\] " "Node SW\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[6\] " "Node SW\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[7\] " "Node SW\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[8\] " "Node SW\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[9\] " "Node SW\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[10\] " "Node SW\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[11\] " "Node SW\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[12\] " "Node SW\[12\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[13\] " "Node SW\[13\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[14\] " "Node SW\[14\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[15\] " "Node SW\[15\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[16\] " "Node SW\[16\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[17\] " "Node SW\[17\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[1\] " "Node KEY\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[2\] " "Node KEY\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[3\] " "Node KEY\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[0\] " "Node LEDG\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[1\] " "Node LEDG\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[2\] " "Node LEDG\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[3\] " "Node LEDG\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[4\] " "Node LEDG\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[5\] " "Node LEDG\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[6\] " "Node LEDG\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[7\] " "Node LEDG\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[8\] " "Node LEDG\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[0\] " "Node LEDR\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[1\] " "Node LEDR\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[2\] " "Node LEDR\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[3\] " "Node LEDR\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[4\] " "Node LEDR\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[5\] " "Node LEDR\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[6\] " "Node LEDR\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[7\] " "Node LEDR\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[8\] " "Node LEDR\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[9\] " "Node LEDR\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[10\] " "Node LEDR\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[11\] " "Node LEDR\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[12\] " "Node LEDR\[12\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[13\] " "Node LEDR\[13\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[14\] " "Node LEDR\[14\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[15\] " "Node LEDR\[15\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[16\] " "Node LEDR\[16\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[17\] " "Node LEDR\[17\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CLK " "Node DRAM_CLK is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CKE " "Node DRAM_CKE is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 69 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[0\] " "Node DRAM_ADDR\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[1\] " "Node DRAM_ADDR\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[2\] " "Node DRAM_ADDR\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[3\] " "Node DRAM_ADDR\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[4\] " "Node DRAM_ADDR\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[5\] " "Node DRAM_ADDR\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[6\] " "Node DRAM_ADDR\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[7\] " "Node DRAM_ADDR\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[8\] " "Node DRAM_ADDR\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[9\] " "Node DRAM_ADDR\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[10\] " "Node DRAM_ADDR\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[11\] " "Node DRAM_ADDR\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_BA\[0\] " "Node DRAM_BA\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_BA\[1\] " "Node DRAM_BA\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CS_N " "Node DRAM_CS_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 71 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CAS_N " "Node DRAM_CAS_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_RAS_N " "Node DRAM_RAS_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 74 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_WE_N " "Node DRAM_WE_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 75 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[0\] " "Node DRAM_DQM\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[1\] " "Node DRAM_DQM\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[2\] " "Node DRAM_DQM\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[3\] " "Node DRAM_DQM\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[0\] " "Node HEX0\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[1\] " "Node HEX0\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[2\] " "Node HEX0\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[3\] " "Node HEX0\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[4\] " "Node HEX0\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[5\] " "Node HEX0\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[6\] " "Node HEX0\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[0\] " "Node HEX1\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[1\] " "Node HEX1\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[2\] " "Node HEX1\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[3\] " "Node HEX1\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[4\] " "Node HEX1\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[5\] " "Node HEX1\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[6\] " "Node HEX1\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[0\] " "Node HEX2\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[1\] " "Node HEX2\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[2\] " "Node HEX2\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[3\] " "Node HEX2\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[4\] " "Node HEX2\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[5\] " "Node HEX2\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[6\] " "Node HEX2\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[0\] " "Node HEX3\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[1\] " "Node HEX3\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[2\] " "Node HEX3\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[3\] " "Node HEX3\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[4\] " "Node HEX3\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[5\] " "Node HEX3\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[6\] " "Node HEX3\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[0\] " "Node HEX4\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[1\] " "Node HEX4\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[2\] " "Node HEX4\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[3\] " "Node HEX4\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[4\] " "Node HEX4\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[5\] " "Node HEX4\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[6\] " "Node HEX4\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[0\] " "Node HEX5\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[1\] " "Node HEX5\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[2\] " "Node HEX5\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[3\] " "Node HEX5\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[4\] " "Node HEX5\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[5\] " "Node HEX5\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[6\] " "Node HEX5\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[0\] " "Node HEX6\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[1\] " "Node HEX6\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[2\] " "Node HEX6\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[3\] " "Node HEX6\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[4\] " "Node HEX6\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[5\] " "Node HEX6\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[6\] " "Node HEX6\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[0\] " "Node HEX7\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[1\] " "Node HEX7\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[2\] " "Node HEX7\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[3\] " "Node HEX7\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[4\] " "Node HEX7\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[5\] " "Node HEX7\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[6\] " "Node HEX7\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_P " "Node PCIE_TX_P is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 82 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_WAKE_N " "Node PCIE_WAKE_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 83 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[0\] " "Node VGA_B\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[1\] " "Node VGA_B\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[2\] " "Node VGA_B\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[3\] " "Node VGA_B\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[4\] " "Node VGA_B\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[5\] " "Node VGA_B\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[6\] " "Node VGA_B\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[7\] " "Node VGA_B\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_BLANK_N " "Node VGA_BLANK_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 87 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_CLK " "Node VGA_CLK is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 88 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[0\] " "Node VGA_G\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[1\] " "Node VGA_G\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[2\] " "Node VGA_G\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[3\] " "Node VGA_G\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[4\] " "Node VGA_G\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[5\] " "Node VGA_G\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[6\] " "Node VGA_G\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[7\] " "Node VGA_G\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_HS " "Node VGA_HS is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 90 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[0\] " "Node VGA_R\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[1\] " "Node VGA_R\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[2\] " "Node VGA_R\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[3\] " "Node VGA_R\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[4\] " "Node VGA_R\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[5\] " "Node VGA_R\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[6\] " "Node VGA_R\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[7\] " "Node VGA_R\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_SYNC_N " "Node VGA_SYNC_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 92 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_VS " "Node VGA_VS is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 93 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[0\] " "Node DRAM_DQ\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[1\] " "Node DRAM_DQ\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[2\] " "Node DRAM_DQ\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[3\] " "Node DRAM_DQ\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[4\] " "Node DRAM_DQ\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[5\] " "Node DRAM_DQ\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[6\] " "Node DRAM_DQ\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[7\] " "Node DRAM_DQ\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[8\] " "Node DRAM_DQ\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[9\] " "Node DRAM_DQ\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[10\] " "Node DRAM_DQ\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[11\] " "Node DRAM_DQ\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[12\] " "Node DRAM_DQ\[12\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[13\] " "Node DRAM_DQ\[13\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[14\] " "Node DRAM_DQ\[14\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[15\] " "Node DRAM_DQ\[15\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[16\] " "Node DRAM_DQ\[16\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[17\] " "Node DRAM_DQ\[17\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[18\] " "Node DRAM_DQ\[18\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[19\] " "Node DRAM_DQ\[19\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[20\] " "Node DRAM_DQ\[20\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[21\] " "Node DRAM_DQ\[21\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[22\] " "Node DRAM_DQ\[22\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[23\] " "Node DRAM_DQ\[23\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[24\] " "Node DRAM_DQ\[24\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[25\] " "Node DRAM_DQ\[25\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[26\] " "Node DRAM_DQ\[26\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[27\] " "Node DRAM_DQ\[27\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[28\] " "Node DRAM_DQ\[28\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[29\] " "Node DRAM_DQ\[29\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[30\] " "Node DRAM_DQ\[30\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[31\] " "Node DRAM_DQ\[31\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "FAN_CTRL " "Node FAN_CTRL is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 77 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "CLOCK_50 " "Node CLOCK_50 is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 52 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_P " "Node PCIE_RX_P is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 81 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_PERST_N " "Node PCIE_PERST_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 79 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[0\] " "Node KEY\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_REFCLK_P " "Node PCIE_REFCLK_P is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 80 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944515460 ""}  } {  } 0 142007 "Exported design partition includes one or more complex I/O elements" 0 0 "Compiler Database Interface" 0 -1 1460944515460 ""}
{ "Warning" "WQTK_QIC_EXPORT_POST_FIT_NO_LOGICLOCK_REGIONS" "" "No LogicLock regions detected in the exported post-fit netlist.  No-fit error and circuit performance degradation likely in parent project." {  } {  } 0 142011 "No LogicLock regions detected in the exported post-fit netlist.  No-fit error and circuit performance degradation likely in parent project." 0 0 "Compiler Database Interface" 0 -1 1460944520594 ""}
{ "Info" "IQTK_QIC_EXPORT_FOUND_PIN_TOP" "" "Exported design partition includes one or more complex I/O elements" { { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[0\] " "Node SW\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[1\] " "Node SW\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[2\] " "Node SW\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[3\] " "Node SW\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[4\] " "Node SW\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[5\] " "Node SW\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[6\] " "Node SW\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[7\] " "Node SW\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[8\] " "Node SW\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[9\] " "Node SW\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[10\] " "Node SW\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[11\] " "Node SW\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[12\] " "Node SW\[12\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[13\] " "Node SW\[13\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[14\] " "Node SW\[14\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[15\] " "Node SW\[15\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[16\] " "Node SW\[16\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "SW\[17\] " "Node SW\[17\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 53 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[1\] " "Node KEY\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[2\] " "Node KEY\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[3\] " "Node KEY\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[0\] " "Node LEDG\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[1\] " "Node LEDG\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[2\] " "Node LEDG\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[3\] " "Node LEDG\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[4\] " "Node LEDG\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[5\] " "Node LEDG\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[6\] " "Node LEDG\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[7\] " "Node LEDG\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDG\[8\] " "Node LEDG\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 120 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[0\] " "Node LEDR\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[1\] " "Node LEDR\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[2\] " "Node LEDR\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[3\] " "Node LEDR\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[4\] " "Node LEDR\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[5\] " "Node LEDR\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[6\] " "Node LEDR\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[7\] " "Node LEDR\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[8\] " "Node LEDR\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[9\] " "Node LEDR\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[10\] " "Node LEDR\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[11\] " "Node LEDR\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[12\] " "Node LEDR\[12\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[13\] " "Node LEDR\[13\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[14\] " "Node LEDR\[14\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[15\] " "Node LEDR\[15\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[16\] " "Node LEDR\[16\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "LEDR\[17\] " "Node LEDR\[17\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 56 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CLK " "Node DRAM_CLK is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 70 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CKE " "Node DRAM_CKE is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 69 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[0\] " "Node DRAM_ADDR\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[1\] " "Node DRAM_ADDR\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[2\] " "Node DRAM_ADDR\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[3\] " "Node DRAM_ADDR\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[4\] " "Node DRAM_ADDR\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[5\] " "Node DRAM_ADDR\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[6\] " "Node DRAM_ADDR\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[7\] " "Node DRAM_ADDR\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[8\] " "Node DRAM_ADDR\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[9\] " "Node DRAM_ADDR\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[10\] " "Node DRAM_ADDR\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_ADDR\[11\] " "Node DRAM_ADDR\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 66 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_BA\[0\] " "Node DRAM_BA\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_BA\[1\] " "Node DRAM_BA\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 67 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CS_N " "Node DRAM_CS_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 71 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_CAS_N " "Node DRAM_CAS_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 68 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_RAS_N " "Node DRAM_RAS_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 74 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_WE_N " "Node DRAM_WE_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 75 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[0\] " "Node DRAM_DQM\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[1\] " "Node DRAM_DQM\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[2\] " "Node DRAM_DQM\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQM\[3\] " "Node DRAM_DQM\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 73 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[0\] " "Node HEX0\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[1\] " "Node HEX0\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[2\] " "Node HEX0\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[3\] " "Node HEX0\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[4\] " "Node HEX0\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[5\] " "Node HEX0\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX0\[6\] " "Node HEX0\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 57 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[0\] " "Node HEX1\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[1\] " "Node HEX1\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[2\] " "Node HEX1\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[3\] " "Node HEX1\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[4\] " "Node HEX1\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[5\] " "Node HEX1\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX1\[6\] " "Node HEX1\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 58 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[0\] " "Node HEX2\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[1\] " "Node HEX2\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[2\] " "Node HEX2\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[3\] " "Node HEX2\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[4\] " "Node HEX2\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[5\] " "Node HEX2\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX2\[6\] " "Node HEX2\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 59 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[0\] " "Node HEX3\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[1\] " "Node HEX3\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[2\] " "Node HEX3\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[3\] " "Node HEX3\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[4\] " "Node HEX3\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[5\] " "Node HEX3\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX3\[6\] " "Node HEX3\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 60 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[0\] " "Node HEX4\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[1\] " "Node HEX4\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[2\] " "Node HEX4\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[3\] " "Node HEX4\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[4\] " "Node HEX4\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[5\] " "Node HEX4\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX4\[6\] " "Node HEX4\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 61 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[0\] " "Node HEX5\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[1\] " "Node HEX5\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[2\] " "Node HEX5\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[3\] " "Node HEX5\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[4\] " "Node HEX5\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[5\] " "Node HEX5\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX5\[6\] " "Node HEX5\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 62 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[0\] " "Node HEX6\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[1\] " "Node HEX6\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[2\] " "Node HEX6\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[3\] " "Node HEX6\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[4\] " "Node HEX6\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[5\] " "Node HEX6\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX6\[6\] " "Node HEX6\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 63 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[0\] " "Node HEX7\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[1\] " "Node HEX7\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[2\] " "Node HEX7\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[3\] " "Node HEX7\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[4\] " "Node HEX7\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[5\] " "Node HEX7\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "HEX7\[6\] " "Node HEX7\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 64 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_P " "Node PCIE_TX_P is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 82 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_WAKE_N " "Node PCIE_WAKE_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 83 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[0\] " "Node VGA_B\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[1\] " "Node VGA_B\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[2\] " "Node VGA_B\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[3\] " "Node VGA_B\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[4\] " "Node VGA_B\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[5\] " "Node VGA_B\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[6\] " "Node VGA_B\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_B\[7\] " "Node VGA_B\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 86 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_BLANK_N " "Node VGA_BLANK_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 87 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_CLK " "Node VGA_CLK is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 88 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[0\] " "Node VGA_G\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[1\] " "Node VGA_G\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[2\] " "Node VGA_G\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[3\] " "Node VGA_G\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[4\] " "Node VGA_G\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[5\] " "Node VGA_G\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[6\] " "Node VGA_G\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_G\[7\] " "Node VGA_G\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 89 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_HS " "Node VGA_HS is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 90 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[0\] " "Node VGA_R\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[1\] " "Node VGA_R\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[2\] " "Node VGA_R\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[3\] " "Node VGA_R\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[4\] " "Node VGA_R\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[5\] " "Node VGA_R\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[6\] " "Node VGA_R\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_R\[7\] " "Node VGA_R\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 91 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_SYNC_N " "Node VGA_SYNC_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 92 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "VGA_VS " "Node VGA_VS is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 93 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[0\] " "Node DRAM_DQ\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[1\] " "Node DRAM_DQ\[1\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[2\] " "Node DRAM_DQ\[2\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[3\] " "Node DRAM_DQ\[3\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[4\] " "Node DRAM_DQ\[4\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[5\] " "Node DRAM_DQ\[5\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[6\] " "Node DRAM_DQ\[6\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[7\] " "Node DRAM_DQ\[7\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[8\] " "Node DRAM_DQ\[8\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[9\] " "Node DRAM_DQ\[9\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[10\] " "Node DRAM_DQ\[10\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[11\] " "Node DRAM_DQ\[11\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[12\] " "Node DRAM_DQ\[12\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[13\] " "Node DRAM_DQ\[13\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[14\] " "Node DRAM_DQ\[14\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[15\] " "Node DRAM_DQ\[15\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[16\] " "Node DRAM_DQ\[16\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[17\] " "Node DRAM_DQ\[17\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[18\] " "Node DRAM_DQ\[18\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[19\] " "Node DRAM_DQ\[19\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[20\] " "Node DRAM_DQ\[20\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[21\] " "Node DRAM_DQ\[21\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[22\] " "Node DRAM_DQ\[22\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[23\] " "Node DRAM_DQ\[23\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[24\] " "Node DRAM_DQ\[24\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[25\] " "Node DRAM_DQ\[25\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[26\] " "Node DRAM_DQ\[26\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[27\] " "Node DRAM_DQ\[27\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[28\] " "Node DRAM_DQ\[28\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[29\] " "Node DRAM_DQ\[29\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[30\] " "Node DRAM_DQ\[30\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "DRAM_DQ\[31\] " "Node DRAM_DQ\[31\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 72 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "FAN_CTRL " "Node FAN_CTRL is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 77 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "CLOCK_50 " "Node CLOCK_50 is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 52 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_P " "Node PCIE_RX_P is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 81 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_PERST_N " "Node PCIE_PERST_N is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 79 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "KEY\[0\] " "Node KEY\[0\] is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 54 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_REFCLK_P " "Node PCIE_REFCLK_P is a complex I/O" {  } { { "master_example.sv" "" { Text "C:/Users/lucas/Documents/FPGA/de2i150/demo_master_slave/master_example.sv" 80 0 0 } }  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_TX_P(n) " "Node PCIE_TX_P(n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_RX_P(n) " "Node PCIE_RX_P(n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""} { "Info" "IQTK_QIC_EXPORT_FOUND_PIN" "PCIE_REFCLK_P(n) " "Node PCIE_REFCLK_P(n) is a complex I/O" {  } {  } 0 142008 "Node %1!s! is a complex I/O" 0 0 "Design Software" 0 -1 1460944523152 ""}  } {  } 0 142007 "Exported design partition includes one or more complex I/O elements" 0 0 "Compiler Database Interface" 0 -1 1460944523152 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Compiler Database Interface 0 s 1  Quartus Prime " "Quartus Prime Compiler Database Interface was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1049 " "Peak virtual memory: 1049 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1460944528633 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 17 21:55:28 2016 " "Processing ended: Sun Apr 17 21:55:28 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1460944528633 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1460944528633 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1460944528633 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Compiler Database Interface" 0 -1 1460944528633 ""}
