HelpInfo,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:hc194
Implementation;Synthesis|| MT530 ||@W:Found inferred clock hc194|CP which controls 4 sequential elements including Qaux[3:0]. This clock has no specified timing constraint which may adversely impact design performance. ||hc194.srr(104);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc194\synthesis\hc194.srr'/linenumber/104||hc194.v(34);liberoaction://cross_probe/hdl/file/'c:\eda\cpu74hc194\hdl\hc194.v'/linenumber/34
Implementation;Synthesis|| MT420 ||@W:Found inferred clock hc194|CP with period 10.00ns. Please declare a user-defined clock on object "p:CP"||hc194.srr(231);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc194\synthesis\hc194.srr'/linenumber/231||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||hc194.srr(247);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc194\synthesis\hc194.srr'/linenumber/247||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||hc194.srr(249);liberoaction://cross_probe/hdl/file/'C:\EDA\cpu74hc194\synthesis\hc194.srr'/linenumber/249||null;null
