Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date             : Wed Aug 27 11:28:54 2025
| Host             : xylo running 64-bit major release  (build 9200)
| Command          : report_power -file Feature_Extraction_Layer_power_routed.rpt -pb Feature_Extraction_Layer_power_summary_routed.pb -rpx Feature_Extraction_Layer_power_routed.rpx
| Design           : Feature_Extraction_Layer
| Device           : xczu9eg-ffvb1156-2-e
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 99.367 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 94.467                           |
| Device Static (W)        | 4.900                            |
| Effective TJA (C/W)      | 1.0                              |
| Max Ambient (C)          | 3.0                              |
| Junction Temperature (C) | 122.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| CLB Logic               |    20.500 |     5511 |       --- |             --- |
|   LUT as Logic          |    19.628 |     2320 |    274080 |            0.85 |
|   CARRY8                |     0.696 |      150 |     34260 |            0.44 |
|   Register              |     0.176 |     1541 |    548160 |            0.28 |
|   BUFG                  |    <0.001 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |        1 |    144000 |           <0.01 |
|   Others                |     0.000 |      284 |       --- |             --- |
| Signals                 |    37.397 |     5897 |       --- |             --- |
| Block RAM               |     0.403 |        7 |       912 |            0.77 |
| DSPs                    |     6.206 |       96 |      2520 |            3.81 |
| I/O                     |    29.962 |      144 |       328 |           43.90 |
| Static Power            |     4.900 |          |           |                 |
| Total                   |    99.367 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Source          | Voltage (V) | Total (A) | Dynamic (A) | Static (A) | Powerup (A) | Budget (A)  | Margin (A) |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
| Vccint          |       0.850 |    80.381 |      75.866 |      4.515 |       NA    | Unspecified | NA         |
| Vccint_io       |       0.850 |     1.483 |       1.380 |      0.103 |       NA    | Unspecified | NA         |
| Vccbram         |       0.850 |     0.099 |       0.023 |      0.076 |       NA    | Unspecified | NA         |
| Vccaux          |       1.800 |     0.421 |       0.000 |      0.421 |       NA    | Unspecified | NA         |
| Vccaux_io       |       1.800 |     3.546 |       3.513 |      0.033 |       NA    | Unspecified | NA         |
| Vcco33          |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco25          |       2.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco18          |       1.800 |    12.481 |      12.481 |      0.000 |       NA    | Unspecified | NA         |
| Vcco15          |       1.500 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco135         |       1.350 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco12          |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vcco10          |       1.000 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| Vccadc          |       1.800 |     0.008 |       0.000 |      0.008 |       NA    | Unspecified | NA         |
| VCC_PSINTFP     |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTLP     |       0.850 |     0.081 |       0.000 |      0.081 |       NA    | Unspecified | NA         |
| VPS_MGTRAVCC    |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSINTFP_DDR |       0.850 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSPLL       |       1.200 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VPS_MGTRAVTT    |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSDDR_504  |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSAUX       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| VCC_PSBATT      |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSDDR_PLL   |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO0_500  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO1_501  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO2_502  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCCO_PSIO3_503  |       3.300 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| VCC_PSADC       |       1.800 |     0.002 |       0.000 |      0.002 |       NA    | Unspecified | NA         |
| MGTAVcc         |       0.900 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTAVtt         |       1.200 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
| MGTVccaux       |       1.800 |     0.000 |       0.000 |      0.000 |       NA    | Unspecified | NA         |
+-----------------+-------------+-----------+-------------+------------+-------------+-------------+------------+
* The Vccint supply current exceeds the maximum limit of the selected package.  See the PCB design user guide for limit values.


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 1.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 1.5                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------+-----------+
| Name                        | Power (W) |
+-----------------------------+-----------+
| Feature_Extraction_Layer    |    94.467 |
|   Line_Buffer               |    13.976 |
|     GEN_LBUF[0].line_buffer |     0.077 |
|       U0                    |     0.077 |
|     GEN_LBUF[1].line_buffer |     0.105 |
|       U0                    |     0.105 |
|     GEN_LBUF[2].line_buffer |     0.093 |
|       U0                    |     0.093 |
|     GEN_LBUF[3].line_buffer |     0.086 |
|       U0                    |     0.086 |
|     GEN_LBUF[4].line_buffer |     0.099 |
|       U0                    |     0.099 |
|     GEN_LBUF[5].line_buffer |     0.077 |
|       U0                    |     0.077 |
|   axi_clk_IBUF_inst         |     0.006 |
|   backBuffer                |     0.832 |
|     U0                      |     0.832 |
|       inst_fifo_gen         |     0.832 |
|   core_calculator           |    49.514 |
|     pe0                     |     3.393 |
|       DSP0                  |     0.244 |
|       DSP1                  |     0.177 |
|       DSP2                  |     0.211 |
|       DSP3                  |     0.180 |
|       DSP4                  |     0.171 |
|       DSP_Requant           |     0.096 |
|       weight_rom            |     0.096 |
|     pe1                     |     3.240 |
|       DSP0                  |     0.274 |
|       DSP1                  |     0.224 |
|       DSP2                  |     0.221 |
|       DSP3                  |     0.207 |
|       DSP4                  |     0.184 |
|       DSP_Requant           |     0.098 |
|     pe10                    |     3.030 |
|       DSP0                  |     0.188 |
|       DSP1                  |     0.193 |
|       DSP2                  |     0.229 |
|       DSP3                  |     0.218 |
|       DSP4                  |     0.186 |
|       DSP_Requant           |     0.090 |
|     pe11                    |     3.070 |
|       DSP0                  |     0.194 |
|       DSP1                  |     0.197 |
|       DSP2                  |     0.225 |
|       DSP3                  |     0.226 |
|       DSP4                  |     0.153 |
|       DSP_Requant           |     0.086 |
|     pe12                    |     2.875 |
|       DSP0                  |     0.194 |
|       DSP1                  |     0.219 |
|       DSP2                  |     0.202 |
|       DSP3                  |     0.183 |
|       DSP4                  |     0.172 |
|       DSP_Requant           |     0.085 |
|     pe13                    |     3.062 |
|       DSP0                  |     0.220 |
|       DSP1                  |     0.215 |
|       DSP2                  |     0.250 |
|       DSP3                  |     0.195 |
|       DSP4                  |     0.189 |
|       DSP_Requant           |     0.102 |
|     pe14                    |     3.097 |
|       DSP0                  |     0.229 |
|       DSP1                  |     0.232 |
|       DSP2                  |     0.227 |
|       DSP3                  |     0.205 |
|       DSP4                  |     0.196 |
|       DSP_Requant           |     0.087 |
|     pe15                    |     3.177 |
|       DSP0                  |     0.205 |
|       DSP1                  |     0.233 |
|       DSP2                  |     0.220 |
|       DSP3                  |     0.228 |
|       DSP4                  |     0.178 |
|       DSP_Requant           |     0.088 |
|     pe2                     |     3.005 |
|       DSP0                  |     0.195 |
|       DSP1                  |     0.208 |
|       DSP2                  |     0.195 |
|       DSP3                  |     0.227 |
|       DSP4                  |     0.175 |
|       DSP_Requant           |     0.073 |
|     pe3                     |     3.076 |
|       DSP0                  |     0.214 |
|       DSP1                  |     0.232 |
|       DSP2                  |     0.191 |
|       DSP3                  |     0.216 |
|       DSP4                  |     0.195 |
|       DSP_Requant           |     0.094 |
|     pe4                     |     2.784 |
|       DSP0                  |     0.201 |
|       DSP1                  |     0.163 |
|       DSP2                  |     0.200 |
|       DSP3                  |     0.234 |
|       DSP4                  |     0.136 |
|       DSP_Requant           |     0.081 |
|     pe5                     |     3.165 |
|       DSP0                  |     0.211 |
|       DSP1                  |     0.214 |
|       DSP2                  |     0.231 |
|       DSP3                  |     0.250 |
|       DSP4                  |     0.174 |
|       DSP_Requant           |     0.099 |
|     pe6                     |     3.169 |
|       DSP0                  |     0.216 |
|       DSP1                  |     0.265 |
|       DSP2                  |     0.239 |
|       DSP3                  |     0.219 |
|       DSP4                  |     0.179 |
|       DSP_Requant           |     0.090 |
|     pe7                     |     3.045 |
|       DSP0                  |     0.203 |
|       DSP1                  |     0.256 |
|       DSP2                  |     0.204 |
|       DSP3                  |     0.261 |
|       DSP4                  |     0.170 |
|       DSP_Requant           |     0.089 |
|     pe8                     |     3.036 |
|       DSP0                  |     0.238 |
|       DSP1                  |     0.187 |
|       DSP2                  |     0.201 |
|       DSP3                  |     0.212 |
|       DSP4                  |     0.166 |
|       DSP_Requant           |     0.092 |
|     pe9                     |     3.277 |
|       DSP0                  |     0.242 |
|       DSP1                  |     0.224 |
|       DSP2                  |     0.209 |
|       DSP3                  |     0.210 |
|       DSP4                  |     0.212 |
|       DSP_Requant           |     0.083 |
|   m_axis_tready_IBUF_inst   |     0.014 |
|   s_axis_tdata_IBUF[0]_inst |     0.009 |
|   s_axis_tdata_IBUF[1]_inst |     0.012 |
|   s_axis_tdata_IBUF[2]_inst |     0.009 |
|   s_axis_tdata_IBUF[3]_inst |     0.010 |
|   s_axis_tdata_IBUF[4]_inst |     0.010 |
|   s_axis_tdata_IBUF[5]_inst |     0.014 |
|   s_axis_tdata_IBUF[6]_inst |     0.010 |
|   s_axis_tdata_IBUF[7]_inst |     0.012 |
|   s_axis_tvalid_IBUF_inst   |     0.011 |
+-----------------------------+-----------+


