// Seed: 241526638
module module_0 (
    input supply1 id_0
);
  wire id_2;
  parameter id_3 = !id_0;
endmodule
module module_1 (
    output tri1 id_0,
    output wor  id_1,
    input  wor  id_2,
    output tri1 id_3
);
  timeunit 1ps;
  assign id_1 = -1;
  module_0 modCall_1 (id_2);
endmodule
module module_2 (
    input tri0 id_0,
    input logic id_1,
    output logic id_2,
    input supply0 id_3,
    input supply1 id_4,
    output logic id_5,
    output logic id_6,
    input tri0 id_7
);
  always_comb begin : LABEL_0
    @* id_2 = id_1;
    id_6 <= -1;
  end
  module_0 modCall_1 (id_7);
  assign modCall_1.id_0 = 0;
  wire id_9, id_10;
  always id_5 <= id_1;
  wire id_11;
endmodule
