#ifndef __SIFIVE_SOC_MAP_
#define __SIFIVE_SOC_MAP_

#define SOC_MMAP_START_RWXA_Debug  0x00000100
#define SOC_MMAP_START_RX_ModeSelect  0x00001000
#define SOC_MMAP_START_RX_MaskROM  0x00010000
#define SOC_MMAP_START_RWXA_E51DTIM  0x01000000
#define SOC_MMAP_START_RWXA_E51Hart0ITIM  0x01800000
#define SOC_MMAP_START_RWXA_U54Hart1ITIM  0x01808000
#define SOC_MMAP_START_RWXA_U54Hart2ITIM  0x01810000
#define SOC_MMAP_START_RWXA_U54Hart3ITIM  0x01818000
#define SOC_MMAP_START_RWXA_U54Hart4ITIM  0x01820000
#define SOC_MMAP_START_RWA_CLINT  0x02000000
#define SOC_MMAP_START_RWA_CacheController  0x02010000
#define SOC_MMAP_START_RWA_MSI  0x02020000
#define SOC_MMAP_START_RWA_DMAController  0x03000000
#define SOC_MMAP_START_RWXA_L2LIM  0x08000000
#define SOC_MMAP_START_RWXCA_L2Zerodevice  0x0A000000
#define SOC_MMAP_START_RWA_PLIC  0x0C000000
#define SOC_MMAP_START_RWA_PRCI  0x10000000
#define SOC_MMAP_START_RWA_UART0  0x10010000
#define SOC_MMAP_START_RWA_UART1  0x10011000
#define SOC_MMAP_START_RWA_PWM0  0x10020000
#define SOC_MMAP_START_RWA_PWM1  0x10021000
#define SOC_MMAP_START_RW_I2C  0x10030000
#define SOC_MMAP_START_RWA_QSPI0  0x10040000
#define SOC_MMAP_START_RWA_QSPI1  0x10041000
#define SOC_MMAP_START_RWA_QSPI2  0x10050000
#define SOC_MMAP_START_RWA_GPIO  0x10060000
#define SOC_MMAP_START_RWA_OTP  0x10070000
#define SOC_MMAP_START_RWA_PinControl  0x10080000
#define SOC_MMAP_START_RWA_EthernetMAC  0x10090000
#define SOC_MMAP_START_RWA_EthernetManagement  0x100A0000
#define SOC_MMAP_START_RWA_DDRControl  0x100B0000
#define SOC_MMAP_START_RWA_DDRManagement  0x100C0000
#define SOC_MMAP_START_RWCA_ErrorDevice  0x18000000
#define SOC_MMAP_START_RXA_QSPI0Flash  0x20000000
#define SOC_MMAP_START_RXA_QSPI1Flash  0x30000000
#define SOC_MMAP_START_RWXA_ChipLink  0x40000000
#define SOC_MMAP_START_RWXCA_ChipLink  0x60000000
#define SOC_MMAP_START_RWXA_DDRMemory  0x80000000
#define SOC_MMAP_START_RWXA_ChipLinkBIG  0x200000000
#define SOC_MMAP_START_RWXCA_ChipLinkBIG  0x3000000000

#define SOC_MMAP_END_RWXA_Debug 0x00000FFF
#define SOC_MMAP_END_RX_ModeSelect 0x00001FFF
#define SOC_MMAP_END_RX_MaskROM 0x00017FFF
#define SOC_MMAP_END_RWXA_E51DTIM 0x01001FFF
#define SOC_MMAP_END_RWXA_E51Hart0ITIM 0x01801FFF
#define SOC_MMAP_END_RWXA_U54Hart1ITIM 0x0180EFFF
#define SOC_MMAP_END_RWXA_U54Hart2ITIM 0x01816FFF
#define SOC_MMAP_END_RWXA_U54Hart3ITIM 0x0181EFFF
#define SOC_MMAP_END_RWXA_U54Hart4ITIM 0x01826FFF
#define SOC_MMAP_END_RWA_CLINT 0x0200FFFF
#define SOC_MMAP_END_RWA_CacheController 0x02010FFF
#define SOC_MMAP_END_RWA_MSI 0x02020FFF
#define SOC_MMAP_END_RWA_DMAController 0x030FFFFF
#define SOC_MMAP_END_RWXA_L2LIM 0x09FFFFFF
#define SOC_MMAP_END_RWXCA_L2Zerodevice 0x0BFFFFFF
#define SOC_MMAP_END_RWA_PLIC 0x0FFFFFFF
#define SOC_MMAP_END_RWA_PRCI 0x10000FFF
#define SOC_MMAP_END_RWA_UART0 0x10010FFF
#define SOC_MMAP_END_RWA_UART1 0x10011FFF
#define SOC_MMAP_END_RWA_PWM0 0x10020FFF
#define SOC_MMAP_END_RWA_PWM1 0x10021FFF
#define SOC_MMAP_END_RW_I2C 0x10030FFF
#define SOC_MMAP_END_RWA_QSPI0 0x10040FFF
#define SOC_MMAP_END_RWA_QSPI1 0x10041FFF
#define SOC_MMAP_END_RWA_QSPI2 0x10050FFF
#define SOC_MMAP_END_RWA_GPIO 0x10060FFF
#define SOC_MMAP_END_RWA_OTP 0x10070FFF
#define SOC_MMAP_END_RWA_PinControl 0x10080FFF
#define SOC_MMAP_END_RWA_EthernetMAC 0x10091FFF
#define SOC_MMAP_END_RWA_EthernetManagement 0x100A0FFF
#define SOC_MMAP_END_RWA_DDRControl 0x100B3FFF
#define SOC_MMAP_END_RWA_DDRManagement 0x100C3FFF
#define SOC_MMAP_END_RWCA_ErrorDevice 0x1FFFFFFF
#define SOC_MMAP_END_RXA_QSPI0Flash 0x2FFFFFFF
#define SOC_MMAP_END_RXA_QSPI1Flash 0x3FFFFFFF
#define SOC_MMAP_END_RWXA_ChipLink 0x5FFFFFFF
#define SOC_MMAP_END_RWXCA_ChipLink 0x7FFFFFFF
#define SOC_MMAP_END_RWXA_DDRMemory 0x1FFFFFFFFF
#define SOC_MMAP_END_RWXA_ChipLinkBIG 0x2FFFFFFFFF
#define SOC_MMAP_END_RWXCA_ChipLinkBIG 0x3FFFFFFFFF

#endif