

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_1u_array_ap_fixed_17_9_5_3_0_7u_config4_s'
================================================================
* Date:           Wed Feb 11 15:57:30 2026

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        cnn_core_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: kintexuplus
* Target device:  xcku5p-ffvb676-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.562 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3075|     3075|  15.375 us|  15.375 us|  3075|  3075|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |     3073|     3073|         5|          3|          1|  1024|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 5
* Pipeline : 1
  Pipeline-0 : II = 3, D = 5, States = { 1 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.65>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 8 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i119 %layer4_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i12 %layer11_out, void @empty_9, i32 0, i32 0, void @empty_10, i32 0, i32 0, void @empty_10, void @empty_10, void @empty_10, i32 0, i32 0, i32 0, i32 0, void @empty_10, void @empty_10, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.42ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln25 = br void %for.body12.i" [firmware/nnet_utils/nnet_conv2d_stream.h:25->firmware/nnet_utils/nnet_conv2d_stream.h:76]   --->   Operation 12 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:25->firmware/nnet_utils/nnet_conv2d_stream.h:76]   --->   Operation 13 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.79ns)   --->   "%icmp_ln25 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [firmware/nnet_utils/nnet_conv2d_stream.h:25->firmware/nnet_utils/nnet_conv2d_stream.h:76]   --->   Operation 14 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.79ns)   --->   "%add_ln25 = add i11 %indvar_flatten_load, i11 1" [firmware/nnet_utils/nnet_conv2d_stream.h:25->firmware/nnet_utils/nnet_conv2d_stream.h:76]   --->   Operation 15 'add' 'add_ln25' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %for.cond.cleanup11.i, void %_ZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi12ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj1EEENS1_IS2_ILi17ELi9ELS3_5ELS4_3ELi0EELj7EEE7config4EEvRN3hls6streamIT_Li0EEERNSB_IT0_Li0EEEPNT1_8weight_tEPNSI_6bias_tE.18.exit" [firmware/nnet_utils/nnet_conv2d_stream.h:25->firmware/nnet_utils/nnet_conv2d_stream.h:76]   --->   Operation 16 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.42ns)   --->   "%store_ln25 = store i11 %add_ln25, i11 %indvar_flatten" [firmware/nnet_utils/nnet_conv2d_stream.h:25->firmware/nnet_utils/nnet_conv2d_stream.h:76]   --->   Operation 17 'store' 'store_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 18 [1/1] (1.75ns)   --->   "%layer11_out_read = read i12 @_ssdm_op_Read.ap_fifo.volatile.i12P0A, i12 %layer11_out" [firmware/nnet_utils/nnet_conv2d_stream.h:34->firmware/nnet_utils/nnet_conv2d_stream.h:76]   --->   Operation 18 'read' 'layer11_out_read' <Predicate = (!icmp_ln25)> <Delay = 1.75> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.75> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 12> <Depth = 1024> <FIFO>
ST_2 : Operation 19 [4/4] (0.00ns)   --->   "%call_ln34 = call void @compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4>, i12 %layer11_out_read, i119 %layer4_out, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4, i32 %sX_1, i32 %pX_1" [firmware/nnet_utils/nnet_conv2d_stream.h:34->firmware/nnet_utils/nnet_conv2d_stream.h:76]   --->   Operation 19 'call' 'call_ln34' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%ret_ln82 = ret" [firmware/nnet_utils/nnet_conv2d_stream.h:82]   --->   Operation 27 'ret' 'ret_ln82' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [3/4] (0.00ns)   --->   "%call_ln34 = call void @compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4>, i12 %layer11_out_read, i119 %layer4_out, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4, i32 %sX_1, i32 %pX_1" [firmware/nnet_utils/nnet_conv2d_stream.h:34->firmware/nnet_utils/nnet_conv2d_stream.h:76]   --->   Operation 20 'call' 'call_ln34' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 21 [2/4] (0.00ns)   --->   "%call_ln34 = call void @compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4>, i12 %layer11_out_read, i119 %layer4_out, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4, i32 %sX_1, i32 %pX_1" [firmware/nnet_utils/nnet_conv2d_stream.h:34->firmware/nnet_utils/nnet_conv2d_stream.h:76]   --->   Operation 21 'call' 'call_ln34' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 22 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 22 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln29 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [firmware/nnet_utils/nnet_conv2d_stream.h:29->firmware/nnet_utils/nnet_conv2d_stream.h:76]   --->   Operation 24 'specpipeline' 'specpipeline_ln29' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 25 [1/4] (0.00ns)   --->   "%call_ln34 = call void @compute_output_buffer_1d<array,array<ap_fixed<17,9,5,3,0>,7u>,config4>, i12 %layer11_out_read, i119 %layer4_out, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_3, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_2, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_1, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data, i12 %void_compute_output_buffer_1d_array_const_stream_weight_t_bias_t_kernel_data_4, i32 %sX_1, i32 %pX_1" [firmware/nnet_utils/nnet_conv2d_stream.h:34->firmware/nnet_utils/nnet_conv2d_stream.h:76]   --->   Operation 25 'call' 'call_ln34' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln27 = br void %for.body12.i" [firmware/nnet_utils/nnet_conv2d_stream.h:27->firmware/nnet_utils/nnet_conv2d_stream.h:76]   --->   Operation 26 'br' 'br_ln27' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 1.652ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [13]  (0.427 ns)
	'load' operation 11 bit ('indvar_flatten_load', firmware/nnet_utils/nnet_conv2d_stream.h:25->firmware/nnet_utils/nnet_conv2d_stream.h:76) on local variable 'indvar_flatten' [16]  (0.000 ns)
	'add' operation 11 bit ('add_ln25', firmware/nnet_utils/nnet_conv2d_stream.h:25->firmware/nnet_utils/nnet_conv2d_stream.h:76) [18]  (0.798 ns)
	'store' operation 0 bit ('store_ln25', firmware/nnet_utils/nnet_conv2d_stream.h:25->firmware/nnet_utils/nnet_conv2d_stream.h:76) of variable 'add_ln25', firmware/nnet_utils/nnet_conv2d_stream.h:25->firmware/nnet_utils/nnet_conv2d_stream.h:76 on local variable 'indvar_flatten' [26]  (0.427 ns)

 <State 2>: 1.750ns
The critical path consists of the following:
	fifo read operation ('layer11_out_read', firmware/nnet_utils/nnet_conv2d_stream.h:34->firmware/nnet_utils/nnet_conv2d_stream.h:76) on port 'layer11_out' (firmware/nnet_utils/nnet_conv2d_stream.h:34->firmware/nnet_utils/nnet_conv2d_stream.h:76) [24]  (1.750 ns)

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
