<<<<<<< HEAD
\contentsline {figure}{\numberline {1}{\ignorespaces List of common impedances (Dorf, R, Svoboda, J, 2014)\relax }}{7}
\contentsline {figure}{\numberline {2}{\ignorespaces Blackbox\relax }}{11}
\contentsline {figure}{\numberline {3}{\ignorespaces Designed\relax }}{11}
\contentsline {figure}{\numberline {4}{\ignorespaces Combined\relax }}{12}
=======
\contentsline {figure}{\numberline {1}{\ignorespaces Blackbox\relax }}{10}
\contentsline {figure}{\numberline {2}{\ignorespaces Designed\relax }}{10}
\contentsline {figure}{\numberline {3}{\ignorespaces Combined\relax }}{11}
\contentsline {figure}{\numberline {4}{\ignorespaces Circuit schematic\relax }}{12}
>>>>>>> origin/master
