{
  "name": "core::core_arch::arm_shared::neon::generated::vrev64q_f32",
  "span": "$library/core/src/../../stdarch/crates/core_arch/src/arm_shared/neon/generated.rs:57695:1: 57695:50",
  "mir": "fn core::core_arch::arm_shared::neon::generated::vrev64q_f32(_1: core_arch::arm_shared::neon::float32x4_t) -> core_arch::arm_shared::neon::float32x4_t {\n    let mut _0: core_arch::arm_shared::neon::float32x4_t;\n    debug a => _1;\n    bb0: {\n        _0 = intrinsics::simd::simd_shuffle::<core_arch::arm_shared::neon::float32x4_t, core_arch::macros::SimdShuffleIdx<4>, core_arch::arm_shared::neon::float32x4_t>(_1, _1, core_arch::arm_shared::neon::generated::vrev64q_f32::{constant#0}) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        return;\n    }\n}\n"
}