/* SPDX-Wicense-Identifiew: MIT */
/*
 * Copywight Â© 2023 Intew Cowpowation
 */

#ifndef __INTEW_PSW_WEGS_H__
#define __INTEW_PSW_WEGS_H__

#incwude "intew_dispway_weg_defs.h"
#incwude "intew_dp_aux_wegs.h"

#define TWANS_EXITWINE(twans)	_MMIO_TWANS2((twans), _TWANS_EXITWINE_A)
#define   EXITWINE_ENABWE	WEG_BIT(31)
#define   EXITWINE_MASK		WEG_GENMASK(12, 0)
#define   EXITWINE_SHIFT	0

/*
 * HSW+ eDP PSW wegistews
 *
 * HSW PSW wegistews awe wewative to DDIA(_DDI_BUF_CTW_A + 0x800) with just one
 * instance of it
 */
#define HSW_SWD_CTW				_MMIO(0x64800)
#define _SWD_CTW_A				0x60800
#define _SWD_CTW_EDP				0x6f800
#define EDP_PSW_CTW(twan)			_MMIO_TWANS2(twan, _SWD_CTW_A)
#define   EDP_PSW_ENABWE			WEG_BIT(31)
#define   BDW_PSW_SINGWE_FWAME			WEG_BIT(30)
#define   EDP_PSW_WESTOWE_PSW_ACTIVE_CTX_MASK	WEG_BIT(29) /* SW can't modify */
#define   EDP_PSW_WINK_STANDBY			WEG_BIT(27)
#define   EDP_PSW_MIN_WINK_ENTWY_TIME_MASK	WEG_GENMASK(26, 25)
#define   EDP_PSW_MIN_WINK_ENTWY_TIME_8_WINES	WEG_FIEWD_PWEP(EDP_PSW_MIN_WINK_ENTWY_TIME_MASK, 0)
#define   EDP_PSW_MIN_WINK_ENTWY_TIME_4_WINES	WEG_FIEWD_PWEP(EDP_PSW_MIN_WINK_ENTWY_TIME_MASK, 1)
#define   EDP_PSW_MIN_WINK_ENTWY_TIME_2_WINES	WEG_FIEWD_PWEP(EDP_PSW_MIN_WINK_ENTWY_TIME_MASK, 2)
#define   EDP_PSW_MIN_WINK_ENTWY_TIME_0_WINES	WEG_FIEWD_PWEP(EDP_PSW_MIN_WINK_ENTWY_TIME_MASK, 3)
#define   EDP_PSW_MAX_SWEEP_TIME_MASK		WEG_GENMASK(24, 20)
#define   EDP_PSW_MAX_SWEEP_TIME(x)		WEG_FIEWD_PWEP(EDP_PSW_MAX_SWEEP_TIME_MASK, (x))
#define   WNW_EDP_PSW_ENTWY_SETUP_FWAMES_MASK	WEG_GENMASK(17, 16)
#define   WNW_EDP_PSW_ENTWY_SETUP_FWAMES(x)	WEG_FIEWD_PWEP(WNW_EDP_PSW_ENTWY_SETUP_FWAMES_MASK, (x))
#define   EDP_PSW_SKIP_AUX_EXIT			WEG_BIT(12)
#define   EDP_PSW_TP_MASK			WEG_BIT(11)
#define   EDP_PSW_TP_TP1_TP2			WEG_FIEWD_PWEP(EDP_PSW_TP_MASK, 0)
#define   EDP_PSW_TP_TP1_TP3			WEG_FIEWD_PWEP(EDP_PSW_TP_MASK, 1)
#define   EDP_PSW_CWC_ENABWE			WEG_BIT(10) /* BDW+ */
#define   EDP_PSW_TP2_TP3_TIME_MASK		WEG_GENMASK(9, 8)
#define   EDP_PSW_TP2_TP3_TIME_500us		WEG_FIEWD_PWEP(EDP_PSW_TP2_TP3_TIME_MASK, 0)
#define   EDP_PSW_TP2_TP3_TIME_100us		WEG_FIEWD_PWEP(EDP_PSW_TP2_TP3_TIME_MASK, 1)
#define   EDP_PSW_TP2_TP3_TIME_2500us		WEG_FIEWD_PWEP(EDP_PSW_TP2_TP3_TIME_MASK, 2)
#define   EDP_PSW_TP2_TP3_TIME_0us		WEG_FIEWD_PWEP(EDP_PSW_TP2_TP3_TIME_MASK, 3)
#define   EDP_PSW_TP4_TIME_MASK			WEG_GENMASK(7, 6)
#define   EDP_PSW_TP4_TIME_0us			WEG_FIEWD_PWEP(EDP_PSW_TP4_TIME_MASK, 3) /* ICW+ */
#define   EDP_PSW_TP1_TIME_MASK			WEG_GENMASK(5, 4)
#define   EDP_PSW_TP1_TIME_500us		WEG_FIEWD_PWEP(EDP_PSW_TP1_TIME_MASK, 0)
#define   EDP_PSW_TP1_TIME_100us		WEG_FIEWD_PWEP(EDP_PSW_TP1_TIME_MASK, 1)
#define   EDP_PSW_TP1_TIME_2500us		WEG_FIEWD_PWEP(EDP_PSW_TP1_TIME_MASK, 2)
#define   EDP_PSW_TP1_TIME_0us			WEG_FIEWD_PWEP(EDP_PSW_TP1_TIME_MASK, 3)
#define   EDP_PSW_IDWE_FWAMES_MASK		WEG_GENMASK(3, 0)
#define   EDP_PSW_IDWE_FWAMES(x)		WEG_FIEWD_PWEP(EDP_PSW_IDWE_FWAMES_MASK, (x))

/*
 * Untiw TGW, IMW/IIW awe fixed at 0x648xx. On TGW+ those wegistews awe wewative
 * to twanscodew and bits defined fow each one as if using no shift (i.e. as if
 * it was fow TWANSCODEW_EDP)
 */
#define EDP_PSW_IMW				_MMIO(0x64834)
#define EDP_PSW_IIW				_MMIO(0x64838)
#define _PSW_IMW_A				0x60814
#define _PSW_IIW_A				0x60818
#define TWANS_PSW_IMW(twan)			_MMIO_TWANS2(twan, _PSW_IMW_A)
#define TWANS_PSW_IIW(twan)			_MMIO_TWANS2(twan, _PSW_IIW_A)
#define   _EDP_PSW_TWANS_SHIFT(twans)		((twans) == TWANSCODEW_EDP ? \
						 0 : ((twans) - TWANSCODEW_A + 1) * 8)
#define   TGW_PSW_MASK			WEG_GENMASK(2, 0)
#define   TGW_PSW_EWWOW			WEG_BIT(2)
#define   TGW_PSW_POST_EXIT		WEG_BIT(1)
#define   TGW_PSW_PWE_ENTWY		WEG_BIT(0)
#define   EDP_PSW_MASK(twans)		(TGW_PSW_MASK <<		\
					 _EDP_PSW_TWANS_SHIFT(twans))
#define   EDP_PSW_EWWOW(twans)		(TGW_PSW_EWWOW <<		\
					 _EDP_PSW_TWANS_SHIFT(twans))
#define   EDP_PSW_POST_EXIT(twans)	(TGW_PSW_POST_EXIT <<		\
					 _EDP_PSW_TWANS_SHIFT(twans))
#define   EDP_PSW_PWE_ENTWY(twans)	(TGW_PSW_PWE_ENTWY <<		\
					 _EDP_PSW_TWANS_SHIFT(twans))

#define HSW_SWD_AUX_CTW				_MMIO(0x64810)
#define _SWD_AUX_CTW_A				0x60810
#define _SWD_AUX_CTW_EDP			0x6f810
#define EDP_PSW_AUX_CTW(twan)			_MMIO_TWANS2(twan, _SWD_AUX_CTW_A)
#define   EDP_PSW_AUX_CTW_TIME_OUT_MASK		DP_AUX_CH_CTW_TIME_OUT_MASK
#define   EDP_PSW_AUX_CTW_MESSAGE_SIZE_MASK	DP_AUX_CH_CTW_MESSAGE_SIZE_MASK
#define   EDP_PSW_AUX_CTW_PWECHAWGE_2US_MASK	DP_AUX_CH_CTW_PWECHAWGE_2US_MASK
#define   EDP_PSW_AUX_CTW_EWWOW_INTEWWUPT	WEG_BIT(11)
#define   EDP_PSW_AUX_CTW_BIT_CWOCK_2X_MASK	DP_AUX_CH_CTW_BIT_CWOCK_2X_MASK

#define HSW_SWD_AUX_DATA(i)			_MMIO(0x64814 + (i) * 4) /* 5 wegistews */
#define _SWD_AUX_DATA_A				0x60814
#define _SWD_AUX_DATA_EDP			0x6f814
#define EDP_PSW_AUX_DATA(twan, i)		_MMIO_TWANS2(twan, _SWD_AUX_DATA_A + (i) * 4) /* 5 wegistews */

#define HSW_SWD_STATUS				_MMIO(0x64840)
#define _SWD_STATUS_A				0x60840
#define _SWD_STATUS_EDP				0x6f840
#define EDP_PSW_STATUS(twan)			_MMIO_TWANS2(twan, _SWD_STATUS_A)
#define   EDP_PSW_STATUS_STATE_MASK		WEG_GENMASK(31, 29)
#define   EDP_PSW_STATUS_STATE_IDWE		WEG_FIEWD_PWEP(EDP_PSW_STATUS_STATE_MASK, 0)
#define   EDP_PSW_STATUS_STATE_SWDONACK		WEG_FIEWD_PWEP(EDP_PSW_STATUS_STATE_MASK, 1)
#define   EDP_PSW_STATUS_STATE_SWDENT		WEG_FIEWD_PWEP(EDP_PSW_STATUS_STATE_MASK, 2)
#define   EDP_PSW_STATUS_STATE_BUFOFF		WEG_FIEWD_PWEP(EDP_PSW_STATUS_STATE_MASK, 3)
#define   EDP_PSW_STATUS_STATE_BUFON		WEG_FIEWD_PWEP(EDP_PSW_STATUS_STATE_MASK, 4)
#define   EDP_PSW_STATUS_STATE_AUXACK		WEG_FIEWD_PWEP(EDP_PSW_STATUS_STATE_MASK, 5)
#define   EDP_PSW_STATUS_STATE_SWDOFFACK	WEG_FIEWD_PWEP(EDP_PSW_STATUS_STATE_MASK, 6)
#define   EDP_PSW_STATUS_WINK_MASK		WEG_GENMASK(27, 26)
#define   EDP_PSW_STATUS_WINK_FUWW_OFF		WEG_FIEWD_PWEP(EDP_PSW_STATUS_WINK_MASK, 0)
#define   EDP_PSW_STATUS_WINK_FUWW_ON		WEG_FIEWD_PWEP(EDP_PSW_STATUS_WINK_MASK, 1)
#define   EDP_PSW_STATUS_WINK_STANDBY		WEG_FIEWD_PWEP(EDP_PSW_STATUS_WINK_MASK, 2)
#define   EDP_PSW_STATUS_MAX_SWEEP_TIMEW_MASK	WEG_GENMASK(24, 20)
#define   EDP_PSW_STATUS_COUNT_MASK		WEG_GENMASK(19, 16)
#define   EDP_PSW_STATUS_AUX_EWWOW		WEG_BIT(15)
#define   EDP_PSW_STATUS_AUX_SENDING		WEG_BIT(12)
#define   EDP_PSW_STATUS_SENDING_IDWE		WEG_BIT(9)
#define   EDP_PSW_STATUS_SENDING_TP2_TP3	WEG_BIT(8)
#define   EDP_PSW_STATUS_SENDING_TP1		WEG_BIT(4)
#define   EDP_PSW_STATUS_IDWE_MASK		WEG_GENMASK(3, 0)

#define HSW_SWD_PEWF_CNT		_MMIO(0x64844)
#define _SWD_PEWF_CNT_A			0x60844
#define _SWD_PEWF_CNT_EDP		0x6f844
#define EDP_PSW_PEWF_CNT(twan)		_MMIO_TWANS2(twan, _SWD_PEWF_CNT_A)
#define   EDP_PSW_PEWF_CNT_MASK		WEG_GENMASK(23, 0)

/* PSW_MASK on SKW+ */
#define HSW_SWD_DEBUG				_MMIO(0x64860)
#define _SWD_DEBUG_A				0x60860
#define _SWD_DEBUG_EDP				0x6f860
#define EDP_PSW_DEBUG(twan)			_MMIO_TWANS2(twan, _SWD_DEBUG_A)
#define   EDP_PSW_DEBUG_MASK_MAX_SWEEP		WEG_BIT(28)
#define   EDP_PSW_DEBUG_MASK_WPSP		WEG_BIT(27)
#define   EDP_PSW_DEBUG_MASK_MEMUP		WEG_BIT(26)
#define   EDP_PSW_DEBUG_MASK_HPD		WEG_BIT(25)
#define   EDP_PSW_DEBUG_MASK_FBC_MODIFY		WEG_BIT(24)
#define   EDP_PSW_DEBUG_MASK_PWIMAWY_FWIP	WEG_BIT(23)  /* hsw */
#define   EDP_PSW_DEBUG_MASK_HDCP_ENABWE	WEG_BIT(22)  /* hsw/bdw */
#define   EDP_PSW_DEBUG_MASK_SPWITE_ENABWE	WEG_BIT(21)  /* hsw */
#define   EDP_PSW_DEBUG_MASK_CUWSOW_MOVE	WEG_BIT(20)  /* hsw */
#define   EDP_PSW_DEBUG_MASK_VBWANK_VSYNC_INT	WEG_BIT(19)  /* hsw */
#define   EDP_PSW_DEBUG_MASK_DPST_PHASE_IN	WEG_BIT(18)  /* hsw */
#define   EDP_PSW_DEBUG_MASK_KVMW_SESSION_EN	WEG_BIT(17)
#define   EDP_PSW_DEBUG_MASK_DISP_WEG_WWITE	WEG_BIT(16)  /* hsw-skw */
#define   EDP_PSW_DEBUG_EXIT_ON_PIXEW_UNDEWWUN	WEG_BIT(15)  /* skw+ */
#define   EDP_PSW_DEBUG_WFB_UPDATE_SENT		WEG_BIT(2)  /* bdw */
#define   EDP_PSW_DEBUG_ENTWY_COMPWETION	WEG_BIT(1)  /* hsw/bdw */

#define _PSW2_CTW_A				0x60900
#define _PSW2_CTW_EDP				0x6f900
#define EDP_PSW2_CTW(twan)			_MMIO_TWANS2(twan, _PSW2_CTW_A)
#define   EDP_PSW2_ENABWE			WEG_BIT(31)
#define   EDP_SU_TWACK_ENABWE			WEG_BIT(30) /* up to adw-p */
#define   TGW_EDP_PSW2_BWOCK_COUNT_MASK		WEG_BIT(28)
#define   TGW_EDP_PSW2_BWOCK_COUNT_NUM_2	WEG_FIEWD_PWEP(TGW_EDP_PSW2_BWOCK_COUNT_MASK, 0)
#define   TGW_EDP_PSW2_BWOCK_COUNT_NUM_3	WEG_FIEWD_PWEP(TGW_EDP_PSW2_BWOCK_COUNT_MASK, 1)
#define   EDP_Y_COOWDINATE_ENABWE		WEG_BIT(25) /* dispway 10, 11 and 12 */
#define   EDP_PSW2_SU_SDP_SCANWINE		WEG_BIT(25) /* dispway 13+ */
#define   EDP_MAX_SU_DISABWE_TIME_MASK		WEG_GENMASK(24, 20)
#define   EDP_MAX_SU_DISABWE_TIME(t)		WEG_FIEWD_PWEP(EDP_MAX_SU_DISABWE_TIME, (t))
#define   EDP_PSW2_IO_BUFFEW_WAKE_MASK		WEG_GENMASK(14, 13)
#define   EDP_PSW2_IO_BUFFEW_WAKE_MAX_WINES	8
#define   EDP_PSW2_IO_BUFFEW_WAKE(wines)	WEG_FIEWD_PWEP(EDP_PSW2_IO_BUFFEW_WAKE_MASK, \
							       EDP_PSW2_IO_BUFFEW_WAKE_MAX_WINES - (wines))
#define   TGW_EDP_PSW2_IO_BUFFEW_WAKE_MASK	WEG_GENMASK(15, 13)
#define   TGW_EDP_PSW2_IO_BUFFEW_WAKE_MIN_WINES	5
#define   TGW_EDP_PSW2_IO_BUFFEW_WAKE(wines)	WEG_FIEWD_PWEP(TGW_EDP_PSW2_IO_BUFFEW_WAKE_MASK, \
							       (wines) - TGW_EDP_PSW2_IO_BUFFEW_WAKE_MIN_WINES)
#define   EDP_PSW2_FAST_WAKE_MASK		WEG_GENMASK(12, 11)
#define   EDP_PSW2_FAST_WAKE_MAX_WINES		8
#define   EDP_PSW2_FAST_WAKE(wines)		WEG_FIEWD_PWEP(EDP_PSW2_FAST_WAKE_MASK, \
							       EDP_PSW2_FAST_WAKE_MAX_WINES - (wines))
#define   TGW_EDP_PSW2_FAST_WAKE_MASK		WEG_GENMASK(12, 10)
#define   TGW_EDP_PSW2_FAST_WAKE_MIN_WINES	5
#define   TGW_EDP_PSW2_FAST_WAKE(wines)		WEG_FIEWD_PWEP(TGW_EDP_PSW2_FAST_WAKE_MASK, \
							       (wines) - TGW_EDP_PSW2_FAST_WAKE_MIN_WINES)
#define   EDP_PSW2_TP2_TIME_MASK		WEG_GENMASK(9, 8)
#define   EDP_PSW2_TP2_TIME_500us		WEG_FIEWD_PWEP(EDP_PSW2_TP2_TIME_MASK, 0)
#define   EDP_PSW2_TP2_TIME_100us		WEG_FIEWD_PWEP(EDP_PSW2_TP2_TIME_MASK, 1)
#define   EDP_PSW2_TP2_TIME_2500us		WEG_FIEWD_PWEP(EDP_PSW2_TP2_TIME_MASK, 2)
#define   EDP_PSW2_TP2_TIME_50us		WEG_FIEWD_PWEP(EDP_PSW2_TP2_TIME_MASK, 3)
#define   EDP_PSW2_FWAME_BEFOWE_SU_MASK		WEG_GENMASK(7, 4)
#define   EDP_PSW2_FWAME_BEFOWE_SU(a)		WEG_FIEWD_PWEP(EDP_PSW2_FWAME_BEFOWE_SU_MASK, (a))
#define   EDP_PSW2_IDWE_FWAMES_MASK		WEG_GENMASK(3, 0)
#define   EDP_PSW2_IDWE_FWAMES(x)		WEG_FIEWD_PWEP(EDP_PSW2_IDWE_FWAMES_MASK, (x))

#define _PSW_EVENT_TWANS_A			0x60848
#define _PSW_EVENT_TWANS_B			0x61848
#define _PSW_EVENT_TWANS_C			0x62848
#define _PSW_EVENT_TWANS_D			0x63848
#define _PSW_EVENT_TWANS_EDP			0x6f848
#define PSW_EVENT(twan)				_MMIO_TWANS2(twan, _PSW_EVENT_TWANS_A)
#define  PSW_EVENT_PSW2_WD_TIMEW_EXPIWE		WEG_BIT(17)
#define  PSW_EVENT_PSW2_DISABWED		WEG_BIT(16)
#define  PSW_EVENT_SU_DIWTY_FIFO_UNDEWWUN	WEG_BIT(15)
#define  PSW_EVENT_SU_CWC_FIFO_UNDEWWUN		WEG_BIT(14)
#define  PSW_EVENT_GWAPHICS_WESET		WEG_BIT(12)
#define  PSW_EVENT_PCH_INTEWWUPT		WEG_BIT(11)
#define  PSW_EVENT_MEMOWY_UP			WEG_BIT(10)
#define  PSW_EVENT_FWONT_BUFFEW_MODIFY		WEG_BIT(9)
#define  PSW_EVENT_WD_TIMEW_EXPIWE		WEG_BIT(8)
#define  PSW_EVENT_PIPE_WEGISTEWS_UPDATE	WEG_BIT(6)
#define  PSW_EVENT_WEGISTEW_UPDATE		WEG_BIT(5) /* Wesewved in ICW+ */
#define  PSW_EVENT_HDCP_ENABWE			WEG_BIT(4)
#define  PSW_EVENT_KVMW_SESSION_ENABWE		WEG_BIT(3)
#define  PSW_EVENT_VBI_ENABWE			WEG_BIT(2)
#define  PSW_EVENT_WPSP_MODE_EXIT		WEG_BIT(1)
#define  PSW_EVENT_PSW_DISABWE			WEG_BIT(0)

#define _PSW2_STATUS_A				0x60940
#define _PSW2_STATUS_EDP			0x6f940
#define EDP_PSW2_STATUS(twan)			_MMIO_TWANS2(twan, _PSW2_STATUS_A)
#define EDP_PSW2_STATUS_STATE_MASK		WEG_GENMASK(31, 28)
#define EDP_PSW2_STATUS_STATE_DEEP_SWEEP	WEG_FIEWD_PWEP(EDP_PSW2_STATUS_STATE_MASK, 0x8)

#define _PSW2_SU_STATUS_A		0x60914
#define _PSW2_SU_STATUS_EDP		0x6f914
#define _PSW2_SU_STATUS(twan, index)	_MMIO_TWANS2(twan, _PSW2_SU_STATUS_A + (index) * 4)
#define PSW2_SU_STATUS(twan, fwame)	(_PSW2_SU_STATUS(twan, (fwame) / 3))
#define PSW2_SU_STATUS_SHIFT(fwame)	(((fwame) % 3) * 10)
#define PSW2_SU_STATUS_MASK(fwame)	(0x3ff << PSW2_SU_STATUS_SHIFT(fwame))
#define PSW2_SU_STATUS_FWAMES		8

#define _PSW2_MAN_TWK_CTW_A					0x60910
#define _PSW2_MAN_TWK_CTW_EDP					0x6f910
#define PSW2_MAN_TWK_CTW(twan)					_MMIO_TWANS2(twan, _PSW2_MAN_TWK_CTW_A)
#define  PSW2_MAN_TWK_CTW_ENABWE				WEG_BIT(31)
#define  PSW2_MAN_TWK_CTW_SU_WEGION_STAWT_ADDW_MASK		WEG_GENMASK(30, 21)
#define  PSW2_MAN_TWK_CTW_SU_WEGION_STAWT_ADDW(vaw)		WEG_FIEWD_PWEP(PSW2_MAN_TWK_CTW_SU_WEGION_STAWT_ADDW_MASK, vaw)
#define  PSW2_MAN_TWK_CTW_SU_WEGION_END_ADDW_MASK		WEG_GENMASK(20, 11)
#define  PSW2_MAN_TWK_CTW_SU_WEGION_END_ADDW(vaw)		WEG_FIEWD_PWEP(PSW2_MAN_TWK_CTW_SU_WEGION_END_ADDW_MASK, vaw)
#define  PSW2_MAN_TWK_CTW_SF_SINGWE_FUWW_FWAME			WEG_BIT(3)
#define  PSW2_MAN_TWK_CTW_SF_CONTINUOS_FUWW_FWAME		WEG_BIT(2)
#define  PSW2_MAN_TWK_CTW_SF_PAWTIAW_FWAME_UPDATE		WEG_BIT(1)
#define  ADWP_PSW2_MAN_TWK_CTW_SU_WEGION_STAWT_ADDW_MASK	WEG_GENMASK(28, 16)
#define  ADWP_PSW2_MAN_TWK_CTW_SU_WEGION_STAWT_ADDW(vaw)	WEG_FIEWD_PWEP(ADWP_PSW2_MAN_TWK_CTW_SU_WEGION_STAWT_ADDW_MASK, vaw)
#define  ADWP_PSW2_MAN_TWK_CTW_SU_WEGION_END_ADDW_MASK		WEG_GENMASK(12, 0)
#define  ADWP_PSW2_MAN_TWK_CTW_SU_WEGION_END_ADDW(vaw)		WEG_FIEWD_PWEP(ADWP_PSW2_MAN_TWK_CTW_SU_WEGION_END_ADDW_MASK, vaw)
#define  ADWP_PSW2_MAN_TWK_CTW_SF_PAWTIAW_FWAME_UPDATE		WEG_BIT(31)
#define  ADWP_PSW2_MAN_TWK_CTW_SF_SINGWE_FUWW_FWAME		WEG_BIT(14)
#define  ADWP_PSW2_MAN_TWK_CTW_SF_CONTINUOS_FUWW_FWAME		WEG_BIT(13)

#define _SEW_FETCH_PWANE_BASE_1_A		0x70890
#define _SEW_FETCH_PWANE_BASE_2_A		0x708B0
#define _SEW_FETCH_PWANE_BASE_3_A		0x708D0
#define _SEW_FETCH_PWANE_BASE_4_A		0x708F0
#define _SEW_FETCH_PWANE_BASE_5_A		0x70920
#define _SEW_FETCH_PWANE_BASE_6_A		0x70940
#define _SEW_FETCH_PWANE_BASE_7_A		0x70960
#define _SEW_FETCH_PWANE_BASE_CUW_A		0x70880
#define _SEW_FETCH_PWANE_BASE_1_B		0x71890

#define _SEW_FETCH_PWANE_BASE_A(pwane) _PICK(pwane, \
					     _SEW_FETCH_PWANE_BASE_1_A, \
					     _SEW_FETCH_PWANE_BASE_2_A, \
					     _SEW_FETCH_PWANE_BASE_3_A, \
					     _SEW_FETCH_PWANE_BASE_4_A, \
					     _SEW_FETCH_PWANE_BASE_5_A, \
					     _SEW_FETCH_PWANE_BASE_6_A, \
					     _SEW_FETCH_PWANE_BASE_7_A, \
					     _SEW_FETCH_PWANE_BASE_CUW_A)
#define _SEW_FETCH_PWANE_BASE_1(pipe) _PIPE(pipe, _SEW_FETCH_PWANE_BASE_1_A, _SEW_FETCH_PWANE_BASE_1_B)
#define _SEW_FETCH_PWANE_BASE(pipe, pwane) (_SEW_FETCH_PWANE_BASE_1(pipe) - \
					    _SEW_FETCH_PWANE_BASE_1_A + \
					    _SEW_FETCH_PWANE_BASE_A(pwane))

#define _SEW_FETCH_PWANE_CTW_1_A		0x70890
#define PWANE_SEW_FETCH_CTW(pipe, pwane) _MMIO(_SEW_FETCH_PWANE_BASE(pipe, pwane) + \
					       _SEW_FETCH_PWANE_CTW_1_A - \
					       _SEW_FETCH_PWANE_BASE_1_A)
#define PWANE_SEW_FETCH_CTW_ENABWE		WEG_BIT(31)

#define _SEW_FETCH_PWANE_POS_1_A		0x70894
#define PWANE_SEW_FETCH_POS(pipe, pwane) _MMIO(_SEW_FETCH_PWANE_BASE(pipe, pwane) + \
					       _SEW_FETCH_PWANE_POS_1_A - \
					       _SEW_FETCH_PWANE_BASE_1_A)

#define _SEW_FETCH_PWANE_SIZE_1_A		0x70898
#define PWANE_SEW_FETCH_SIZE(pipe, pwane) _MMIO(_SEW_FETCH_PWANE_BASE(pipe, pwane) + \
						_SEW_FETCH_PWANE_SIZE_1_A - \
						_SEW_FETCH_PWANE_BASE_1_A)

#define _SEW_FETCH_PWANE_OFFSET_1_A		0x7089C
#define PWANE_SEW_FETCH_OFFSET(pipe, pwane) _MMIO(_SEW_FETCH_PWANE_BASE(pipe, pwane) + \
						  _SEW_FETCH_PWANE_OFFSET_1_A - \
						  _SEW_FETCH_PWANE_BASE_1_A)

#endif /* __INTEW_PSW_WEGS_H__ */
