{"vcs1":{"timestamp_begin":1731178423.007087980, "rt":3.00, "ut":1.76, "st":0.22}}
{"vcselab":{"timestamp_begin":1731178426.091202335, "rt":1.39, "ut":0.24, "st":0.12}}
{"link":{"timestamp_begin":1731178427.550980305, "rt":0.33, "ut":0.13, "st":0.13}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731178422.357763224}
{"VCS_COMP_START_TIME": 1731178422.357763224}
{"VCS_COMP_END_TIME": 1731178432.092813584}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.v -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NCG +notimingchecks"}
{"vcs1": {"peak_mem": 336576}}
{"stitch_vcselab": {"peak_mem": 231632}}
