// Seed: 1302558821
module module_0;
  logic [7:0] id_1;
  assign id_1 = id_1;
  module_2 modCall_1 ();
  tri1 id_2;
  assign id_1[1] = 1'h0 + id_2;
  assign module_1.id_2 = 0;
  if (id_2) wire id_3;
endmodule
module module_1 (
    input  wor   id_0,
    output tri   id_1,
    output tri1  id_2,
    input  tri1  id_3,
    input  tri0  id_4,
    output uwire id_5
);
  wire id_7;
  module_0 modCall_1 ();
endmodule
module module_2;
  assign id_1 = id_1;
endmodule
module module_3 (
    input supply0 id_0,
    input tri1 id_1,
    input wor id_2
    , id_12,
    output supply0 id_3,
    input tri0 id_4,
    input tri1 id_5,
    output wor id_6,
    input supply1 id_7,
    output wor id_8,
    input wire id_9,
    output uwire id_10
);
  assign id_8 = {1'h0, 1};
  initial id_12 = ~id_2;
  assign id_12 = id_1;
  module_2 modCall_1 ();
  supply0 id_13;
  assign id_12 = id_13;
  tri1 id_14, id_15 = id_4;
  always @(1 or posedge 1) $display(1);
endmodule
