<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>XeTLA: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">XeTLA<span id="projectnumber">&#160;v0.3.5</span>
   </div>
   <div id="projectbrief">IntelÂ® Xe Templates for Linear Algebra - API Definition Document</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt; Member List</div></div>
</div><!--header-->
<div class="contents">

<p>This is the complete list of members for <a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a>, including all inherited members.</p>
<table class="directory">
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a4291ad3971ce598d2eb8ad8c5e47564a">bgm_perf_tuning_knob</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8eab2deb6fb14d2f00511b1fa24f11">call</a>(xetla_exec_item&lt; 3 &gt; &amp;ei, arguments_t *args)</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">inline</span><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a128515fc205235aa41ed06d7ff49b09d">compute_policy_out</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a56aa3c0e1499ac39128c610875aa286f">compute_policy_QKT</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1cb50242539be28321fd65883afc84b8">dtype_acc</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a539d9deb9fb20db3cebd64bfef3596d7">dtype_bin</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a86ad336a5d63e00f45b1a21b1642b02c">dtype_bot</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8e9d329edb4884f09ed59d06419ac21f">dtype_sfx</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac175c743f49194c69ae8f0cfd152b643">gemm_arguments_128x128</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#affde010ba567214447784ab4a3fd5fb8">gemm_arguments_128x256</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac9fe60cb2092761780f011477f402b2c">gemm_arguments_128x64</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae196279b06dd5ceda1eea8353153448b">gemm_arguments_16x2048</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aed742469dab78ba3ebd4ad1cb06b1e0a">gemm_arguments_32x1024</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac526accc5d45414ac2235ce6877ef02e">gemm_arguments_64x384</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a60ffa4e21c737ff58b9e7210f1d32c4d">gemm_arguments_64x512</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a613220bd133eb69c4e54d3be2b5954ab">gemm_mem_layout_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae65dbbdc34e8d48a5dab6254ae48c272">gemm_mem_layout_out_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a25b6bd6dbd3cfdb734416af50c0c9c39">gemm_mem_layout_QKT_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af090d8118d93e2df2d508a0318c15525">gemm_mem_space_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ad53a6d1f031c4231fe9693dbcbdfaa71">gemm_mem_space_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a20acb5ea566aa3451696a55a2d8a2414">gemm_op_128x128_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aee2cf4c8b4bec606b0b5359f90751971">gemm_op_128x256_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a619b96a0310904b0a5e4595bbc4b8c44">gemm_op_128x64_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a31ef642fbe639980472fa3749ad76c72">gemm_op_16x2048_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a6946e2a503da04a7d42fce87e2ef08e6">gemm_op_32x1024_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae135c972b7151d5ad8881aa97ef0c074">gemm_op_64x384_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a08f3a9d06d25d546189e9523a7917407">gemm_op_64x512_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aea03ef9b64ae8f74bf6fd95afd7e6ef2">global_kslicing</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a29f1e81ad25f2ef5d3a3b62e9c909f40">k_stride</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a672f50597b91beaf73a8416f56f48921">mat_128x128_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aa8a56c30be0df4ba936ff23fa795a13a">mat_128x256_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab0d406bb882ec83716c6064e73f424ae">mat_128x64_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a16867da7173cb6ac9dcc2a949b8429ab">mat_16x2048_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0245744105bb83bc0f9dd8dc49f31a4c">mat_32x1024_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aaa8c42205596ce6d23a39b972aa839f3">mat_64x384_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af3f2bef34089c9956d93cfba3f930d96">mat_64x512_tile_desc_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ad930a77f37b145150b6ca70b9c8b0940">matAcc_128x128_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7f9af271d118edb5a104c4457154b78f">matAcc_128x256_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac1e78cf55fb3cdcb3e612955bf591185">matAcc_128x64_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1032518d41650624f011dbd2b97f162f">matAcc_16x2048_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af8cdc9f362fa406d1df2e3d91816033c">matAcc_32x1024_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a29f9a28cf035668fd29bce710f44f621">matAcc_64x384_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae71b6e6313822ede76e9af32f7725dd7">matAcc_64x512_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a088d8ba7d6631a0855b616294fb87ef8">matC_128x128_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1ec8c9079665e68ff19152d5ac69c214">matC_128x128_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aadbeca53a1097392cfc6cb3813a8930c">matC_128x256_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a632ad390c6199c8d2a8490fe4bec4968">matC_128x256_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac484a3375b5a7d9882b74a06068eb923">matC_128x64_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a4ed5014271c2a544dfcb5a90b7fb741e">matC_128x64_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1bd5823e8ddac4ffd4558351c979986b">matC_16x2048_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a4cc6e85b4c0fb2921cc0f490b3495fb3">matC_16x2048_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac70397ecdc24a870ddbab0573a72171f">matC_32x1024_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a3f955a343d1b57566602f67cc7fcb81c">matC_32x1024_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a36c0f7a1f078149736b0df98d4564605">matC_64x384_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a9ce1ec3f92a19baf7d7b5a5f2bc0de18">matC_64x384_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a0a5bc552d5c176c3da53048cc9bb6e62">matC_64x512_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7804b504b610080be3174a60f0454716">matC_64x512_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a85f5ec827d8a8c1d3219d0843efe4bda">matDpotMk_128x128_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a384153d23b3cebc0652990adbadd6e40">matDpotMk_128x128_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#acacf785e43894220af18c3acd298c8cb">matDpotMk_128x256_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a200db1bd8250a0c2e92836b562b53398">matDpotMk_128x256_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ad193ad25e895b1170767aafd1e5c9672">matDpotMk_128x64_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a186290231b7fcd9b10ae5adec53de742">matDpotMk_128x64_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac8e38e608f457eb1f4cf98bf75e30f79">matDpotMk_16x2048_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a8f92ace7f90c8de5be2f3aaa499eec3b">matDpotMk_16x2048_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aad501c05699ff565c9e26fc8bca012f0">matDpotMk_32x1024_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a68c9a7182736755de100c8c08cdf932f">matDpotMk_32x1024_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1ce9acff128a64e31b6efb1caa076c84">matDpotMk_64x384_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aeaa2316fa6abd87e8eeace90e231bedc">matDpotMk_64x384_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a4213d3c05f9d0b1ecd340c92161bc840">matDpotMk_64x512_payload_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae8698bee321767953b854d67f1614921">matDpotMk_64x512_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#afcda2c198ae7d0ed6d584765b770002a">max_seqlen</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a4f8a1fbf0929c370ea7ec61a41bc11bc">mem_desc_a_out</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#adfabaa0c8a9890fcd0fcc64cb0cae1a7">mem_desc_a_QKT</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#acdaf4ab4d58b6ab081db881a758da51a">mem_desc_b_out</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a67c1dcf4ea6b3c6f78b2375d0b6eba10">mem_desc_b_QKT</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#afe18b675dc5b1f3dbba525edc49fbec7">mem_layout_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a18b2587ba6ff0b7b2d4233b0a438fd2e">mem_layout_c</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a133ff5ddb78559eec591f1a063b7c171">mem_layout_out_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a15fc1d4bceb59bf5a4fa3fef71ded78f">mem_layout_QKT_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a222a10bec8141a6b766aa436b3cedde9">mem_space_a</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac54ec7302b9c7f955c3aad453f8b9c39">mem_space_b</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ae0160addcfa060794d1a5323326fc08b">mem_space_c</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#aeb5885ea005efada6ba1af05dc71fb0c">periodic_sync_interval</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac3ccbb62580dc53fe45d2a8fdd337078">pre_processing_128x128</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac4ebbf126e57404e1e933d9381924270">pre_processing_128x256</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a3876f0f27e4d431e4d3036957e3c8fa1">pre_processing_128x64</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7542652915c403d207cf68e68172c0d9">pre_processing_16x2048</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a328217e537f182fbc36f7379a48226c3">pre_processing_32x1024</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1a0cf62e72309cea88918d7b34a1f5b6">pre_processing_64x384</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#af396cf00345b9a0f3a7cba20ab15f593">pre_processing_64x512</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a29500b485b928dd236b2da28916c102a">prefetch_distance</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a4e4e3de1f222905b46e3f94e03e05139">Rand_SIMD</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a40801c48ef1254f2ffa8d04c3cccf673">sfx_type_size</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a965b726ca42572a3fffae0b1e1f99069">ThreadNum</a></td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"><span class="mlabel">static</span></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ab980a371388f468fd00fbcfd685260ba">tile_attr_128x128</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a78cffc7fe44732bae35beb79819cc946">tile_attr_128x256</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a1b24f4eb3fa20dc34492363c23f617f9">tile_attr_128x64</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a98ae42c7335b1a058a1a6add9a5b526d">tile_attr_16x2048</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a28c3fdc154b6a730e725453c797212d3">tile_attr_32x1024</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a7d4be3b4dbe040bc551d61328d31d821">tile_attr_64x384</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="odd"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#a87d1750dc389ed290db0b1e0def0b395">tile_attr_64x512</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
  <tr class="even"><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html#ac49f031aeca702cddbaf8562c3ebf597">work_group_t</a> typedef</td><td class="entry"><a class="el" href="structgpu_1_1xetla_1_1kernel_1_1xetla__mha__attn__reg__fwd__t.html">gpu::xetla::kernel::xetla_mha_attn_reg_fwd_t&lt; dtype_bin_, dtype_bot_, dtype_sfx_, dtype_acc_, HWThreadNum, Dopt_RandGenflag, RandSIMD, Max_SeqLen &gt;</a></td><td class="entry"></td></tr>
</table></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
