// Seed: 981843519
module module_0 (
    input  wand id_0,
    output tri  id_1
);
  wire id_3;
endmodule
module module_1 (
    input supply0 id_0,
    input wor id_1,
    input wire id_2,
    output supply1 id_3,
    input wand id_4,
    output supply1 id_5,
    output logic id_6,
    input supply0 id_7,
    input wand id_8,
    input tri id_9,
    input uwire id_10,
    output uwire id_11,
    input wor id_12,
    input wor id_13,
    input uwire id_14,
    input uwire id_15,
    input uwire id_16
);
  always @(*) id_6 <= 1;
  wire id_18;
  wire id_19;
  module_0(
      id_4, id_3
  );
endmodule
