# This script segment is generated automatically by AutoPilot

# clear list
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_begin
    cg_default_interface_gen_bundle_begin
    AESL_LIB_XILADAPTER::native_axis_begin
}

# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 233 \
    name v66_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v66_0_V \
    op interface \
    ports { v66_0_V_address0 { O 6 vector } v66_0_V_ce0 { O 1 bit } v66_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v66_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 234 \
    name v66_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v66_1_V \
    op interface \
    ports { v66_1_V_address0 { O 6 vector } v66_1_V_ce0 { O 1 bit } v66_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v66_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 235 \
    name v66_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v66_2_V \
    op interface \
    ports { v66_2_V_address0 { O 6 vector } v66_2_V_ce0 { O 1 bit } v66_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v66_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 236 \
    name v66_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v66_3_V \
    op interface \
    ports { v66_3_V_address0 { O 6 vector } v66_3_V_ce0 { O 1 bit } v66_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v66_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 237 \
    name v67_0_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v67_0_V \
    op interface \
    ports { v67_0_V_address0 { O 8 vector } v67_0_V_ce0 { O 1 bit } v67_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v67_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 238 \
    name v67_1_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v67_1_V \
    op interface \
    ports { v67_1_V_address0 { O 8 vector } v67_1_V_ce0 { O 1 bit } v67_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v67_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 239 \
    name v67_2_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v67_2_V \
    op interface \
    ports { v67_2_V_address0 { O 8 vector } v67_2_V_ce0 { O 1 bit } v67_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v67_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 240 \
    name v67_3_V \
    reset_level 1 \
    sync_rst true \
    dir I \
    corename v67_3_V \
    op interface \
    ports { v67_3_V_address0 { O 8 vector } v67_3_V_ce0 { O 1 bit } v67_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v67_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 241 \
    name v68_0_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_0_0_V \
    op interface \
    ports { v68_0_0_V_address0 { O 6 vector } v68_0_0_V_ce0 { O 1 bit } v68_0_0_V_we0 { O 1 bit } v68_0_0_V_d0 { O 24 vector } v68_0_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_0_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 242 \
    name v68_0_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_0_1_V \
    op interface \
    ports { v68_0_1_V_address0 { O 6 vector } v68_0_1_V_ce0 { O 1 bit } v68_0_1_V_we0 { O 1 bit } v68_0_1_V_d0 { O 24 vector } v68_0_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_0_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 243 \
    name v68_0_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_0_2_V \
    op interface \
    ports { v68_0_2_V_address0 { O 6 vector } v68_0_2_V_ce0 { O 1 bit } v68_0_2_V_we0 { O 1 bit } v68_0_2_V_d0 { O 24 vector } v68_0_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_0_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 244 \
    name v68_0_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_0_3_V \
    op interface \
    ports { v68_0_3_V_address0 { O 6 vector } v68_0_3_V_ce0 { O 1 bit } v68_0_3_V_we0 { O 1 bit } v68_0_3_V_d0 { O 24 vector } v68_0_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_0_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 245 \
    name v68_1_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_1_0_V \
    op interface \
    ports { v68_1_0_V_address0 { O 6 vector } v68_1_0_V_ce0 { O 1 bit } v68_1_0_V_we0 { O 1 bit } v68_1_0_V_d0 { O 24 vector } v68_1_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_1_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 246 \
    name v68_1_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_1_1_V \
    op interface \
    ports { v68_1_1_V_address0 { O 6 vector } v68_1_1_V_ce0 { O 1 bit } v68_1_1_V_we0 { O 1 bit } v68_1_1_V_d0 { O 24 vector } v68_1_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_1_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 247 \
    name v68_1_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_1_2_V \
    op interface \
    ports { v68_1_2_V_address0 { O 6 vector } v68_1_2_V_ce0 { O 1 bit } v68_1_2_V_we0 { O 1 bit } v68_1_2_V_d0 { O 24 vector } v68_1_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_1_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 248 \
    name v68_1_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_1_3_V \
    op interface \
    ports { v68_1_3_V_address0 { O 6 vector } v68_1_3_V_ce0 { O 1 bit } v68_1_3_V_we0 { O 1 bit } v68_1_3_V_d0 { O 24 vector } v68_1_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_1_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 249 \
    name v68_2_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_2_0_V \
    op interface \
    ports { v68_2_0_V_address0 { O 6 vector } v68_2_0_V_ce0 { O 1 bit } v68_2_0_V_we0 { O 1 bit } v68_2_0_V_d0 { O 24 vector } v68_2_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_2_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 250 \
    name v68_2_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_2_1_V \
    op interface \
    ports { v68_2_1_V_address0 { O 6 vector } v68_2_1_V_ce0 { O 1 bit } v68_2_1_V_we0 { O 1 bit } v68_2_1_V_d0 { O 24 vector } v68_2_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_2_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 251 \
    name v68_2_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_2_2_V \
    op interface \
    ports { v68_2_2_V_address0 { O 6 vector } v68_2_2_V_ce0 { O 1 bit } v68_2_2_V_we0 { O 1 bit } v68_2_2_V_d0 { O 24 vector } v68_2_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_2_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 252 \
    name v68_2_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_2_3_V \
    op interface \
    ports { v68_2_3_V_address0 { O 6 vector } v68_2_3_V_ce0 { O 1 bit } v68_2_3_V_we0 { O 1 bit } v68_2_3_V_d0 { O 24 vector } v68_2_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_2_3_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 253 \
    name v68_3_0_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_3_0_V \
    op interface \
    ports { v68_3_0_V_address0 { O 6 vector } v68_3_0_V_ce0 { O 1 bit } v68_3_0_V_we0 { O 1 bit } v68_3_0_V_d0 { O 24 vector } v68_3_0_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_3_0_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 254 \
    name v68_3_1_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_3_1_V \
    op interface \
    ports { v68_3_1_V_address0 { O 6 vector } v68_3_1_V_ce0 { O 1 bit } v68_3_1_V_we0 { O 1 bit } v68_3_1_V_d0 { O 24 vector } v68_3_1_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_3_1_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 255 \
    name v68_3_2_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_3_2_V \
    op interface \
    ports { v68_3_2_V_address0 { O 6 vector } v68_3_2_V_ce0 { O 1 bit } v68_3_2_V_we0 { O 1 bit } v68_3_2_V_d0 { O 24 vector } v68_3_2_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_3_2_V'"
}
}


# XIL_BRAM:
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc ::AESL_LIB_XILADAPTER::xil_bram_gen] == "::AESL_LIB_XILADAPTER::xil_bram_gen"} {
eval "::AESL_LIB_XILADAPTER::xil_bram_gen { \
    id 256 \
    name v68_3_3_V \
    reset_level 1 \
    sync_rst true \
    dir IO \
    corename v68_3_3_V \
    op interface \
    ports { v68_3_3_V_address0 { O 6 vector } v68_3_3_V_ce0 { O 1 bit } v68_3_3_V_we0 { O 1 bit } v68_3_3_V_d0 { O 24 vector } v68_3_3_V_q0 { I 24 vector } } \
} "
} else {
puts "@W \[IMPL-110\] Cannot find bus interface model in the library. Ignored generation of bus interface for 'v68_3_3_V'"
}
}


# Direct connection:
if {${::AESL::PGuard_autoexp_gen}} {
eval "cg_default_interface_gen_dc { \
    id -1 \
    name ap_ctrl \
    type ap_ctrl \
    reset_level 1 \
    sync_rst true \
    corename ap_ctrl \
    op interface \
    ports { ap_start { I 1 bit } ap_ready { O 1 bit } ap_done { O 1 bit } ap_idle { O 1 bit } } \
} "
}


# Adapter definition:
set PortName ap_clk
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_clock] == "cg_default_interface_gen_clock"} {
eval "cg_default_interface_gen_clock { \
    id -2 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_clk \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-113\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}


# Adapter definition:
set PortName ap_rst
set DataWd 1 
if {${::AESL::PGuard_autoexp_gen}} {
if {[info proc cg_default_interface_gen_reset] == "cg_default_interface_gen_reset"} {
eval "cg_default_interface_gen_reset { \
    id -3 \
    name ${PortName} \
    reset_level 1 \
    sync_rst true \
    corename apif_ap_rst \
    data_wd ${DataWd} \
    op interface \
}"
} else {
puts "@W \[IMPL-114\] Cannot find bus interface model in the library. Ignored generation of bus interface for '${PortName}'"
}
}



# merge
if {${::AESL::PGuard_autoexp_gen}} {
    cg_default_interface_gen_dc_end
    cg_default_interface_gen_bundle_end
    AESL_LIB_XILADAPTER::native_axis_end
}


