<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86MCCodeEmitter.cpp source code [llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="GlobalOffsetTableExprKind "/>
<link rel="stylesheet" href="../../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp'; var root_path = '../../../../../..'; var data_path = '../../../../../../../data';</script>
<script src='../../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../../..'>llvm</a>/<a href='../../../..'>llvm</a>/<a href='../../..'>lib</a>/<a href='../..'>Target</a>/<a href='..'>X86</a>/<a href='./'>MCTargetDesc</a>/<a href='X86MCCodeEmitter.cpp.html'>X86MCCodeEmitter.cpp</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86MCCodeEmitter.cpp - Convert X86 code to machine code -----------===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file implements the X86MCCodeEmitter class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#include <a href="X86BaseInfo.h.html">"MCTargetDesc/X86BaseInfo.h"</a></u></td></tr>
<tr><th id="14">14</th><td><u>#include <a href="X86FixupKinds.h.html">"MCTargetDesc/X86FixupKinds.h"</a></u></td></tr>
<tr><th id="15">15</th><td><u>#include <a href="X86MCTargetDesc.h.html">"MCTargetDesc/X86MCTargetDesc.h"</a></u></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="../../../../include/llvm/ADT/SmallVector.h.html">"llvm/ADT/SmallVector.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="../../../../include/llvm/MC/MCCodeEmitter.h.html">"llvm/MC/MCCodeEmitter.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="../../../../include/llvm/MC/MCContext.h.html">"llvm/MC/MCContext.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../../include/llvm/MC/MCExpr.h.html">"llvm/MC/MCExpr.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../../include/llvm/MC/MCFixup.h.html">"llvm/MC/MCFixup.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../include/llvm/MC/MCInst.h.html">"llvm/MC/MCInst.h"</a></u></td></tr>
<tr><th id="22">22</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrDesc.h.html">"llvm/MC/MCInstrDesc.h"</a></u></td></tr>
<tr><th id="23">23</th><td><u>#include <a href="../../../../include/llvm/MC/MCInstrInfo.h.html">"llvm/MC/MCInstrInfo.h"</a></u></td></tr>
<tr><th id="24">24</th><td><u>#include <a href="../../../../include/llvm/MC/MCRegisterInfo.h.html">"llvm/MC/MCRegisterInfo.h"</a></u></td></tr>
<tr><th id="25">25</th><td><u>#include <a href="../../../../include/llvm/MC/MCSubtargetInfo.h.html">"llvm/MC/MCSubtargetInfo.h"</a></u></td></tr>
<tr><th id="26">26</th><td><u>#include <a href="../../../../include/llvm/MC/MCSymbol.h.html">"llvm/MC/MCSymbol.h"</a></u></td></tr>
<tr><th id="27">27</th><td><u>#include <a href="../../../../include/llvm/Support/ErrorHandling.h.html">"llvm/Support/ErrorHandling.h"</a></u></td></tr>
<tr><th id="28">28</th><td><u>#include <a href="../../../../include/llvm/Support/raw_ostream.h.html">"llvm/Support/raw_ostream.h"</a></u></td></tr>
<tr><th id="29">29</th><td><u>#include <a href="../../../../../../include/c++/7/cassert.html">&lt;cassert&gt;</a></u></td></tr>
<tr><th id="30">30</th><td><u>#include <a href="../../../../../../include/c++/7/cstdint.html">&lt;cstdint&gt;</a></u></td></tr>
<tr><th id="31">31</th><td><u>#include <a href="../../../../../../include/c++/7/cstdlib.html">&lt;cstdlib&gt;</a></u></td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>using</b> <b>namespace</b> <span class="namespace">llvm</span>;</td></tr>
<tr><th id="34">34</th><td></td></tr>
<tr><th id="35">35</th><td><u>#define <dfn class="macro" id="_M/DEBUG_TYPE" data-ref="_M/DEBUG_TYPE">DEBUG_TYPE</dfn> "mccodeemitter"</u></td></tr>
<tr><th id="36">36</th><td></td></tr>
<tr><th id="37">37</th><td><b>namespace</b> {</td></tr>
<tr><th id="38">38</th><td></td></tr>
<tr><th id="39">39</th><td><b>class</b> <dfn class="tu type def" id="(anonymousnamespace)::X86MCCodeEmitter" title='(anonymous namespace)::X86MCCodeEmitter' data-ref="(anonymousnamespace)::X86MCCodeEmitter">X86MCCodeEmitter</dfn> : <b>public</b> <a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> {</td></tr>
<tr><th id="40">40</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::X86MCCodeEmitter::MCII" title='(anonymous namespace)::X86MCCodeEmitter::MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="(anonymousnamespace)::X86MCCodeEmitter::MCII">MCII</dfn>;</td></tr>
<tr><th id="41">41</th><td>  <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="tu decl" id="(anonymousnamespace)::X86MCCodeEmitter::Ctx" title='(anonymous namespace)::X86MCCodeEmitter::Ctx' data-type='llvm::MCContext &amp;' data-ref="(anonymousnamespace)::X86MCCodeEmitter::Ctx">Ctx</dfn>;</td></tr>
<tr><th id="42">42</th><td></td></tr>
<tr><th id="43">43</th><td><b>public</b>:</td></tr>
<tr><th id="44">44</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116X86MCCodeEmitterC1ERKN4llvm11MCInstrInfoERNS1_9MCContextE" title='(anonymous namespace)::X86MCCodeEmitter::X86MCCodeEmitter' data-type='void (anonymous namespace)::X86MCCodeEmitter::X86MCCodeEmitter(const llvm::MCInstrInfo &amp; mcii, llvm::MCContext &amp; ctx)' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitterC1ERKN4llvm11MCInstrInfoERNS1_9MCContextE">X86MCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col1 decl" id="1mcii" title='mcii' data-type='const llvm::MCInstrInfo &amp;' data-ref="1mcii">mcii</dfn>, <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col2 decl" id="2ctx" title='ctx' data-type='llvm::MCContext &amp;' data-ref="2ctx">ctx</dfn>)</td></tr>
<tr><th id="45">45</th><td>    : <a class="tu member" href="#(anonymousnamespace)::X86MCCodeEmitter::MCII" title='(anonymous namespace)::X86MCCodeEmitter::MCII' data-use='w' data-ref="(anonymousnamespace)::X86MCCodeEmitter::MCII">MCII</a>(<a class="local col1 ref" href="#1mcii" title='mcii' data-ref="1mcii">mcii</a>), <a class="tu member" href="#(anonymousnamespace)::X86MCCodeEmitter::Ctx" title='(anonymous namespace)::X86MCCodeEmitter::Ctx' data-use='w' data-ref="(anonymousnamespace)::X86MCCodeEmitter::Ctx">Ctx</a>(<a class="local col2 ref" href="#2ctx" title='ctx' data-ref="2ctx">ctx</a>) {</td></tr>
<tr><th id="46">46</th><td>  }</td></tr>
<tr><th id="47">47</th><td>  <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116X86MCCodeEmitterC1ERKS0_" title='(anonymous namespace)::X86MCCodeEmitter::X86MCCodeEmitter' data-type='void (anonymous namespace)::X86MCCodeEmitter::X86MCCodeEmitter(const (anonymous namespace)::X86MCCodeEmitter &amp; )' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitterC1ERKS0_">X86MCCodeEmitter</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::X86MCCodeEmitter" title='(anonymous namespace)::X86MCCodeEmitter' data-ref="(anonymousnamespace)::X86MCCodeEmitter">X86MCCodeEmitter</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="48">48</th><td>  <a class="tu type" href="#(anonymousnamespace)::X86MCCodeEmitter" title='(anonymous namespace)::X86MCCodeEmitter' data-ref="(anonymousnamespace)::X86MCCodeEmitter">X86MCCodeEmitter</a> &amp;<dfn class="tu decl def" id="_ZN12_GLOBAL__N_116X86MCCodeEmitteraSERKS0_" title='(anonymous namespace)::X86MCCodeEmitter::operator=' data-type='(anonymous namespace)::X86MCCodeEmitter &amp; (anonymous namespace)::X86MCCodeEmitter::operator=(const (anonymous namespace)::X86MCCodeEmitter &amp; )' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitteraSERKS0_"><b>operator</b>=</dfn>(<em>const</em> <a class="tu type" href="#(anonymousnamespace)::X86MCCodeEmitter" title='(anonymous namespace)::X86MCCodeEmitter' data-ref="(anonymousnamespace)::X86MCCodeEmitter">X86MCCodeEmitter</a> &amp;) = <b>delete</b>;</td></tr>
<tr><th id="49">49</th><td>  <dfn class="virtual tu decl" id="_ZN12_GLOBAL__N_116X86MCCodeEmitterD1Ev" title='(anonymous namespace)::X86MCCodeEmitter::~X86MCCodeEmitter' data-type='void (anonymous namespace)::X86MCCodeEmitter::~X86MCCodeEmitter()' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitterD1Ev">~X86MCCodeEmitter</dfn>() override = <b>default</b>;</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is64BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is64BitMode' data-type='bool (anonymous namespace)::X86MCCodeEmitter::is64BitMode(const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is64BitModeERKN4llvm15MCSubtargetInfoE">is64BitMode</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="3STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="3STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="52">52</th><td>    <b>return</b> STI.getFeatureBits()[X86::<span class='error' title="no member named &apos;Mode64Bit&apos; in namespace &apos;llvm::X86&apos;">Mode64Bit</span>];</td></tr>
<tr><th id="53">53</th><td>  }</td></tr>
<tr><th id="54">54</th><td></td></tr>
<tr><th id="55">55</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is32BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is32BitMode' data-type='bool (anonymous namespace)::X86MCCodeEmitter::is32BitMode(const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is32BitModeERKN4llvm15MCSubtargetInfoE">is32BitMode</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="4STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="4STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="56">56</th><td>    <b>return</b> STI.getFeatureBits()[X86::<span class='error' title="no member named &apos;Mode32Bit&apos; in namespace &apos;llvm::X86&apos;">Mode32Bit</span>];</td></tr>
<tr><th id="57">57</th><td>  }</td></tr>
<tr><th id="58">58</th><td></td></tr>
<tr><th id="59">59</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is16BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is16BitMode' data-type='bool (anonymous namespace)::X86MCCodeEmitter::is16BitMode(const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is16BitModeERKN4llvm15MCSubtargetInfoE">is16BitMode</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col5 decl" id="5STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="5STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="60">60</th><td>    <b>return</b> STI.getFeatureBits()[X86::<span class='error' title="no member named &apos;Mode16Bit&apos; in namespace &apos;llvm::X86&apos;">Mode16Bit</span>];</td></tr>
<tr><th id="61">61</th><td>  }</td></tr>
<tr><th id="62">62</th><td></td></tr>
<tr><th id="63">63</th><td>  <i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17Is16BitMemOperandERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">/// Is16BitMemOperand - Return true if the specified instruction has</i></td></tr>
<tr><th id="64">64</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17Is16BitMemOperandERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">  /// a 16-bit memory operand. Op specifies the operand # of the memoperand.</i></td></tr>
<tr><th id="65">65</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17Is16BitMemOperandERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::Is16BitMemOperand' data-type='bool (anonymous namespace)::X86MCCodeEmitter::Is16BitMemOperand(const llvm::MCInst &amp; MI, unsigned int Op, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17Is16BitMemOperandERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">Is16BitMemOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="6MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="6MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="7Op" title='Op' data-type='unsigned int' data-ref="7Op">Op</dfn>,</td></tr>
<tr><th id="66">66</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col8 decl" id="8STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="8STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="67">67</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="9BaseReg" title='BaseReg' data-type='const llvm::MCOperand &amp;' data-ref="9BaseReg">BaseReg</dfn>  = <a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#7Op" title='Op' data-ref="7Op">Op</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="68">68</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col0 decl" id="10IndexReg" title='IndexReg' data-type='const llvm::MCOperand &amp;' data-ref="10IndexReg">IndexReg</dfn> = <a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#7Op" title='Op' data-ref="7Op">Op</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="69">69</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="11Disp" title='Disp' data-type='const llvm::MCOperand &amp;' data-ref="11Disp">Disp</dfn>     = <a class="local col6 ref" href="#6MI" title='MI' data-ref="6MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#7Op" title='Op' data-ref="7Op">Op</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>);</td></tr>
<tr><th id="70">70</th><td></td></tr>
<tr><th id="71">71</th><td>    <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is16BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is16BitMode' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is16BitModeERKN4llvm15MCSubtargetInfoE">is16BitMode</a>(<a class="local col8 ref" href="#8STI" title='STI' data-ref="8STI">STI</a>) &amp;&amp; <a class="local col9 ref" href="#9BaseReg" title='BaseReg' data-ref="9BaseReg">BaseReg</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="72">72</th><td>        <a class="local col1 ref" href="#11Disp" title='Disp' data-ref="11Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col1 ref" href="#11Disp" title='Disp' data-ref="11Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() &lt; <var>0x10000</var>)</td></tr>
<tr><th id="73">73</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="74">74</th><td>    <b>if</b> ((BaseReg.getReg() != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="75">75</th><td>         <span class='error' title="use of undeclared identifier &apos;X86MCRegisterClasses&apos;">X86MCRegisterClasses</span>[X86::<span class='error' title="no member named &apos;GR16RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR16RegClassID</span>].contains(BaseReg.getReg())) ||</td></tr>
<tr><th id="76">76</th><td>        (IndexReg.getReg() != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="77">77</th><td>         <span class='error' title="use of undeclared identifier &apos;X86MCRegisterClasses&apos;">X86MCRegisterClasses</span>[X86::<span class='error' title="no member named &apos;GR16RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR16RegClassID</span>].contains(IndexReg.getReg())))</td></tr>
<tr><th id="78">78</th><td>      <b>return</b> <b>true</b>;</td></tr>
<tr><th id="79">79</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="80">80</th><td>  }</td></tr>
<tr><th id="81">81</th><td></td></tr>
<tr><th id="82">82</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-type='unsigned int (anonymous namespace)::X86MCCodeEmitter::GetX86RegNum(const llvm::MCOperand &amp; MO) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="12MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="12MO">MO</dfn>) <em>const</em> {</td></tr>
<tr><th id="83">83</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::X86MCCodeEmitter::Ctx" title='(anonymous namespace)::X86MCCodeEmitter::Ctx' data-use='m' data-ref="(anonymousnamespace)::X86MCCodeEmitter::Ctx">Ctx</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(<a class="local col2 ref" href="#12MO" title='MO' data-ref="12MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) &amp; <var>0x7</var>;</td></tr>
<tr><th id="84">84</th><td>  }</td></tr>
<tr><th id="85">85</th><td></td></tr>
<tr><th id="86">86</th><td>  <em>unsigned</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-type='unsigned int (anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding(const llvm::MCInst &amp; MI, unsigned int OpNum) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col3 decl" id="13MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="13MI">MI</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="14OpNum" title='OpNum' data-type='unsigned int' data-ref="14OpNum">OpNum</dfn>) <em>const</em> {</td></tr>
<tr><th id="87">87</th><td>    <b>return</b> <a class="tu member" href="#(anonymousnamespace)::X86MCCodeEmitter::Ctx" title='(anonymous namespace)::X86MCCodeEmitter::Ctx' data-use='m' data-ref="(anonymousnamespace)::X86MCCodeEmitter::Ctx">Ctx</a>.<a class="ref" href="../../../../include/llvm/MC/MCContext.h.html#_ZNK4llvm9MCContext15getRegisterInfoEv" title='llvm::MCContext::getRegisterInfo' data-ref="_ZNK4llvm9MCContext15getRegisterInfoEv">getRegisterInfo</a>()-&gt;<a class="ref" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#_ZNK4llvm14MCRegisterInfo16getEncodingValueEj" title='llvm::MCRegisterInfo::getEncodingValue' data-ref="_ZNK4llvm14MCRegisterInfo16getEncodingValueEj">getEncodingValue</a>(</td></tr>
<tr><th id="88">88</th><td>                                                 <a class="local col3 ref" href="#13MI" title='MI' data-ref="13MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col4 ref" href="#14OpNum" title='OpNum' data-ref="14OpNum">OpNum</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>());</td></tr>
<tr><th id="89">89</th><td>  }</td></tr>
<tr><th id="90">90</th><td></td></tr>
<tr><th id="91">91</th><td>  <i  data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">// Does this register require a bit to be set in REX prefix.</i></td></tr>
<tr><th id="92">92</th><td>  <em>bool</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-type='bool (anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg(const llvm::MCInst &amp; MI, unsigned int OpNum) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="15MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="15MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="16OpNum" title='OpNum' data-type='unsigned int' data-ref="16OpNum">OpNum</dfn>) <em>const</em> {</td></tr>
<tr><th id="93">93</th><td>    <b>return</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col5 ref" href="#15MI" title='MI' data-ref="15MI">MI</a>, <a class="local col6 ref" href="#16OpNum" title='OpNum' data-ref="16OpNum">OpNum</a>) &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="94">94</th><td>  }</td></tr>
<tr><th id="95">95</th><td></td></tr>
<tr><th id="96">96</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-type='void (anonymous namespace)::X86MCCodeEmitter::EmitByte(uint8_t C, unsigned int &amp; CurByte, llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col7 decl" id="17C" title='C' data-type='uint8_t' data-ref="17C">C</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="18CurByte" title='CurByte' data-type='unsigned int &amp;' data-ref="18CurByte">CurByte</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="19OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="19OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="97">97</th><td>    <a class="local col9 ref" href="#19OS" title='OS' data-ref="19OS">OS</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> (<em>char</em>)<a class="local col7 ref" href="#17C" title='C' data-ref="17C">C</a>;</td></tr>
<tr><th id="98">98</th><td>    ++<a class="local col8 ref" href="#18CurByte" title='CurByte' data-ref="18CurByte">CurByte</a>;</td></tr>
<tr><th id="99">99</th><td>  }</td></tr>
<tr><th id="100">100</th><td></td></tr>
<tr><th id="101">101</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12EmitConstantEmjRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitConstant' data-type='void (anonymous namespace)::X86MCCodeEmitter::EmitConstant(uint64_t Val, unsigned int Size, unsigned int &amp; CurByte, llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12EmitConstantEmjRjRN4llvm11raw_ostreamE">EmitConstant</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col0 decl" id="20Val" title='Val' data-type='uint64_t' data-ref="20Val">Val</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="21Size" title='Size' data-type='unsigned int' data-ref="21Size">Size</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="22CurByte" title='CurByte' data-type='unsigned int &amp;' data-ref="22CurByte">CurByte</dfn>,</td></tr>
<tr><th id="102">102</th><td>                    <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="23OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="23OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="103">103</th><td>    <i>// Output the constant in little endian byte order.</i></td></tr>
<tr><th id="104">104</th><td>    <b>for</b> (<em>unsigned</em> <dfn class="local col4 decl" id="24i" title='i' data-type='unsigned int' data-ref="24i">i</dfn> = <var>0</var>; <a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a> != <a class="local col1 ref" href="#21Size" title='Size' data-ref="21Size">Size</a>; ++<a class="local col4 ref" href="#24i" title='i' data-ref="24i">i</a>) {</td></tr>
<tr><th id="105">105</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col0 ref" href="#20Val" title='Val' data-ref="20Val">Val</a> &amp; <var>255</var>, <span class='refarg'><a class="local col2 ref" href="#22CurByte" title='CurByte' data-ref="22CurByte">CurByte</a></span>, <span class='refarg'><a class="local col3 ref" href="#23OS" title='OS' data-ref="23OS">OS</a></span>);</td></tr>
<tr><th id="106">106</th><td>      <a class="local col0 ref" href="#20Val" title='Val' data-ref="20Val">Val</a> &gt;&gt;= <var>8</var>;</td></tr>
<tr><th id="107">107</th><td>    }</td></tr>
<tr><th id="108">108</th><td>  }</td></tr>
<tr><th id="109">109</th><td></td></tr>
<tr><th id="110">110</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-type='void (anonymous namespace)::X86MCCodeEmitter::EmitImmediate(const llvm::MCOperand &amp; Disp, llvm::SMLoc Loc, unsigned int ImmSize, llvm::MCFixupKind FixupKind, unsigned int &amp; CurByte, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, int ImmOffset = 0) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="25Disp" title='Disp' data-type='const llvm::MCOperand &amp;' data-ref="25Disp">Disp</dfn>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col6 decl" id="26Loc" title='Loc' data-type='llvm::SMLoc' data-ref="26Loc">Loc</dfn>,</td></tr>
<tr><th id="111">111</th><td>                     <em>unsigned</em> <dfn class="local col7 decl" id="27ImmSize" title='ImmSize' data-type='unsigned int' data-ref="27ImmSize">ImmSize</dfn>, <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col8 decl" id="28FixupKind" title='FixupKind' data-type='llvm::MCFixupKind' data-ref="28FixupKind">FixupKind</dfn>,</td></tr>
<tr><th id="112">112</th><td>                     <em>unsigned</em> &amp;<dfn class="local col9 decl" id="29CurByte" title='CurByte' data-type='unsigned int &amp;' data-ref="29CurByte">CurByte</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col0 decl" id="30OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="30OS">OS</dfn>,</td></tr>
<tr><th id="113">113</th><td>                     <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col1 decl" id="31Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="31Fixups">Fixups</dfn>,</td></tr>
<tr><th id="114">114</th><td>                     <em>int</em> <dfn class="local col2 decl" id="32ImmOffset" title='ImmOffset' data-type='int' data-ref="32ImmOffset">ImmOffset</dfn> = <var>0</var>) <em>const</em>;</td></tr>
<tr><th id="115">115</th><td></td></tr>
<tr><th id="116">116</th><td>  <em>static</em> <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="tu decl def" id="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-type='static uint8_t (anonymous namespace)::X86MCCodeEmitter::ModRMByte(unsigned int Mod, unsigned int RegOpcode, unsigned int RM)' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="33Mod" title='Mod' data-type='unsigned int' data-ref="33Mod">Mod</dfn>, <em>unsigned</em> <dfn class="local col4 decl" id="34RegOpcode" title='RegOpcode' data-type='unsigned int' data-ref="34RegOpcode">RegOpcode</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="35RM" title='RM' data-type='unsigned int' data-ref="35RM">RM</dfn>) {</td></tr>
<tr><th id="117">117</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Mod &lt; 4 &amp;&amp; RegOpcode &lt; 8 &amp;&amp; RM &lt; 8 &amp;&amp; &quot;ModRM Fields out of range!&quot;) ? void (0) : __assert_fail (&quot;Mod &lt; 4 &amp;&amp; RegOpcode &lt; 8 &amp;&amp; RM &lt; 8 &amp;&amp; \&quot;ModRM Fields out of range!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 117, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#33Mod" title='Mod' data-ref="33Mod">Mod</a> &lt; <var>4</var> &amp;&amp; <a class="local col4 ref" href="#34RegOpcode" title='RegOpcode' data-ref="34RegOpcode">RegOpcode</a> &lt; <var>8</var> &amp;&amp; <a class="local col5 ref" href="#35RM" title='RM' data-ref="35RM">RM</a> &lt; <var>8</var> &amp;&amp; <q>"ModRM Fields out of range!"</q>);</td></tr>
<tr><th id="118">118</th><td>    <b>return</b> <a class="local col5 ref" href="#35RM" title='RM' data-ref="35RM">RM</a> | (<a class="local col4 ref" href="#34RegOpcode" title='RegOpcode' data-ref="34RegOpcode">RegOpcode</a> &lt;&lt; <var>3</var>) | (<a class="local col3 ref" href="#33Mod" title='Mod' data-ref="33Mod">Mod</a> &lt;&lt; <var>6</var>);</td></tr>
<tr><th id="119">119</th><td>  }</td></tr>
<tr><th id="120">120</th><td></td></tr>
<tr><th id="121">121</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitRegModRMByte' data-type='void (anonymous namespace)::X86MCCodeEmitter::EmitRegModRMByte(const llvm::MCOperand &amp; ModRMReg, unsigned int RegOpcodeFld, unsigned int &amp; CurByte, llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE">EmitRegModRMByte</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="36ModRMReg" title='ModRMReg' data-type='const llvm::MCOperand &amp;' data-ref="36ModRMReg">ModRMReg</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="37RegOpcodeFld" title='RegOpcodeFld' data-type='unsigned int' data-ref="37RegOpcodeFld">RegOpcodeFld</dfn>,</td></tr>
<tr><th id="122">122</th><td>                        <em>unsigned</em> &amp;<dfn class="local col8 decl" id="38CurByte" title='CurByte' data-type='unsigned int &amp;' data-ref="38CurByte">CurByte</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="39OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="39OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="123">123</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>3</var>, <a class="local col7 ref" href="#37RegOpcodeFld" title='RegOpcodeFld' data-ref="37RegOpcodeFld">RegOpcodeFld</a>, <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col6 ref" href="#36ModRMReg" title='ModRMReg' data-ref="36ModRMReg">ModRMReg</a>)), <span class='refarg'><a class="local col8 ref" href="#38CurByte" title='CurByte' data-ref="38CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#39OS" title='OS' data-ref="39OS">OS</a></span>);</td></tr>
<tr><th id="124">124</th><td>  }</td></tr>
<tr><th id="125">125</th><td></td></tr>
<tr><th id="126">126</th><td>  <em>void</em> <dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11EmitSIBByteEjjjRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitSIBByte' data-type='void (anonymous namespace)::X86MCCodeEmitter::EmitSIBByte(unsigned int SS, unsigned int Index, unsigned int Base, unsigned int &amp; CurByte, llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11EmitSIBByteEjjjRjRN4llvm11raw_ostreamE">EmitSIBByte</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="40SS" title='SS' data-type='unsigned int' data-ref="40SS">SS</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="41Index" title='Index' data-type='unsigned int' data-ref="41Index">Index</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="42Base" title='Base' data-type='unsigned int' data-ref="42Base">Base</dfn>,</td></tr>
<tr><th id="127">127</th><td>                   <em>unsigned</em> &amp;<dfn class="local col3 decl" id="43CurByte" title='CurByte' data-type='unsigned int &amp;' data-ref="43CurByte">CurByte</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="44OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="44OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="128">128</th><td>    <i>// SIB byte is in the same format as the ModRMByte.</i></td></tr>
<tr><th id="129">129</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<a class="local col0 ref" href="#40SS" title='SS' data-ref="40SS">SS</a>, <a class="local col1 ref" href="#41Index" title='Index' data-ref="41Index">Index</a>, <a class="local col2 ref" href="#42Base" title='Base' data-ref="42Base">Base</a>), <span class='refarg'><a class="local col3 ref" href="#43CurByte" title='CurByte' data-ref="43CurByte">CurByte</a></span>, <span class='refarg'><a class="local col4 ref" href="#44OS" title='OS' data-ref="44OS">OS</a></span>);</td></tr>
<tr><th id="130">130</th><td>  }</td></tr>
<tr><th id="131">131</th><td></td></tr>
<tr><th id="132">132</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::emitMemModRMByte' data-type='void (anonymous namespace)::X86MCCodeEmitter::emitMemModRMByte(const llvm::MCInst &amp; MI, unsigned int Op, unsigned int RegOpcodeField, uint64_t TSFlags, bool Rex, unsigned int &amp; CurByte, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">emitMemModRMByte</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="45MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="45MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="46Op" title='Op' data-type='unsigned int' data-ref="46Op">Op</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="47RegOpcodeField" title='RegOpcodeField' data-type='unsigned int' data-ref="47RegOpcodeField">RegOpcodeField</dfn>,</td></tr>
<tr><th id="133">133</th><td>                        <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="48TSFlags" title='TSFlags' data-type='uint64_t' data-ref="48TSFlags">TSFlags</dfn>, <em>bool</em> <dfn class="local col9 decl" id="49Rex" title='Rex' data-type='bool' data-ref="49Rex">Rex</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="50CurByte" title='CurByte' data-type='unsigned int &amp;' data-ref="50CurByte">CurByte</dfn>,</td></tr>
<tr><th id="134">134</th><td>                        <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="51OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="51OS">OS</dfn>, <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col2 decl" id="52Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="52Fixups">Fixups</dfn>,</td></tr>
<tr><th id="135">135</th><td>                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="53STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="53STI">STI</dfn>) <em>const</em>;</td></tr>
<tr><th id="136">136</th><td></td></tr>
<tr><th id="137">137</th><td>  <em>void</em> <a class="virtual tu decl" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::encodeInstruction' data-type='void (anonymous namespace)::X86MCCodeEmitter::encodeInstruction(const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">encodeInstruction</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="54MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="54MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="55OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="55OS">OS</dfn>,</td></tr>
<tr><th id="138">138</th><td>                         <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col6 decl" id="56Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="56Fixups">Fixups</dfn>,</td></tr>
<tr><th id="139">139</th><td>                         <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col7 decl" id="57STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="57STI">STI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter19EmitVEXOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERNS2_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitVEXOpcodePrefix' data-type='void (anonymous namespace)::X86MCCodeEmitter::EmitVEXOpcodePrefix(uint64_t TSFlags, unsigned int &amp; CurByte, int MemOperand, const llvm::MCInst &amp; MI, const llvm::MCInstrDesc &amp; Desc, llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter19EmitVEXOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERNS2_11raw_ostreamE">EmitVEXOpcodePrefix</a>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="58TSFlags" title='TSFlags' data-type='uint64_t' data-ref="58TSFlags">TSFlags</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="59CurByte" title='CurByte' data-type='unsigned int &amp;' data-ref="59CurByte">CurByte</dfn>, <em>int</em> <dfn class="local col0 decl" id="60MemOperand" title='MemOperand' data-type='int' data-ref="60MemOperand">MemOperand</dfn>,</td></tr>
<tr><th id="142">142</th><td>                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="61MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="61MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="62Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="62Desc">Desc</dfn>,</td></tr>
<tr><th id="143">143</th><td>                           <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col3 decl" id="63OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="63OS">OS</dfn>) <em>const</em>;</td></tr>
<tr><th id="144">144</th><td></td></tr>
<tr><th id="145">145</th><td>  <em>void</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter25EmitSegmentOverridePrefixERjjRKN4llvm6MCInstERNS2_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitSegmentOverridePrefix' data-type='void (anonymous namespace)::X86MCCodeEmitter::EmitSegmentOverridePrefix(unsigned int &amp; CurByte, unsigned int SegOperand, const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter25EmitSegmentOverridePrefixERjjRKN4llvm6MCInstERNS2_11raw_ostreamE">EmitSegmentOverridePrefix</a>(<em>unsigned</em> &amp;<dfn class="local col4 decl" id="64CurByte" title='CurByte' data-type='unsigned int &amp;' data-ref="64CurByte">CurByte</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="65SegOperand" title='SegOperand' data-type='unsigned int' data-ref="65SegOperand">SegOperand</dfn>,</td></tr>
<tr><th id="146">146</th><td>                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col6 decl" id="66MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="66MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col7 decl" id="67OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="67OS">OS</dfn>) <em>const</em>;</td></tr>
<tr><th id="147">147</th><td></td></tr>
<tr><th id="148">148</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERKNS2_15MCSubtargetInfoERNS2_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::emitOpcodePrefix' data-type='bool (anonymous namespace)::X86MCCodeEmitter::emitOpcodePrefix(uint64_t TSFlags, unsigned int &amp; CurByte, int MemOperand, const llvm::MCInst &amp; MI, const llvm::MCInstrDesc &amp; Desc, const llvm::MCSubtargetInfo &amp; STI, llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERKNS2_15MCSubtargetInfoERNS2_11raw_ostreamE">emitOpcodePrefix</a>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col8 decl" id="68TSFlags" title='TSFlags' data-type='uint64_t' data-ref="68TSFlags">TSFlags</dfn>, <em>unsigned</em> &amp;<dfn class="local col9 decl" id="69CurByte" title='CurByte' data-type='unsigned int &amp;' data-ref="69CurByte">CurByte</dfn>, <em>int</em> <dfn class="local col0 decl" id="70MemOperand" title='MemOperand' data-type='int' data-ref="70MemOperand">MemOperand</dfn>,</td></tr>
<tr><th id="149">149</th><td>                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col1 decl" id="71MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="71MI">MI</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col2 decl" id="72Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="72Desc">Desc</dfn>,</td></tr>
<tr><th id="150">150</th><td>                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col3 decl" id="73STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="73STI">STI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col4 decl" id="74OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="74OS">OS</dfn>) <em>const</em>;</td></tr>
<tr><th id="151">151</th><td></td></tr>
<tr><th id="152">152</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter18DetermineREXPrefixERKN4llvm6MCInstEmiRKNS1_11MCInstrDescE" title='(anonymous namespace)::X86MCCodeEmitter::DetermineREXPrefix' data-type='uint8_t (anonymous namespace)::X86MCCodeEmitter::DetermineREXPrefix(const llvm::MCInst &amp; MI, uint64_t TSFlags, int MemOperand, const llvm::MCInstrDesc &amp; Desc) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter18DetermineREXPrefixERKN4llvm6MCInstEmiRKNS1_11MCInstrDescE">DetermineREXPrefix</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="75MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="75MI">MI</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="76TSFlags" title='TSFlags' data-type='uint64_t' data-ref="76TSFlags">TSFlags</dfn>,</td></tr>
<tr><th id="153">153</th><td>                             <em>int</em> <dfn class="local col7 decl" id="77MemOperand" title='MemOperand' data-type='int' data-ref="77MemOperand">MemOperand</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col8 decl" id="78Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="78Desc">Desc</dfn>) <em>const</em>;</td></tr>
<tr><th id="154">154</th><td></td></tr>
<tr><th id="155">155</th><td>  <em>bool</em> <a class="tu decl" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter15isPCRel32BranchERKN4llvm6MCInstE" title='(anonymous namespace)::X86MCCodeEmitter::isPCRel32Branch' data-type='bool (anonymous namespace)::X86MCCodeEmitter::isPCRel32Branch(const llvm::MCInst &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter15isPCRel32BranchERKN4llvm6MCInstE">isPCRel32Branch</a>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="79MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="79MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="156">156</th><td>};</td></tr>
<tr><th id="157">157</th><td></td></tr>
<tr><th id="158">158</th><td>} <i>// end anonymous namespace</i></td></tr>
<tr><th id="159">159</th><td></td></tr>
<tr><th id="160">160</th><td><i class="doc" data-doc="_ZL7isDisp8i">/// isDisp8 - Return true if this signed displacement fits in a 8-bit</i></td></tr>
<tr><th id="161">161</th><td><i class="doc" data-doc="_ZL7isDisp8i">/// sign-extended field.</i></td></tr>
<tr><th id="162">162</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL7isDisp8i" title='isDisp8' data-type='bool isDisp8(int Value)' data-ref="_ZL7isDisp8i">isDisp8</dfn>(<em>int</em> <dfn class="local col0 decl" id="80Value" title='Value' data-type='int' data-ref="80Value">Value</dfn>) {</td></tr>
<tr><th id="163">163</th><td>  <b>return</b> <a class="local col0 ref" href="#80Value" title='Value' data-ref="80Value">Value</a> == (<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t">int8_t</a>)<a class="local col0 ref" href="#80Value" title='Value' data-ref="80Value">Value</a>;</td></tr>
<tr><th id="164">164</th><td>}</td></tr>
<tr><th id="165">165</th><td></td></tr>
<tr><th id="166">166</th><td><i class="doc" data-doc="_ZL8isCDisp8miRi">/// isCDisp8 - Return true if this signed displacement fits in a 8-bit</i></td></tr>
<tr><th id="167">167</th><td><i class="doc" data-doc="_ZL8isCDisp8miRi">/// compressed dispacement field.</i></td></tr>
<tr><th id="168">168</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL8isCDisp8miRi" title='isCDisp8' data-type='bool isCDisp8(uint64_t TSFlags, int Value, int &amp; CValue)' data-ref="_ZL8isCDisp8miRi">isCDisp8</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="81TSFlags" title='TSFlags' data-type='uint64_t' data-ref="81TSFlags">TSFlags</dfn>, <em>int</em> <dfn class="local col2 decl" id="82Value" title='Value' data-type='int' data-ref="82Value">Value</dfn>, <em>int</em>&amp; <dfn class="local col3 decl" id="83CValue" title='CValue' data-type='int &amp;' data-ref="83CValue">CValue</dfn>) {</td></tr>
<tr><th id="169">169</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((TSFlags &amp; X86II::EncodingMask) == X86II::EVEX) &amp;&amp; &quot;Compressed 8-bit displacement is only valid for EVEX inst.&quot;) ? void (0) : __assert_fail (&quot;((TSFlags &amp; X86II::EncodingMask) == X86II::EVEX) &amp;&amp; \&quot;Compressed 8-bit displacement is only valid for EVEX inst.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 170, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="local col1 ref" href="#81TSFlags" title='TSFlags' data-ref="81TSFlags">TSFlags</a> &amp; X86II::<a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EncodingMask" title='llvm::X86II::EncodingMask' data-ref="llvm::X86II::EncodingMask">EncodingMask</a>) == X86II::<a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EVEX" title='llvm::X86II::EVEX' data-ref="llvm::X86II::EVEX">EVEX</a>) &amp;&amp;</td></tr>
<tr><th id="170">170</th><td>         <q>"Compressed 8-bit displacement is only valid for EVEX inst."</q>);</td></tr>
<tr><th id="171">171</th><td></td></tr>
<tr><th id="172">172</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="84CD8_Scale" title='CD8_Scale' data-type='unsigned int' data-ref="84CD8_Scale">CD8_Scale</dfn> =</td></tr>
<tr><th id="173">173</th><td>    (<a class="local col1 ref" href="#81TSFlags" title='TSFlags' data-ref="81TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::CD8_Scale_Mask" title='llvm::X86II::CD8_Scale_Mask' data-ref="llvm::X86II::CD8_Scale_Mask">CD8_Scale_Mask</a>) &gt;&gt; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::CD8_Scale_Shift" title='llvm::X86II::CD8_Scale_Shift' data-ref="llvm::X86II::CD8_Scale_Shift">CD8_Scale_Shift</a>;</td></tr>
<tr><th id="174">174</th><td>  <b>if</b> (<a class="local col4 ref" href="#84CD8_Scale" title='CD8_Scale' data-ref="84CD8_Scale">CD8_Scale</a> == <var>0</var>) {</td></tr>
<tr><th id="175">175</th><td>    <a class="local col3 ref" href="#83CValue" title='CValue' data-ref="83CValue">CValue</a> = <a class="local col2 ref" href="#82Value" title='Value' data-ref="82Value">Value</a>;</td></tr>
<tr><th id="176">176</th><td>    <b>return</b> <a class="tu ref" href="#_ZL7isDisp8i" title='isDisp8' data-use='c' data-ref="_ZL7isDisp8i">isDisp8</a>(<a class="local col2 ref" href="#82Value" title='Value' data-ref="82Value">Value</a>);</td></tr>
<tr><th id="177">177</th><td>  }</td></tr>
<tr><th id="178">178</th><td></td></tr>
<tr><th id="179">179</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="85Mask" title='Mask' data-type='unsigned int' data-ref="85Mask">Mask</dfn> = <a class="local col4 ref" href="#84CD8_Scale" title='CD8_Scale' data-ref="84CD8_Scale">CD8_Scale</a> - <var>1</var>;</td></tr>
<tr><th id="180">180</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((CD8_Scale &amp; Mask) == 0 &amp;&amp; &quot;Invalid memory object size.&quot;) ? void (0) : __assert_fail (&quot;(CD8_Scale &amp; Mask) == 0 &amp;&amp; \&quot;Invalid memory object size.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 180, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col4 ref" href="#84CD8_Scale" title='CD8_Scale' data-ref="84CD8_Scale">CD8_Scale</a> &amp; <a class="local col5 ref" href="#85Mask" title='Mask' data-ref="85Mask">Mask</a>) == <var>0</var> &amp;&amp; <q>"Invalid memory object size."</q>);</td></tr>
<tr><th id="181">181</th><td>  <b>if</b> (<a class="local col2 ref" href="#82Value" title='Value' data-ref="82Value">Value</a> &amp; <a class="local col5 ref" href="#85Mask" title='Mask' data-ref="85Mask">Mask</a>) <i>// Unaligned offset</i></td></tr>
<tr><th id="182">182</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="183">183</th><td>  <a class="local col2 ref" href="#82Value" title='Value' data-ref="82Value">Value</a> /= (<em>int</em>)<a class="local col4 ref" href="#84CD8_Scale" title='CD8_Scale' data-ref="84CD8_Scale">CD8_Scale</a>;</td></tr>
<tr><th id="184">184</th><td>  <em>bool</em> <dfn class="local col6 decl" id="86Ret" title='Ret' data-type='bool' data-ref="86Ret">Ret</dfn> = (<a class="local col2 ref" href="#82Value" title='Value' data-ref="82Value">Value</a> == (<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int8_t" title='int8_t' data-type='__int8_t' data-ref="int8_t">int8_t</a>)<a class="local col2 ref" href="#82Value" title='Value' data-ref="82Value">Value</a>);</td></tr>
<tr><th id="185">185</th><td></td></tr>
<tr><th id="186">186</th><td>  <b>if</b> (<a class="local col6 ref" href="#86Ret" title='Ret' data-ref="86Ret">Ret</a>)</td></tr>
<tr><th id="187">187</th><td>    <a class="local col3 ref" href="#83CValue" title='CValue' data-ref="83CValue">CValue</a> = <a class="local col2 ref" href="#82Value" title='Value' data-ref="82Value">Value</a>;</td></tr>
<tr><th id="188">188</th><td>  <b>return</b> <a class="local col6 ref" href="#86Ret" title='Ret' data-ref="86Ret">Ret</a>;</td></tr>
<tr><th id="189">189</th><td>}</td></tr>
<tr><th id="190">190</th><td></td></tr>
<tr><th id="191">191</th><td><i class="doc" data-doc="_ZL15getImmFixupKindm">/// getImmFixupKind - Return the appropriate fixup kind to use for an immediate</i></td></tr>
<tr><th id="192">192</th><td><i class="doc" data-doc="_ZL15getImmFixupKindm">/// in an instruction with the specified TSFlags.</i></td></tr>
<tr><th id="193">193</th><td><em>static</em> <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="tu decl def" id="_ZL15getImmFixupKindm" title='getImmFixupKind' data-type='llvm::MCFixupKind getImmFixupKind(uint64_t TSFlags)' data-ref="_ZL15getImmFixupKindm">getImmFixupKind</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="87TSFlags" title='TSFlags' data-type='uint64_t' data-ref="87TSFlags">TSFlags</dfn>) {</td></tr>
<tr><th id="194">194</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="88Size" title='Size' data-type='unsigned int' data-ref="88Size">Size</dfn> = <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II12getSizeOfImmEm" title='llvm::X86II::getSizeOfImm' data-ref="_ZN4llvm5X86II12getSizeOfImmEm">getSizeOfImm</a>(<a class="local col7 ref" href="#87TSFlags" title='TSFlags' data-ref="87TSFlags">TSFlags</a>);</td></tr>
<tr><th id="195">195</th><td>  <em>bool</em> <dfn class="local col9 decl" id="89isPCRel" title='isPCRel' data-type='bool' data-ref="89isPCRel">isPCRel</dfn> = <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II10isImmPCRelEm" title='llvm::X86II::isImmPCRel' data-ref="_ZN4llvm5X86II10isImmPCRelEm">isImmPCRel</a>(<a class="local col7 ref" href="#87TSFlags" title='TSFlags' data-ref="87TSFlags">TSFlags</a>);</td></tr>
<tr><th id="196">196</th><td></td></tr>
<tr><th id="197">197</th><td>  <b>if</b> (<span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II11isImmSignedEm" title='llvm::X86II::isImmSigned' data-ref="_ZN4llvm5X86II11isImmSignedEm">isImmSigned</a>(<a class="local col7 ref" href="#87TSFlags" title='TSFlags' data-ref="87TSFlags">TSFlags</a>)) {</td></tr>
<tr><th id="198">198</th><td>    <b>switch</b> (<a class="local col8 ref" href="#88Size" title='Size' data-ref="88Size">Size</a>) {</td></tr>
<tr><th id="199">199</th><td>    <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unsupported signed fixup size!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 199)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unsupported signed fixup size!"</q>);</td></tr>
<tr><th id="200">200</th><td>    <b>case</b> <var>4</var>: <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">X86::</span><a class="enum" href="X86FixupKinds.h.html#llvm::X86::Fixups::reloc_signed_4byte" title='llvm::X86::Fixups::reloc_signed_4byte' data-ref="llvm::X86::Fixups::reloc_signed_4byte">reloc_signed_4byte</a>);</td></tr>
<tr><th id="201">201</th><td>    }</td></tr>
<tr><th id="202">202</th><td>  }</td></tr>
<tr><th id="203">203</th><td>  <b>return</b> <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup14getKindForSizeEjb" title='llvm::MCFixup::getKindForSize' data-ref="_ZN4llvm7MCFixup14getKindForSizeEjb">getKindForSize</a>(<a class="local col8 ref" href="#88Size" title='Size' data-ref="88Size">Size</a>, <a class="local col9 ref" href="#89isPCRel" title='isPCRel' data-ref="89isPCRel">isPCRel</a>);</td></tr>
<tr><th id="204">204</th><td>}</td></tr>
<tr><th id="205">205</th><td></td></tr>
<tr><th id="206">206</th><td><i class="doc" data-doc="_ZL17Is32BitMemOperandRKN4llvm6MCInstEj">/// Is32BitMemOperand - Return true if the specified instruction has</i></td></tr>
<tr><th id="207">207</th><td><i class="doc" data-doc="_ZL17Is32BitMemOperandRKN4llvm6MCInstEj">/// a 32-bit memory operand. Op specifies the operand # of the memoperand.</i></td></tr>
<tr><th id="208">208</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17Is32BitMemOperandRKN4llvm6MCInstEj" title='Is32BitMemOperand' data-type='bool Is32BitMemOperand(const llvm::MCInst &amp; MI, unsigned int Op)' data-ref="_ZL17Is32BitMemOperandRKN4llvm6MCInstEj">Is32BitMemOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col0 decl" id="90MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="90MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="91Op" title='Op' data-type='unsigned int' data-ref="91Op">Op</dfn>) {</td></tr>
<tr><th id="209">209</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="92BaseReg" title='BaseReg' data-type='const llvm::MCOperand &amp;' data-ref="92BaseReg">BaseReg</dfn>  = <a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#91Op" title='Op' data-ref="91Op">Op</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="210">210</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="93IndexReg" title='IndexReg' data-type='const llvm::MCOperand &amp;' data-ref="93IndexReg">IndexReg</dfn> = <a class="local col0 ref" href="#90MI" title='MI' data-ref="90MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#91Op" title='Op' data-ref="91Op">Op</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <b>if</b> ((BaseReg.getReg() != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="213">213</th><td>       <span class='error' title="use of undeclared identifier &apos;X86MCRegisterClasses&apos;">X86MCRegisterClasses</span>[X86::<span class='error' title="no member named &apos;GR32RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR32RegClassID</span>].contains(BaseReg.getReg())) ||</td></tr>
<tr><th id="214">214</th><td>      (IndexReg.getReg() != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="215">215</th><td>       <span class='error' title="use of undeclared identifier &apos;X86MCRegisterClasses&apos;">X86MCRegisterClasses</span>[X86::<span class='error' title="no member named &apos;GR32RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR32RegClassID</span>].contains(IndexReg.getReg())))</td></tr>
<tr><th id="216">216</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="217">217</th><td>  <b>if</b> (BaseReg.getReg() == X86::<span class='error' title="no member named &apos;EIP&apos; in namespace &apos;llvm::X86&apos;">EIP</span>) {</td></tr>
<tr><th id="218">218</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IndexReg.getReg() == 0 &amp;&amp; &quot;Invalid eip-based address.&quot;) ? void (0) : __assert_fail (&quot;IndexReg.getReg() == 0 &amp;&amp; \&quot;Invalid eip-based address.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 218, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#93IndexReg" title='IndexReg' data-ref="93IndexReg">IndexReg</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <var>0</var> &amp;&amp; <q>"Invalid eip-based address."</q>);</td></tr>
<tr><th id="219">219</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="220">220</th><td>  }</td></tr>
<tr><th id="221">221</th><td>  <b>if</b> (IndexReg.getReg() == X86::<span class='error' title="no member named &apos;EIZ&apos; in namespace &apos;llvm::X86&apos;">EIZ</span>)</td></tr>
<tr><th id="222">222</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="223">223</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="224">224</th><td>}</td></tr>
<tr><th id="225">225</th><td></td></tr>
<tr><th id="226">226</th><td><i class="doc">/// Is64BitMemOperand - Return true if the specified instruction has</i></td></tr>
<tr><th id="227">227</th><td><i class="doc">/// a 64-bit memory operand. Op specifies the operand # of the memoperand.</i></td></tr>
<tr><th id="228">228</th><td><u>#<span data-ppcond="228">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="229">229</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL17Is64BitMemOperandRKN4llvm6MCInstEj" title='Is64BitMemOperand' data-type='bool Is64BitMemOperand(const llvm::MCInst &amp; MI, unsigned int Op)' data-ref="_ZL17Is64BitMemOperandRKN4llvm6MCInstEj">Is64BitMemOperand</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="94MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="94MI">MI</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="95Op" title='Op' data-type='unsigned int' data-ref="95Op">Op</dfn>) {</td></tr>
<tr><th id="230">230</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col6 decl" id="96BaseReg" title='BaseReg' data-type='const llvm::MCOperand &amp;' data-ref="96BaseReg">BaseReg</dfn>  = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op">Op</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="231">231</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col7 decl" id="97IndexReg" title='IndexReg' data-type='const llvm::MCOperand &amp;' data-ref="97IndexReg">IndexReg</dfn> = <a class="local col4 ref" href="#94MI" title='MI' data-ref="94MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#95Op" title='Op' data-ref="95Op">Op</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="232">232</th><td></td></tr>
<tr><th id="233">233</th><td>  <b>if</b> ((BaseReg.getReg() != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="234">234</th><td>       <span class='error' title="use of undeclared identifier &apos;X86MCRegisterClasses&apos;">X86MCRegisterClasses</span>[X86::<span class='error' title="no member named &apos;GR64RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR64RegClassID</span>].contains(BaseReg.getReg())) ||</td></tr>
<tr><th id="235">235</th><td>      (IndexReg.getReg() != <var>0</var> &amp;&amp;</td></tr>
<tr><th id="236">236</th><td>       <span class='error' title="use of undeclared identifier &apos;X86MCRegisterClasses&apos;">X86MCRegisterClasses</span>[X86::<span class='error' title="no member named &apos;GR64RegClassID&apos; in namespace &apos;llvm::X86&apos;">GR64RegClassID</span>].contains(IndexReg.getReg())))</td></tr>
<tr><th id="237">237</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="238">238</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="239">239</th><td>}</td></tr>
<tr><th id="240">240</th><td><u>#<span data-ppcond="228">endif</span></u></td></tr>
<tr><th id="241">241</th><td></td></tr>
<tr><th id="242">242</th><td><i class="doc">/// StartsWithGlobalOffsetTable - Check if this expression starts with</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">///  _GLOBAL_OFFSET_TABLE_ and if it is of the form</i></td></tr>
<tr><th id="244">244</th><td><i class="doc">///  _GLOBAL_OFFSET_TABLE_-symbol. This is needed to support PIC on ELF</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">/// i386 as _GLOBAL_OFFSET_TABLE_ is magical. We check only simple case that</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">/// are know to be used: _GLOBAL_OFFSET_TABLE_ by itself or at the start</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">/// of a binary expression.</i></td></tr>
<tr><th id="248">248</th><td><b>enum</b> <dfn class="type def" id="GlobalOffsetTableExprKind" title='GlobalOffsetTableExprKind' data-ref="GlobalOffsetTableExprKind">GlobalOffsetTableExprKind</dfn> {</td></tr>
<tr><th id="249">249</th><td>  <dfn class="enum" id="GlobalOffsetTableExprKind::GOT_None" title='GlobalOffsetTableExprKind::GOT_None' data-ref="GlobalOffsetTableExprKind::GOT_None">GOT_None</dfn>,</td></tr>
<tr><th id="250">250</th><td>  <dfn class="enum" id="GlobalOffsetTableExprKind::GOT_Normal" title='GlobalOffsetTableExprKind::GOT_Normal' data-ref="GlobalOffsetTableExprKind::GOT_Normal">GOT_Normal</dfn>,</td></tr>
<tr><th id="251">251</th><td>  <dfn class="enum" id="GlobalOffsetTableExprKind::GOT_SymDiff" title='GlobalOffsetTableExprKind::GOT_SymDiff' data-ref="GlobalOffsetTableExprKind::GOT_SymDiff">GOT_SymDiff</dfn></td></tr>
<tr><th id="252">252</th><td>};</td></tr>
<tr><th id="253">253</th><td><em>static</em> <a class="type" href="#GlobalOffsetTableExprKind" title='GlobalOffsetTableExprKind' data-ref="GlobalOffsetTableExprKind">GlobalOffsetTableExprKind</a></td></tr>
<tr><th id="254">254</th><td><dfn class="tu decl def" id="_ZL27StartsWithGlobalOffsetTablePKN4llvm6MCExprE" title='StartsWithGlobalOffsetTable' data-type='GlobalOffsetTableExprKind StartsWithGlobalOffsetTable(const llvm::MCExpr * Expr)' data-ref="_ZL27StartsWithGlobalOffsetTablePKN4llvm6MCExprE">StartsWithGlobalOffsetTable</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col8 decl" id="98Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="98Expr">Expr</dfn>) {</td></tr>
<tr><th id="255">255</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col9 decl" id="99RHS" title='RHS' data-type='const llvm::MCExpr *' data-ref="99RHS">RHS</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="256">256</th><td>  <b>if</b> (<a class="local col8 ref" href="#98Expr" title='Expr' data-ref="98Expr">Expr</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv">getKind</a>() == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::Binary" title='llvm::MCExpr::ExprKind::Binary' data-ref="llvm::MCExpr::ExprKind::Binary">Binary</a>) {</td></tr>
<tr><th id="257">257</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a> *<dfn class="local col0 decl" id="100BE" title='BE' data-type='const llvm::MCBinaryExpr *' data-ref="100BE">BE</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a> *&gt;(<a class="local col8 ref" href="#98Expr" title='Expr' data-ref="98Expr">Expr</a>);</td></tr>
<tr><th id="258">258</th><td>    <a class="local col8 ref" href="#98Expr" title='Expr' data-ref="98Expr">Expr</a> = <a class="local col0 ref" href="#100BE" title='BE' data-ref="100BE">BE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm12MCBinaryExpr6getLHSEv" title='llvm::MCBinaryExpr::getLHS' data-ref="_ZNK4llvm12MCBinaryExpr6getLHSEv">getLHS</a>();</td></tr>
<tr><th id="259">259</th><td>    <a class="local col9 ref" href="#99RHS" title='RHS' data-ref="99RHS">RHS</a> = <a class="local col0 ref" href="#100BE" title='BE' data-ref="100BE">BE</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm12MCBinaryExpr6getRHSEv" title='llvm::MCBinaryExpr::getRHS' data-ref="_ZNK4llvm12MCBinaryExpr6getRHSEv">getRHS</a>();</td></tr>
<tr><th id="260">260</th><td>  }</td></tr>
<tr><th id="261">261</th><td></td></tr>
<tr><th id="262">262</th><td>  <b>if</b> (<a class="local col8 ref" href="#98Expr" title='Expr' data-ref="98Expr">Expr</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv">getKind</a>() != <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::SymbolRef" title='llvm::MCExpr::ExprKind::SymbolRef' data-ref="llvm::MCExpr::ExprKind::SymbolRef">SymbolRef</a>)</td></tr>
<tr><th id="263">263</th><td>    <b>return</b> <a class="enum" href="#GlobalOffsetTableExprKind::GOT_None" title='GlobalOffsetTableExprKind::GOT_None' data-ref="GlobalOffsetTableExprKind::GOT_None">GOT_None</a>;</td></tr>
<tr><th id="264">264</th><td></td></tr>
<tr><th id="265">265</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col1 decl" id="101Ref" title='Ref' data-type='const llvm::MCSymbolRefExpr *' data-ref="101Ref">Ref</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>*&gt;(<a class="local col8 ref" href="#98Expr" title='Expr' data-ref="98Expr">Expr</a>);</td></tr>
<tr><th id="266">266</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSymbol.h.html#llvm::MCSymbol" title='llvm::MCSymbol' data-ref="llvm::MCSymbol">MCSymbol</a> &amp;<dfn class="local col2 decl" id="102S" title='S' data-type='const llvm::MCSymbol &amp;' data-ref="102S">S</dfn> = <a class="local col1 ref" href="#101Ref" title='Ref' data-ref="101Ref">Ref</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm15MCSymbolRefExpr9getSymbolEv" title='llvm::MCSymbolRefExpr::getSymbol' data-ref="_ZNK4llvm15MCSymbolRefExpr9getSymbolEv">getSymbol</a>();</td></tr>
<tr><th id="267">267</th><td>  <b>if</b> (<a class="local col2 ref" href="#102S" title='S' data-ref="102S">S</a>.<a class="ref" href="../../../../include/llvm/MC/MCSymbol.h.html#_ZNK4llvm8MCSymbol7getNameEv" title='llvm::MCSymbol::getName' data-ref="_ZNK4llvm8MCSymbol7getNameEv">getName</a>() <a class="ref" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvmneENS_9StringRefES0_" title='llvm::operator!=' data-ref="_ZN4llvmneENS_9StringRefES0_">!=</a> <a class="ref fake" href="../../../../include/llvm/ADT/StringRef.h.html#_ZN4llvm9StringRefC1EPKc" title='llvm::StringRef::StringRef' data-ref="_ZN4llvm9StringRefC1EPKc"></a><q>"_GLOBAL_OFFSET_TABLE_"</q>)</td></tr>
<tr><th id="268">268</th><td>    <b>return</b> <a class="enum" href="#GlobalOffsetTableExprKind::GOT_None" title='GlobalOffsetTableExprKind::GOT_None' data-ref="GlobalOffsetTableExprKind::GOT_None">GOT_None</a>;</td></tr>
<tr><th id="269">269</th><td>  <b>if</b> (<a class="local col9 ref" href="#99RHS" title='RHS' data-ref="99RHS">RHS</a> &amp;&amp; <a class="local col9 ref" href="#99RHS" title='RHS' data-ref="99RHS">RHS</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv">getKind</a>() == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::SymbolRef" title='llvm::MCExpr::ExprKind::SymbolRef' data-ref="llvm::MCExpr::ExprKind::SymbolRef">SymbolRef</a>)</td></tr>
<tr><th id="270">270</th><td>    <b>return</b> <a class="enum" href="#GlobalOffsetTableExprKind::GOT_SymDiff" title='GlobalOffsetTableExprKind::GOT_SymDiff' data-ref="GlobalOffsetTableExprKind::GOT_SymDiff">GOT_SymDiff</a>;</td></tr>
<tr><th id="271">271</th><td>  <b>return</b> <a class="enum" href="#GlobalOffsetTableExprKind::GOT_Normal" title='GlobalOffsetTableExprKind::GOT_Normal' data-ref="GlobalOffsetTableExprKind::GOT_Normal">GOT_Normal</a>;</td></tr>
<tr><th id="272">272</th><td>}</td></tr>
<tr><th id="273">273</th><td></td></tr>
<tr><th id="274">274</th><td><em>static</em> <em>bool</em> <dfn class="tu decl def" id="_ZL18HasSecRelSymbolRefPKN4llvm6MCExprE" title='HasSecRelSymbolRef' data-type='bool HasSecRelSymbolRef(const llvm::MCExpr * Expr)' data-ref="_ZL18HasSecRelSymbolRefPKN4llvm6MCExprE">HasSecRelSymbolRef</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col3 decl" id="103Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="103Expr">Expr</dfn>) {</td></tr>
<tr><th id="275">275</th><td>  <b>if</b> (<a class="local col3 ref" href="#103Expr" title='Expr' data-ref="103Expr">Expr</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv">getKind</a>() == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::SymbolRef" title='llvm::MCExpr::ExprKind::SymbolRef' data-ref="llvm::MCExpr::ExprKind::SymbolRef">SymbolRef</a>) {</td></tr>
<tr><th id="276">276</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col4 decl" id="104Ref" title='Ref' data-type='const llvm::MCSymbolRefExpr *' data-ref="104Ref">Ref</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>*&gt;(<a class="local col3 ref" href="#103Expr" title='Expr' data-ref="103Expr">Expr</a>);</td></tr>
<tr><th id="277">277</th><td>    <b>return</b> <a class="local col4 ref" href="#104Ref" title='Ref' data-ref="104Ref">Ref</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm15MCSymbolRefExpr7getKindEv" title='llvm::MCSymbolRefExpr::getKind' data-ref="_ZNK4llvm15MCSymbolRefExpr7getKindEv">getKind</a>() == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_SECREL" title='llvm::MCSymbolRefExpr::VariantKind::VK_SECREL' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_SECREL">VK_SECREL</a>;</td></tr>
<tr><th id="278">278</th><td>  }</td></tr>
<tr><th id="279">279</th><td>  <b>return</b> <b>false</b>;</td></tr>
<tr><th id="280">280</th><td>}</td></tr>
<tr><th id="281">281</th><td></td></tr>
<tr><th id="282">282</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86MCCodeEmitter" title='(anonymous namespace)::X86MCCodeEmitter' data-ref="(anonymousnamespace)::X86MCCodeEmitter">X86MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter15isPCRel32BranchERKN4llvm6MCInstE" title='(anonymous namespace)::X86MCCodeEmitter::isPCRel32Branch' data-type='bool (anonymous namespace)::X86MCCodeEmitter::isPCRel32Branch(const llvm::MCInst &amp; MI) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter15isPCRel32BranchERKN4llvm6MCInstE">isPCRel32Branch</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col5 decl" id="105MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="105MI">MI</dfn>) <em>const</em> {</td></tr>
<tr><th id="283">283</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="106Opcode" title='Opcode' data-type='unsigned int' data-ref="106Opcode">Opcode</dfn> = <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="284">284</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="107Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="107Desc">Desc</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86MCCodeEmitter::MCII" title='(anonymous namespace)::X86MCCodeEmitter::MCII' data-use='m' data-ref="(anonymousnamespace)::X86MCCodeEmitter::MCII">MCII</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col6 ref" href="#106Opcode" title='Opcode' data-ref="106Opcode">Opcode</a>);</td></tr>
<tr><th id="285">285</th><td>  <b>if</b> ((Opcode != X86::<span class='error' title="no member named &apos;CALL64pcrel32&apos; in namespace &apos;llvm::X86&apos;">CALL64pcrel32</span> &amp;&amp; Opcode != X86::<span class='error' title="no member named &apos;JMP_4&apos; in namespace &apos;llvm::X86&apos;">JMP_4</span>) ||</td></tr>
<tr><th id="286">286</th><td>      getImmFixupKind(Desc.TSFlags) != FK_PCRel_4)</td></tr>
<tr><th id="287">287</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="288">288</th><td></td></tr>
<tr><th id="289">289</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="108CurOp" title='CurOp' data-type='unsigned int' data-ref="108CurOp">CurOp</dfn> = <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col7 ref" href="#107Desc" title='Desc' data-ref="107Desc">Desc</a>);</td></tr>
<tr><th id="290">290</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col9 decl" id="109Op" title='Op' data-type='const llvm::MCOperand &amp;' data-ref="109Op">Op</dfn> = <a class="local col5 ref" href="#105MI" title='MI' data-ref="105MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#108CurOp" title='CurOp' data-ref="108CurOp">CurOp</a>);</td></tr>
<tr><th id="291">291</th><td>  <b>if</b> (!<a class="local col9 ref" href="#109Op" title='Op' data-ref="109Op">Op</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>())</td></tr>
<tr><th id="292">292</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="293">293</th><td></td></tr>
<tr><th id="294">294</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a> *<dfn class="local col0 decl" id="110Ref" title='Ref' data-type='const llvm::MCSymbolRefExpr *' data-ref="110Ref">Ref</dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>&gt;(<a class="local col9 ref" href="#109Op" title='Op' data-ref="109Op">Op</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>());</td></tr>
<tr><th id="295">295</th><td>  <b>return</b> <a class="local col0 ref" href="#110Ref" title='Ref' data-ref="110Ref">Ref</a> &amp;&amp; <a class="local col0 ref" href="#110Ref" title='Ref' data-ref="110Ref">Ref</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm15MCSymbolRefExpr7getKindEv" title='llvm::MCSymbolRefExpr::getKind' data-ref="_ZNK4llvm15MCSymbolRefExpr7getKindEv">getKind</a>() == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_None" title='llvm::MCSymbolRefExpr::VariantKind::VK_None' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_None">VK_None</a>;</td></tr>
<tr><th id="296">296</th><td>}</td></tr>
<tr><th id="297">297</th><td></td></tr>
<tr><th id="298">298</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86MCCodeEmitter" title='(anonymous namespace)::X86MCCodeEmitter' data-ref="(anonymousnamespace)::X86MCCodeEmitter">X86MCCodeEmitter</a>::</td></tr>
<tr><th id="299">299</th><td><dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-type='void (anonymous namespace)::X86MCCodeEmitter::EmitImmediate(const llvm::MCOperand &amp; DispOp, llvm::SMLoc Loc, unsigned int Size, llvm::MCFixupKind FixupKind, unsigned int &amp; CurByte, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, int ImmOffset = 0) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="111DispOp" title='DispOp' data-type='const llvm::MCOperand &amp;' data-ref="111DispOp">DispOp</dfn>, <a class="type" href="../../../../include/llvm/Support/SMLoc.h.html#llvm::SMLoc" title='llvm::SMLoc' data-ref="llvm::SMLoc">SMLoc</a> <dfn class="local col2 decl" id="112Loc" title='Loc' data-type='llvm::SMLoc' data-ref="112Loc">Loc</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="113Size" title='Size' data-type='unsigned int' data-ref="113Size">Size</dfn>,</td></tr>
<tr><th id="300">300</th><td>              <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a> <dfn class="local col4 decl" id="114FixupKind" title='FixupKind' data-type='llvm::MCFixupKind' data-ref="114FixupKind">FixupKind</dfn>, <em>unsigned</em> &amp;<dfn class="local col5 decl" id="115CurByte" title='CurByte' data-type='unsigned int &amp;' data-ref="115CurByte">CurByte</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col6 decl" id="116OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="116OS">OS</dfn>,</td></tr>
<tr><th id="301">301</th><td>              <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col7 decl" id="117Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="117Fixups">Fixups</dfn>, <em>int</em> <dfn class="local col8 decl" id="118ImmOffset" title='ImmOffset' data-type='int' data-ref="118ImmOffset">ImmOffset</dfn>) <em>const</em> {</td></tr>
<tr><th id="302">302</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a> *<dfn class="local col9 decl" id="119Expr" title='Expr' data-type='const llvm::MCExpr *' data-ref="119Expr">Expr</dfn> = <b>nullptr</b>;</td></tr>
<tr><th id="303">303</th><td>  <b>if</b> (<a class="local col1 ref" href="#111DispOp" title='DispOp' data-ref="111DispOp">DispOp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="304">304</th><td>    <i>// If this is a simple integer displacement that doesn't require a</i></td></tr>
<tr><th id="305">305</th><td><i>    // relocation, emit it now.</i></td></tr>
<tr><th id="306">306</th><td>    <b>if</b> (<a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> != <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_PCRel_1" title='llvm::MCFixupKind::FK_PCRel_1' data-ref="llvm::MCFixupKind::FK_PCRel_1">FK_PCRel_1</a> &amp;&amp;</td></tr>
<tr><th id="307">307</th><td>        <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> != <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_PCRel_2" title='llvm::MCFixupKind::FK_PCRel_2' data-ref="llvm::MCFixupKind::FK_PCRel_2">FK_PCRel_2</a> &amp;&amp;</td></tr>
<tr><th id="308">308</th><td>        <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> != <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_PCRel_4" title='llvm::MCFixupKind::FK_PCRel_4' data-ref="llvm::MCFixupKind::FK_PCRel_4">FK_PCRel_4</a>) {</td></tr>
<tr><th id="309">309</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12EmitConstantEmjRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitConstant' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12EmitConstantEmjRjRN4llvm11raw_ostreamE">EmitConstant</a>(<a class="local col1 ref" href="#111DispOp" title='DispOp' data-ref="111DispOp">DispOp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>()+<a class="local col8 ref" href="#118ImmOffset" title='ImmOffset' data-ref="118ImmOffset">ImmOffset</a>, <a class="local col3 ref" href="#113Size" title='Size' data-ref="113Size">Size</a>, <span class='refarg'><a class="local col5 ref" href="#115CurByte" title='CurByte' data-ref="115CurByte">CurByte</a></span>, <span class='refarg'><a class="local col6 ref" href="#116OS" title='OS' data-ref="116OS">OS</a></span>);</td></tr>
<tr><th id="310">310</th><td>      <b>return</b>;</td></tr>
<tr><th id="311">311</th><td>    }</td></tr>
<tr><th id="312">312</th><td>    <a class="local col9 ref" href="#119Expr" title='Expr' data-ref="119Expr">Expr</a> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(<a class="local col1 ref" href="#111DispOp" title='DispOp' data-ref="111DispOp">DispOp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>(), <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86MCCodeEmitter::Ctx" title='(anonymous namespace)::X86MCCodeEmitter::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCCodeEmitter::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="313">313</th><td>  } <b>else</b> {</td></tr>
<tr><th id="314">314</th><td>    <a class="local col9 ref" href="#119Expr" title='Expr' data-ref="119Expr">Expr</a> = <a class="local col1 ref" href="#111DispOp" title='DispOp' data-ref="111DispOp">DispOp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>();</td></tr>
<tr><th id="315">315</th><td>  }</td></tr>
<tr><th id="316">316</th><td></td></tr>
<tr><th id="317">317</th><td>  <i>// If we have an immoffset, add it to the expression.</i></td></tr>
<tr><th id="318">318</th><td>  <b>if</b> ((<a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> == <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_Data_4" title='llvm::MCFixupKind::FK_Data_4' data-ref="llvm::MCFixupKind::FK_Data_4">FK_Data_4</a> ||</td></tr>
<tr><th id="319">319</th><td>       <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> == <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_Data_8" title='llvm::MCFixupKind::FK_Data_8' data-ref="llvm::MCFixupKind::FK_Data_8">FK_Data_8</a> ||</td></tr>
<tr><th id="320">320</th><td>       <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> == <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">X86::</span><a class="enum" href="X86FixupKinds.h.html#llvm::X86::Fixups::reloc_signed_4byte" title='llvm::X86::Fixups::reloc_signed_4byte' data-ref="llvm::X86::Fixups::reloc_signed_4byte">reloc_signed_4byte</a>))) {</td></tr>
<tr><th id="321">321</th><td>    <a class="type" href="#GlobalOffsetTableExprKind" title='GlobalOffsetTableExprKind' data-ref="GlobalOffsetTableExprKind">GlobalOffsetTableExprKind</a> <dfn class="local col0 decl" id="120Kind" title='Kind' data-type='GlobalOffsetTableExprKind' data-ref="120Kind">Kind</dfn> = <a class="tu ref" href="#_ZL27StartsWithGlobalOffsetTablePKN4llvm6MCExprE" title='StartsWithGlobalOffsetTable' data-use='c' data-ref="_ZL27StartsWithGlobalOffsetTablePKN4llvm6MCExprE">StartsWithGlobalOffsetTable</a>(<a class="local col9 ref" href="#119Expr" title='Expr' data-ref="119Expr">Expr</a>);</td></tr>
<tr><th id="322">322</th><td>    <b>if</b> (<a class="local col0 ref" href="#120Kind" title='Kind' data-ref="120Kind">Kind</a> != <a class="enum" href="#GlobalOffsetTableExprKind::GOT_None" title='GlobalOffsetTableExprKind::GOT_None' data-ref="GlobalOffsetTableExprKind::GOT_None">GOT_None</a>) {</td></tr>
<tr><th id="323">323</th><td>      <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (ImmOffset == 0) ? void (0) : __assert_fail (&quot;ImmOffset == 0&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 323, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col8 ref" href="#118ImmOffset" title='ImmOffset' data-ref="118ImmOffset">ImmOffset</a> == <var>0</var>);</td></tr>
<tr><th id="324">324</th><td></td></tr>
<tr><th id="325">325</th><td>      <b>if</b> (<a class="local col3 ref" href="#113Size" title='Size' data-ref="113Size">Size</a> == <var>8</var>) {</td></tr>
<tr><th id="326">326</th><td>        <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">X86::</span><a class="enum" href="X86FixupKinds.h.html#llvm::X86::Fixups::reloc_global_offset_table8" title='llvm::X86::Fixups::reloc_global_offset_table8' data-ref="llvm::X86::Fixups::reloc_global_offset_table8">reloc_global_offset_table8</a>);</td></tr>
<tr><th id="327">327</th><td>      } <b>else</b> {</td></tr>
<tr><th id="328">328</th><td>        <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Size == 4) ? void (0) : __assert_fail (&quot;Size == 4&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 328, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#113Size" title='Size' data-ref="113Size">Size</a> == <var>4</var>);</td></tr>
<tr><th id="329">329</th><td>        <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">X86::</span><a class="enum" href="X86FixupKinds.h.html#llvm::X86::Fixups::reloc_global_offset_table" title='llvm::X86::Fixups::reloc_global_offset_table' data-ref="llvm::X86::Fixups::reloc_global_offset_table">reloc_global_offset_table</a>);</td></tr>
<tr><th id="330">330</th><td>      }</td></tr>
<tr><th id="331">331</th><td></td></tr>
<tr><th id="332">332</th><td>      <b>if</b> (<a class="local col0 ref" href="#120Kind" title='Kind' data-ref="120Kind">Kind</a> == <a class="enum" href="#GlobalOffsetTableExprKind::GOT_Normal" title='GlobalOffsetTableExprKind::GOT_Normal' data-ref="GlobalOffsetTableExprKind::GOT_Normal">GOT_Normal</a>)</td></tr>
<tr><th id="333">333</th><td>        <a class="local col8 ref" href="#118ImmOffset" title='ImmOffset' data-ref="118ImmOffset">ImmOffset</a> = <a class="local col5 ref" href="#115CurByte" title='CurByte' data-ref="115CurByte">CurByte</a>;</td></tr>
<tr><th id="334">334</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#119Expr" title='Expr' data-ref="119Expr">Expr</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv">getKind</a>() == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::SymbolRef" title='llvm::MCExpr::ExprKind::SymbolRef' data-ref="llvm::MCExpr::ExprKind::SymbolRef">SymbolRef</a>) {</td></tr>
<tr><th id="335">335</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL18HasSecRelSymbolRefPKN4llvm6MCExprE" title='HasSecRelSymbolRef' data-use='c' data-ref="_ZL18HasSecRelSymbolRefPKN4llvm6MCExprE">HasSecRelSymbolRef</a>(<a class="local col9 ref" href="#119Expr" title='Expr' data-ref="119Expr">Expr</a>)) {</td></tr>
<tr><th id="336">336</th><td>        <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_SecRel_4" title='llvm::MCFixupKind::FK_SecRel_4' data-ref="llvm::MCFixupKind::FK_SecRel_4">FK_SecRel_4</a>);</td></tr>
<tr><th id="337">337</th><td>      }</td></tr>
<tr><th id="338">338</th><td>    } <b>else</b> <b>if</b> (<a class="local col9 ref" href="#119Expr" title='Expr' data-ref="119Expr">Expr</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm6MCExpr7getKindEv" title='llvm::MCExpr::getKind' data-ref="_ZNK4llvm6MCExpr7getKindEv">getKind</a>() == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr" title='llvm::MCExpr' data-ref="llvm::MCExpr">MCExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCExpr::ExprKind::Binary" title='llvm::MCExpr::ExprKind::Binary' data-ref="llvm::MCExpr::ExprKind::Binary">Binary</a>) {</td></tr>
<tr><th id="339">339</th><td>      <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a> *<dfn class="local col1 decl" id="121Bin" title='Bin' data-type='const llvm::MCBinaryExpr *' data-ref="121Bin">Bin</dfn> = <b>static_cast</b>&lt;<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>*&gt;(<a class="local col9 ref" href="#119Expr" title='Expr' data-ref="119Expr">Expr</a>);</td></tr>
<tr><th id="340">340</th><td>      <b>if</b> (<a class="tu ref" href="#_ZL18HasSecRelSymbolRefPKN4llvm6MCExprE" title='HasSecRelSymbolRef' data-use='c' data-ref="_ZL18HasSecRelSymbolRefPKN4llvm6MCExprE">HasSecRelSymbolRef</a>(<a class="local col1 ref" href="#121Bin" title='Bin' data-ref="121Bin">Bin</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm12MCBinaryExpr6getLHSEv" title='llvm::MCBinaryExpr::getLHS' data-ref="_ZNK4llvm12MCBinaryExpr6getLHSEv">getLHS</a>())</td></tr>
<tr><th id="341">341</th><td>          || <a class="tu ref" href="#_ZL18HasSecRelSymbolRefPKN4llvm6MCExprE" title='HasSecRelSymbolRef' data-use='c' data-ref="_ZL18HasSecRelSymbolRefPKN4llvm6MCExprE">HasSecRelSymbolRef</a>(<a class="local col1 ref" href="#121Bin" title='Bin' data-ref="121Bin">Bin</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm12MCBinaryExpr6getRHSEv" title='llvm::MCBinaryExpr::getRHS' data-ref="_ZNK4llvm12MCBinaryExpr6getRHSEv">getRHS</a>())) {</td></tr>
<tr><th id="342">342</th><td>        <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_SecRel_4" title='llvm::MCFixupKind::FK_SecRel_4' data-ref="llvm::MCFixupKind::FK_SecRel_4">FK_SecRel_4</a>);</td></tr>
<tr><th id="343">343</th><td>      }</td></tr>
<tr><th id="344">344</th><td>    }</td></tr>
<tr><th id="345">345</th><td>  }</td></tr>
<tr><th id="346">346</th><td></td></tr>
<tr><th id="347">347</th><td>  <i>// If the fixup is pc-relative, we need to bias the value to be relative to</i></td></tr>
<tr><th id="348">348</th><td><i>  // the start of the field, not the end of the field.</i></td></tr>
<tr><th id="349">349</th><td>  <b>if</b> (<a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> == <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_PCRel_4" title='llvm::MCFixupKind::FK_PCRel_4' data-ref="llvm::MCFixupKind::FK_PCRel_4">FK_PCRel_4</a> ||</td></tr>
<tr><th id="350">350</th><td>      <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> == <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">X86::</span><a class="enum" href="X86FixupKinds.h.html#llvm::X86::Fixups::reloc_riprel_4byte" title='llvm::X86::Fixups::reloc_riprel_4byte' data-ref="llvm::X86::Fixups::reloc_riprel_4byte">reloc_riprel_4byte</a>) ||</td></tr>
<tr><th id="351">351</th><td>      <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> == <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">X86::</span><a class="enum" href="X86FixupKinds.h.html#llvm::X86::Fixups::reloc_riprel_4byte_movq_load" title='llvm::X86::Fixups::reloc_riprel_4byte_movq_load' data-ref="llvm::X86::Fixups::reloc_riprel_4byte_movq_load">reloc_riprel_4byte_movq_load</a>) ||</td></tr>
<tr><th id="352">352</th><td>      <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> == <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">X86::</span><a class="enum" href="X86FixupKinds.h.html#llvm::X86::Fixups::reloc_riprel_4byte_relax" title='llvm::X86::Fixups::reloc_riprel_4byte_relax' data-ref="llvm::X86::Fixups::reloc_riprel_4byte_relax">reloc_riprel_4byte_relax</a>) ||</td></tr>
<tr><th id="353">353</th><td>      <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> == <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">X86::</span><a class="enum" href="X86FixupKinds.h.html#llvm::X86::Fixups::reloc_riprel_4byte_relax_rex" title='llvm::X86::Fixups::reloc_riprel_4byte_relax_rex' data-ref="llvm::X86::Fixups::reloc_riprel_4byte_relax_rex">reloc_riprel_4byte_relax_rex</a>) ||</td></tr>
<tr><th id="354">354</th><td>      <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> == <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">X86::</span><a class="enum" href="X86FixupKinds.h.html#llvm::X86::Fixups::reloc_branch_4byte_pcrel" title='llvm::X86::Fixups::reloc_branch_4byte_pcrel' data-ref="llvm::X86::Fixups::reloc_branch_4byte_pcrel">reloc_branch_4byte_pcrel</a>)) {</td></tr>
<tr><th id="355">355</th><td>    <a class="local col8 ref" href="#118ImmOffset" title='ImmOffset' data-ref="118ImmOffset">ImmOffset</a> -= <var>4</var>;</td></tr>
<tr><th id="356">356</th><td>    <i>// If this is a pc-relative load off _GLOBAL_OFFSET_TABLE_:</i></td></tr>
<tr><th id="357">357</th><td><i>    // leaq _GLOBAL_OFFSET_TABLE_(%rip), %r15</i></td></tr>
<tr><th id="358">358</th><td><i>    // this needs to be a GOTPC32 relocation.</i></td></tr>
<tr><th id="359">359</th><td>    <b>if</b> (<a class="tu ref" href="#_ZL27StartsWithGlobalOffsetTablePKN4llvm6MCExprE" title='StartsWithGlobalOffsetTable' data-use='c' data-ref="_ZL27StartsWithGlobalOffsetTablePKN4llvm6MCExprE">StartsWithGlobalOffsetTable</a>(<a class="local col9 ref" href="#119Expr" title='Expr' data-ref="119Expr">Expr</a>) != <a class="enum" href="#GlobalOffsetTableExprKind::GOT_None" title='GlobalOffsetTableExprKind::GOT_None' data-ref="GlobalOffsetTableExprKind::GOT_None">GOT_None</a>)</td></tr>
<tr><th id="360">360</th><td>      <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> = <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">X86::</span><a class="enum" href="X86FixupKinds.h.html#llvm::X86::Fixups::reloc_global_offset_table" title='llvm::X86::Fixups::reloc_global_offset_table' data-ref="llvm::X86::Fixups::reloc_global_offset_table">reloc_global_offset_table</a>);</td></tr>
<tr><th id="361">361</th><td>  }</td></tr>
<tr><th id="362">362</th><td>  <b>if</b> (<a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> == <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_PCRel_2" title='llvm::MCFixupKind::FK_PCRel_2' data-ref="llvm::MCFixupKind::FK_PCRel_2">FK_PCRel_2</a>)</td></tr>
<tr><th id="363">363</th><td>    <a class="local col8 ref" href="#118ImmOffset" title='ImmOffset' data-ref="118ImmOffset">ImmOffset</a> -= <var>2</var>;</td></tr>
<tr><th id="364">364</th><td>  <b>if</b> (<a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a> == <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_PCRel_1" title='llvm::MCFixupKind::FK_PCRel_1' data-ref="llvm::MCFixupKind::FK_PCRel_1">FK_PCRel_1</a>)</td></tr>
<tr><th id="365">365</th><td>    <a class="local col8 ref" href="#118ImmOffset" title='ImmOffset' data-ref="118ImmOffset">ImmOffset</a> -= <var>1</var>;</td></tr>
<tr><th id="366">366</th><td></td></tr>
<tr><th id="367">367</th><td>  <b>if</b> (<a class="local col8 ref" href="#118ImmOffset" title='ImmOffset' data-ref="118ImmOffset">ImmOffset</a>)</td></tr>
<tr><th id="368">368</th><td>    <a class="local col9 ref" href="#119Expr" title='Expr' data-ref="119Expr">Expr</a> = <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCBinaryExpr" title='llvm::MCBinaryExpr' data-ref="llvm::MCBinaryExpr">MCBinaryExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE" title='llvm::MCBinaryExpr::createAdd' data-ref="_ZN4llvm12MCBinaryExpr9createAddEPKNS_6MCExprES3_RNS_9MCContextE">createAdd</a>(<a class="local col9 ref" href="#119Expr" title='Expr' data-ref="119Expr">Expr</a>, <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCConstantExpr" title='llvm::MCConstantExpr' data-ref="llvm::MCConstantExpr">MCConstantExpr</a>::<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE" title='llvm::MCConstantExpr::create' data-ref="_ZN4llvm14MCConstantExpr6createElRNS_9MCContextE">create</a>(<a class="local col8 ref" href="#118ImmOffset" title='ImmOffset' data-ref="118ImmOffset">ImmOffset</a>, <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86MCCodeEmitter::Ctx" title='(anonymous namespace)::X86MCCodeEmitter::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCCodeEmitter::Ctx">Ctx</a></span>),</td></tr>
<tr><th id="369">369</th><td>                                   <span class='refarg'><a class="tu member" href="#(anonymousnamespace)::X86MCCodeEmitter::Ctx" title='(anonymous namespace)::X86MCCodeEmitter::Ctx' data-use='a' data-ref="(anonymousnamespace)::X86MCCodeEmitter::Ctx">Ctx</a></span>);</td></tr>
<tr><th id="370">370</th><td></td></tr>
<tr><th id="371">371</th><td>  <i>// Emit a symbolic constant as a fixup and 4 zeros.</i></td></tr>
<tr><th id="372">372</th><td>  <a class="local col7 ref" href="#117Fixups" title='Fixups' data-ref="117Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<a class="local col5 ref" href="#115CurByte" title='CurByte' data-ref="115CurByte">CurByte</a>, <a class="local col9 ref" href="#119Expr" title='Expr' data-ref="119Expr">Expr</a>, <a class="local col4 ref" href="#114FixupKind" title='FixupKind' data-ref="114FixupKind">FixupKind</a>, <a class="ref fake" href="../../../../include/llvm/Support/SMLoc.h.html#23" title='llvm::SMLoc::SMLoc' data-ref="_ZN4llvm5SMLocC1ERKS0_"></a><a class="local col2 ref" href="#112Loc" title='Loc' data-ref="112Loc">Loc</a>));</td></tr>
<tr><th id="373">373</th><td>  <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12EmitConstantEmjRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitConstant' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12EmitConstantEmjRjRN4llvm11raw_ostreamE">EmitConstant</a>(<var>0</var>, <a class="local col3 ref" href="#113Size" title='Size' data-ref="113Size">Size</a>, <span class='refarg'><a class="local col5 ref" href="#115CurByte" title='CurByte' data-ref="115CurByte">CurByte</a></span>, <span class='refarg'><a class="local col6 ref" href="#116OS" title='OS' data-ref="116OS">OS</a></span>);</td></tr>
<tr><th id="374">374</th><td>}</td></tr>
<tr><th id="375">375</th><td></td></tr>
<tr><th id="376">376</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86MCCodeEmitter" title='(anonymous namespace)::X86MCCodeEmitter' data-ref="(anonymousnamespace)::X86MCCodeEmitter">X86MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::emitMemModRMByte' data-type='void (anonymous namespace)::X86MCCodeEmitter::emitMemModRMByte(const llvm::MCInst &amp; MI, unsigned int Op, unsigned int RegOpcodeField, uint64_t TSFlags, bool Rex, unsigned int &amp; CurByte, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">emitMemModRMByte</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="122MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="122MI">MI</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="123Op" title='Op' data-type='unsigned int' data-ref="123Op">Op</dfn>,</td></tr>
<tr><th id="377">377</th><td>                                        <em>unsigned</em> <dfn class="local col4 decl" id="124RegOpcodeField" title='RegOpcodeField' data-type='unsigned int' data-ref="124RegOpcodeField">RegOpcodeField</dfn>,</td></tr>
<tr><th id="378">378</th><td>                                        <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="125TSFlags" title='TSFlags' data-type='uint64_t' data-ref="125TSFlags">TSFlags</dfn>, <em>bool</em> <dfn class="local col6 decl" id="126Rex" title='Rex' data-type='bool' data-ref="126Rex">Rex</dfn>,</td></tr>
<tr><th id="379">379</th><td>                                        <em>unsigned</em> &amp;<dfn class="local col7 decl" id="127CurByte" title='CurByte' data-type='unsigned int &amp;' data-ref="127CurByte">CurByte</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="128OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="128OS">OS</dfn>,</td></tr>
<tr><th id="380">380</th><td>                                        <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col9 decl" id="129Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="129Fixups">Fixups</dfn>,</td></tr>
<tr><th id="381">381</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col0 decl" id="130STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="130STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="382">382</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col1 decl" id="131Disp" title='Disp' data-type='const llvm::MCOperand &amp;' data-ref="131Disp">Disp</dfn>     = <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#123Op" title='Op' data-ref="123Op">Op</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>);</td></tr>
<tr><th id="383">383</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col2 decl" id="132Base" title='Base' data-type='const llvm::MCOperand &amp;' data-ref="132Base">Base</dfn>     = <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#123Op" title='Op' data-ref="123Op">Op</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="384">384</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="133Scale" title='Scale' data-type='const llvm::MCOperand &amp;' data-ref="133Scale">Scale</dfn>    = <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#123Op" title='Op' data-ref="123Op">Op</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt">AddrScaleAmt</a>);</td></tr>
<tr><th id="385">385</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col4 decl" id="134IndexReg" title='IndexReg' data-type='const llvm::MCOperand &amp;' data-ref="134IndexReg">IndexReg</dfn> = <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col3 ref" href="#123Op" title='Op' data-ref="123Op">Op</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="386">386</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="135BaseReg" title='BaseReg' data-type='unsigned int' data-ref="135BaseReg">BaseReg</dfn> = <a class="local col2 ref" href="#132Base" title='Base' data-ref="132Base">Base</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="387">387</th><td>  <em>bool</em> <dfn class="local col6 decl" id="136HasEVEX" title='HasEVEX' data-type='bool' data-ref="136HasEVEX">HasEVEX</dfn> = (<a class="local col5 ref" href="#125TSFlags" title='TSFlags' data-ref="125TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EncodingMask" title='llvm::X86II::EncodingMask' data-ref="llvm::X86II::EncodingMask">EncodingMask</a>) == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EVEX" title='llvm::X86II::EVEX' data-ref="llvm::X86II::EVEX">EVEX</a>;</td></tr>
<tr><th id="388">388</th><td></td></tr>
<tr><th id="389">389</th><td>  <i>// Handle %rip relative addressing.</i></td></tr>
<tr><th id="390">390</th><td>  <b>if</b> (BaseReg == X86::<span class='error' title="no member named &apos;RIP&apos; in namespace &apos;llvm::X86&apos;">RIP</span> ||</td></tr>
<tr><th id="391">391</th><td>      BaseReg == X86::<span class='error' title="no member named &apos;EIP&apos; in namespace &apos;llvm::X86&apos;">EIP</span>) {    <i>// [disp32+rIP] in X86-64 mode</i></td></tr>
<tr><th id="392">392</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (is64BitMode(STI) &amp;&amp; &quot;Rip-relative addressing requires 64-bit mode&quot;) ? void (0) : __assert_fail (&quot;is64BitMode(STI) &amp;&amp; \&quot;Rip-relative addressing requires 64-bit mode\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 392, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is64BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is64BitMode' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is64BitModeERKN4llvm15MCSubtargetInfoE">is64BitMode</a>(<a class="local col0 ref" href="#130STI" title='STI' data-ref="130STI">STI</a>) &amp;&amp; <q>"Rip-relative addressing requires 64-bit mode"</q>);</td></tr>
<tr><th id="393">393</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IndexReg.getReg() == 0 &amp;&amp; &quot;Invalid rip-relative address&quot;) ? void (0) : __assert_fail (&quot;IndexReg.getReg() == 0 &amp;&amp; \&quot;Invalid rip-relative address\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 393, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#134IndexReg" title='IndexReg' data-ref="134IndexReg">IndexReg</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <var>0</var> &amp;&amp; <q>"Invalid rip-relative address"</q>);</td></tr>
<tr><th id="394">394</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>0</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <var>5</var>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="395">395</th><td></td></tr>
<tr><th id="396">396</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="137Opcode" title='Opcode' data-type='unsigned int' data-ref="137Opcode">Opcode</dfn> = <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="397">397</th><td>    <i>// movq loads are handled with a special relocation form which allows the</i></td></tr>
<tr><th id="398">398</th><td><i>    // linker to eliminate some loads for GOT references which end up in the</i></td></tr>
<tr><th id="399">399</th><td><i>    // same linkage unit.</i></td></tr>
<tr><th id="400">400</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="138FixupKind" title='FixupKind' data-type='unsigned int' data-ref="138FixupKind">FixupKind</dfn> = [=]() {</td></tr>
<tr><th id="401">401</th><td>      <b>switch</b> (<a class="local col7 ref" href="#137Opcode" title='Opcode' data-ref="137Opcode">Opcode</a>) {</td></tr>
<tr><th id="402">402</th><td>      <b>default</b>:</td></tr>
<tr><th id="403">403</th><td>        <b>return</b> <span class="namespace">X86::</span><a class="enum" href="X86FixupKinds.h.html#llvm::X86::Fixups::reloc_riprel_4byte" title='llvm::X86::Fixups::reloc_riprel_4byte' data-ref="llvm::X86::Fixups::reloc_riprel_4byte">reloc_riprel_4byte</a>;</td></tr>
<tr><th id="404">404</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;MOV64rm&apos; in namespace &apos;llvm::X86&apos;">MOV64rm</span>:</td></tr>
<tr><th id="405">405</th><td>        <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Rex) ? void (0) : __assert_fail (&quot;Rex&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 405, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(Rex);</td></tr>
<tr><th id="406">406</th><td>        <b>return</b> <span class="namespace">X86::</span><a class="enum" href="X86FixupKinds.h.html#llvm::X86::Fixups::reloc_riprel_4byte_movq_load" title='llvm::X86::Fixups::reloc_riprel_4byte_movq_load' data-ref="llvm::X86::Fixups::reloc_riprel_4byte_movq_load">reloc_riprel_4byte_movq_load</a>;</td></tr>
<tr><th id="407">407</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;CALL64m&apos; in namespace &apos;llvm::X86&apos;">CALL64m</span>:</td></tr>
<tr><th id="408">408</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;JMP64m&apos; in namespace &apos;llvm::X86&apos;">JMP64m</span>:</td></tr>
<tr><th id="409">409</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;TAILJMPm64&apos; in namespace &apos;llvm::X86&apos;">TAILJMPm64</span>:</td></tr>
<tr><th id="410">410</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;TEST64mr&apos; in namespace &apos;llvm::X86&apos;">TEST64mr</span>:</td></tr>
<tr><th id="411">411</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;ADC64rm&apos; in namespace &apos;llvm::X86&apos;">ADC64rm</span>:</td></tr>
<tr><th id="412">412</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;ADD64rm&apos; in namespace &apos;llvm::X86&apos;">ADD64rm</span>:</td></tr>
<tr><th id="413">413</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;AND64rm&apos; in namespace &apos;llvm::X86&apos;">AND64rm</span>:</td></tr>
<tr><th id="414">414</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;CMP64rm&apos; in namespace &apos;llvm::X86&apos;">CMP64rm</span>:</td></tr>
<tr><th id="415">415</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;OR64rm&apos; in namespace &apos;llvm::X86&apos;">OR64rm</span>:</td></tr>
<tr><th id="416">416</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;SBB64rm&apos; in namespace &apos;llvm::X86&apos;">SBB64rm</span>:</td></tr>
<tr><th id="417">417</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;SUB64rm&apos; in namespace &apos;llvm::X86&apos;">SUB64rm</span>:</td></tr>
<tr><th id="418">418</th><td>      <b>case</b> X86::<span class='error' title="no member named &apos;XOR64rm&apos; in namespace &apos;llvm::X86&apos;">XOR64rm</span>:</td></tr>
<tr><th id="419">419</th><td>        <b>return</b> Rex ? X86::reloc_riprel_4byte_relax_rex</td></tr>
<tr><th id="420">420</th><td>                   : X86::reloc_riprel_4byte_relax;</td></tr>
<tr><th id="421">421</th><td>      }</td></tr>
<tr><th id="422">422</th><td>    }();</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>    <i>// rip-relative addressing is actually relative to the *next* instruction.</i></td></tr>
<tr><th id="425">425</th><td><i>    // Since an immediate can follow the mod/rm byte for an instruction, this</i></td></tr>
<tr><th id="426">426</th><td><i>    // means that we need to bias the displacement field of the instruction with</i></td></tr>
<tr><th id="427">427</th><td><i>    // the size of the immediate field. If we have this case, add it into the</i></td></tr>
<tr><th id="428">428</th><td><i>    // expression to emit.</i></td></tr>
<tr><th id="429">429</th><td><i>    // Note: rip-relative addressing using immediate displacement values should</i></td></tr>
<tr><th id="430">430</th><td><i>    // not be adjusted, assuming it was the user's intent.</i></td></tr>
<tr><th id="431">431</th><td>    <em>int</em> <dfn class="local col9 decl" id="139ImmSize" title='ImmSize' data-type='int' data-ref="139ImmSize">ImmSize</dfn> = !<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II6hasImmEm" title='llvm::X86II::hasImm' data-ref="_ZN4llvm5X86II6hasImmEm">hasImm</a>(<a class="local col5 ref" href="#125TSFlags" title='TSFlags' data-ref="125TSFlags">TSFlags</a>)</td></tr>
<tr><th id="432">432</th><td>                      ? <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II12getSizeOfImmEm" title='llvm::X86II::getSizeOfImm' data-ref="_ZN4llvm5X86II12getSizeOfImmEm">getSizeOfImm</a>(<a class="local col5 ref" href="#125TSFlags" title='TSFlags' data-ref="125TSFlags">TSFlags</a>)</td></tr>
<tr><th id="433">433</th><td>                      : <var>0</var>;</td></tr>
<tr><th id="434">434</th><td></td></tr>
<tr><th id="435">435</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>, <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(), <var>4</var>, <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<a class="local col8 ref" href="#138FixupKind" title='FixupKind' data-ref="138FixupKind">FixupKind</a>),</td></tr>
<tr><th id="436">436</th><td>                  <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>, <span class='refarg'><a class="local col9 ref" href="#129Fixups" title='Fixups' data-ref="129Fixups">Fixups</a></span>, -<a class="local col9 ref" href="#139ImmSize" title='ImmSize' data-ref="139ImmSize">ImmSize</a>);</td></tr>
<tr><th id="437">437</th><td>    <b>return</b>;</td></tr>
<tr><th id="438">438</th><td>  }</td></tr>
<tr><th id="439">439</th><td></td></tr>
<tr><th id="440">440</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="140BaseRegNo" title='BaseRegNo' data-type='unsigned int' data-ref="140BaseRegNo">BaseRegNo</dfn> = <a class="local col5 ref" href="#135BaseReg" title='BaseReg' data-ref="135BaseReg">BaseReg</a> ? <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col2 ref" href="#132Base" title='Base' data-ref="132Base">Base</a>) : -<var>1U</var>;</td></tr>
<tr><th id="441">441</th><td></td></tr>
<tr><th id="442">442</th><td>  <i>// 16-bit addressing forms of the ModR/M byte have a different encoding for</i></td></tr>
<tr><th id="443">443</th><td><i>  // the R/M field and are far more limited in which registers can be used.</i></td></tr>
<tr><th id="444">444</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17Is16BitMemOperandERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::Is16BitMemOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17Is16BitMemOperandERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">Is16BitMemOperand</a>(<a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>, <a class="local col3 ref" href="#123Op" title='Op' data-ref="123Op">Op</a>, <a class="local col0 ref" href="#130STI" title='STI' data-ref="130STI">STI</a>)) {</td></tr>
<tr><th id="445">445</th><td>    <b>if</b> (<a class="local col5 ref" href="#135BaseReg" title='BaseReg' data-ref="135BaseReg">BaseReg</a>) {</td></tr>
<tr><th id="446">446</th><td>      <i>// For 32-bit addressing, the row and column values in Table 2-2 are</i></td></tr>
<tr><th id="447">447</th><td><i>      // basically the same. It's AX/CX/DX/BX/SP/BP/SI/DI in that order, with</i></td></tr>
<tr><th id="448">448</th><td><i>      // some special cases. And GetX86RegNum reflects that numbering.</i></td></tr>
<tr><th id="449">449</th><td><i>      // For 16-bit addressing it's more fun, as shown in the SDM Vol 2A,</i></td></tr>
<tr><th id="450">450</th><td><i>      // Table 2-1 "16-Bit Addressing Forms with the ModR/M byte". We can only</i></td></tr>
<tr><th id="451">451</th><td><i>      // use SI/DI/BP/BX, which have "row" values 4-7 in no particular order,</i></td></tr>
<tr><th id="452">452</th><td><i>      // while values 0-3 indicate the allowed combinations (base+index) of</i></td></tr>
<tr><th id="453">453</th><td><i>      // those: 0 for BX+SI, 1 for BX+DI, 2 for BP+SI, 3 for BP+DI.</i></td></tr>
<tr><th id="454">454</th><td><i>      //</i></td></tr>
<tr><th id="455">455</th><td><i>      // R16Table[] is a lookup from the normal RegNo, to the row values from</i></td></tr>
<tr><th id="456">456</th><td><i>      // Table 2-1 for 16-bit addressing modes. Where zero means disallowed.</i></td></tr>
<tr><th id="457">457</th><td>      <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col1 decl" id="141R16Table" title='R16Table' data-type='const unsigned int [8]' data-ref="141R16Table">R16Table</dfn>[] = { <var>0</var>, <var>0</var>, <var>0</var>, <var>7</var>, <var>0</var>, <var>6</var>, <var>4</var>, <var>5</var> };</td></tr>
<tr><th id="458">458</th><td>      <em>unsigned</em> <dfn class="local col2 decl" id="142RMfield" title='RMfield' data-type='unsigned int' data-ref="142RMfield">RMfield</dfn> = <a class="local col1 ref" href="#141R16Table" title='R16Table' data-ref="141R16Table">R16Table</a>[<a class="local col0 ref" href="#140BaseRegNo" title='BaseRegNo' data-ref="140BaseRegNo">BaseRegNo</a>];</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>      <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RMfield &amp;&amp; &quot;invalid 16-bit base register&quot;) ? void (0) : __assert_fail (&quot;RMfield &amp;&amp; \&quot;invalid 16-bit base register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 460, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#142RMfield" title='RMfield' data-ref="142RMfield">RMfield</a> &amp;&amp; <q>"invalid 16-bit base register"</q>);</td></tr>
<tr><th id="461">461</th><td></td></tr>
<tr><th id="462">462</th><td>      <b>if</b> (<a class="local col4 ref" href="#134IndexReg" title='IndexReg' data-ref="134IndexReg">IndexReg</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="463">463</th><td>        <em>unsigned</em> <dfn class="local col3 decl" id="143IndexReg16" title='IndexReg16' data-type='unsigned int' data-ref="143IndexReg16">IndexReg16</dfn> = <a class="local col1 ref" href="#141R16Table" title='R16Table' data-ref="141R16Table">R16Table</a>[<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col4 ref" href="#134IndexReg" title='IndexReg' data-ref="134IndexReg">IndexReg</a>)];</td></tr>
<tr><th id="464">464</th><td></td></tr>
<tr><th id="465">465</th><td>        <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IndexReg16 &amp;&amp; &quot;invalid 16-bit index register&quot;) ? void (0) : __assert_fail (&quot;IndexReg16 &amp;&amp; \&quot;invalid 16-bit index register\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 465, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#143IndexReg16" title='IndexReg16' data-ref="143IndexReg16">IndexReg16</a> &amp;&amp; <q>"invalid 16-bit index register"</q>);</td></tr>
<tr><th id="466">466</th><td>        <i>// We must have one of SI/DI (4,5), and one of BP/BX (6,7).</i></td></tr>
<tr><th id="467">467</th><td>        <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((IndexReg16 ^ RMfield) &amp; 2) &amp;&amp; &quot;invalid 16-bit base/index register combination&quot;) ? void (0) : __assert_fail (&quot;((IndexReg16 ^ RMfield) &amp; 2) &amp;&amp; \&quot;invalid 16-bit base/index register combination\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 468, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((<a class="local col3 ref" href="#143IndexReg16" title='IndexReg16' data-ref="143IndexReg16">IndexReg16</a> ^ <a class="local col2 ref" href="#142RMfield" title='RMfield' data-ref="142RMfield">RMfield</a>) &amp; <var>2</var>) &amp;&amp;</td></tr>
<tr><th id="468">468</th><td>               <q>"invalid 16-bit base/index register combination"</q>);</td></tr>
<tr><th id="469">469</th><td>        <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Scale.getImm() == 1 &amp;&amp; &quot;invalid scale for 16-bit memory reference&quot;) ? void (0) : __assert_fail (&quot;Scale.getImm() == 1 &amp;&amp; \&quot;invalid scale for 16-bit memory reference\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 470, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col3 ref" href="#133Scale" title='Scale' data-ref="133Scale">Scale</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() == <var>1</var> &amp;&amp;</td></tr>
<tr><th id="470">470</th><td>               <q>"invalid scale for 16-bit memory reference"</q>);</td></tr>
<tr><th id="471">471</th><td></td></tr>
<tr><th id="472">472</th><td>        <i>// Allow base/index to appear in either order (although GAS doesn't).</i></td></tr>
<tr><th id="473">473</th><td>        <b>if</b> (<a class="local col3 ref" href="#143IndexReg16" title='IndexReg16' data-ref="143IndexReg16">IndexReg16</a> &amp; <var>2</var>)</td></tr>
<tr><th id="474">474</th><td>          <a class="local col2 ref" href="#142RMfield" title='RMfield' data-ref="142RMfield">RMfield</a> = (<a class="local col2 ref" href="#142RMfield" title='RMfield' data-ref="142RMfield">RMfield</a> &amp; <var>1</var>) | ((<var>7</var> - <a class="local col3 ref" href="#143IndexReg16" title='IndexReg16' data-ref="143IndexReg16">IndexReg16</a>) &lt;&lt; <var>1</var>);</td></tr>
<tr><th id="475">475</th><td>        <b>else</b></td></tr>
<tr><th id="476">476</th><td>          <a class="local col2 ref" href="#142RMfield" title='RMfield' data-ref="142RMfield">RMfield</a> = (<a class="local col3 ref" href="#143IndexReg16" title='IndexReg16' data-ref="143IndexReg16">IndexReg16</a> &amp; <var>1</var>) | ((<var>7</var> - <a class="local col2 ref" href="#142RMfield" title='RMfield' data-ref="142RMfield">RMfield</a>) &lt;&lt; <var>1</var>);</td></tr>
<tr><th id="477">477</th><td>      }</td></tr>
<tr><th id="478">478</th><td></td></tr>
<tr><th id="479">479</th><td>      <b>if</b> (<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <a class="tu ref" href="#_ZL7isDisp8i" title='isDisp8' data-use='c' data-ref="_ZL7isDisp8i">isDisp8</a>(<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="480">480</th><td>        <b>if</b> (<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() == <var>0</var> &amp;&amp; <a class="local col2 ref" href="#142RMfield" title='RMfield' data-ref="142RMfield">RMfield</a> != <var>6</var>) {</td></tr>
<tr><th id="481">481</th><td>          <i>// There is no displacement; just the register.</i></td></tr>
<tr><th id="482">482</th><td>          <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>0</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <a class="local col2 ref" href="#142RMfield" title='RMfield' data-ref="142RMfield">RMfield</a>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="483">483</th><td>          <b>return</b>;</td></tr>
<tr><th id="484">484</th><td>        }</td></tr>
<tr><th id="485">485</th><td>        <i>// Use the [REG]+disp8 form, including for [BP] which cannot be encoded.</i></td></tr>
<tr><th id="486">486</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>1</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <a class="local col2 ref" href="#142RMfield" title='RMfield' data-ref="142RMfield">RMfield</a>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="487">487</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>, <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(), <var>1</var>, <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_Data_1" title='llvm::MCFixupKind::FK_Data_1' data-ref="llvm::MCFixupKind::FK_Data_1">FK_Data_1</a>, <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>, <span class='refarg'><a class="local col9 ref" href="#129Fixups" title='Fixups' data-ref="129Fixups">Fixups</a></span>);</td></tr>
<tr><th id="488">488</th><td>        <b>return</b>;</td></tr>
<tr><th id="489">489</th><td>      }</td></tr>
<tr><th id="490">490</th><td>      <i>// This is the [REG]+disp16 case.</i></td></tr>
<tr><th id="491">491</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>2</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <a class="local col2 ref" href="#142RMfield" title='RMfield' data-ref="142RMfield">RMfield</a>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="492">492</th><td>    } <b>else</b> {</td></tr>
<tr><th id="493">493</th><td>      <i>// There is no BaseReg; this is the plain [disp16] case.</i></td></tr>
<tr><th id="494">494</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>0</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <var>6</var>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="495">495</th><td>    }</td></tr>
<tr><th id="496">496</th><td></td></tr>
<tr><th id="497">497</th><td>    <i>// Emit 16-bit displacement for plain disp16 or [REG]+disp16 cases.</i></td></tr>
<tr><th id="498">498</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>, <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(), <var>2</var>, <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_Data_2" title='llvm::MCFixupKind::FK_Data_2' data-ref="llvm::MCFixupKind::FK_Data_2">FK_Data_2</a>, <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>, <span class='refarg'><a class="local col9 ref" href="#129Fixups" title='Fixups' data-ref="129Fixups">Fixups</a></span>);</td></tr>
<tr><th id="499">499</th><td>    <b>return</b>;</td></tr>
<tr><th id="500">500</th><td>  }</td></tr>
<tr><th id="501">501</th><td></td></tr>
<tr><th id="502">502</th><td>  <i>// Determine whether a SIB byte is needed.</i></td></tr>
<tr><th id="503">503</th><td><i>  // If no BaseReg, issue a RIP relative instruction only if the MCE can</i></td></tr>
<tr><th id="504">504</th><td><i>  // resolve addresses on-the-fly, otherwise use SIB (Intel Manual 2A, table</i></td></tr>
<tr><th id="505">505</th><td><i>  // 2-7) and absolute references.</i></td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <b>if</b> (<i>// The SIB byte must be used if there is an index register.</i></td></tr>
<tr><th id="508">508</th><td>      <a class="local col4 ref" href="#134IndexReg" title='IndexReg' data-ref="134IndexReg">IndexReg</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="509">509</th><td>      <i>// The SIB byte must be used if the base is ESP/RSP/R12, all of which</i></td></tr>
<tr><th id="510">510</th><td><i>      // encode to an R/M value of 4, which indicates that a SIB byte is</i></td></tr>
<tr><th id="511">511</th><td><i>      // present.</i></td></tr>
<tr><th id="512">512</th><td>      <a class="local col0 ref" href="#140BaseRegNo" title='BaseRegNo' data-ref="140BaseRegNo">BaseRegNo</a> != <span class="namespace">N86::</span><a class="enum" href="X86MCTargetDesc.h.html#llvm::N86::ESP" title='llvm::N86::ESP' data-ref="llvm::N86::ESP">ESP</a> &amp;&amp;</td></tr>
<tr><th id="513">513</th><td>      <i>// If there is no base register and we're in 64-bit mode, we need a SIB</i></td></tr>
<tr><th id="514">514</th><td><i>      // byte to emit an addr that is just 'disp32' (the non-RIP relative form).</i></td></tr>
<tr><th id="515">515</th><td>      (!<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is64BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is64BitMode' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is64BitModeERKN4llvm15MCSubtargetInfoE">is64BitMode</a>(<a class="local col0 ref" href="#130STI" title='STI' data-ref="130STI">STI</a>) || <a class="local col5 ref" href="#135BaseReg" title='BaseReg' data-ref="135BaseReg">BaseReg</a> != <var>0</var>)) {</td></tr>
<tr><th id="516">516</th><td></td></tr>
<tr><th id="517">517</th><td>    <b>if</b> (<a class="local col5 ref" href="#135BaseReg" title='BaseReg' data-ref="135BaseReg">BaseReg</a> == <var>0</var>) {          <i>// [disp32]     in X86-32 mode</i></td></tr>
<tr><th id="518">518</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>0</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <var>5</var>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="519">519</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>, <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(), <var>4</var>, <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_Data_4" title='llvm::MCFixupKind::FK_Data_4' data-ref="llvm::MCFixupKind::FK_Data_4">FK_Data_4</a>, <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>, <span class='refarg'><a class="local col9 ref" href="#129Fixups" title='Fixups' data-ref="129Fixups">Fixups</a></span>);</td></tr>
<tr><th id="520">520</th><td>      <b>return</b>;</td></tr>
<tr><th id="521">521</th><td>    }</td></tr>
<tr><th id="522">522</th><td></td></tr>
<tr><th id="523">523</th><td>    <i>// If the base is not EBP/ESP and there is no displacement, use simple</i></td></tr>
<tr><th id="524">524</th><td><i>    // indirect register encoding, this handles addresses like [EAX].  The</i></td></tr>
<tr><th id="525">525</th><td><i>    // encoding for [EBP] with no displacement means [disp32] so we handle it</i></td></tr>
<tr><th id="526">526</th><td><i>    // by emitting a displacement of 0 below.</i></td></tr>
<tr><th id="527">527</th><td>    <b>if</b> (<a class="local col0 ref" href="#140BaseRegNo" title='BaseRegNo' data-ref="140BaseRegNo">BaseRegNo</a> != <span class="namespace">N86::</span><a class="enum" href="X86MCTargetDesc.h.html#llvm::N86::EBP" title='llvm::N86::EBP' data-ref="llvm::N86::EBP">EBP</a>) {</td></tr>
<tr><th id="528">528</th><td>      <b>if</b> (<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>() &amp;&amp; <a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() == <var>0</var>) {</td></tr>
<tr><th id="529">529</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>0</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <a class="local col0 ref" href="#140BaseRegNo" title='BaseRegNo' data-ref="140BaseRegNo">BaseRegNo</a>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="530">530</th><td>        <b>return</b>;</td></tr>
<tr><th id="531">531</th><td>      }</td></tr>
<tr><th id="532">532</th><td></td></tr>
<tr><th id="533">533</th><td>      <i>// If the displacement is @tlscall, treat it as a zero.</i></td></tr>
<tr><th id="534">534</th><td>      <b>if</b> (<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6isExprEv" title='llvm::MCOperand::isExpr' data-ref="_ZNK4llvm9MCOperand6isExprEv">isExpr</a>()) {</td></tr>
<tr><th id="535">535</th><td>        <em>auto</em> *<dfn class="local col4 decl" id="144Sym" title='Sym' data-type='const llvm::MCSymbolRefExpr *' data-ref="144Sym">Sym</dfn> = <a class="ref" href="../../../../include/llvm/Support/Casting.h.html#_ZN4llvm8dyn_castEPT0_" title='llvm::dyn_cast' data-ref="_ZN4llvm8dyn_castEPT0_">dyn_cast</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>&gt;(<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand7getExprEv" title='llvm::MCOperand::getExpr' data-ref="_ZNK4llvm9MCOperand7getExprEv">getExpr</a>());</td></tr>
<tr><th id="536">536</th><td>        <b>if</b> (<a class="local col4 ref" href="#144Sym" title='Sym' data-ref="144Sym">Sym</a> &amp;&amp; <a class="local col4 ref" href="#144Sym" title='Sym' data-ref="144Sym">Sym</a>-&gt;<a class="ref" href="../../../../include/llvm/MC/MCExpr.h.html#_ZNK4llvm15MCSymbolRefExpr7getKindEv" title='llvm::MCSymbolRefExpr::getKind' data-ref="_ZNK4llvm15MCSymbolRefExpr7getKindEv">getKind</a>() == <a class="type" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr" title='llvm::MCSymbolRefExpr' data-ref="llvm::MCSymbolRefExpr">MCSymbolRefExpr</a>::<a class="enum" href="../../../../include/llvm/MC/MCExpr.h.html#llvm::MCSymbolRefExpr::VariantKind::VK_TLSCALL" title='llvm::MCSymbolRefExpr::VariantKind::VK_TLSCALL' data-ref="llvm::MCSymbolRefExpr::VariantKind::VK_TLSCALL">VK_TLSCALL</a>) {</td></tr>
<tr><th id="537">537</th><td>          <i>// This is exclusively used by call *a@tlscall(base). The relocation</i></td></tr>
<tr><th id="538">538</th><td><i>          // (R_386_TLSCALL or R_X86_64_TLSCALL) applies to the beginning.</i></td></tr>
<tr><th id="539">539</th><td>          <a class="local col9 ref" href="#129Fixups" title='Fixups' data-ref="129Fixups">Fixups</a>.<a class="ref" href="../../../../include/llvm/ADT/SmallVector.h.html#_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_" title='llvm::SmallVectorTemplateBase&lt;type-parameter-0-0, true&gt;::push_back' data-ref="_ZN4llvm23SmallVectorTemplateBaseIT_Lb1EE9push_backERKS1_">push_back</a>(<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>::<a class="ref" href="../../../../include/llvm/MC/MCFixup.h.html#_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE" title='llvm::MCFixup::create' data-ref="_ZN4llvm7MCFixup6createEjPKNS_6MCExprENS_11MCFixupKindENS_5SMLocE">create</a>(<var>0</var>, <a class="local col4 ref" href="#144Sym" title='Sym' data-ref="144Sym">Sym</a>, <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_NONE" title='llvm::MCFixupKind::FK_NONE' data-ref="llvm::MCFixupKind::FK_NONE">FK_NONE</a>, <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>()));</td></tr>
<tr><th id="540">540</th><td>          <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>0</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <a class="local col0 ref" href="#140BaseRegNo" title='BaseRegNo' data-ref="140BaseRegNo">BaseRegNo</a>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="541">541</th><td>          <b>return</b>;</td></tr>
<tr><th id="542">542</th><td>        }</td></tr>
<tr><th id="543">543</th><td>      }</td></tr>
<tr><th id="544">544</th><td>    }</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>    <i>// Otherwise, if the displacement fits in a byte, encode as [REG+disp8].</i></td></tr>
<tr><th id="547">547</th><td>    <b>if</b> (<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="548">548</th><td>      <b>if</b> (!<a class="local col6 ref" href="#136HasEVEX" title='HasEVEX' data-ref="136HasEVEX">HasEVEX</a> &amp;&amp; <a class="tu ref" href="#_ZL7isDisp8i" title='isDisp8' data-use='c' data-ref="_ZL7isDisp8i">isDisp8</a>(<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="549">549</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>1</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <a class="local col0 ref" href="#140BaseRegNo" title='BaseRegNo' data-ref="140BaseRegNo">BaseRegNo</a>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="550">550</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>, <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(), <var>1</var>, <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_Data_1" title='llvm::MCFixupKind::FK_Data_1' data-ref="llvm::MCFixupKind::FK_Data_1">FK_Data_1</a>, <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>, <span class='refarg'><a class="local col9 ref" href="#129Fixups" title='Fixups' data-ref="129Fixups">Fixups</a></span>);</td></tr>
<tr><th id="551">551</th><td>        <b>return</b>;</td></tr>
<tr><th id="552">552</th><td>      }</td></tr>
<tr><th id="553">553</th><td>      <i>// Try EVEX compressed 8-bit displacement first; if failed, fall back to</i></td></tr>
<tr><th id="554">554</th><td><i>      // 32-bit displacement.</i></td></tr>
<tr><th id="555">555</th><td>      <em>int</em> <dfn class="local col5 decl" id="145CDisp8" title='CDisp8' data-type='int' data-ref="145CDisp8">CDisp8</dfn> = <var>0</var>;</td></tr>
<tr><th id="556">556</th><td>      <b>if</b> (<a class="local col6 ref" href="#136HasEVEX" title='HasEVEX' data-ref="136HasEVEX">HasEVEX</a> &amp;&amp; <a class="tu ref" href="#_ZL8isCDisp8miRi" title='isCDisp8' data-use='c' data-ref="_ZL8isCDisp8miRi">isCDisp8</a>(<a class="local col5 ref" href="#125TSFlags" title='TSFlags' data-ref="125TSFlags">TSFlags</a>, <a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>(), <span class='refarg'><a class="local col5 ref" href="#145CDisp8" title='CDisp8' data-ref="145CDisp8">CDisp8</a></span>)) {</td></tr>
<tr><th id="557">557</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>1</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <a class="local col0 ref" href="#140BaseRegNo" title='BaseRegNo' data-ref="140BaseRegNo">BaseRegNo</a>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="558">558</th><td>        <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>, <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(), <var>1</var>, <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_Data_1" title='llvm::MCFixupKind::FK_Data_1' data-ref="llvm::MCFixupKind::FK_Data_1">FK_Data_1</a>, <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>, <span class='refarg'><a class="local col9 ref" href="#129Fixups" title='Fixups' data-ref="129Fixups">Fixups</a></span>,</td></tr>
<tr><th id="559">559</th><td>                      <a class="local col5 ref" href="#145CDisp8" title='CDisp8' data-ref="145CDisp8">CDisp8</a> - <a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>());</td></tr>
<tr><th id="560">560</th><td>        <b>return</b>;</td></tr>
<tr><th id="561">561</th><td>      }</td></tr>
<tr><th id="562">562</th><td>    }</td></tr>
<tr><th id="563">563</th><td></td></tr>
<tr><th id="564">564</th><td>    <i>// Otherwise, emit the most general non-SIB encoding: [REG+disp32]</i></td></tr>
<tr><th id="565">565</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>2</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <a class="local col0 ref" href="#140BaseRegNo" title='BaseRegNo' data-ref="140BaseRegNo">BaseRegNo</a>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="566">566</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="146Opcode" title='Opcode' data-type='unsigned int' data-ref="146Opcode">Opcode</dfn> = <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="567">567</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="147FixupKind" title='FixupKind' data-type='unsigned int' data-ref="147FixupKind">FixupKind</dfn> = Opcode == X86::<span class='error' title="no member named &apos;MOV32rm&apos; in namespace &apos;llvm::X86&apos;">MOV32rm</span> ? X86::reloc_signed_4byte_relax</td></tr>
<tr><th id="568">568</th><td>                                                : X86::reloc_signed_4byte;</td></tr>
<tr><th id="569">569</th><td>    EmitImmediate(Disp, MI.getLoc(), <var>4</var>, MCFixupKind(FixupKind), CurByte, OS,</td></tr>
<tr><th id="570">570</th><td>                  Fixups);</td></tr>
<tr><th id="571">571</th><td>    <b>return</b>;</td></tr>
<tr><th id="572">572</th><td>  }</td></tr>
<tr><th id="573">573</th><td></td></tr>
<tr><th id="574">574</th><td>  <i>// We need a SIB byte, so start by outputting the ModR/M byte first</i></td></tr>
<tr><th id="575">575</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (IndexReg.getReg() != X86::ESP &amp;&amp; IndexReg.getReg() != X86::RSP &amp;&amp; &quot;Cannot use ESP as index reg!&quot;) ? void (0) : __assert_fail (&quot;IndexReg.getReg() != X86::ESP &amp;&amp; IndexReg.getReg() != X86::RSP &amp;&amp; \&quot;Cannot use ESP as index reg!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 576, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(IndexReg.getReg() != X86::<span class='error' title="no member named &apos;ESP&apos; in namespace &apos;llvm::X86&apos;">ESP</span> &amp;&amp;</td></tr>
<tr><th id="576">576</th><td>         IndexReg.getReg() != X86::<span class='error' title="no member named &apos;RSP&apos; in namespace &apos;llvm::X86&apos;">RSP</span> &amp;&amp; <q>"Cannot use ESP as index reg!"</q>);</td></tr>
<tr><th id="577">577</th><td></td></tr>
<tr><th id="578">578</th><td>  <em>bool</em> <dfn class="local col8 decl" id="148ForceDisp32" title='ForceDisp32' data-type='bool' data-ref="148ForceDisp32">ForceDisp32</dfn> = <b>false</b>;</td></tr>
<tr><th id="579">579</th><td>  <em>bool</em> <dfn class="local col9 decl" id="149ForceDisp8" title='ForceDisp8' data-type='bool' data-ref="149ForceDisp8">ForceDisp8</dfn>  = <b>false</b>;</td></tr>
<tr><th id="580">580</th><td>  <em>int</em> <dfn class="local col0 decl" id="150CDisp8" title='CDisp8' data-type='int' data-ref="150CDisp8">CDisp8</dfn> = <var>0</var>;</td></tr>
<tr><th id="581">581</th><td>  <em>int</em> <dfn class="local col1 decl" id="151ImmOffset" title='ImmOffset' data-type='int' data-ref="151ImmOffset">ImmOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="582">582</th><td>  <b>if</b> (<a class="local col5 ref" href="#135BaseReg" title='BaseReg' data-ref="135BaseReg">BaseReg</a> == <var>0</var>) {</td></tr>
<tr><th id="583">583</th><td>    <i>// If there is no base register, we emit the special case SIB byte with</i></td></tr>
<tr><th id="584">584</th><td><i>    // MOD=0, BASE=5, to JUST get the index, scale, and displacement.</i></td></tr>
<tr><th id="585">585</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>0</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <var>4</var>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="586">586</th><td>    <a class="local col8 ref" href="#148ForceDisp32" title='ForceDisp32' data-ref="148ForceDisp32">ForceDisp32</a> = <b>true</b>;</td></tr>
<tr><th id="587">587</th><td>  } <b>else</b> <b>if</b> (!<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isImmEv" title='llvm::MCOperand::isImm' data-ref="_ZNK4llvm9MCOperand5isImmEv">isImm</a>()) {</td></tr>
<tr><th id="588">588</th><td>    <i>// Emit the normal disp32 encoding.</i></td></tr>
<tr><th id="589">589</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>2</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <var>4</var>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="590">590</th><td>    <a class="local col8 ref" href="#148ForceDisp32" title='ForceDisp32' data-ref="148ForceDisp32">ForceDisp32</a> = <b>true</b>;</td></tr>
<tr><th id="591">591</th><td>  } <b>else</b> <b>if</b> (<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() == <var>0</var> &amp;&amp;</td></tr>
<tr><th id="592">592</th><td>             <i>// Base reg can't be anything that ends up with '5' as the base</i></td></tr>
<tr><th id="593">593</th><td><i>             // reg, it is the magic [*] nomenclature that indicates no base.</i></td></tr>
<tr><th id="594">594</th><td>             <a class="local col0 ref" href="#140BaseRegNo" title='BaseRegNo' data-ref="140BaseRegNo">BaseRegNo</a> != <span class="namespace">N86::</span><a class="enum" href="X86MCTargetDesc.h.html#llvm::N86::EBP" title='llvm::N86::EBP' data-ref="llvm::N86::EBP">EBP</a>) {</td></tr>
<tr><th id="595">595</th><td>    <i>// Emit no displacement ModR/M byte</i></td></tr>
<tr><th id="596">596</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>0</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <var>4</var>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="597">597</th><td>  } <b>else</b> <b>if</b> (!<a class="local col6 ref" href="#136HasEVEX" title='HasEVEX' data-ref="136HasEVEX">HasEVEX</a> &amp;&amp; <a class="tu ref" href="#_ZL7isDisp8i" title='isDisp8' data-use='c' data-ref="_ZL7isDisp8i">isDisp8</a>(<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>())) {</td></tr>
<tr><th id="598">598</th><td>    <i>// Emit the disp8 encoding.</i></td></tr>
<tr><th id="599">599</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>1</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <var>4</var>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="600">600</th><td>    <a class="local col9 ref" href="#149ForceDisp8" title='ForceDisp8' data-ref="149ForceDisp8">ForceDisp8</a> = <b>true</b>;           <i>// Make sure to force 8 bit disp if Base=EBP</i></td></tr>
<tr><th id="601">601</th><td>  } <b>else</b> <b>if</b> (<a class="local col6 ref" href="#136HasEVEX" title='HasEVEX' data-ref="136HasEVEX">HasEVEX</a> &amp;&amp; <a class="tu ref" href="#_ZL8isCDisp8miRi" title='isCDisp8' data-use='c' data-ref="_ZL8isCDisp8miRi">isCDisp8</a>(<a class="local col5 ref" href="#125TSFlags" title='TSFlags' data-ref="125TSFlags">TSFlags</a>, <a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>(), <span class='refarg'><a class="local col0 ref" href="#150CDisp8" title='CDisp8' data-ref="150CDisp8">CDisp8</a></span>)) {</td></tr>
<tr><th id="602">602</th><td>    <i>// Emit the disp8 encoding.</i></td></tr>
<tr><th id="603">603</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>1</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <var>4</var>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="604">604</th><td>    <a class="local col9 ref" href="#149ForceDisp8" title='ForceDisp8' data-ref="149ForceDisp8">ForceDisp8</a> = <b>true</b>;           <i>// Make sure to force 8 bit disp if Base=EBP</i></td></tr>
<tr><th id="605">605</th><td>    <a class="local col1 ref" href="#151ImmOffset" title='ImmOffset' data-ref="151ImmOffset">ImmOffset</a> = <a class="local col0 ref" href="#150CDisp8" title='CDisp8' data-ref="150CDisp8">CDisp8</a> - <a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="606">606</th><td>  } <b>else</b> {</td></tr>
<tr><th id="607">607</th><td>    <i>// Emit the normal disp32 encoding.</i></td></tr>
<tr><th id="608">608</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="tu member" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj" title='(anonymous namespace)::X86MCCodeEmitter::ModRMByte' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitter9ModRMByteEjjj">ModRMByte</a>(<var>2</var>, <a class="local col4 ref" href="#124RegOpcodeField" title='RegOpcodeField' data-ref="124RegOpcodeField">RegOpcodeField</a>, <var>4</var>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="609">609</th><td>  }</td></tr>
<tr><th id="610">610</th><td></td></tr>
<tr><th id="611">611</th><td>  <i>// Calculate what the SS field value should be...</i></td></tr>
<tr><th id="612">612</th><td>  <em>static</em> <em>const</em> <em>unsigned</em> <dfn class="local col2 decl" id="152SSTable" title='SSTable' data-type='const unsigned int [9]' data-ref="152SSTable">SSTable</dfn>[] = { ~<var>0U</var>, <var>0</var>, <var>1</var>, ~<var>0U</var>, <var>2</var>, ~<var>0U</var>, ~<var>0U</var>, ~<var>0U</var>, <var>3</var> };</td></tr>
<tr><th id="613">613</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="153SS" title='SS' data-type='unsigned int' data-ref="153SS">SS</dfn> = <a class="local col2 ref" href="#152SSTable" title='SSTable' data-ref="152SSTable">SSTable</a>[<a class="local col3 ref" href="#133Scale" title='Scale' data-ref="133Scale">Scale</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>()];</td></tr>
<tr><th id="614">614</th><td></td></tr>
<tr><th id="615">615</th><td>  <b>if</b> (<a class="local col5 ref" href="#135BaseReg" title='BaseReg' data-ref="135BaseReg">BaseReg</a> == <var>0</var>) {</td></tr>
<tr><th id="616">616</th><td>    <i>// Handle the SIB byte for the case where there is no base, see Intel</i></td></tr>
<tr><th id="617">617</th><td><i>    // Manual 2A, table 2-7. The displacement has already been output.</i></td></tr>
<tr><th id="618">618</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="154IndexRegNo" title='IndexRegNo' data-type='unsigned int' data-ref="154IndexRegNo">IndexRegNo</dfn>;</td></tr>
<tr><th id="619">619</th><td>    <b>if</b> (<a class="local col4 ref" href="#134IndexReg" title='IndexReg' data-ref="134IndexReg">IndexReg</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="620">620</th><td>      <a class="local col4 ref" href="#154IndexRegNo" title='IndexRegNo' data-ref="154IndexRegNo">IndexRegNo</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col4 ref" href="#134IndexReg" title='IndexReg' data-ref="134IndexReg">IndexReg</a>);</td></tr>
<tr><th id="621">621</th><td>    <b>else</b> <i>// Examples: [ESP+1*&lt;noreg&gt;+4] or [scaled idx]+disp32 (MOD=0,BASE=5)</i></td></tr>
<tr><th id="622">622</th><td>      <a class="local col4 ref" href="#154IndexRegNo" title='IndexRegNo' data-ref="154IndexRegNo">IndexRegNo</a> = <var>4</var>;</td></tr>
<tr><th id="623">623</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter11EmitSIBByteEjjjRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitSIBByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11EmitSIBByteEjjjRjRN4llvm11raw_ostreamE">EmitSIBByte</a>(<a class="local col3 ref" href="#153SS" title='SS' data-ref="153SS">SS</a>, <a class="local col4 ref" href="#154IndexRegNo" title='IndexRegNo' data-ref="154IndexRegNo">IndexRegNo</a>, <var>5</var>, <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="624">624</th><td>  } <b>else</b> {</td></tr>
<tr><th id="625">625</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="155IndexRegNo" title='IndexRegNo' data-type='unsigned int' data-ref="155IndexRegNo">IndexRegNo</dfn>;</td></tr>
<tr><th id="626">626</th><td>    <b>if</b> (<a class="local col4 ref" href="#134IndexReg" title='IndexReg' data-ref="134IndexReg">IndexReg</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>())</td></tr>
<tr><th id="627">627</th><td>      <a class="local col5 ref" href="#155IndexRegNo" title='IndexRegNo' data-ref="155IndexRegNo">IndexRegNo</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col4 ref" href="#134IndexReg" title='IndexReg' data-ref="134IndexReg">IndexReg</a>);</td></tr>
<tr><th id="628">628</th><td>    <b>else</b></td></tr>
<tr><th id="629">629</th><td>      <a class="local col5 ref" href="#155IndexRegNo" title='IndexRegNo' data-ref="155IndexRegNo">IndexRegNo</a> = <var>4</var>;   <i>// For example [ESP+1*&lt;noreg&gt;+4]</i></td></tr>
<tr><th id="630">630</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter11EmitSIBByteEjjjRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitSIBByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11EmitSIBByteEjjjRjRN4llvm11raw_ostreamE">EmitSIBByte</a>(<a class="local col3 ref" href="#153SS" title='SS' data-ref="153SS">SS</a>, <a class="local col5 ref" href="#155IndexRegNo" title='IndexRegNo' data-ref="155IndexRegNo">IndexRegNo</a>, <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col2 ref" href="#132Base" title='Base' data-ref="132Base">Base</a>), <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>);</td></tr>
<tr><th id="631">631</th><td>  }</td></tr>
<tr><th id="632">632</th><td></td></tr>
<tr><th id="633">633</th><td>  <i>// Do we need to output a displacement?</i></td></tr>
<tr><th id="634">634</th><td>  <b>if</b> (<a class="local col9 ref" href="#149ForceDisp8" title='ForceDisp8' data-ref="149ForceDisp8">ForceDisp8</a>)</td></tr>
<tr><th id="635">635</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>, <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(), <var>1</var>, <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_Data_1" title='llvm::MCFixupKind::FK_Data_1' data-ref="llvm::MCFixupKind::FK_Data_1">FK_Data_1</a>, <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>, <span class='refarg'><a class="local col9 ref" href="#129Fixups" title='Fixups' data-ref="129Fixups">Fixups</a></span>, <a class="local col1 ref" href="#151ImmOffset" title='ImmOffset' data-ref="151ImmOffset">ImmOffset</a>);</td></tr>
<tr><th id="636">636</th><td>  <b>else</b> <b>if</b> (<a class="local col8 ref" href="#148ForceDisp32" title='ForceDisp32' data-ref="148ForceDisp32">ForceDisp32</a> || <a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>() != <var>0</var>)</td></tr>
<tr><th id="637">637</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col1 ref" href="#131Disp" title='Disp' data-ref="131Disp">Disp</a>, <a class="local col2 ref" href="#122MI" title='MI' data-ref="122MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(), <var>4</var>, <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">X86::</span><a class="enum" href="X86FixupKinds.h.html#llvm::X86::Fixups::reloc_signed_4byte" title='llvm::X86::Fixups::reloc_signed_4byte' data-ref="llvm::X86::Fixups::reloc_signed_4byte">reloc_signed_4byte</a>),</td></tr>
<tr><th id="638">638</th><td>                  <span class='refarg'><a class="local col7 ref" href="#127CurByte" title='CurByte' data-ref="127CurByte">CurByte</a></span>, <span class='refarg'><a class="local col8 ref" href="#128OS" title='OS' data-ref="128OS">OS</a></span>, <span class='refarg'><a class="local col9 ref" href="#129Fixups" title='Fixups' data-ref="129Fixups">Fixups</a></span>);</td></tr>
<tr><th id="639">639</th><td>}</td></tr>
<tr><th id="640">640</th><td></td></tr>
<tr><th id="641">641</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter19EmitVEXOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERNS2_11raw_ostreamE">/// EmitVEXOpcodePrefix - AVX instructions are encoded using a opcode prefix</i></td></tr>
<tr><th id="642">642</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter19EmitVEXOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERNS2_11raw_ostreamE">/// called VEX.</i></td></tr>
<tr><th id="643">643</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86MCCodeEmitter" title='(anonymous namespace)::X86MCCodeEmitter' data-ref="(anonymousnamespace)::X86MCCodeEmitter">X86MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter19EmitVEXOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERNS2_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitVEXOpcodePrefix' data-type='void (anonymous namespace)::X86MCCodeEmitter::EmitVEXOpcodePrefix(uint64_t TSFlags, unsigned int &amp; CurByte, int MemOperand, const llvm::MCInst &amp; MI, const llvm::MCInstrDesc &amp; Desc, llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter19EmitVEXOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERNS2_11raw_ostreamE">EmitVEXOpcodePrefix</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col6 decl" id="156TSFlags" title='TSFlags' data-type='uint64_t' data-ref="156TSFlags">TSFlags</dfn>, <em>unsigned</em> &amp;<dfn class="local col7 decl" id="157CurByte" title='CurByte' data-type='unsigned int &amp;' data-ref="157CurByte">CurByte</dfn>,</td></tr>
<tr><th id="644">644</th><td>                                           <em>int</em> <dfn class="local col8 decl" id="158MemOperand" title='MemOperand' data-type='int' data-ref="158MemOperand">MemOperand</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col9 decl" id="159MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="159MI">MI</dfn>,</td></tr>
<tr><th id="645">645</th><td>                                           <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col0 decl" id="160Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="160Desc">Desc</dfn>,</td></tr>
<tr><th id="646">646</th><td>                                           <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col1 decl" id="161OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="161OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="647">647</th><td>  <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(TSFlags &amp; X86II::LOCK) &amp;&amp; &quot;Can&apos;t have LOCK VEX.&quot;) ? void (0) : __assert_fail (&quot;!(TSFlags &amp; X86II::LOCK) &amp;&amp; \&quot;Can&apos;t have LOCK VEX.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 647, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col6 ref" href="#156TSFlags" title='TSFlags' data-ref="156TSFlags">TSFlags</a> &amp; X86II::<a class="enum" href="X86BaseInfo.h.html#llvm::X86II::LOCK" title='llvm::X86II::LOCK' data-ref="llvm::X86II::LOCK">LOCK</a>) &amp;&amp; <q>"Can't have LOCK VEX."</q>);</td></tr>
<tr><th id="648">648</th><td></td></tr>
<tr><th id="649">649</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col2 decl" id="162Encoding" title='Encoding' data-type='uint64_t' data-ref="162Encoding">Encoding</dfn> = <a class="local col6 ref" href="#156TSFlags" title='TSFlags' data-ref="156TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EncodingMask" title='llvm::X86II::EncodingMask' data-ref="llvm::X86II::EncodingMask">EncodingMask</a>;</td></tr>
<tr><th id="650">650</th><td>  <em>bool</em> <dfn class="local col3 decl" id="163HasEVEX_K" title='HasEVEX_K' data-type='bool' data-ref="163HasEVEX_K">HasEVEX_K</dfn> = <a class="local col6 ref" href="#156TSFlags" title='TSFlags' data-ref="156TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EVEX_K" title='llvm::X86II::EVEX_K' data-ref="llvm::X86II::EVEX_K">EVEX_K</a>;</td></tr>
<tr><th id="651">651</th><td>  <em>bool</em> <dfn class="local col4 decl" id="164HasVEX_4V" title='HasVEX_4V' data-type='bool' data-ref="164HasVEX_4V">HasVEX_4V</dfn> = <a class="local col6 ref" href="#156TSFlags" title='TSFlags' data-ref="156TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::VEX_4V" title='llvm::X86II::VEX_4V' data-ref="llvm::X86II::VEX_4V">VEX_4V</a>;</td></tr>
<tr><th id="652">652</th><td>  <em>bool</em> <dfn class="local col5 decl" id="165HasEVEX_RC" title='HasEVEX_RC' data-type='bool' data-ref="165HasEVEX_RC">HasEVEX_RC</dfn> = <a class="local col6 ref" href="#156TSFlags" title='TSFlags' data-ref="156TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EVEX_RC" title='llvm::X86II::EVEX_RC' data-ref="llvm::X86II::EVEX_RC">EVEX_RC</a>;</td></tr>
<tr><th id="653">653</th><td></td></tr>
<tr><th id="654">654</th><td>  <i>// VEX_R: opcode externsion equivalent to REX.R in</i></td></tr>
<tr><th id="655">655</th><td><i>  // 1's complement (inverted) form</i></td></tr>
<tr><th id="656">656</th><td><i>  //</i></td></tr>
<tr><th id="657">657</th><td><i>  //  1: Same as REX_R=0 (must be 1 in 32-bit mode)</i></td></tr>
<tr><th id="658">658</th><td><i>  //  0: Same as REX_R=1 (64 bit mode only)</i></td></tr>
<tr><th id="659">659</th><td><i>  //</i></td></tr>
<tr><th id="660">660</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="166VEX_R" title='VEX_R' data-type='uint8_t' data-ref="166VEX_R">VEX_R</dfn> = <var>0x1</var>;</td></tr>
<tr><th id="661">661</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col7 decl" id="167EVEX_R2" title='EVEX_R2' data-type='uint8_t' data-ref="167EVEX_R2">EVEX_R2</dfn> = <var>0x1</var>;</td></tr>
<tr><th id="662">662</th><td></td></tr>
<tr><th id="663">663</th><td>  <i>// VEX_X: equivalent to REX.X, only used when a</i></td></tr>
<tr><th id="664">664</th><td><i>  // register is used for index in SIB Byte.</i></td></tr>
<tr><th id="665">665</th><td><i>  //</i></td></tr>
<tr><th id="666">666</th><td><i>  //  1: Same as REX.X=0 (must be 1 in 32-bit mode)</i></td></tr>
<tr><th id="667">667</th><td><i>  //  0: Same as REX.X=1 (64-bit mode only)</i></td></tr>
<tr><th id="668">668</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="168VEX_X" title='VEX_X' data-type='uint8_t' data-ref="168VEX_X">VEX_X</dfn> = <var>0x1</var>;</td></tr>
<tr><th id="669">669</th><td></td></tr>
<tr><th id="670">670</th><td>  <i>// VEX_B:</i></td></tr>
<tr><th id="671">671</th><td><i>  //</i></td></tr>
<tr><th id="672">672</th><td><i>  //  1: Same as REX_B=0 (ignored in 32-bit mode)</i></td></tr>
<tr><th id="673">673</th><td><i>  //  0: Same as REX_B=1 (64 bit mode only)</i></td></tr>
<tr><th id="674">674</th><td><i>  //</i></td></tr>
<tr><th id="675">675</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="169VEX_B" title='VEX_B' data-type='uint8_t' data-ref="169VEX_B">VEX_B</dfn> = <var>0x1</var>;</td></tr>
<tr><th id="676">676</th><td></td></tr>
<tr><th id="677">677</th><td>  <i>// VEX_W: opcode specific (use like REX.W, or used for</i></td></tr>
<tr><th id="678">678</th><td><i>  // opcode extension, or ignored, depending on the opcode byte)</i></td></tr>
<tr><th id="679">679</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="170VEX_W" title='VEX_W' data-type='uint8_t' data-ref="170VEX_W">VEX_W</dfn> = (<a class="local col6 ref" href="#156TSFlags" title='TSFlags' data-ref="156TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::VEX_W" title='llvm::X86II::VEX_W' data-ref="llvm::X86II::VEX_W">VEX_W</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="680">680</th><td></td></tr>
<tr><th id="681">681</th><td>  <i>// VEX_5M (VEX m-mmmmm field):</i></td></tr>
<tr><th id="682">682</th><td><i>  //</i></td></tr>
<tr><th id="683">683</th><td><i>  //  0b00000: Reserved for future use</i></td></tr>
<tr><th id="684">684</th><td><i>  //  0b00001: implied 0F leading opcode</i></td></tr>
<tr><th id="685">685</th><td><i>  //  0b00010: implied 0F 38 leading opcode bytes</i></td></tr>
<tr><th id="686">686</th><td><i>  //  0b00011: implied 0F 3A leading opcode bytes</i></td></tr>
<tr><th id="687">687</th><td><i>  //  0b00100-0b11111: Reserved for future use</i></td></tr>
<tr><th id="688">688</th><td><i>  //  0b01000: XOP map select - 08h instructions with imm byte</i></td></tr>
<tr><th id="689">689</th><td><i>  //  0b01001: XOP map select - 09h instructions with no imm byte</i></td></tr>
<tr><th id="690">690</th><td><i>  //  0b01010: XOP map select - 0Ah instructions with imm dword</i></td></tr>
<tr><th id="691">691</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="171VEX_5M" title='VEX_5M' data-type='uint8_t' data-ref="171VEX_5M">VEX_5M</dfn>;</td></tr>
<tr><th id="692">692</th><td>  <b>switch</b> (<a class="local col6 ref" href="#156TSFlags" title='TSFlags' data-ref="156TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::OpMapMask" title='llvm::X86II::OpMapMask' data-ref="llvm::X86II::OpMapMask">OpMapMask</a>) {</td></tr>
<tr><th id="693">693</th><td>  <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Invalid prefix!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 693)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Invalid prefix!"</q>);</td></tr>
<tr><th id="694">694</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::TB" title='llvm::X86II::TB' data-ref="llvm::X86II::TB">TB</a>:   <a class="local col1 ref" href="#171VEX_5M" title='VEX_5M' data-ref="171VEX_5M">VEX_5M</a> = <var>0x1</var>; <b>break</b>; <i>// 0F</i></td></tr>
<tr><th id="695">695</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::T8" title='llvm::X86II::T8' data-ref="llvm::X86II::T8">T8</a>:   <a class="local col1 ref" href="#171VEX_5M" title='VEX_5M' data-ref="171VEX_5M">VEX_5M</a> = <var>0x2</var>; <b>break</b>; <i>// 0F 38</i></td></tr>
<tr><th id="696">696</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::TA" title='llvm::X86II::TA' data-ref="llvm::X86II::TA">TA</a>:   <a class="local col1 ref" href="#171VEX_5M" title='VEX_5M' data-ref="171VEX_5M">VEX_5M</a> = <var>0x3</var>; <b>break</b>; <i>// 0F 3A</i></td></tr>
<tr><th id="697">697</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::XOP8" title='llvm::X86II::XOP8' data-ref="llvm::X86II::XOP8">XOP8</a>: <a class="local col1 ref" href="#171VEX_5M" title='VEX_5M' data-ref="171VEX_5M">VEX_5M</a> = <var>0x8</var>; <b>break</b>;</td></tr>
<tr><th id="698">698</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::XOP9" title='llvm::X86II::XOP9' data-ref="llvm::X86II::XOP9">XOP9</a>: <a class="local col1 ref" href="#171VEX_5M" title='VEX_5M' data-ref="171VEX_5M">VEX_5M</a> = <var>0x9</var>; <b>break</b>;</td></tr>
<tr><th id="699">699</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::XOPA" title='llvm::X86II::XOPA' data-ref="llvm::X86II::XOPA">XOPA</a>: <a class="local col1 ref" href="#171VEX_5M" title='VEX_5M' data-ref="171VEX_5M">VEX_5M</a> = <var>0xA</var>; <b>break</b>;</td></tr>
<tr><th id="700">700</th><td>  }</td></tr>
<tr><th id="701">701</th><td></td></tr>
<tr><th id="702">702</th><td>  <i>// VEX_4V (VEX vvvv field): a register specifier</i></td></tr>
<tr><th id="703">703</th><td><i>  // (in 1's complement form) or 1111 if unused.</i></td></tr>
<tr><th id="704">704</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col2 decl" id="172VEX_4V" title='VEX_4V' data-type='uint8_t' data-ref="172VEX_4V">VEX_4V</dfn> = <var>0xf</var>;</td></tr>
<tr><th id="705">705</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col3 decl" id="173EVEX_V2" title='EVEX_V2' data-type='uint8_t' data-ref="173EVEX_V2">EVEX_V2</dfn> = <var>0x1</var>;</td></tr>
<tr><th id="706">706</th><td></td></tr>
<tr><th id="707">707</th><td>  <i>// EVEX_L2/VEX_L (Vector Length):</i></td></tr>
<tr><th id="708">708</th><td><i>  //</i></td></tr>
<tr><th id="709">709</th><td><i>  // L2 L</i></td></tr>
<tr><th id="710">710</th><td><i>  //  0 0: scalar or 128-bit vector</i></td></tr>
<tr><th id="711">711</th><td><i>  //  0 1: 256-bit vector</i></td></tr>
<tr><th id="712">712</th><td><i>  //  1 0: 512-bit vector</i></td></tr>
<tr><th id="713">713</th><td><i>  //</i></td></tr>
<tr><th id="714">714</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col4 decl" id="174VEX_L" title='VEX_L' data-type='uint8_t' data-ref="174VEX_L">VEX_L</dfn> = (<a class="local col6 ref" href="#156TSFlags" title='TSFlags' data-ref="156TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::VEX_L" title='llvm::X86II::VEX_L' data-ref="llvm::X86II::VEX_L">VEX_L</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="715">715</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col5 decl" id="175EVEX_L2" title='EVEX_L2' data-type='uint8_t' data-ref="175EVEX_L2">EVEX_L2</dfn> = (<a class="local col6 ref" href="#156TSFlags" title='TSFlags' data-ref="156TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EVEX_L2" title='llvm::X86II::EVEX_L2' data-ref="llvm::X86II::EVEX_L2">EVEX_L2</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="716">716</th><td></td></tr>
<tr><th id="717">717</th><td>  <i>// VEX_PP: opcode extension providing equivalent</i></td></tr>
<tr><th id="718">718</th><td><i>  // functionality of a SIMD prefix</i></td></tr>
<tr><th id="719">719</th><td><i>  //</i></td></tr>
<tr><th id="720">720</th><td><i>  //  0b00: None</i></td></tr>
<tr><th id="721">721</th><td><i>  //  0b01: 66</i></td></tr>
<tr><th id="722">722</th><td><i>  //  0b10: F3</i></td></tr>
<tr><th id="723">723</th><td><i>  //  0b11: F2</i></td></tr>
<tr><th id="724">724</th><td><i>  //</i></td></tr>
<tr><th id="725">725</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col6 decl" id="176VEX_PP" title='VEX_PP' data-type='uint8_t' data-ref="176VEX_PP">VEX_PP</dfn> = <var>0</var>;</td></tr>
<tr><th id="726">726</th><td>  <b>switch</b> (<a class="local col6 ref" href="#156TSFlags" title='TSFlags' data-ref="156TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::OpPrefixMask" title='llvm::X86II::OpPrefixMask' data-ref="llvm::X86II::OpPrefixMask">OpPrefixMask</a>) {</td></tr>
<tr><th id="727">727</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::PD" title='llvm::X86II::PD' data-ref="llvm::X86II::PD">PD</a>: <a class="local col6 ref" href="#176VEX_PP" title='VEX_PP' data-ref="176VEX_PP">VEX_PP</a> = <var>0x1</var>; <b>break</b>; <i>// 66</i></td></tr>
<tr><th id="728">728</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::XS" title='llvm::X86II::XS' data-ref="llvm::X86II::XS">XS</a>: <a class="local col6 ref" href="#176VEX_PP" title='VEX_PP' data-ref="176VEX_PP">VEX_PP</a> = <var>0x2</var>; <b>break</b>; <i>// F3</i></td></tr>
<tr><th id="729">729</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::XD" title='llvm::X86II::XD' data-ref="llvm::X86II::XD">XD</a>: <a class="local col6 ref" href="#176VEX_PP" title='VEX_PP' data-ref="176VEX_PP">VEX_PP</a> = <var>0x3</var>; <b>break</b>; <i>// F2</i></td></tr>
<tr><th id="730">730</th><td>  }</td></tr>
<tr><th id="731">731</th><td></td></tr>
<tr><th id="732">732</th><td>  <i>// EVEX_U</i></td></tr>
<tr><th id="733">733</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col7 decl" id="177EVEX_U" title='EVEX_U' data-type='uint8_t' data-ref="177EVEX_U">EVEX_U</dfn> = <var>1</var>; <i>// Always '1' so far</i></td></tr>
<tr><th id="734">734</th><td></td></tr>
<tr><th id="735">735</th><td>  <i>// EVEX_z</i></td></tr>
<tr><th id="736">736</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="178EVEX_z" title='EVEX_z' data-type='uint8_t' data-ref="178EVEX_z">EVEX_z</dfn> = (<a class="local col3 ref" href="#163HasEVEX_K" title='HasEVEX_K' data-ref="163HasEVEX_K">HasEVEX_K</a> &amp;&amp; (<a class="local col6 ref" href="#156TSFlags" title='TSFlags' data-ref="156TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EVEX_Z" title='llvm::X86II::EVEX_Z' data-ref="llvm::X86II::EVEX_Z">EVEX_Z</a>)) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="737">737</th><td></td></tr>
<tr><th id="738">738</th><td>  <i>// EVEX_b</i></td></tr>
<tr><th id="739">739</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="179EVEX_b" title='EVEX_b' data-type='uint8_t' data-ref="179EVEX_b">EVEX_b</dfn> = (<a class="local col6 ref" href="#156TSFlags" title='TSFlags' data-ref="156TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EVEX_B" title='llvm::X86II::EVEX_B' data-ref="llvm::X86II::EVEX_B">EVEX_B</a>) ? <var>1</var> : <var>0</var>;</td></tr>
<tr><th id="740">740</th><td></td></tr>
<tr><th id="741">741</th><td>  <i>// EVEX_rc</i></td></tr>
<tr><th id="742">742</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col0 decl" id="180EVEX_rc" title='EVEX_rc' data-type='uint8_t' data-ref="180EVEX_rc">EVEX_rc</dfn> = <var>0</var>;</td></tr>
<tr><th id="743">743</th><td></td></tr>
<tr><th id="744">744</th><td>  <i>// EVEX_aaa</i></td></tr>
<tr><th id="745">745</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col1 decl" id="181EVEX_aaa" title='EVEX_aaa' data-type='uint8_t' data-ref="181EVEX_aaa">EVEX_aaa</dfn> = <var>0</var>;</td></tr>
<tr><th id="746">746</th><td></td></tr>
<tr><th id="747">747</th><td>  <em>bool</em> <dfn class="local col2 decl" id="182EncodeRC" title='EncodeRC' data-type='bool' data-ref="182EncodeRC">EncodeRC</dfn> = <b>false</b>;</td></tr>
<tr><th id="748">748</th><td></td></tr>
<tr><th id="749">749</th><td>  <i>// Classify VEX_B, VEX_4V, VEX_R, VEX_X</i></td></tr>
<tr><th id="750">750</th><td>  <em>unsigned</em> <dfn class="local col3 decl" id="183NumOps" title='NumOps' data-type='unsigned int' data-ref="183NumOps">NumOps</dfn> = <a class="local col0 ref" href="#160Desc" title='Desc' data-ref="160Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="751">751</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="184CurOp" title='CurOp' data-type='unsigned int' data-ref="184CurOp">CurOp</dfn> = <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col0 ref" href="#160Desc" title='Desc' data-ref="160Desc">Desc</a>);</td></tr>
<tr><th id="752">752</th><td></td></tr>
<tr><th id="753">753</th><td>  <b>switch</b> (<a class="local col6 ref" href="#156TSFlags" title='TSFlags' data-ref="156TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::FormMask" title='llvm::X86II::FormMask' data-ref="llvm::X86II::FormMask">FormMask</a>) {</td></tr>
<tr><th id="754">754</th><td>  <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unexpected form in EmitVEXOpcodePrefix!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 754)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unexpected form in EmitVEXOpcodePrefix!"</q>);</td></tr>
<tr><th id="755">755</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::RawFrm" title='llvm::X86II::RawFrm' data-ref="llvm::X86II::RawFrm">RawFrm</a>:</td></tr>
<tr><th id="756">756</th><td>    <b>break</b>;</td></tr>
<tr><th id="757">757</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMDestMem" title='llvm::X86II::MRMDestMem' data-ref="llvm::X86II::MRMDestMem">MRMDestMem</a>: {</td></tr>
<tr><th id="758">758</th><td>    <i>// MRMDestMem instructions forms:</i></td></tr>
<tr><th id="759">759</th><td><i>    //  MemAddr, src1(ModR/M)</i></td></tr>
<tr><th id="760">760</th><td><i>    //  MemAddr, src1(VEX_4V), src2(ModR/M)</i></td></tr>
<tr><th id="761">761</th><td><i>    //  MemAddr, src1(ModR/M), imm8</i></td></tr>
<tr><th id="762">762</th><td><i>    //</i></td></tr>
<tr><th id="763">763</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="185BaseRegEnc" title='BaseRegEnc' data-type='unsigned int' data-ref="185BaseRegEnc">BaseRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col8 ref" href="#158MemOperand" title='MemOperand' data-ref="158MemOperand">MemOperand</a> + <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="764">764</th><td>    <a class="local col9 ref" href="#169VEX_B" title='VEX_B' data-ref="169VEX_B">VEX_B</a> = ~(<a class="local col5 ref" href="#185BaseRegEnc" title='BaseRegEnc' data-ref="185BaseRegEnc">BaseRegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="765">765</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="186IndexRegEnc" title='IndexRegEnc' data-type='unsigned int' data-ref="186IndexRegEnc">IndexRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col8 ref" href="#158MemOperand" title='MemOperand' data-ref="158MemOperand">MemOperand</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="766">766</th><td>    <a class="local col8 ref" href="#168VEX_X" title='VEX_X' data-ref="168VEX_X">VEX_X</a> = ~(<a class="local col6 ref" href="#186IndexRegEnc" title='IndexRegEnc' data-ref="186IndexRegEnc">IndexRegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="767">767</th><td>    <b>if</b> (!<a class="local col4 ref" href="#164HasVEX_4V" title='HasVEX_4V' data-ref="164HasVEX_4V">HasVEX_4V</a>) <i>// Only needed with VSIB which don't use VVVV.</i></td></tr>
<tr><th id="768">768</th><td>      <a class="local col3 ref" href="#173EVEX_V2" title='EVEX_V2' data-ref="173EVEX_V2">EVEX_V2</a> = ~(<a class="local col6 ref" href="#186IndexRegEnc" title='IndexRegEnc' data-ref="186IndexRegEnc">IndexRegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="769">769</th><td></td></tr>
<tr><th id="770">770</th><td>    <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a> += <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands">AddrNumOperands</a>;</td></tr>
<tr><th id="771">771</th><td></td></tr>
<tr><th id="772">772</th><td>    <b>if</b> (<a class="local col3 ref" href="#163HasEVEX_K" title='HasEVEX_K' data-ref="163HasEVEX_K">HasEVEX_K</a>)</td></tr>
<tr><th id="773">773</th><td>      <a class="local col1 ref" href="#181EVEX_aaa" title='EVEX_aaa' data-ref="181EVEX_aaa">EVEX_aaa</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="774">774</th><td></td></tr>
<tr><th id="775">775</th><td>    <b>if</b> (<a class="local col4 ref" href="#164HasVEX_4V" title='HasVEX_4V' data-ref="164HasVEX_4V">HasVEX_4V</a>) {</td></tr>
<tr><th id="776">776</th><td>      <em>unsigned</em> <dfn class="local col7 decl" id="187VRegEnc" title='VRegEnc' data-type='unsigned int' data-ref="187VRegEnc">VRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="777">777</th><td>      <a class="local col2 ref" href="#172VEX_4V" title='VEX_4V' data-ref="172VEX_4V">VEX_4V</a> = ~<a class="local col7 ref" href="#187VRegEnc" title='VRegEnc' data-ref="187VRegEnc">VRegEnc</a> &amp; <var>0xf</var>;</td></tr>
<tr><th id="778">778</th><td>      <a class="local col3 ref" href="#173EVEX_V2" title='EVEX_V2' data-ref="173EVEX_V2">EVEX_V2</a> = ~(<a class="local col7 ref" href="#187VRegEnc" title='VRegEnc' data-ref="187VRegEnc">VRegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="779">779</th><td>    }</td></tr>
<tr><th id="780">780</th><td></td></tr>
<tr><th id="781">781</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="188RegEnc" title='RegEnc' data-type='unsigned int' data-ref="188RegEnc">RegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="782">782</th><td>    <a class="local col6 ref" href="#166VEX_R" title='VEX_R' data-ref="166VEX_R">VEX_R</a> = ~(<a class="local col8 ref" href="#188RegEnc" title='RegEnc' data-ref="188RegEnc">RegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="783">783</th><td>    <a class="local col7 ref" href="#167EVEX_R2" title='EVEX_R2' data-ref="167EVEX_R2">EVEX_R2</a> = ~(<a class="local col8 ref" href="#188RegEnc" title='RegEnc' data-ref="188RegEnc">RegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="784">784</th><td>    <b>break</b>;</td></tr>
<tr><th id="785">785</th><td>  }</td></tr>
<tr><th id="786">786</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcMem" title='llvm::X86II::MRMSrcMem' data-ref="llvm::X86II::MRMSrcMem">MRMSrcMem</a>: {</td></tr>
<tr><th id="787">787</th><td>    <i>// MRMSrcMem instructions forms:</i></td></tr>
<tr><th id="788">788</th><td><i>    //  src1(ModR/M), MemAddr</i></td></tr>
<tr><th id="789">789</th><td><i>    //  src1(ModR/M), src2(VEX_4V), MemAddr</i></td></tr>
<tr><th id="790">790</th><td><i>    //  src1(ModR/M), MemAddr, imm8</i></td></tr>
<tr><th id="791">791</th><td><i>    //  src1(ModR/M), MemAddr, src2(Imm[7:4])</i></td></tr>
<tr><th id="792">792</th><td><i>    //</i></td></tr>
<tr><th id="793">793</th><td><i>    //  FMA4:</i></td></tr>
<tr><th id="794">794</th><td><i>    //  dst(ModR/M.reg), src1(VEX_4V), src2(ModR/M), src3(Imm[7:4])</i></td></tr>
<tr><th id="795">795</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="189RegEnc" title='RegEnc' data-type='unsigned int' data-ref="189RegEnc">RegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="796">796</th><td>    <a class="local col6 ref" href="#166VEX_R" title='VEX_R' data-ref="166VEX_R">VEX_R</a> = ~(<a class="local col9 ref" href="#189RegEnc" title='RegEnc' data-ref="189RegEnc">RegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="797">797</th><td>    <a class="local col7 ref" href="#167EVEX_R2" title='EVEX_R2' data-ref="167EVEX_R2">EVEX_R2</a> = ~(<a class="local col9 ref" href="#189RegEnc" title='RegEnc' data-ref="189RegEnc">RegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="798">798</th><td></td></tr>
<tr><th id="799">799</th><td>    <b>if</b> (<a class="local col3 ref" href="#163HasEVEX_K" title='HasEVEX_K' data-ref="163HasEVEX_K">HasEVEX_K</a>)</td></tr>
<tr><th id="800">800</th><td>      <a class="local col1 ref" href="#181EVEX_aaa" title='EVEX_aaa' data-ref="181EVEX_aaa">EVEX_aaa</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="801">801</th><td></td></tr>
<tr><th id="802">802</th><td>    <b>if</b> (<a class="local col4 ref" href="#164HasVEX_4V" title='HasVEX_4V' data-ref="164HasVEX_4V">HasVEX_4V</a>) {</td></tr>
<tr><th id="803">803</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="190VRegEnc" title='VRegEnc' data-type='unsigned int' data-ref="190VRegEnc">VRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="804">804</th><td>      <a class="local col2 ref" href="#172VEX_4V" title='VEX_4V' data-ref="172VEX_4V">VEX_4V</a> = ~<a class="local col0 ref" href="#190VRegEnc" title='VRegEnc' data-ref="190VRegEnc">VRegEnc</a> &amp; <var>0xf</var>;</td></tr>
<tr><th id="805">805</th><td>      <a class="local col3 ref" href="#173EVEX_V2" title='EVEX_V2' data-ref="173EVEX_V2">EVEX_V2</a> = ~(<a class="local col0 ref" href="#190VRegEnc" title='VRegEnc' data-ref="190VRegEnc">VRegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="806">806</th><td>    }</td></tr>
<tr><th id="807">807</th><td></td></tr>
<tr><th id="808">808</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="191BaseRegEnc" title='BaseRegEnc' data-type='unsigned int' data-ref="191BaseRegEnc">BaseRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col8 ref" href="#158MemOperand" title='MemOperand' data-ref="158MemOperand">MemOperand</a> + <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="809">809</th><td>    <a class="local col9 ref" href="#169VEX_B" title='VEX_B' data-ref="169VEX_B">VEX_B</a> = ~(<a class="local col1 ref" href="#191BaseRegEnc" title='BaseRegEnc' data-ref="191BaseRegEnc">BaseRegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="810">810</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="192IndexRegEnc" title='IndexRegEnc' data-type='unsigned int' data-ref="192IndexRegEnc">IndexRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col8 ref" href="#158MemOperand" title='MemOperand' data-ref="158MemOperand">MemOperand</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="811">811</th><td>    <a class="local col8 ref" href="#168VEX_X" title='VEX_X' data-ref="168VEX_X">VEX_X</a> = ~(<a class="local col2 ref" href="#192IndexRegEnc" title='IndexRegEnc' data-ref="192IndexRegEnc">IndexRegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="812">812</th><td>    <b>if</b> (!<a class="local col4 ref" href="#164HasVEX_4V" title='HasVEX_4V' data-ref="164HasVEX_4V">HasVEX_4V</a>) <i>// Only needed with VSIB which don't use VVVV.</i></td></tr>
<tr><th id="813">813</th><td>      <a class="local col3 ref" href="#173EVEX_V2" title='EVEX_V2' data-ref="173EVEX_V2">EVEX_V2</a> = ~(<a class="local col2 ref" href="#192IndexRegEnc" title='IndexRegEnc' data-ref="192IndexRegEnc">IndexRegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="814">814</th><td></td></tr>
<tr><th id="815">815</th><td>    <b>break</b>;</td></tr>
<tr><th id="816">816</th><td>  }</td></tr>
<tr><th id="817">817</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcMem4VOp3" title='llvm::X86II::MRMSrcMem4VOp3' data-ref="llvm::X86II::MRMSrcMem4VOp3">MRMSrcMem4VOp3</a>: {</td></tr>
<tr><th id="818">818</th><td>    <i>// Instruction format for 4VOp3:</i></td></tr>
<tr><th id="819">819</th><td><i>    //   src1(ModR/M), MemAddr, src3(VEX_4V)</i></td></tr>
<tr><th id="820">820</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="193RegEnc" title='RegEnc' data-type='unsigned int' data-ref="193RegEnc">RegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="821">821</th><td>    <a class="local col6 ref" href="#166VEX_R" title='VEX_R' data-ref="166VEX_R">VEX_R</a> = ~(<a class="local col3 ref" href="#193RegEnc" title='RegEnc' data-ref="193RegEnc">RegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="822">822</th><td></td></tr>
<tr><th id="823">823</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="194BaseRegEnc" title='BaseRegEnc' data-type='unsigned int' data-ref="194BaseRegEnc">BaseRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col8 ref" href="#158MemOperand" title='MemOperand' data-ref="158MemOperand">MemOperand</a> + <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="824">824</th><td>    <a class="local col9 ref" href="#169VEX_B" title='VEX_B' data-ref="169VEX_B">VEX_B</a> = ~(<a class="local col4 ref" href="#194BaseRegEnc" title='BaseRegEnc' data-ref="194BaseRegEnc">BaseRegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="825">825</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="195IndexRegEnc" title='IndexRegEnc' data-type='unsigned int' data-ref="195IndexRegEnc">IndexRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col8 ref" href="#158MemOperand" title='MemOperand' data-ref="158MemOperand">MemOperand</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="826">826</th><td>    <a class="local col8 ref" href="#168VEX_X" title='VEX_X' data-ref="168VEX_X">VEX_X</a> = ~(<a class="local col5 ref" href="#195IndexRegEnc" title='IndexRegEnc' data-ref="195IndexRegEnc">IndexRegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="827">827</th><td></td></tr>
<tr><th id="828">828</th><td>    <a class="local col2 ref" href="#172VEX_4V" title='VEX_4V' data-ref="172VEX_4V">VEX_4V</a> = ~<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a> + <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands">AddrNumOperands</a>) &amp; <var>0xf</var>;</td></tr>
<tr><th id="829">829</th><td>    <b>break</b>;</td></tr>
<tr><th id="830">830</th><td>  }</td></tr>
<tr><th id="831">831</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcMemOp4" title='llvm::X86II::MRMSrcMemOp4' data-ref="llvm::X86II::MRMSrcMemOp4">MRMSrcMemOp4</a>: {</td></tr>
<tr><th id="832">832</th><td>    <i>//  dst(ModR/M.reg), src1(VEX_4V), src2(Imm[7:4]), src3(ModR/M),</i></td></tr>
<tr><th id="833">833</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="196RegEnc" title='RegEnc' data-type='unsigned int' data-ref="196RegEnc">RegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="834">834</th><td>    <a class="local col6 ref" href="#166VEX_R" title='VEX_R' data-ref="166VEX_R">VEX_R</a> = ~(<a class="local col6 ref" href="#196RegEnc" title='RegEnc' data-ref="196RegEnc">RegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="835">835</th><td></td></tr>
<tr><th id="836">836</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="197VRegEnc" title='VRegEnc' data-type='unsigned int' data-ref="197VRegEnc">VRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="837">837</th><td>    <a class="local col2 ref" href="#172VEX_4V" title='VEX_4V' data-ref="172VEX_4V">VEX_4V</a> = ~<a class="local col7 ref" href="#197VRegEnc" title='VRegEnc' data-ref="197VRegEnc">VRegEnc</a> &amp; <var>0xf</var>;</td></tr>
<tr><th id="838">838</th><td></td></tr>
<tr><th id="839">839</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="198BaseRegEnc" title='BaseRegEnc' data-type='unsigned int' data-ref="198BaseRegEnc">BaseRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col8 ref" href="#158MemOperand" title='MemOperand' data-ref="158MemOperand">MemOperand</a> + <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="840">840</th><td>    <a class="local col9 ref" href="#169VEX_B" title='VEX_B' data-ref="169VEX_B">VEX_B</a> = ~(<a class="local col8 ref" href="#198BaseRegEnc" title='BaseRegEnc' data-ref="198BaseRegEnc">BaseRegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="841">841</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="199IndexRegEnc" title='IndexRegEnc' data-type='unsigned int' data-ref="199IndexRegEnc">IndexRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col8 ref" href="#158MemOperand" title='MemOperand' data-ref="158MemOperand">MemOperand</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="842">842</th><td>    <a class="local col8 ref" href="#168VEX_X" title='VEX_X' data-ref="168VEX_X">VEX_X</a> = ~(<a class="local col9 ref" href="#199IndexRegEnc" title='IndexRegEnc' data-ref="199IndexRegEnc">IndexRegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="843">843</th><td>    <b>break</b>;</td></tr>
<tr><th id="844">844</th><td>  }</td></tr>
<tr><th id="845">845</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM0m" title='llvm::X86II::MRM0m' data-ref="llvm::X86II::MRM0m">MRM0m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM1m" title='llvm::X86II::MRM1m' data-ref="llvm::X86II::MRM1m">MRM1m</a>:</td></tr>
<tr><th id="846">846</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM2m" title='llvm::X86II::MRM2m' data-ref="llvm::X86II::MRM2m">MRM2m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM3m" title='llvm::X86II::MRM3m' data-ref="llvm::X86II::MRM3m">MRM3m</a>:</td></tr>
<tr><th id="847">847</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM4m" title='llvm::X86II::MRM4m' data-ref="llvm::X86II::MRM4m">MRM4m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM5m" title='llvm::X86II::MRM5m' data-ref="llvm::X86II::MRM5m">MRM5m</a>:</td></tr>
<tr><th id="848">848</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM6m" title='llvm::X86II::MRM6m' data-ref="llvm::X86II::MRM6m">MRM6m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM7m" title='llvm::X86II::MRM7m' data-ref="llvm::X86II::MRM7m">MRM7m</a>: {</td></tr>
<tr><th id="849">849</th><td>    <i>// MRM[0-9]m instructions forms:</i></td></tr>
<tr><th id="850">850</th><td><i>    //  MemAddr</i></td></tr>
<tr><th id="851">851</th><td><i>    //  src1(VEX_4V), MemAddr</i></td></tr>
<tr><th id="852">852</th><td>    <b>if</b> (<a class="local col4 ref" href="#164HasVEX_4V" title='HasVEX_4V' data-ref="164HasVEX_4V">HasVEX_4V</a>) {</td></tr>
<tr><th id="853">853</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="200VRegEnc" title='VRegEnc' data-type='unsigned int' data-ref="200VRegEnc">VRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="854">854</th><td>      <a class="local col2 ref" href="#172VEX_4V" title='VEX_4V' data-ref="172VEX_4V">VEX_4V</a> = ~<a class="local col0 ref" href="#200VRegEnc" title='VRegEnc' data-ref="200VRegEnc">VRegEnc</a> &amp; <var>0xf</var>;</td></tr>
<tr><th id="855">855</th><td>      <a class="local col3 ref" href="#173EVEX_V2" title='EVEX_V2' data-ref="173EVEX_V2">EVEX_V2</a> = ~(<a class="local col0 ref" href="#200VRegEnc" title='VRegEnc' data-ref="200VRegEnc">VRegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="856">856</th><td>    }</td></tr>
<tr><th id="857">857</th><td></td></tr>
<tr><th id="858">858</th><td>    <b>if</b> (<a class="local col3 ref" href="#163HasEVEX_K" title='HasEVEX_K' data-ref="163HasEVEX_K">HasEVEX_K</a>)</td></tr>
<tr><th id="859">859</th><td>      <a class="local col1 ref" href="#181EVEX_aaa" title='EVEX_aaa' data-ref="181EVEX_aaa">EVEX_aaa</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="860">860</th><td></td></tr>
<tr><th id="861">861</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="201BaseRegEnc" title='BaseRegEnc' data-type='unsigned int' data-ref="201BaseRegEnc">BaseRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col8 ref" href="#158MemOperand" title='MemOperand' data-ref="158MemOperand">MemOperand</a> + <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>);</td></tr>
<tr><th id="862">862</th><td>    <a class="local col9 ref" href="#169VEX_B" title='VEX_B' data-ref="169VEX_B">VEX_B</a> = ~(<a class="local col1 ref" href="#201BaseRegEnc" title='BaseRegEnc' data-ref="201BaseRegEnc">BaseRegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="863">863</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="202IndexRegEnc" title='IndexRegEnc' data-type='unsigned int' data-ref="202IndexRegEnc">IndexRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col8 ref" href="#158MemOperand" title='MemOperand' data-ref="158MemOperand">MemOperand</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>);</td></tr>
<tr><th id="864">864</th><td>    <a class="local col8 ref" href="#168VEX_X" title='VEX_X' data-ref="168VEX_X">VEX_X</a> = ~(<a class="local col2 ref" href="#202IndexRegEnc" title='IndexRegEnc' data-ref="202IndexRegEnc">IndexRegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="865">865</th><td>    <b>break</b>;</td></tr>
<tr><th id="866">866</th><td>  }</td></tr>
<tr><th id="867">867</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcReg" title='llvm::X86II::MRMSrcReg' data-ref="llvm::X86II::MRMSrcReg">MRMSrcReg</a>: {</td></tr>
<tr><th id="868">868</th><td>    <i>// MRMSrcReg instructions forms:</i></td></tr>
<tr><th id="869">869</th><td><i>    //  dst(ModR/M), src1(VEX_4V), src2(ModR/M), src3(Imm[7:4])</i></td></tr>
<tr><th id="870">870</th><td><i>    //  dst(ModR/M), src1(ModR/M)</i></td></tr>
<tr><th id="871">871</th><td><i>    //  dst(ModR/M), src1(ModR/M), imm8</i></td></tr>
<tr><th id="872">872</th><td><i>    //</i></td></tr>
<tr><th id="873">873</th><td><i>    //  FMA4:</i></td></tr>
<tr><th id="874">874</th><td><i>    //  dst(ModR/M.reg), src1(VEX_4V), src2(Imm[7:4]), src3(ModR/M),</i></td></tr>
<tr><th id="875">875</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="203RegEnc" title='RegEnc' data-type='unsigned int' data-ref="203RegEnc">RegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="876">876</th><td>    <a class="local col6 ref" href="#166VEX_R" title='VEX_R' data-ref="166VEX_R">VEX_R</a> = ~(<a class="local col3 ref" href="#203RegEnc" title='RegEnc' data-ref="203RegEnc">RegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="877">877</th><td>    <a class="local col7 ref" href="#167EVEX_R2" title='EVEX_R2' data-ref="167EVEX_R2">EVEX_R2</a> = ~(<a class="local col3 ref" href="#203RegEnc" title='RegEnc' data-ref="203RegEnc">RegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="878">878</th><td></td></tr>
<tr><th id="879">879</th><td>    <b>if</b> (<a class="local col3 ref" href="#163HasEVEX_K" title='HasEVEX_K' data-ref="163HasEVEX_K">HasEVEX_K</a>)</td></tr>
<tr><th id="880">880</th><td>      <a class="local col1 ref" href="#181EVEX_aaa" title='EVEX_aaa' data-ref="181EVEX_aaa">EVEX_aaa</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="881">881</th><td></td></tr>
<tr><th id="882">882</th><td>    <b>if</b> (<a class="local col4 ref" href="#164HasVEX_4V" title='HasVEX_4V' data-ref="164HasVEX_4V">HasVEX_4V</a>) {</td></tr>
<tr><th id="883">883</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="204VRegEnc" title='VRegEnc' data-type='unsigned int' data-ref="204VRegEnc">VRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="884">884</th><td>      <a class="local col2 ref" href="#172VEX_4V" title='VEX_4V' data-ref="172VEX_4V">VEX_4V</a> = ~<a class="local col4 ref" href="#204VRegEnc" title='VRegEnc' data-ref="204VRegEnc">VRegEnc</a> &amp; <var>0xf</var>;</td></tr>
<tr><th id="885">885</th><td>      <a class="local col3 ref" href="#173EVEX_V2" title='EVEX_V2' data-ref="173EVEX_V2">EVEX_V2</a> = ~(<a class="local col4 ref" href="#204VRegEnc" title='VRegEnc' data-ref="204VRegEnc">VRegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="886">886</th><td>    }</td></tr>
<tr><th id="887">887</th><td></td></tr>
<tr><th id="888">888</th><td>    <a class="local col3 ref" href="#203RegEnc" title='RegEnc' data-ref="203RegEnc">RegEnc</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="889">889</th><td>    <a class="local col9 ref" href="#169VEX_B" title='VEX_B' data-ref="169VEX_B">VEX_B</a> = ~(<a class="local col3 ref" href="#203RegEnc" title='RegEnc' data-ref="203RegEnc">RegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="890">890</th><td>    <a class="local col8 ref" href="#168VEX_X" title='VEX_X' data-ref="168VEX_X">VEX_X</a> = ~(<a class="local col3 ref" href="#203RegEnc" title='RegEnc' data-ref="203RegEnc">RegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="891">891</th><td></td></tr>
<tr><th id="892">892</th><td>    <b>if</b> (<a class="local col9 ref" href="#179EVEX_b" title='EVEX_b' data-ref="179EVEX_b">EVEX_b</a>) {</td></tr>
<tr><th id="893">893</th><td>      <b>if</b> (<a class="local col5 ref" href="#165HasEVEX_RC" title='HasEVEX_RC' data-ref="165HasEVEX_RC">HasEVEX_RC</a>) {</td></tr>
<tr><th id="894">894</th><td>        <em>unsigned</em> <dfn class="local col5 decl" id="205RcOperand" title='RcOperand' data-type='unsigned int' data-ref="205RcOperand">RcOperand</dfn> = <a class="local col3 ref" href="#183NumOps" title='NumOps' data-ref="183NumOps">NumOps</a>-<var>1</var>;</td></tr>
<tr><th id="895">895</th><td>        <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (RcOperand &gt;= CurOp) ? void (0) : __assert_fail (&quot;RcOperand &gt;= CurOp&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 895, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col5 ref" href="#205RcOperand" title='RcOperand' data-ref="205RcOperand">RcOperand</a> &gt;= <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>);</td></tr>
<tr><th id="896">896</th><td>        <a class="local col0 ref" href="#180EVEX_rc" title='EVEX_rc' data-ref="180EVEX_rc">EVEX_rc</a> = <a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col5 ref" href="#205RcOperand" title='RcOperand' data-ref="205RcOperand">RcOperand</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="897">897</th><td>        <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (EVEX_rc &lt;= 3 &amp;&amp; &quot;Invalid rounding control!&quot;) ? void (0) : __assert_fail (&quot;EVEX_rc &lt;= 3 &amp;&amp; \&quot;Invalid rounding control!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 897, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#180EVEX_rc" title='EVEX_rc' data-ref="180EVEX_rc">EVEX_rc</a> &lt;= <var>3</var> &amp;&amp; <q>"Invalid rounding control!"</q>);</td></tr>
<tr><th id="898">898</th><td>      }</td></tr>
<tr><th id="899">899</th><td>      <a class="local col2 ref" href="#182EncodeRC" title='EncodeRC' data-ref="182EncodeRC">EncodeRC</a> = <b>true</b>;</td></tr>
<tr><th id="900">900</th><td>    }</td></tr>
<tr><th id="901">901</th><td>    <b>break</b>;</td></tr>
<tr><th id="902">902</th><td>  }</td></tr>
<tr><th id="903">903</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcReg4VOp3" title='llvm::X86II::MRMSrcReg4VOp3' data-ref="llvm::X86II::MRMSrcReg4VOp3">MRMSrcReg4VOp3</a>: {</td></tr>
<tr><th id="904">904</th><td>    <i>// Instruction format for 4VOp3:</i></td></tr>
<tr><th id="905">905</th><td><i>    //   src1(ModR/M), src2(ModR/M), src3(VEX_4V)</i></td></tr>
<tr><th id="906">906</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="206RegEnc" title='RegEnc' data-type='unsigned int' data-ref="206RegEnc">RegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="907">907</th><td>    <a class="local col6 ref" href="#166VEX_R" title='VEX_R' data-ref="166VEX_R">VEX_R</a> = ~(<a class="local col6 ref" href="#206RegEnc" title='RegEnc' data-ref="206RegEnc">RegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="908">908</th><td></td></tr>
<tr><th id="909">909</th><td>    <a class="local col6 ref" href="#206RegEnc" title='RegEnc' data-ref="206RegEnc">RegEnc</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="910">910</th><td>    <a class="local col9 ref" href="#169VEX_B" title='VEX_B' data-ref="169VEX_B">VEX_B</a> = ~(<a class="local col6 ref" href="#206RegEnc" title='RegEnc' data-ref="206RegEnc">RegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="911">911</th><td></td></tr>
<tr><th id="912">912</th><td>    <a class="local col2 ref" href="#172VEX_4V" title='VEX_4V' data-ref="172VEX_4V">VEX_4V</a> = ~<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++) &amp; <var>0xf</var>;</td></tr>
<tr><th id="913">913</th><td>    <b>break</b>;</td></tr>
<tr><th id="914">914</th><td>  }</td></tr>
<tr><th id="915">915</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcRegOp4" title='llvm::X86II::MRMSrcRegOp4' data-ref="llvm::X86II::MRMSrcRegOp4">MRMSrcRegOp4</a>: {</td></tr>
<tr><th id="916">916</th><td>    <i>//  dst(ModR/M.reg), src1(VEX_4V), src2(Imm[7:4]), src3(ModR/M),</i></td></tr>
<tr><th id="917">917</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="207RegEnc" title='RegEnc' data-type='unsigned int' data-ref="207RegEnc">RegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="918">918</th><td>    <a class="local col6 ref" href="#166VEX_R" title='VEX_R' data-ref="166VEX_R">VEX_R</a> = ~(<a class="local col7 ref" href="#207RegEnc" title='RegEnc' data-ref="207RegEnc">RegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="919">919</th><td></td></tr>
<tr><th id="920">920</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="208VRegEnc" title='VRegEnc' data-type='unsigned int' data-ref="208VRegEnc">VRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="921">921</th><td>    <a class="local col2 ref" href="#172VEX_4V" title='VEX_4V' data-ref="172VEX_4V">VEX_4V</a> = ~<a class="local col8 ref" href="#208VRegEnc" title='VRegEnc' data-ref="208VRegEnc">VRegEnc</a> &amp; <var>0xf</var>;</td></tr>
<tr><th id="922">922</th><td></td></tr>
<tr><th id="923">923</th><td>    <i>// Skip second register source (encoded in Imm[7:4])</i></td></tr>
<tr><th id="924">924</th><td>    ++<a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>;</td></tr>
<tr><th id="925">925</th><td></td></tr>
<tr><th id="926">926</th><td>    <a class="local col7 ref" href="#207RegEnc" title='RegEnc' data-ref="207RegEnc">RegEnc</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="927">927</th><td>    <a class="local col9 ref" href="#169VEX_B" title='VEX_B' data-ref="169VEX_B">VEX_B</a> = ~(<a class="local col7 ref" href="#207RegEnc" title='RegEnc' data-ref="207RegEnc">RegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="928">928</th><td>    <a class="local col8 ref" href="#168VEX_X" title='VEX_X' data-ref="168VEX_X">VEX_X</a> = ~(<a class="local col7 ref" href="#207RegEnc" title='RegEnc' data-ref="207RegEnc">RegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="929">929</th><td>    <b>break</b>;</td></tr>
<tr><th id="930">930</th><td>  }</td></tr>
<tr><th id="931">931</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMDestReg" title='llvm::X86II::MRMDestReg' data-ref="llvm::X86II::MRMDestReg">MRMDestReg</a>: {</td></tr>
<tr><th id="932">932</th><td>    <i>// MRMDestReg instructions forms:</i></td></tr>
<tr><th id="933">933</th><td><i>    //  dst(ModR/M), src(ModR/M)</i></td></tr>
<tr><th id="934">934</th><td><i>    //  dst(ModR/M), src(ModR/M), imm8</i></td></tr>
<tr><th id="935">935</th><td><i>    //  dst(ModR/M), src1(VEX_4V), src2(ModR/M)</i></td></tr>
<tr><th id="936">936</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="209RegEnc" title='RegEnc' data-type='unsigned int' data-ref="209RegEnc">RegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="937">937</th><td>    <a class="local col9 ref" href="#169VEX_B" title='VEX_B' data-ref="169VEX_B">VEX_B</a> = ~(<a class="local col9 ref" href="#209RegEnc" title='RegEnc' data-ref="209RegEnc">RegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="938">938</th><td>    <a class="local col8 ref" href="#168VEX_X" title='VEX_X' data-ref="168VEX_X">VEX_X</a> = ~(<a class="local col9 ref" href="#209RegEnc" title='RegEnc' data-ref="209RegEnc">RegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="939">939</th><td></td></tr>
<tr><th id="940">940</th><td>    <b>if</b> (<a class="local col3 ref" href="#163HasEVEX_K" title='HasEVEX_K' data-ref="163HasEVEX_K">HasEVEX_K</a>)</td></tr>
<tr><th id="941">941</th><td>      <a class="local col1 ref" href="#181EVEX_aaa" title='EVEX_aaa' data-ref="181EVEX_aaa">EVEX_aaa</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="942">942</th><td></td></tr>
<tr><th id="943">943</th><td>    <b>if</b> (<a class="local col4 ref" href="#164HasVEX_4V" title='HasVEX_4V' data-ref="164HasVEX_4V">HasVEX_4V</a>) {</td></tr>
<tr><th id="944">944</th><td>      <em>unsigned</em> <dfn class="local col0 decl" id="210VRegEnc" title='VRegEnc' data-type='unsigned int' data-ref="210VRegEnc">VRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="945">945</th><td>      <a class="local col2 ref" href="#172VEX_4V" title='VEX_4V' data-ref="172VEX_4V">VEX_4V</a> = ~<a class="local col0 ref" href="#210VRegEnc" title='VRegEnc' data-ref="210VRegEnc">VRegEnc</a> &amp; <var>0xf</var>;</td></tr>
<tr><th id="946">946</th><td>      <a class="local col3 ref" href="#173EVEX_V2" title='EVEX_V2' data-ref="173EVEX_V2">EVEX_V2</a> = ~(<a class="local col0 ref" href="#210VRegEnc" title='VRegEnc' data-ref="210VRegEnc">VRegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="947">947</th><td>    }</td></tr>
<tr><th id="948">948</th><td></td></tr>
<tr><th id="949">949</th><td>    <a class="local col9 ref" href="#209RegEnc" title='RegEnc' data-ref="209RegEnc">RegEnc</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="950">950</th><td>    <a class="local col6 ref" href="#166VEX_R" title='VEX_R' data-ref="166VEX_R">VEX_R</a> = ~(<a class="local col9 ref" href="#209RegEnc" title='RegEnc' data-ref="209RegEnc">RegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="951">951</th><td>    <a class="local col7 ref" href="#167EVEX_R2" title='EVEX_R2' data-ref="167EVEX_R2">EVEX_R2</a> = ~(<a class="local col9 ref" href="#209RegEnc" title='RegEnc' data-ref="209RegEnc">RegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="952">952</th><td>    <b>if</b> (<a class="local col9 ref" href="#179EVEX_b" title='EVEX_b' data-ref="179EVEX_b">EVEX_b</a>)</td></tr>
<tr><th id="953">953</th><td>      <a class="local col2 ref" href="#182EncodeRC" title='EncodeRC' data-ref="182EncodeRC">EncodeRC</a> = <b>true</b>;</td></tr>
<tr><th id="954">954</th><td>    <b>break</b>;</td></tr>
<tr><th id="955">955</th><td>  }</td></tr>
<tr><th id="956">956</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM0r" title='llvm::X86II::MRM0r' data-ref="llvm::X86II::MRM0r">MRM0r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM1r" title='llvm::X86II::MRM1r' data-ref="llvm::X86II::MRM1r">MRM1r</a>:</td></tr>
<tr><th id="957">957</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM2r" title='llvm::X86II::MRM2r' data-ref="llvm::X86II::MRM2r">MRM2r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM3r" title='llvm::X86II::MRM3r' data-ref="llvm::X86II::MRM3r">MRM3r</a>:</td></tr>
<tr><th id="958">958</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM4r" title='llvm::X86II::MRM4r' data-ref="llvm::X86II::MRM4r">MRM4r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM5r" title='llvm::X86II::MRM5r' data-ref="llvm::X86II::MRM5r">MRM5r</a>:</td></tr>
<tr><th id="959">959</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM6r" title='llvm::X86II::MRM6r' data-ref="llvm::X86II::MRM6r">MRM6r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM7r" title='llvm::X86II::MRM7r' data-ref="llvm::X86II::MRM7r">MRM7r</a>: {</td></tr>
<tr><th id="960">960</th><td>    <i>// MRM0r-MRM7r instructions forms:</i></td></tr>
<tr><th id="961">961</th><td><i>    //  dst(VEX_4V), src(ModR/M), imm8</i></td></tr>
<tr><th id="962">962</th><td>    <b>if</b> (<a class="local col4 ref" href="#164HasVEX_4V" title='HasVEX_4V' data-ref="164HasVEX_4V">HasVEX_4V</a>) {</td></tr>
<tr><th id="963">963</th><td>      <em>unsigned</em> <dfn class="local col1 decl" id="211VRegEnc" title='VRegEnc' data-type='unsigned int' data-ref="211VRegEnc">VRegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="964">964</th><td>      <a class="local col2 ref" href="#172VEX_4V" title='VEX_4V' data-ref="172VEX_4V">VEX_4V</a> = ~<a class="local col1 ref" href="#211VRegEnc" title='VRegEnc' data-ref="211VRegEnc">VRegEnc</a> &amp; <var>0xf</var>;</td></tr>
<tr><th id="965">965</th><td>      <a class="local col3 ref" href="#173EVEX_V2" title='EVEX_V2' data-ref="173EVEX_V2">EVEX_V2</a> = ~(<a class="local col1 ref" href="#211VRegEnc" title='VRegEnc' data-ref="211VRegEnc">VRegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="966">966</th><td>    }</td></tr>
<tr><th id="967">967</th><td>    <b>if</b> (<a class="local col3 ref" href="#163HasEVEX_K" title='HasEVEX_K' data-ref="163HasEVEX_K">HasEVEX_K</a>)</td></tr>
<tr><th id="968">968</th><td>      <a class="local col1 ref" href="#181EVEX_aaa" title='EVEX_aaa' data-ref="181EVEX_aaa">EVEX_aaa</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="969">969</th><td></td></tr>
<tr><th id="970">970</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="212RegEnc" title='RegEnc' data-type='unsigned int' data-ref="212RegEnc">RegEnc</dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>, <a class="local col4 ref" href="#184CurOp" title='CurOp' data-ref="184CurOp">CurOp</a>++);</td></tr>
<tr><th id="971">971</th><td>    <a class="local col9 ref" href="#169VEX_B" title='VEX_B' data-ref="169VEX_B">VEX_B</a> = ~(<a class="local col2 ref" href="#212RegEnc" title='RegEnc' data-ref="212RegEnc">RegEnc</a> &gt;&gt; <var>3</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="972">972</th><td>    <a class="local col8 ref" href="#168VEX_X" title='VEX_X' data-ref="168VEX_X">VEX_X</a> = ~(<a class="local col2 ref" href="#212RegEnc" title='RegEnc' data-ref="212RegEnc">RegEnc</a> &gt;&gt; <var>4</var>) &amp; <var>1</var>;</td></tr>
<tr><th id="973">973</th><td>    <b>break</b>;</td></tr>
<tr><th id="974">974</th><td>  }</td></tr>
<tr><th id="975">975</th><td>  }</td></tr>
<tr><th id="976">976</th><td></td></tr>
<tr><th id="977">977</th><td>  <b>if</b> (<a class="local col2 ref" href="#162Encoding" title='Encoding' data-ref="162Encoding">Encoding</a> == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::VEX" title='llvm::X86II::VEX' data-ref="llvm::X86II::VEX">VEX</a> || <a class="local col2 ref" href="#162Encoding" title='Encoding' data-ref="162Encoding">Encoding</a> == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::XOP" title='llvm::X86II::XOP' data-ref="llvm::X86II::XOP">XOP</a>) {</td></tr>
<tr><th id="978">978</th><td>    <i>// VEX opcode prefix can have 2 or 3 bytes</i></td></tr>
<tr><th id="979">979</th><td><i>    //</i></td></tr>
<tr><th id="980">980</th><td><i>    //  3 bytes:</i></td></tr>
<tr><th id="981">981</th><td><i>    //    +-----+ +--------------+ +-------------------+</i></td></tr>
<tr><th id="982">982</th><td><i>    //    | C4h | | RXB | m-mmmm | | W | vvvv | L | pp |</i></td></tr>
<tr><th id="983">983</th><td><i>    //    +-----+ +--------------+ +-------------------+</i></td></tr>
<tr><th id="984">984</th><td><i>    //  2 bytes:</i></td></tr>
<tr><th id="985">985</th><td><i>    //    +-----+ +-------------------+</i></td></tr>
<tr><th id="986">986</th><td><i>    //    | C5h | | R | vvvv | L | pp |</i></td></tr>
<tr><th id="987">987</th><td><i>    //    +-----+ +-------------------+</i></td></tr>
<tr><th id="988">988</th><td><i>    //</i></td></tr>
<tr><th id="989">989</th><td><i>    //  XOP uses a similar prefix:</i></td></tr>
<tr><th id="990">990</th><td><i>    //    +-----+ +--------------+ +-------------------+</i></td></tr>
<tr><th id="991">991</th><td><i>    //    | 8Fh | | RXB | m-mmmm | | W | vvvv | L | pp |</i></td></tr>
<tr><th id="992">992</th><td><i>    //    +-----+ +--------------+ +-------------------+</i></td></tr>
<tr><th id="993">993</th><td>    <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col3 decl" id="213LastByte" title='LastByte' data-type='uint8_t' data-ref="213LastByte">LastByte</dfn> = <a class="local col6 ref" href="#176VEX_PP" title='VEX_PP' data-ref="176VEX_PP">VEX_PP</a> | (<a class="local col4 ref" href="#174VEX_L" title='VEX_L' data-ref="174VEX_L">VEX_L</a> &lt;&lt; <var>2</var>) | (<a class="local col2 ref" href="#172VEX_4V" title='VEX_4V' data-ref="172VEX_4V">VEX_4V</a> &lt;&lt; <var>3</var>);</td></tr>
<tr><th id="994">994</th><td></td></tr>
<tr><th id="995">995</th><td>    <i>// Can we use the 2 byte VEX prefix?</i></td></tr>
<tr><th id="996">996</th><td>    <b>if</b> (!(<a class="local col9 ref" href="#159MI" title='MI' data-ref="159MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst8getFlagsEv" title='llvm::MCInst::getFlags' data-ref="_ZNK4llvm6MCInst8getFlagsEv">getFlags</a>() &amp; <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::IPREFIXES::IP_USE_VEX3" title='llvm::X86::IPREFIXES::IP_USE_VEX3' data-ref="llvm::X86::IPREFIXES::IP_USE_VEX3">IP_USE_VEX3</a>) &amp;&amp;</td></tr>
<tr><th id="997">997</th><td>        <a class="local col2 ref" href="#162Encoding" title='Encoding' data-ref="162Encoding">Encoding</a> == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::VEX" title='llvm::X86II::VEX' data-ref="llvm::X86II::VEX">VEX</a> &amp;&amp; <a class="local col9 ref" href="#169VEX_B" title='VEX_B' data-ref="169VEX_B">VEX_B</a> &amp;&amp; <a class="local col8 ref" href="#168VEX_X" title='VEX_X' data-ref="168VEX_X">VEX_X</a> &amp;&amp; !<a class="local col0 ref" href="#170VEX_W" title='VEX_W' data-ref="170VEX_W">VEX_W</a> &amp;&amp; (<a class="local col1 ref" href="#171VEX_5M" title='VEX_5M' data-ref="171VEX_5M">VEX_5M</a> == <var>1</var>)) {</td></tr>
<tr><th id="998">998</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0xC5</var>, <span class='refarg'><a class="local col7 ref" href="#157CurByte" title='CurByte' data-ref="157CurByte">CurByte</a></span>, <span class='refarg'><a class="local col1 ref" href="#161OS" title='OS' data-ref="161OS">OS</a></span>);</td></tr>
<tr><th id="999">999</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col3 ref" href="#213LastByte" title='LastByte' data-ref="213LastByte">LastByte</a> | (<a class="local col6 ref" href="#166VEX_R" title='VEX_R' data-ref="166VEX_R">VEX_R</a> &lt;&lt; <var>7</var>), <span class='refarg'><a class="local col7 ref" href="#157CurByte" title='CurByte' data-ref="157CurByte">CurByte</a></span>, <span class='refarg'><a class="local col1 ref" href="#161OS" title='OS' data-ref="161OS">OS</a></span>);</td></tr>
<tr><th id="1000">1000</th><td>      <b>return</b>;</td></tr>
<tr><th id="1001">1001</th><td>    }</td></tr>
<tr><th id="1002">1002</th><td></td></tr>
<tr><th id="1003">1003</th><td>    <i>// 3 byte VEX prefix</i></td></tr>
<tr><th id="1004">1004</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col2 ref" href="#162Encoding" title='Encoding' data-ref="162Encoding">Encoding</a> == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::XOP" title='llvm::X86II::XOP' data-ref="llvm::X86II::XOP">XOP</a> ? <var>0x8F</var> : <var>0xC4</var>, <span class='refarg'><a class="local col7 ref" href="#157CurByte" title='CurByte' data-ref="157CurByte">CurByte</a></span>, <span class='refarg'><a class="local col1 ref" href="#161OS" title='OS' data-ref="161OS">OS</a></span>);</td></tr>
<tr><th id="1005">1005</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col6 ref" href="#166VEX_R" title='VEX_R' data-ref="166VEX_R">VEX_R</a> &lt;&lt; <var>7</var> | <a class="local col8 ref" href="#168VEX_X" title='VEX_X' data-ref="168VEX_X">VEX_X</a> &lt;&lt; <var>6</var> | <a class="local col9 ref" href="#169VEX_B" title='VEX_B' data-ref="169VEX_B">VEX_B</a> &lt;&lt; <var>5</var> | <a class="local col1 ref" href="#171VEX_5M" title='VEX_5M' data-ref="171VEX_5M">VEX_5M</a>, <span class='refarg'><a class="local col7 ref" href="#157CurByte" title='CurByte' data-ref="157CurByte">CurByte</a></span>, <span class='refarg'><a class="local col1 ref" href="#161OS" title='OS' data-ref="161OS">OS</a></span>);</td></tr>
<tr><th id="1006">1006</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col3 ref" href="#213LastByte" title='LastByte' data-ref="213LastByte">LastByte</a> | (<a class="local col0 ref" href="#170VEX_W" title='VEX_W' data-ref="170VEX_W">VEX_W</a> &lt;&lt; <var>7</var>), <span class='refarg'><a class="local col7 ref" href="#157CurByte" title='CurByte' data-ref="157CurByte">CurByte</a></span>, <span class='refarg'><a class="local col1 ref" href="#161OS" title='OS' data-ref="161OS">OS</a></span>);</td></tr>
<tr><th id="1007">1007</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1008">1008</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Encoding == X86II::EVEX &amp;&amp; &quot;unknown encoding!&quot;) ? void (0) : __assert_fail (&quot;Encoding == X86II::EVEX &amp;&amp; \&quot;unknown encoding!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1008, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col2 ref" href="#162Encoding" title='Encoding' data-ref="162Encoding">Encoding</a> == X86II::<a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EVEX" title='llvm::X86II::EVEX' data-ref="llvm::X86II::EVEX">EVEX</a> &amp;&amp; <q>"unknown encoding!"</q>);</td></tr>
<tr><th id="1009">1009</th><td>    <i>// EVEX opcode prefix can have 4 bytes</i></td></tr>
<tr><th id="1010">1010</th><td><i>    //</i></td></tr>
<tr><th id="1011">1011</th><td><i>    // +-----+ +--------------+ +-------------------+ +------------------------+</i></td></tr>
<tr><th id="1012">1012</th><td><i>    // | 62h | | RXBR' | 00mm | | W | vvvv | U | pp | | z | L'L | b | v' | aaa |</i></td></tr>
<tr><th id="1013">1013</th><td><i>    // +-----+ +--------------+ +-------------------+ +------------------------+</i></td></tr>
<tr><th id="1014">1014</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; ((VEX_5M &amp; 0x3) == VEX_5M &amp;&amp; &quot;More than 2 significant bits in VEX.m-mmmm fields for EVEX!&quot;) ? void (0) : __assert_fail (&quot;(VEX_5M &amp; 0x3) == VEX_5M &amp;&amp; \&quot;More than 2 significant bits in VEX.m-mmmm fields for EVEX!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1015, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>((<a class="local col1 ref" href="#171VEX_5M" title='VEX_5M' data-ref="171VEX_5M">VEX_5M</a> &amp; <var>0x3</var>) == <a class="local col1 ref" href="#171VEX_5M" title='VEX_5M' data-ref="171VEX_5M">VEX_5M</a></td></tr>
<tr><th id="1015">1015</th><td>           &amp;&amp; <q>"More than 2 significant bits in VEX.m-mmmm fields for EVEX!"</q>);</td></tr>
<tr><th id="1016">1016</th><td></td></tr>
<tr><th id="1017">1017</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0x62</var>, <span class='refarg'><a class="local col7 ref" href="#157CurByte" title='CurByte' data-ref="157CurByte">CurByte</a></span>, <span class='refarg'><a class="local col1 ref" href="#161OS" title='OS' data-ref="161OS">OS</a></span>);</td></tr>
<tr><th id="1018">1018</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>((<a class="local col6 ref" href="#166VEX_R" title='VEX_R' data-ref="166VEX_R">VEX_R</a>   &lt;&lt; <var>7</var>) |</td></tr>
<tr><th id="1019">1019</th><td>             (<a class="local col8 ref" href="#168VEX_X" title='VEX_X' data-ref="168VEX_X">VEX_X</a>   &lt;&lt; <var>6</var>) |</td></tr>
<tr><th id="1020">1020</th><td>             (<a class="local col9 ref" href="#169VEX_B" title='VEX_B' data-ref="169VEX_B">VEX_B</a>   &lt;&lt; <var>5</var>) |</td></tr>
<tr><th id="1021">1021</th><td>             (<a class="local col7 ref" href="#167EVEX_R2" title='EVEX_R2' data-ref="167EVEX_R2">EVEX_R2</a> &lt;&lt; <var>4</var>) |</td></tr>
<tr><th id="1022">1022</th><td>             <a class="local col1 ref" href="#171VEX_5M" title='VEX_5M' data-ref="171VEX_5M">VEX_5M</a>, <span class='refarg'><a class="local col7 ref" href="#157CurByte" title='CurByte' data-ref="157CurByte">CurByte</a></span>, <span class='refarg'><a class="local col1 ref" href="#161OS" title='OS' data-ref="161OS">OS</a></span>);</td></tr>
<tr><th id="1023">1023</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>((<a class="local col0 ref" href="#170VEX_W" title='VEX_W' data-ref="170VEX_W">VEX_W</a>   &lt;&lt; <var>7</var>) |</td></tr>
<tr><th id="1024">1024</th><td>             (<a class="local col2 ref" href="#172VEX_4V" title='VEX_4V' data-ref="172VEX_4V">VEX_4V</a>  &lt;&lt; <var>3</var>) |</td></tr>
<tr><th id="1025">1025</th><td>             (<a class="local col7 ref" href="#177EVEX_U" title='EVEX_U' data-ref="177EVEX_U">EVEX_U</a>  &lt;&lt; <var>2</var>) |</td></tr>
<tr><th id="1026">1026</th><td>             <a class="local col6 ref" href="#176VEX_PP" title='VEX_PP' data-ref="176VEX_PP">VEX_PP</a>, <span class='refarg'><a class="local col7 ref" href="#157CurByte" title='CurByte' data-ref="157CurByte">CurByte</a></span>, <span class='refarg'><a class="local col1 ref" href="#161OS" title='OS' data-ref="161OS">OS</a></span>);</td></tr>
<tr><th id="1027">1027</th><td>    <b>if</b> (<a class="local col2 ref" href="#182EncodeRC" title='EncodeRC' data-ref="182EncodeRC">EncodeRC</a>)</td></tr>
<tr><th id="1028">1028</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>((<a class="local col8 ref" href="#178EVEX_z" title='EVEX_z' data-ref="178EVEX_z">EVEX_z</a>  &lt;&lt; <var>7</var>) |</td></tr>
<tr><th id="1029">1029</th><td>               (<a class="local col0 ref" href="#180EVEX_rc" title='EVEX_rc' data-ref="180EVEX_rc">EVEX_rc</a> &lt;&lt; <var>5</var>) |</td></tr>
<tr><th id="1030">1030</th><td>               (<a class="local col9 ref" href="#179EVEX_b" title='EVEX_b' data-ref="179EVEX_b">EVEX_b</a>  &lt;&lt; <var>4</var>) |</td></tr>
<tr><th id="1031">1031</th><td>               (<a class="local col3 ref" href="#173EVEX_V2" title='EVEX_V2' data-ref="173EVEX_V2">EVEX_V2</a> &lt;&lt; <var>3</var>) |</td></tr>
<tr><th id="1032">1032</th><td>               <a class="local col1 ref" href="#181EVEX_aaa" title='EVEX_aaa' data-ref="181EVEX_aaa">EVEX_aaa</a>, <span class='refarg'><a class="local col7 ref" href="#157CurByte" title='CurByte' data-ref="157CurByte">CurByte</a></span>, <span class='refarg'><a class="local col1 ref" href="#161OS" title='OS' data-ref="161OS">OS</a></span>);</td></tr>
<tr><th id="1033">1033</th><td>    <b>else</b></td></tr>
<tr><th id="1034">1034</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>((<a class="local col8 ref" href="#178EVEX_z" title='EVEX_z' data-ref="178EVEX_z">EVEX_z</a>  &lt;&lt; <var>7</var>) |</td></tr>
<tr><th id="1035">1035</th><td>               (<a class="local col5 ref" href="#175EVEX_L2" title='EVEX_L2' data-ref="175EVEX_L2">EVEX_L2</a> &lt;&lt; <var>6</var>) |</td></tr>
<tr><th id="1036">1036</th><td>               (<a class="local col4 ref" href="#174VEX_L" title='VEX_L' data-ref="174VEX_L">VEX_L</a>   &lt;&lt; <var>5</var>) |</td></tr>
<tr><th id="1037">1037</th><td>               (<a class="local col9 ref" href="#179EVEX_b" title='EVEX_b' data-ref="179EVEX_b">EVEX_b</a>  &lt;&lt; <var>4</var>) |</td></tr>
<tr><th id="1038">1038</th><td>               (<a class="local col3 ref" href="#173EVEX_V2" title='EVEX_V2' data-ref="173EVEX_V2">EVEX_V2</a> &lt;&lt; <var>3</var>) |</td></tr>
<tr><th id="1039">1039</th><td>               <a class="local col1 ref" href="#181EVEX_aaa" title='EVEX_aaa' data-ref="181EVEX_aaa">EVEX_aaa</a>, <span class='refarg'><a class="local col7 ref" href="#157CurByte" title='CurByte' data-ref="157CurByte">CurByte</a></span>, <span class='refarg'><a class="local col1 ref" href="#161OS" title='OS' data-ref="161OS">OS</a></span>);</td></tr>
<tr><th id="1040">1040</th><td>  }</td></tr>
<tr><th id="1041">1041</th><td>}</td></tr>
<tr><th id="1042">1042</th><td></td></tr>
<tr><th id="1043">1043</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter18DetermineREXPrefixERKN4llvm6MCInstEmiRKNS1_11MCInstrDescE">/// DetermineREXPrefix - Determine if the MCInst has to be encoded with a X86-64</i></td></tr>
<tr><th id="1044">1044</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter18DetermineREXPrefixERKN4llvm6MCInstEmiRKNS1_11MCInstrDescE">/// REX prefix which specifies 1) 64-bit instructions, 2) non-default operand</i></td></tr>
<tr><th id="1045">1045</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter18DetermineREXPrefixERKN4llvm6MCInstEmiRKNS1_11MCInstrDescE">/// size, and 3) use of X86-64 extended registers.</i></td></tr>
<tr><th id="1046">1046</th><td><a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <a class="tu type" href="#(anonymousnamespace)::X86MCCodeEmitter" title='(anonymous namespace)::X86MCCodeEmitter' data-ref="(anonymousnamespace)::X86MCCodeEmitter">X86MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter18DetermineREXPrefixERKN4llvm6MCInstEmiRKNS1_11MCInstrDescE" title='(anonymous namespace)::X86MCCodeEmitter::DetermineREXPrefix' data-type='uint8_t (anonymous namespace)::X86MCCodeEmitter::DetermineREXPrefix(const llvm::MCInst &amp; MI, uint64_t TSFlags, int MemOperand, const llvm::MCInstrDesc &amp; Desc) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter18DetermineREXPrefixERKN4llvm6MCInstEmiRKNS1_11MCInstrDescE">DetermineREXPrefix</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col4 decl" id="214MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="214MI">MI</dfn>, <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col5 decl" id="215TSFlags" title='TSFlags' data-type='uint64_t' data-ref="215TSFlags">TSFlags</dfn>,</td></tr>
<tr><th id="1047">1047</th><td>                                             <em>int</em> <dfn class="local col6 decl" id="216MemOperand" title='MemOperand' data-type='int' data-ref="216MemOperand">MemOperand</dfn>,</td></tr>
<tr><th id="1048">1048</th><td>                                             <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col7 decl" id="217Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="217Desc">Desc</dfn>) <em>const</em> {</td></tr>
<tr><th id="1049">1049</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col8 decl" id="218REX" title='REX' data-type='uint8_t' data-ref="218REX">REX</dfn> = <var>0</var>;</td></tr>
<tr><th id="1050">1050</th><td>  <em>bool</em> <dfn class="local col9 decl" id="219UsesHighByteReg" title='UsesHighByteReg' data-type='bool' data-ref="219UsesHighByteReg">UsesHighByteReg</dfn> = <b>false</b>;</td></tr>
<tr><th id="1051">1051</th><td></td></tr>
<tr><th id="1052">1052</th><td>  <b>if</b> (<a class="local col5 ref" href="#215TSFlags" title='TSFlags' data-ref="215TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::REX_W" title='llvm::X86II::REX_W' data-ref="llvm::X86II::REX_W">REX_W</a>)</td></tr>
<tr><th id="1053">1053</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <var>1</var> &lt;&lt; <var>3</var>; <i>// set REX.W</i></td></tr>
<tr><th id="1054">1054</th><td></td></tr>
<tr><th id="1055">1055</th><td>  <b>if</b> (<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>() == <var>0</var>) <b>return</b> <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a>;</td></tr>
<tr><th id="1056">1056</th><td></td></tr>
<tr><th id="1057">1057</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="220NumOps" title='NumOps' data-type='unsigned int' data-ref="220NumOps">NumOps</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst14getNumOperandsEv" title='llvm::MCInst::getNumOperands' data-ref="_ZNK4llvm6MCInst14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1058">1058</th><td>  <em>unsigned</em> <dfn class="local col1 decl" id="221CurOp" title='CurOp' data-type='unsigned int' data-ref="221CurOp">CurOp</dfn> = <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col7 ref" href="#217Desc" title='Desc' data-ref="217Desc">Desc</a>);</td></tr>
<tr><th id="1059">1059</th><td></td></tr>
<tr><th id="1060">1060</th><td>  <i>// If it accesses SPL, BPL, SIL, or DIL, then it requires a 0x40 REX prefix.</i></td></tr>
<tr><th id="1061">1061</th><td>  <b>for</b> (<em>unsigned</em> <dfn class="local col2 decl" id="222i" title='i' data-type='unsigned int' data-ref="222i">i</dfn> = <a class="local col1 ref" href="#221CurOp" title='CurOp' data-ref="221CurOp">CurOp</a>; <a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a> != <a class="local col0 ref" href="#220NumOps" title='NumOps' data-ref="220NumOps">NumOps</a>; ++<a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a>) {</td></tr>
<tr><th id="1062">1062</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col3 decl" id="223MO" title='MO' data-type='const llvm::MCOperand &amp;' data-ref="223MO">MO</dfn> = <a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#222i" title='i' data-ref="222i">i</a>);</td></tr>
<tr><th id="1063">1063</th><td>    <b>if</b> (!<a class="local col3 ref" href="#223MO" title='MO' data-ref="223MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand5isRegEv" title='llvm::MCOperand::isReg' data-ref="_ZNK4llvm9MCOperand5isRegEv">isReg</a>()) <b>continue</b>;</td></tr>
<tr><th id="1064">1064</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="224Reg" title='Reg' data-type='unsigned int' data-ref="224Reg">Reg</dfn> = <a class="local col3 ref" href="#223MO" title='MO' data-ref="223MO">MO</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1065">1065</th><td>    <b>if</b> (Reg == X86::<span class='error' title="no member named &apos;AH&apos; in namespace &apos;llvm::X86&apos;">AH</span> || Reg == X86::<span class='error' title="no member named &apos;BH&apos; in namespace &apos;llvm::X86&apos;">BH</span> || Reg == X86::<span class='error' title="no member named &apos;CH&apos; in namespace &apos;llvm::X86&apos;">CH</span> || Reg == X86::<span class='error' title="no member named &apos;DH&apos; in namespace &apos;llvm::X86&apos;">DH</span>)</td></tr>
<tr><th id="1066">1066</th><td>      <a class="local col9 ref" href="#219UsesHighByteReg" title='UsesHighByteReg' data-ref="219UsesHighByteReg">UsesHighByteReg</a> = <b>true</b>;</td></tr>
<tr><th id="1067">1067</th><td>    <b>if</b> (<span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II24isX86_64NonExtLowByteRegEj" title='llvm::X86II::isX86_64NonExtLowByteReg' data-ref="_ZN4llvm5X86II24isX86_64NonExtLowByteRegEj">isX86_64NonExtLowByteReg</a>(<a class="local col4 ref" href="#224Reg" title='Reg' data-ref="224Reg">Reg</a>))</td></tr>
<tr><th id="1068">1068</th><td>      <i>// FIXME: The caller of DetermineREXPrefix slaps this prefix onto anything</i></td></tr>
<tr><th id="1069">1069</th><td><i>      // that returns non-zero.</i></td></tr>
<tr><th id="1070">1070</th><td>      <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <var>0x40</var>; <i>// REX fixed encoding prefix</i></td></tr>
<tr><th id="1071">1071</th><td>  }</td></tr>
<tr><th id="1072">1072</th><td></td></tr>
<tr><th id="1073">1073</th><td>  <b>switch</b> (<a class="local col5 ref" href="#215TSFlags" title='TSFlags' data-ref="215TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::FormMask" title='llvm::X86II::FormMask' data-ref="llvm::X86II::FormMask">FormMask</a>) {</td></tr>
<tr><th id="1074">1074</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::AddRegFrm" title='llvm::X86II::AddRegFrm' data-ref="llvm::X86II::AddRegFrm">AddRegFrm</a>:</td></tr>
<tr><th id="1075">1075</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col1 ref" href="#221CurOp" title='CurOp' data-ref="221CurOp">CurOp</a>++) &lt;&lt; <var>0</var>; <i>// REX.B</i></td></tr>
<tr><th id="1076">1076</th><td>    <b>break</b>;</td></tr>
<tr><th id="1077">1077</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcReg" title='llvm::X86II::MRMSrcReg' data-ref="llvm::X86II::MRMSrcReg">MRMSrcReg</a>:</td></tr>
<tr><th id="1078">1078</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcRegCC" title='llvm::X86II::MRMSrcRegCC' data-ref="llvm::X86II::MRMSrcRegCC">MRMSrcRegCC</a>:</td></tr>
<tr><th id="1079">1079</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col1 ref" href="#221CurOp" title='CurOp' data-ref="221CurOp">CurOp</a>++) &lt;&lt; <var>2</var>; <i>// REX.R</i></td></tr>
<tr><th id="1080">1080</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col1 ref" href="#221CurOp" title='CurOp' data-ref="221CurOp">CurOp</a>++) &lt;&lt; <var>0</var>; <i>// REX.B</i></td></tr>
<tr><th id="1081">1081</th><td>    <b>break</b>;</td></tr>
<tr><th id="1082">1082</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcMem" title='llvm::X86II::MRMSrcMem' data-ref="llvm::X86II::MRMSrcMem">MRMSrcMem</a>:</td></tr>
<tr><th id="1083">1083</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcMemCC" title='llvm::X86II::MRMSrcMemCC' data-ref="llvm::X86II::MRMSrcMemCC">MRMSrcMemCC</a>:</td></tr>
<tr><th id="1084">1084</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col1 ref" href="#221CurOp" title='CurOp' data-ref="221CurOp">CurOp</a>++) &lt;&lt; <var>2</var>; <i>// REX.R</i></td></tr>
<tr><th id="1085">1085</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col6 ref" href="#216MemOperand" title='MemOperand' data-ref="216MemOperand">MemOperand</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>) &lt;&lt; <var>0</var>; <i>// REX.B</i></td></tr>
<tr><th id="1086">1086</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col6 ref" href="#216MemOperand" title='MemOperand' data-ref="216MemOperand">MemOperand</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>) &lt;&lt; <var>1</var>; <i>// REX.X</i></td></tr>
<tr><th id="1087">1087</th><td>    <a class="local col1 ref" href="#221CurOp" title='CurOp' data-ref="221CurOp">CurOp</a> += <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands">AddrNumOperands</a>;</td></tr>
<tr><th id="1088">1088</th><td>    <b>break</b>;</td></tr>
<tr><th id="1089">1089</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMDestReg" title='llvm::X86II::MRMDestReg' data-ref="llvm::X86II::MRMDestReg">MRMDestReg</a>:</td></tr>
<tr><th id="1090">1090</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col1 ref" href="#221CurOp" title='CurOp' data-ref="221CurOp">CurOp</a>++) &lt;&lt; <var>0</var>; <i>// REX.B</i></td></tr>
<tr><th id="1091">1091</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col1 ref" href="#221CurOp" title='CurOp' data-ref="221CurOp">CurOp</a>++) &lt;&lt; <var>2</var>; <i>// REX.R</i></td></tr>
<tr><th id="1092">1092</th><td>    <b>break</b>;</td></tr>
<tr><th id="1093">1093</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMDestMem" title='llvm::X86II::MRMDestMem' data-ref="llvm::X86II::MRMDestMem">MRMDestMem</a>:</td></tr>
<tr><th id="1094">1094</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col6 ref" href="#216MemOperand" title='MemOperand' data-ref="216MemOperand">MemOperand</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>) &lt;&lt; <var>0</var>; <i>// REX.B</i></td></tr>
<tr><th id="1095">1095</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col6 ref" href="#216MemOperand" title='MemOperand' data-ref="216MemOperand">MemOperand</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>) &lt;&lt; <var>1</var>; <i>// REX.X</i></td></tr>
<tr><th id="1096">1096</th><td>    <a class="local col1 ref" href="#221CurOp" title='CurOp' data-ref="221CurOp">CurOp</a> += <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands">AddrNumOperands</a>;</td></tr>
<tr><th id="1097">1097</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col1 ref" href="#221CurOp" title='CurOp' data-ref="221CurOp">CurOp</a>++) &lt;&lt; <var>2</var>; <i>// REX.R</i></td></tr>
<tr><th id="1098">1098</th><td>    <b>break</b>;</td></tr>
<tr><th id="1099">1099</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMXmCC" title='llvm::X86II::MRMXmCC' data-ref="llvm::X86II::MRMXmCC">MRMXmCC</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMXm" title='llvm::X86II::MRMXm' data-ref="llvm::X86II::MRMXm">MRMXm</a>:</td></tr>
<tr><th id="1100">1100</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM0m" title='llvm::X86II::MRM0m' data-ref="llvm::X86II::MRM0m">MRM0m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM1m" title='llvm::X86II::MRM1m' data-ref="llvm::X86II::MRM1m">MRM1m</a>:</td></tr>
<tr><th id="1101">1101</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM2m" title='llvm::X86II::MRM2m' data-ref="llvm::X86II::MRM2m">MRM2m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM3m" title='llvm::X86II::MRM3m' data-ref="llvm::X86II::MRM3m">MRM3m</a>:</td></tr>
<tr><th id="1102">1102</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM4m" title='llvm::X86II::MRM4m' data-ref="llvm::X86II::MRM4m">MRM4m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM5m" title='llvm::X86II::MRM5m' data-ref="llvm::X86II::MRM5m">MRM5m</a>:</td></tr>
<tr><th id="1103">1103</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM6m" title='llvm::X86II::MRM6m' data-ref="llvm::X86II::MRM6m">MRM6m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM7m" title='llvm::X86II::MRM7m' data-ref="llvm::X86II::MRM7m">MRM7m</a>:</td></tr>
<tr><th id="1104">1104</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col6 ref" href="#216MemOperand" title='MemOperand' data-ref="216MemOperand">MemOperand</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>) &lt;&lt; <var>0</var>; <i>// REX.B</i></td></tr>
<tr><th id="1105">1105</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col6 ref" href="#216MemOperand" title='MemOperand' data-ref="216MemOperand">MemOperand</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>) &lt;&lt; <var>1</var>; <i>// REX.X</i></td></tr>
<tr><th id="1106">1106</th><td>    <b>break</b>;</td></tr>
<tr><th id="1107">1107</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMXrCC" title='llvm::X86II::MRMXrCC' data-ref="llvm::X86II::MRMXrCC">MRMXrCC</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMXr" title='llvm::X86II::MRMXr' data-ref="llvm::X86II::MRMXr">MRMXr</a>:</td></tr>
<tr><th id="1108">1108</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM0r" title='llvm::X86II::MRM0r' data-ref="llvm::X86II::MRM0r">MRM0r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM1r" title='llvm::X86II::MRM1r' data-ref="llvm::X86II::MRM1r">MRM1r</a>:</td></tr>
<tr><th id="1109">1109</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM2r" title='llvm::X86II::MRM2r' data-ref="llvm::X86II::MRM2r">MRM2r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM3r" title='llvm::X86II::MRM3r' data-ref="llvm::X86II::MRM3r">MRM3r</a>:</td></tr>
<tr><th id="1110">1110</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM4r" title='llvm::X86II::MRM4r' data-ref="llvm::X86II::MRM4r">MRM4r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM5r" title='llvm::X86II::MRM5r' data-ref="llvm::X86II::MRM5r">MRM5r</a>:</td></tr>
<tr><th id="1111">1111</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM6r" title='llvm::X86II::MRM6r' data-ref="llvm::X86II::MRM6r">MRM6r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM7r" title='llvm::X86II::MRM7r' data-ref="llvm::X86II::MRM7r">MRM7r</a>:</td></tr>
<tr><th id="1112">1112</th><td>    <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> |= <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::isREXExtendedReg' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16isREXExtendedRegERKN4llvm6MCInstEj">isREXExtendedReg</a>(<a class="local col4 ref" href="#214MI" title='MI' data-ref="214MI">MI</a>, <a class="local col1 ref" href="#221CurOp" title='CurOp' data-ref="221CurOp">CurOp</a>++) &lt;&lt; <var>0</var>; <i>// REX.B</i></td></tr>
<tr><th id="1113">1113</th><td>    <b>break</b>;</td></tr>
<tr><th id="1114">1114</th><td>  }</td></tr>
<tr><th id="1115">1115</th><td>  <b>if</b> (<a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a> &amp;&amp; <a class="local col9 ref" href="#219UsesHighByteReg" title='UsesHighByteReg' data-ref="219UsesHighByteReg">UsesHighByteReg</a>)</td></tr>
<tr><th id="1116">1116</th><td>    <a class="ref" href="../../../../include/llvm/Support/ErrorHandling.h.html#_ZN4llvm18report_fatal_errorEPKcb" title='llvm::report_fatal_error' data-ref="_ZN4llvm18report_fatal_errorEPKcb">report_fatal_error</a>(<q>"Cannot encode high byte register in REX-prefixed instruction"</q>);</td></tr>
<tr><th id="1117">1117</th><td></td></tr>
<tr><th id="1118">1118</th><td>  <b>return</b> <a class="local col8 ref" href="#218REX" title='REX' data-ref="218REX">REX</a>;</td></tr>
<tr><th id="1119">1119</th><td>}</td></tr>
<tr><th id="1120">1120</th><td></td></tr>
<tr><th id="1121">1121</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter25EmitSegmentOverridePrefixERjjRKN4llvm6MCInstERNS2_11raw_ostreamE">/// EmitSegmentOverridePrefix - Emit segment override opcode prefix as needed</i></td></tr>
<tr><th id="1122">1122</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86MCCodeEmitter" title='(anonymous namespace)::X86MCCodeEmitter' data-ref="(anonymousnamespace)::X86MCCodeEmitter">X86MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter25EmitSegmentOverridePrefixERjjRKN4llvm6MCInstERNS2_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitSegmentOverridePrefix' data-type='void (anonymous namespace)::X86MCCodeEmitter::EmitSegmentOverridePrefix(unsigned int &amp; CurByte, unsigned int SegOperand, const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter25EmitSegmentOverridePrefixERjjRKN4llvm6MCInstERNS2_11raw_ostreamE">EmitSegmentOverridePrefix</dfn>(<em>unsigned</em> &amp;<dfn class="local col5 decl" id="225CurByte" title='CurByte' data-type='unsigned int &amp;' data-ref="225CurByte">CurByte</dfn>,</td></tr>
<tr><th id="1123">1123</th><td>                                                 <em>unsigned</em> <dfn class="local col6 decl" id="226SegOperand" title='SegOperand' data-type='unsigned int' data-ref="226SegOperand">SegOperand</dfn>,</td></tr>
<tr><th id="1124">1124</th><td>                                                 <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="227MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="227MI">MI</dfn>,</td></tr>
<tr><th id="1125">1125</th><td>                                                 <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col8 decl" id="228OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="228OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1126">1126</th><td>  <i>// Check for explicit segment override on memory operand.</i></td></tr>
<tr><th id="1127">1127</th><td>  <b>switch</b> (<a class="local col7 ref" href="#227MI" title='MI' data-ref="227MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#226SegOperand" title='SegOperand' data-ref="226SegOperand">SegOperand</a>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>()) {</td></tr>
<tr><th id="1128">1128</th><td>  <b>default</b>: <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown segment register!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1128)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown segment register!"</q>);</td></tr>
<tr><th id="1129">1129</th><td>  <b>case</b> <var>0</var>: <b>break</b>;</td></tr>
<tr><th id="1130">1130</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;CS&apos; in namespace &apos;llvm::X86&apos;">CS</span>: EmitByte(<var>0x2E</var>, CurByte, OS); <b>break</b>;</td></tr>
<tr><th id="1131">1131</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;SS&apos; in namespace &apos;llvm::X86&apos;">SS</span>: EmitByte(<var>0x36</var>, CurByte, OS); <b>break</b>;</td></tr>
<tr><th id="1132">1132</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;DS&apos; in namespace &apos;llvm::X86&apos;">DS</span>: EmitByte(<var>0x3E</var>, CurByte, OS); <b>break</b>;</td></tr>
<tr><th id="1133">1133</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;ES&apos; in namespace &apos;llvm::X86&apos;">ES</span>: EmitByte(<var>0x26</var>, CurByte, OS); <b>break</b>;</td></tr>
<tr><th id="1134">1134</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;FS&apos; in namespace &apos;llvm::X86&apos;">FS</span>: EmitByte(<var>0x64</var>, CurByte, OS); <b>break</b>;</td></tr>
<tr><th id="1135">1135</th><td>  <b>case</b> X86::<span class='error' title="no member named &apos;GS&apos; in namespace &apos;llvm::X86&apos;">GS</span>: EmitByte(<var>0x65</var>, CurByte, OS); <b>break</b>;</td></tr>
<tr><th id="1136">1136</th><td>  }</td></tr>
<tr><th id="1137">1137</th><td>}</td></tr>
<tr><th id="1138">1138</th><td></td></tr>
<tr><th id="1139">1139</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERKNS2_15MCSubtargetInfoERNS2_11raw_ostreamE">/// Emit all instruction prefixes prior to the opcode.</i></td></tr>
<tr><th id="1140">1140</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERKNS2_15MCSubtargetInfoERNS2_11raw_ostreamE">///</i></td></tr>
<tr><th id="1141">1141</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERKNS2_15MCSubtargetInfoERNS2_11raw_ostreamE">/// MemOperand is the operand # of the start of a memory operand if present.  If</i></td></tr>
<tr><th id="1142">1142</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERKNS2_15MCSubtargetInfoERNS2_11raw_ostreamE">/// Not present, it is -1.</i></td></tr>
<tr><th id="1143">1143</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERKNS2_15MCSubtargetInfoERNS2_11raw_ostreamE">///</i></td></tr>
<tr><th id="1144">1144</th><td><i class="doc" data-doc="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERKNS2_15MCSubtargetInfoERNS2_11raw_ostreamE">/// Returns true if a REX prefix was used.</i></td></tr>
<tr><th id="1145">1145</th><td><em>bool</em> <a class="tu type" href="#(anonymousnamespace)::X86MCCodeEmitter" title='(anonymous namespace)::X86MCCodeEmitter' data-ref="(anonymousnamespace)::X86MCCodeEmitter">X86MCCodeEmitter</a>::<dfn class="tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERKNS2_15MCSubtargetInfoERNS2_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::emitOpcodePrefix' data-type='bool (anonymous namespace)::X86MCCodeEmitter::emitOpcodePrefix(uint64_t TSFlags, unsigned int &amp; CurByte, int MemOperand, const llvm::MCInst &amp; MI, const llvm::MCInstrDesc &amp; Desc, const llvm::MCSubtargetInfo &amp; STI, llvm::raw_ostream &amp; OS) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERKNS2_15MCSubtargetInfoERNS2_11raw_ostreamE">emitOpcodePrefix</dfn>(<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="229TSFlags" title='TSFlags' data-type='uint64_t' data-ref="229TSFlags">TSFlags</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="230CurByte" title='CurByte' data-type='unsigned int &amp;' data-ref="230CurByte">CurByte</dfn>,</td></tr>
<tr><th id="1146">1146</th><td>                                        <em>int</em> <dfn class="local col1 decl" id="231MemOperand" title='MemOperand' data-type='int' data-ref="231MemOperand">MemOperand</dfn>, <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col2 decl" id="232MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="232MI">MI</dfn>,</td></tr>
<tr><th id="1147">1147</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="233Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="233Desc">Desc</dfn>,</td></tr>
<tr><th id="1148">1148</th><td>                                        <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col4 decl" id="234STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="234STI">STI</dfn>,</td></tr>
<tr><th id="1149">1149</th><td>                                        <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col5 decl" id="235OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="235OS">OS</dfn>) <em>const</em> {</td></tr>
<tr><th id="1150">1150</th><td>  <em>bool</em> <dfn class="local col6 decl" id="236Ret" title='Ret' data-type='bool' data-ref="236Ret">Ret</dfn> = <b>false</b>;</td></tr>
<tr><th id="1151">1151</th><td>  <i>// Emit the operand size opcode prefix as needed.</i></td></tr>
<tr><th id="1152">1152</th><td>  <b>if</b> ((<a class="local col9 ref" href="#229TSFlags" title='TSFlags' data-ref="229TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::OpSizeMask" title='llvm::X86II::OpSizeMask' data-ref="llvm::X86II::OpSizeMask">OpSizeMask</a>) == (<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is16BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is16BitMode' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is16BitModeERKN4llvm15MCSubtargetInfoE">is16BitMode</a>(<a class="local col4 ref" href="#234STI" title='STI' data-ref="234STI">STI</a>) ? <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::OpSize32" title='llvm::X86II::OpSize32' data-ref="llvm::X86II::OpSize32">OpSize32</a></td></tr>
<tr><th id="1153">1153</th><td>                                                         : <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::OpSize16" title='llvm::X86II::OpSize16' data-ref="llvm::X86II::OpSize16">OpSize16</a>))</td></tr>
<tr><th id="1154">1154</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0x66</var>, <span class='refarg'><a class="local col0 ref" href="#230CurByte" title='CurByte' data-ref="230CurByte">CurByte</a></span>, <span class='refarg'><a class="local col5 ref" href="#235OS" title='OS' data-ref="235OS">OS</a></span>);</td></tr>
<tr><th id="1155">1155</th><td></td></tr>
<tr><th id="1156">1156</th><td>  <i>// Emit the LOCK opcode prefix.</i></td></tr>
<tr><th id="1157">1157</th><td>  <b>if</b> (<a class="local col9 ref" href="#229TSFlags" title='TSFlags' data-ref="229TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::LOCK" title='llvm::X86II::LOCK' data-ref="llvm::X86II::LOCK">LOCK</a> || <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst8getFlagsEv" title='llvm::MCInst::getFlags' data-ref="_ZNK4llvm6MCInst8getFlagsEv">getFlags</a>() &amp; <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::IPREFIXES::IP_HAS_LOCK" title='llvm::X86::IPREFIXES::IP_HAS_LOCK' data-ref="llvm::X86::IPREFIXES::IP_HAS_LOCK">IP_HAS_LOCK</a>)</td></tr>
<tr><th id="1158">1158</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0xF0</var>, <span class='refarg'><a class="local col0 ref" href="#230CurByte" title='CurByte' data-ref="230CurByte">CurByte</a></span>, <span class='refarg'><a class="local col5 ref" href="#235OS" title='OS' data-ref="235OS">OS</a></span>);</td></tr>
<tr><th id="1159">1159</th><td></td></tr>
<tr><th id="1160">1160</th><td>  <i>// Emit the NOTRACK opcode prefix.</i></td></tr>
<tr><th id="1161">1161</th><td>  <b>if</b> (<a class="local col9 ref" href="#229TSFlags" title='TSFlags' data-ref="229TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::NOTRACK" title='llvm::X86II::NOTRACK' data-ref="llvm::X86II::NOTRACK">NOTRACK</a> || <a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst8getFlagsEv" title='llvm::MCInst::getFlags' data-ref="_ZNK4llvm6MCInst8getFlagsEv">getFlags</a>() &amp; <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::IPREFIXES::IP_HAS_NOTRACK" title='llvm::X86::IPREFIXES::IP_HAS_NOTRACK' data-ref="llvm::X86::IPREFIXES::IP_HAS_NOTRACK">IP_HAS_NOTRACK</a>)</td></tr>
<tr><th id="1162">1162</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0x3E</var>, <span class='refarg'><a class="local col0 ref" href="#230CurByte" title='CurByte' data-ref="230CurByte">CurByte</a></span>, <span class='refarg'><a class="local col5 ref" href="#235OS" title='OS' data-ref="235OS">OS</a></span>);</td></tr>
<tr><th id="1163">1163</th><td></td></tr>
<tr><th id="1164">1164</th><td>  <b>switch</b> (<a class="local col9 ref" href="#229TSFlags" title='TSFlags' data-ref="229TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::OpPrefixMask" title='llvm::X86II::OpPrefixMask' data-ref="llvm::X86II::OpPrefixMask">OpPrefixMask</a>) {</td></tr>
<tr><th id="1165">1165</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::PD" title='llvm::X86II::PD' data-ref="llvm::X86II::PD">PD</a>:   <i>// 66</i></td></tr>
<tr><th id="1166">1166</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0x66</var>, <span class='refarg'><a class="local col0 ref" href="#230CurByte" title='CurByte' data-ref="230CurByte">CurByte</a></span>, <span class='refarg'><a class="local col5 ref" href="#235OS" title='OS' data-ref="235OS">OS</a></span>);</td></tr>
<tr><th id="1167">1167</th><td>    <b>break</b>;</td></tr>
<tr><th id="1168">1168</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::XS" title='llvm::X86II::XS' data-ref="llvm::X86II::XS">XS</a>:   <i>// F3</i></td></tr>
<tr><th id="1169">1169</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0xF3</var>, <span class='refarg'><a class="local col0 ref" href="#230CurByte" title='CurByte' data-ref="230CurByte">CurByte</a></span>, <span class='refarg'><a class="local col5 ref" href="#235OS" title='OS' data-ref="235OS">OS</a></span>);</td></tr>
<tr><th id="1170">1170</th><td>    <b>break</b>;</td></tr>
<tr><th id="1171">1171</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::XD" title='llvm::X86II::XD' data-ref="llvm::X86II::XD">XD</a>:   <i>// F2</i></td></tr>
<tr><th id="1172">1172</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0xF2</var>, <span class='refarg'><a class="local col0 ref" href="#230CurByte" title='CurByte' data-ref="230CurByte">CurByte</a></span>, <span class='refarg'><a class="local col5 ref" href="#235OS" title='OS' data-ref="235OS">OS</a></span>);</td></tr>
<tr><th id="1173">1173</th><td>    <b>break</b>;</td></tr>
<tr><th id="1174">1174</th><td>  }</td></tr>
<tr><th id="1175">1175</th><td></td></tr>
<tr><th id="1176">1176</th><td>  <i>// Handle REX prefix.</i></td></tr>
<tr><th id="1177">1177</th><td><i>  // FIXME: Can this come before F2 etc to simplify emission?</i></td></tr>
<tr><th id="1178">1178</th><td>  <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is64BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is64BitMode' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is64BitModeERKN4llvm15MCSubtargetInfoE">is64BitMode</a>(<a class="local col4 ref" href="#234STI" title='STI' data-ref="234STI">STI</a>)) {</td></tr>
<tr><th id="1179">1179</th><td>    <b>if</b> (<a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col7 decl" id="237REX" title='REX' data-type='uint8_t' data-ref="237REX"><a class="local col7 ref" href="#237REX" title='REX' data-ref="237REX">REX</a></dfn> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter18DetermineREXPrefixERKN4llvm6MCInstEmiRKNS1_11MCInstrDescE" title='(anonymous namespace)::X86MCCodeEmitter::DetermineREXPrefix' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter18DetermineREXPrefixERKN4llvm6MCInstEmiRKNS1_11MCInstrDescE">DetermineREXPrefix</a>(<a class="local col2 ref" href="#232MI" title='MI' data-ref="232MI">MI</a>, <a class="local col9 ref" href="#229TSFlags" title='TSFlags' data-ref="229TSFlags">TSFlags</a>, <a class="local col1 ref" href="#231MemOperand" title='MemOperand' data-ref="231MemOperand">MemOperand</a>, <a class="local col3 ref" href="#233Desc" title='Desc' data-ref="233Desc">Desc</a>)) {</td></tr>
<tr><th id="1180">1180</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0x40</var> | <a class="local col7 ref" href="#237REX" title='REX' data-ref="237REX">REX</a>, <span class='refarg'><a class="local col0 ref" href="#230CurByte" title='CurByte' data-ref="230CurByte">CurByte</a></span>, <span class='refarg'><a class="local col5 ref" href="#235OS" title='OS' data-ref="235OS">OS</a></span>);</td></tr>
<tr><th id="1181">1181</th><td>      <a class="local col6 ref" href="#236Ret" title='Ret' data-ref="236Ret">Ret</a> = <b>true</b>;</td></tr>
<tr><th id="1182">1182</th><td>    }</td></tr>
<tr><th id="1183">1183</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1184">1184</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!(TSFlags &amp; X86II::REX_W) &amp;&amp; &quot;REX.W requires 64bit mode.&quot;) ? void (0) : __assert_fail (&quot;!(TSFlags &amp; X86II::REX_W) &amp;&amp; \&quot;REX.W requires 64bit mode.\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1184, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!(<a class="local col9 ref" href="#229TSFlags" title='TSFlags' data-ref="229TSFlags">TSFlags</a> &amp; X86II::<a class="enum" href="X86BaseInfo.h.html#llvm::X86II::REX_W" title='llvm::X86II::REX_W' data-ref="llvm::X86II::REX_W">REX_W</a>) &amp;&amp; <q>"REX.W requires 64bit mode."</q>);</td></tr>
<tr><th id="1185">1185</th><td>  }</td></tr>
<tr><th id="1186">1186</th><td></td></tr>
<tr><th id="1187">1187</th><td>  <i>// 0x0F escape code must be emitted just before the opcode.</i></td></tr>
<tr><th id="1188">1188</th><td>  <b>switch</b> (<a class="local col9 ref" href="#229TSFlags" title='TSFlags' data-ref="229TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::OpMapMask" title='llvm::X86II::OpMapMask' data-ref="llvm::X86II::OpMapMask">OpMapMask</a>) {</td></tr>
<tr><th id="1189">1189</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::TB" title='llvm::X86II::TB' data-ref="llvm::X86II::TB">TB</a>:         <i>// Two-byte opcode map</i></td></tr>
<tr><th id="1190">1190</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::T8" title='llvm::X86II::T8' data-ref="llvm::X86II::T8">T8</a>:         <i>// 0F 38</i></td></tr>
<tr><th id="1191">1191</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::TA" title='llvm::X86II::TA' data-ref="llvm::X86II::TA">TA</a>:         <i>// 0F 3A</i></td></tr>
<tr><th id="1192">1192</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::ThreeDNow" title='llvm::X86II::ThreeDNow' data-ref="llvm::X86II::ThreeDNow">ThreeDNow</a>:  <i>// 0F 0F, second 0F emitted by caller.</i></td></tr>
<tr><th id="1193">1193</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0x0F</var>, <span class='refarg'><a class="local col0 ref" href="#230CurByte" title='CurByte' data-ref="230CurByte">CurByte</a></span>, <span class='refarg'><a class="local col5 ref" href="#235OS" title='OS' data-ref="235OS">OS</a></span>);</td></tr>
<tr><th id="1194">1194</th><td>    <b>break</b>;</td></tr>
<tr><th id="1195">1195</th><td>  }</td></tr>
<tr><th id="1196">1196</th><td></td></tr>
<tr><th id="1197">1197</th><td>  <b>switch</b> (<a class="local col9 ref" href="#229TSFlags" title='TSFlags' data-ref="229TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::OpMapMask" title='llvm::X86II::OpMapMask' data-ref="llvm::X86II::OpMapMask">OpMapMask</a>) {</td></tr>
<tr><th id="1198">1198</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::T8" title='llvm::X86II::T8' data-ref="llvm::X86II::T8">T8</a>:    <i>// 0F 38</i></td></tr>
<tr><th id="1199">1199</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0x38</var>, <span class='refarg'><a class="local col0 ref" href="#230CurByte" title='CurByte' data-ref="230CurByte">CurByte</a></span>, <span class='refarg'><a class="local col5 ref" href="#235OS" title='OS' data-ref="235OS">OS</a></span>);</td></tr>
<tr><th id="1200">1200</th><td>    <b>break</b>;</td></tr>
<tr><th id="1201">1201</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::TA" title='llvm::X86II::TA' data-ref="llvm::X86II::TA">TA</a>:    <i>// 0F 3A</i></td></tr>
<tr><th id="1202">1202</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0x3A</var>, <span class='refarg'><a class="local col0 ref" href="#230CurByte" title='CurByte' data-ref="230CurByte">CurByte</a></span>, <span class='refarg'><a class="local col5 ref" href="#235OS" title='OS' data-ref="235OS">OS</a></span>);</td></tr>
<tr><th id="1203">1203</th><td>    <b>break</b>;</td></tr>
<tr><th id="1204">1204</th><td>  }</td></tr>
<tr><th id="1205">1205</th><td>  <b>return</b> <a class="local col6 ref" href="#236Ret" title='Ret' data-ref="236Ret">Ret</a>;</td></tr>
<tr><th id="1206">1206</th><td>}</td></tr>
<tr><th id="1207">1207</th><td></td></tr>
<tr><th id="1208">1208</th><td><em>void</em> <a class="tu type" href="#(anonymousnamespace)::X86MCCodeEmitter" title='(anonymous namespace)::X86MCCodeEmitter' data-ref="(anonymousnamespace)::X86MCCodeEmitter">X86MCCodeEmitter</a>::</td></tr>
<tr><th id="1209">1209</th><td><dfn class="virtual tu decl def" id="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::encodeInstruction' data-type='void (anonymous namespace)::X86MCCodeEmitter::encodeInstruction(const llvm::MCInst &amp; MI, llvm::raw_ostream &amp; OS, SmallVectorImpl&lt;llvm::MCFixup&gt; &amp; Fixups, const llvm::MCSubtargetInfo &amp; STI) const' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17encodeInstructionERKN4llvm6MCInstERNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">encodeInstruction</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col8 decl" id="238MI" title='MI' data-type='const llvm::MCInst &amp;' data-ref="238MI">MI</dfn>, <a class="type" href="../../../../include/llvm/Support/raw_ostream.h.html#llvm::raw_ostream" title='llvm::raw_ostream' data-ref="llvm::raw_ostream">raw_ostream</a> &amp;<dfn class="local col9 decl" id="239OS" title='OS' data-type='llvm::raw_ostream &amp;' data-ref="239OS">OS</dfn>,</td></tr>
<tr><th id="1210">1210</th><td>                  <a class="type" href="../../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixup" title='llvm::MCFixup' data-ref="llvm::MCFixup">MCFixup</a>&gt; &amp;<dfn class="local col0 decl" id="240Fixups" title='Fixups' data-type='SmallVectorImpl&lt;llvm::MCFixup&gt; &amp;' data-ref="240Fixups">Fixups</dfn>,</td></tr>
<tr><th id="1211">1211</th><td>                  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCSubtargetInfo.h.html#llvm::MCSubtargetInfo" title='llvm::MCSubtargetInfo' data-ref="llvm::MCSubtargetInfo">MCSubtargetInfo</a> &amp;<dfn class="local col1 decl" id="241STI" title='STI' data-type='const llvm::MCSubtargetInfo &amp;' data-ref="241STI">STI</dfn>) <em>const</em> {</td></tr>
<tr><th id="1212">1212</th><td>  <em>unsigned</em> <dfn class="local col2 decl" id="242Opcode" title='Opcode' data-type='unsigned int' data-ref="242Opcode">Opcode</dfn> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst9getOpcodeEv" title='llvm::MCInst::getOpcode' data-ref="_ZNK4llvm6MCInst9getOpcodeEv">getOpcode</a>();</td></tr>
<tr><th id="1213">1213</th><td>  <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc" title='llvm::MCInstrDesc' data-ref="llvm::MCInstrDesc">MCInstrDesc</a> &amp;<dfn class="local col3 decl" id="243Desc" title='Desc' data-type='const llvm::MCInstrDesc &amp;' data-ref="243Desc">Desc</dfn> = <a class="tu member" href="#(anonymousnamespace)::X86MCCodeEmitter::MCII" title='(anonymous namespace)::X86MCCodeEmitter::MCII' data-use='m' data-ref="(anonymousnamespace)::X86MCCodeEmitter::MCII">MCII</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrInfo.h.html#_ZNK4llvm11MCInstrInfo3getEj" title='llvm::MCInstrInfo::get' data-ref="_ZNK4llvm11MCInstrInfo3getEj">get</a>(<a class="local col2 ref" href="#242Opcode" title='Opcode' data-ref="242Opcode">Opcode</a>);</td></tr>
<tr><th id="1214">1214</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col4 decl" id="244TSFlags" title='TSFlags' data-type='uint64_t' data-ref="244TSFlags">TSFlags</dfn> = <a class="local col3 ref" href="#243Desc" title='Desc' data-ref="243Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#llvm::MCInstrDesc::TSFlags" title='llvm::MCInstrDesc::TSFlags' data-ref="llvm::MCInstrDesc::TSFlags">TSFlags</a>;</td></tr>
<tr><th id="1215">1215</th><td>  <em>unsigned</em> <dfn class="local col5 decl" id="245Flags" title='Flags' data-type='unsigned int' data-ref="245Flags">Flags</dfn> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst8getFlagsEv" title='llvm::MCInst::getFlags' data-ref="_ZNK4llvm6MCInst8getFlagsEv">getFlags</a>();</td></tr>
<tr><th id="1216">1216</th><td></td></tr>
<tr><th id="1217">1217</th><td>  <i>// Pseudo instructions don't get encoded.</i></td></tr>
<tr><th id="1218">1218</th><td>  <b>if</b> ((<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::FormMask" title='llvm::X86II::FormMask' data-ref="llvm::X86II::FormMask">FormMask</a>) == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::Pseudo" title='llvm::X86II::Pseudo' data-ref="llvm::X86II::Pseudo">Pseudo</a>)</td></tr>
<tr><th id="1219">1219</th><td>    <b>return</b>;</td></tr>
<tr><th id="1220">1220</th><td></td></tr>
<tr><th id="1221">1221</th><td>  <em>unsigned</em> <dfn class="local col6 decl" id="246NumOps" title='NumOps' data-type='unsigned int' data-ref="246NumOps">NumOps</dfn> = <a class="local col3 ref" href="#243Desc" title='Desc' data-ref="243Desc">Desc</a>.<a class="ref" href="../../../../include/llvm/MC/MCInstrDesc.h.html#_ZNK4llvm11MCInstrDesc14getNumOperandsEv" title='llvm::MCInstrDesc::getNumOperands' data-ref="_ZNK4llvm11MCInstrDesc14getNumOperandsEv">getNumOperands</a>();</td></tr>
<tr><th id="1222">1222</th><td>  <em>unsigned</em> <dfn class="local col7 decl" id="247CurOp" title='CurOp' data-type='unsigned int' data-ref="247CurOp">CurOp</dfn> = <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE" title='llvm::X86II::getOperandBias' data-ref="_ZN4llvm5X86II14getOperandBiasERKNS_11MCInstrDescE">getOperandBias</a>(<a class="local col3 ref" href="#243Desc" title='Desc' data-ref="243Desc">Desc</a>);</td></tr>
<tr><th id="1223">1223</th><td></td></tr>
<tr><th id="1224">1224</th><td>  <i>// Keep track of the current byte being emitted.</i></td></tr>
<tr><th id="1225">1225</th><td>  <em>unsigned</em> <dfn class="local col8 decl" id="248CurByte" title='CurByte' data-type='unsigned int' data-ref="248CurByte">CurByte</dfn> = <var>0</var>;</td></tr>
<tr><th id="1226">1226</th><td></td></tr>
<tr><th id="1227">1227</th><td>  <i>// Encoding type for this instruction.</i></td></tr>
<tr><th id="1228">1228</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col9 decl" id="249Encoding" title='Encoding' data-type='uint64_t' data-ref="249Encoding">Encoding</dfn> = <a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EncodingMask" title='llvm::X86II::EncodingMask' data-ref="llvm::X86II::EncodingMask">EncodingMask</a>;</td></tr>
<tr><th id="1229">1229</th><td></td></tr>
<tr><th id="1230">1230</th><td>  <i>// It uses the VEX.VVVV field?</i></td></tr>
<tr><th id="1231">1231</th><td>  <em>bool</em> <dfn class="local col0 decl" id="250HasVEX_4V" title='HasVEX_4V' data-type='bool' data-ref="250HasVEX_4V">HasVEX_4V</dfn> = <a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::VEX_4V" title='llvm::X86II::VEX_4V' data-ref="llvm::X86II::VEX_4V">VEX_4V</a>;</td></tr>
<tr><th id="1232">1232</th><td>  <em>bool</em> <dfn class="local col1 decl" id="251HasVEX_I8Reg" title='HasVEX_I8Reg' data-type='bool' data-ref="251HasVEX_I8Reg">HasVEX_I8Reg</dfn> = (<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::ImmMask" title='llvm::X86II::ImmMask' data-ref="llvm::X86II::ImmMask">ImmMask</a>) == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::Imm8Reg" title='llvm::X86II::Imm8Reg' data-ref="llvm::X86II::Imm8Reg">Imm8Reg</a>;</td></tr>
<tr><th id="1233">1233</th><td></td></tr>
<tr><th id="1234">1234</th><td>  <i>// It uses the EVEX.aaa field?</i></td></tr>
<tr><th id="1235">1235</th><td>  <em>bool</em> <dfn class="local col2 decl" id="252HasEVEX_K" title='HasEVEX_K' data-type='bool' data-ref="252HasEVEX_K">HasEVEX_K</dfn> = <a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EVEX_K" title='llvm::X86II::EVEX_K' data-ref="llvm::X86II::EVEX_K">EVEX_K</a>;</td></tr>
<tr><th id="1236">1236</th><td>  <em>bool</em> <dfn class="local col3 decl" id="253HasEVEX_RC" title='HasEVEX_RC' data-type='bool' data-ref="253HasEVEX_RC">HasEVEX_RC</dfn> = <a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::EVEX_RC" title='llvm::X86II::EVEX_RC' data-ref="llvm::X86II::EVEX_RC">EVEX_RC</a>;</td></tr>
<tr><th id="1237">1237</th><td></td></tr>
<tr><th id="1238">1238</th><td>  <i>// Used if a register is encoded in 7:4 of immediate.</i></td></tr>
<tr><th id="1239">1239</th><td>  <em>unsigned</em> <dfn class="local col4 decl" id="254I8RegNum" title='I8RegNum' data-type='unsigned int' data-ref="254I8RegNum">I8RegNum</dfn> = <var>0</var>;</td></tr>
<tr><th id="1240">1240</th><td></td></tr>
<tr><th id="1241">1241</th><td>  <i>// Determine where the memory operand starts, if present.</i></td></tr>
<tr><th id="1242">1242</th><td>  <em>int</em> <dfn class="local col5 decl" id="255MemoryOperand" title='MemoryOperand' data-type='int' data-ref="255MemoryOperand">MemoryOperand</dfn> = <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II18getMemoryOperandNoEm" title='llvm::X86II::getMemoryOperandNo' data-ref="_ZN4llvm5X86II18getMemoryOperandNoEm">getMemoryOperandNo</a>(<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>);</td></tr>
<tr><th id="1243">1243</th><td>  <b>if</b> (<a class="local col5 ref" href="#255MemoryOperand" title='MemoryOperand' data-ref="255MemoryOperand">MemoryOperand</a> != -<var>1</var>) <a class="local col5 ref" href="#255MemoryOperand" title='MemoryOperand' data-ref="255MemoryOperand">MemoryOperand</a> += <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>;</td></tr>
<tr><th id="1244">1244</th><td></td></tr>
<tr><th id="1245">1245</th><td>  <i>// Emit segment override opcode prefix as needed.</i></td></tr>
<tr><th id="1246">1246</th><td>  <b>if</b> (<a class="local col5 ref" href="#255MemoryOperand" title='MemoryOperand' data-ref="255MemoryOperand">MemoryOperand</a> &gt;= <var>0</var>)</td></tr>
<tr><th id="1247">1247</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter25EmitSegmentOverridePrefixERjjRKN4llvm6MCInstERNS2_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitSegmentOverridePrefix' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter25EmitSegmentOverridePrefixERjjRKN4llvm6MCInstERNS2_11raw_ostreamE">EmitSegmentOverridePrefix</a>(<span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <a class="local col5 ref" href="#255MemoryOperand" title='MemoryOperand' data-ref="255MemoryOperand">MemoryOperand</a>+<span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg">AddrSegmentReg</a>,</td></tr>
<tr><th id="1248">1248</th><td>                              <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1249">1249</th><td></td></tr>
<tr><th id="1250">1250</th><td>  <i>// Emit the repeat opcode prefix as needed.</i></td></tr>
<tr><th id="1251">1251</th><td>  <b>if</b> (<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::REP" title='llvm::X86II::REP' data-ref="llvm::X86II::REP">REP</a> || <a class="local col5 ref" href="#245Flags" title='Flags' data-ref="245Flags">Flags</a> &amp; <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::IPREFIXES::IP_HAS_REPEAT" title='llvm::X86::IPREFIXES::IP_HAS_REPEAT' data-ref="llvm::X86::IPREFIXES::IP_HAS_REPEAT">IP_HAS_REPEAT</a>)</td></tr>
<tr><th id="1252">1252</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0xF3</var>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1253">1253</th><td>  <b>if</b> (<a class="local col5 ref" href="#245Flags" title='Flags' data-ref="245Flags">Flags</a> &amp; <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::IPREFIXES::IP_HAS_REPEAT_NE" title='llvm::X86::IPREFIXES::IP_HAS_REPEAT_NE' data-ref="llvm::X86::IPREFIXES::IP_HAS_REPEAT_NE">IP_HAS_REPEAT_NE</a>)</td></tr>
<tr><th id="1254">1254</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0xF2</var>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1255">1255</th><td></td></tr>
<tr><th id="1256">1256</th><td>  <i>// Emit the address size opcode prefix as needed.</i></td></tr>
<tr><th id="1257">1257</th><td>  <em>bool</em> <dfn class="local col6 decl" id="256need_address_override" title='need_address_override' data-type='bool' data-ref="256need_address_override">need_address_override</dfn>;</td></tr>
<tr><th id="1258">1258</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col7 decl" id="257AdSize" title='AdSize' data-type='uint64_t' data-ref="257AdSize">AdSize</dfn> = <a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::AdSizeMask" title='llvm::X86II::AdSizeMask' data-ref="llvm::X86II::AdSizeMask">AdSizeMask</a>;</td></tr>
<tr><th id="1259">1259</th><td>  <b>if</b> ((<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is16BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is16BitMode' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is16BitModeERKN4llvm15MCSubtargetInfoE">is16BitMode</a>(<a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>) &amp;&amp; <a class="local col7 ref" href="#257AdSize" title='AdSize' data-ref="257AdSize">AdSize</a> == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::AdSize32" title='llvm::X86II::AdSize32' data-ref="llvm::X86II::AdSize32">AdSize32</a>) ||</td></tr>
<tr><th id="1260">1260</th><td>      (<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is32BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is32BitMode' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is32BitModeERKN4llvm15MCSubtargetInfoE">is32BitMode</a>(<a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>) &amp;&amp; <a class="local col7 ref" href="#257AdSize" title='AdSize' data-ref="257AdSize">AdSize</a> == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::AdSize16" title='llvm::X86II::AdSize16' data-ref="llvm::X86II::AdSize16">AdSize16</a>) ||</td></tr>
<tr><th id="1261">1261</th><td>      (<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is64BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is64BitMode' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is64BitModeERKN4llvm15MCSubtargetInfoE">is64BitMode</a>(<a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>) &amp;&amp; <a class="local col7 ref" href="#257AdSize" title='AdSize' data-ref="257AdSize">AdSize</a> == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::AdSize32" title='llvm::X86II::AdSize32' data-ref="llvm::X86II::AdSize32">AdSize32</a>)) {</td></tr>
<tr><th id="1262">1262</th><td>    <a class="local col6 ref" href="#256need_address_override" title='need_address_override' data-ref="256need_address_override">need_address_override</a> = <b>true</b>;</td></tr>
<tr><th id="1263">1263</th><td>  } <b>else</b> <b>if</b> (<a class="local col5 ref" href="#255MemoryOperand" title='MemoryOperand' data-ref="255MemoryOperand">MemoryOperand</a> &lt; <var>0</var>) {</td></tr>
<tr><th id="1264">1264</th><td>    <a class="local col6 ref" href="#256need_address_override" title='need_address_override' data-ref="256need_address_override">need_address_override</a> = <b>false</b>;</td></tr>
<tr><th id="1265">1265</th><td>  } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is64BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is64BitMode' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is64BitModeERKN4llvm15MCSubtargetInfoE">is64BitMode</a>(<a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>)) {</td></tr>
<tr><th id="1266">1266</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Is16BitMemOperand(MI, MemoryOperand, STI)) ? void (0) : __assert_fail (&quot;!Is16BitMemOperand(MI, MemoryOperand, STI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1266, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17Is16BitMemOperandERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::Is16BitMemOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17Is16BitMemOperandERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">Is16BitMemOperand</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col5 ref" href="#255MemoryOperand" title='MemoryOperand' data-ref="255MemoryOperand">MemoryOperand</a>, <a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>));</td></tr>
<tr><th id="1267">1267</th><td>    <a class="local col6 ref" href="#256need_address_override" title='need_address_override' data-ref="256need_address_override">need_address_override</a> = <a class="tu ref" href="#_ZL17Is32BitMemOperandRKN4llvm6MCInstEj" title='Is32BitMemOperand' data-use='c' data-ref="_ZL17Is32BitMemOperandRKN4llvm6MCInstEj">Is32BitMemOperand</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col5 ref" href="#255MemoryOperand" title='MemoryOperand' data-ref="255MemoryOperand">MemoryOperand</a>);</td></tr>
<tr><th id="1268">1268</th><td>  } <b>else</b> <b>if</b> (<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is32BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is32BitMode' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is32BitModeERKN4llvm15MCSubtargetInfoE">is32BitMode</a>(<a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>)) {</td></tr>
<tr><th id="1269">1269</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Is64BitMemOperand(MI, MemoryOperand)) ? void (0) : __assert_fail (&quot;!Is64BitMemOperand(MI, MemoryOperand)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1269, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu ref" href="#_ZL17Is64BitMemOperandRKN4llvm6MCInstEj" title='Is64BitMemOperand' data-use='c' data-ref="_ZL17Is64BitMemOperandRKN4llvm6MCInstEj">Is64BitMemOperand</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col5 ref" href="#255MemoryOperand" title='MemoryOperand' data-ref="255MemoryOperand">MemoryOperand</a>));</td></tr>
<tr><th id="1270">1270</th><td>    <a class="local col6 ref" href="#256need_address_override" title='need_address_override' data-ref="256need_address_override">need_address_override</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17Is16BitMemOperandERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::Is16BitMemOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17Is16BitMemOperandERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">Is16BitMemOperand</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col5 ref" href="#255MemoryOperand" title='MemoryOperand' data-ref="255MemoryOperand">MemoryOperand</a>, <a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>);</td></tr>
<tr><th id="1271">1271</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1272">1272</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (is16BitMode(STI)) ? void (0) : __assert_fail (&quot;is16BitMode(STI)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1272, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is16BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is16BitMode' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is16BitModeERKN4llvm15MCSubtargetInfoE">is16BitMode</a>(<a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>));</td></tr>
<tr><th id="1273">1273</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (!Is64BitMemOperand(MI, MemoryOperand)) ? void (0) : __assert_fail (&quot;!Is64BitMemOperand(MI, MemoryOperand)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1273, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(!<a class="tu ref" href="#_ZL17Is64BitMemOperandRKN4llvm6MCInstEj" title='Is64BitMemOperand' data-use='c' data-ref="_ZL17Is64BitMemOperandRKN4llvm6MCInstEj">Is64BitMemOperand</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col5 ref" href="#255MemoryOperand" title='MemoryOperand' data-ref="255MemoryOperand">MemoryOperand</a>));</td></tr>
<tr><th id="1274">1274</th><td>    <a class="local col6 ref" href="#256need_address_override" title='need_address_override' data-ref="256need_address_override">need_address_override</a> = !<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17Is16BitMemOperandERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::Is16BitMemOperand' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17Is16BitMemOperandERKN4llvm6MCInstEjRKNS1_15MCSubtargetInfoE">Is16BitMemOperand</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col5 ref" href="#255MemoryOperand" title='MemoryOperand' data-ref="255MemoryOperand">MemoryOperand</a>, <a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>);</td></tr>
<tr><th id="1275">1275</th><td>  }</td></tr>
<tr><th id="1276">1276</th><td></td></tr>
<tr><th id="1277">1277</th><td>  <b>if</b> (<a class="local col6 ref" href="#256need_address_override" title='need_address_override' data-ref="256need_address_override">need_address_override</a>)</td></tr>
<tr><th id="1278">1278</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0x67</var>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1279">1279</th><td></td></tr>
<tr><th id="1280">1280</th><td>  <em>bool</em> <dfn class="local col8 decl" id="258Rex" title='Rex' data-type='bool' data-ref="258Rex">Rex</dfn> = <b>false</b>;</td></tr>
<tr><th id="1281">1281</th><td>  <b>if</b> (<a class="local col9 ref" href="#249Encoding" title='Encoding' data-ref="249Encoding">Encoding</a> == <var>0</var>)</td></tr>
<tr><th id="1282">1282</th><td>    <a class="local col8 ref" href="#258Rex" title='Rex' data-ref="258Rex">Rex</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERKNS2_15MCSubtargetInfoERNS2_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::emitOpcodePrefix' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERKNS2_15MCSubtargetInfoERNS2_11raw_ostreamE">emitOpcodePrefix</a>(<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <a class="local col5 ref" href="#255MemoryOperand" title='MemoryOperand' data-ref="255MemoryOperand">MemoryOperand</a>, <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col3 ref" href="#243Desc" title='Desc' data-ref="243Desc">Desc</a>, <a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1283">1283</th><td>  <b>else</b></td></tr>
<tr><th id="1284">1284</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter19EmitVEXOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERNS2_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitVEXOpcodePrefix' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter19EmitVEXOpcodePrefixEmRjiRKN4llvm6MCInstERKNS2_11MCInstrDescERNS2_11raw_ostreamE">EmitVEXOpcodePrefix</a>(<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <a class="local col5 ref" href="#255MemoryOperand" title='MemoryOperand' data-ref="255MemoryOperand">MemoryOperand</a>, <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col3 ref" href="#243Desc" title='Desc' data-ref="243Desc">Desc</a>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1285">1285</th><td></td></tr>
<tr><th id="1286">1286</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint8_t" title='uint8_t' data-type='__uint8_t' data-ref="uint8_t">uint8_t</a> <dfn class="local col9 decl" id="259BaseOpcode" title='BaseOpcode' data-type='uint8_t' data-ref="259BaseOpcode">BaseOpcode</dfn> = <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II16getBaseOpcodeForEm" title='llvm::X86II::getBaseOpcodeFor' data-ref="_ZN4llvm5X86II16getBaseOpcodeForEm">getBaseOpcodeFor</a>(<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>);</td></tr>
<tr><th id="1287">1287</th><td></td></tr>
<tr><th id="1288">1288</th><td>  <b>if</b> ((<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::OpMapMask" title='llvm::X86II::OpMapMask' data-ref="llvm::X86II::OpMapMask">OpMapMask</a>) == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::ThreeDNow" title='llvm::X86II::ThreeDNow' data-ref="llvm::X86II::ThreeDNow">ThreeDNow</a>)</td></tr>
<tr><th id="1289">1289</th><td>    <a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a> = <var>0x0F</var>;   <i>// Weird 3DNow! encoding.</i></td></tr>
<tr><th id="1290">1290</th><td></td></tr>
<tr><th id="1291">1291</th><td>  <em>unsigned</em> <dfn class="local col0 decl" id="260OpcodeOffset" title='OpcodeOffset' data-type='unsigned int' data-ref="260OpcodeOffset">OpcodeOffset</dfn> = <var>0</var>;</td></tr>
<tr><th id="1292">1292</th><td></td></tr>
<tr><th id="1293">1293</th><td>  <a class="typedef" href="../../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint64_t" title='uint64_t' data-type='__uint64_t' data-ref="uint64_t">uint64_t</a> <dfn class="local col1 decl" id="261Form" title='Form' data-type='uint64_t' data-ref="261Form">Form</dfn> = <a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::FormMask" title='llvm::X86II::FormMask' data-ref="llvm::X86II::FormMask">FormMask</a>;</td></tr>
<tr><th id="1294">1294</th><td>  <b>switch</b> (<a class="local col1 ref" href="#261Form" title='Form' data-ref="261Form">Form</a>) {</td></tr>
<tr><th id="1295">1295</th><td>  <b>default</b>: <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"FORM: "</q> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEm" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEm">&lt;&lt;</a> <a class="local col1 ref" href="#261Form" title='Form' data-ref="261Form">Form</a> <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"\n"</q>;</td></tr>
<tr><th id="1296">1296</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Unknown FormMask value in X86MCCodeEmitter!&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1296)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Unknown FormMask value in X86MCCodeEmitter!"</q>);</td></tr>
<tr><th id="1297">1297</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::Pseudo" title='llvm::X86II::Pseudo' data-ref="llvm::X86II::Pseudo">Pseudo</a>:</td></tr>
<tr><th id="1298">1298</th><td>    <a class="macro" href="../../../../include/llvm/Support/ErrorHandling.h.html#135" title="::llvm::llvm_unreachable_internal(&quot;Pseudo instruction shouldn&apos;t be emitted&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1298)" data-ref="_M/llvm_unreachable">llvm_unreachable</a>(<q>"Pseudo instruction shouldn't be emitted"</q>);</td></tr>
<tr><th id="1299">1299</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::RawFrmDstSrc" title='llvm::X86II::RawFrmDstSrc' data-ref="llvm::X86II::RawFrmDstSrc">RawFrmDstSrc</a>: {</td></tr>
<tr><th id="1300">1300</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="262siReg" title='siReg' data-type='unsigned int' data-ref="262siReg">siReg</dfn> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1301">1301</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (((siReg == X86::SI &amp;&amp; MI.getOperand(0).getReg() == X86::DI) || (siReg == X86::ESI &amp;&amp; MI.getOperand(0).getReg() == X86::EDI) || (siReg == X86::RSI &amp;&amp; MI.getOperand(0).getReg() == X86::RDI)) &amp;&amp; &quot;SI and DI register sizes do not match&quot;) ? void (0) : __assert_fail (&quot;((siReg == X86::SI &amp;&amp; MI.getOperand(0).getReg() == X86::DI) || (siReg == X86::ESI &amp;&amp; MI.getOperand(0).getReg() == X86::EDI) || (siReg == X86::RSI &amp;&amp; MI.getOperand(0).getReg() == X86::RDI)) &amp;&amp; \&quot;SI and DI register sizes do not match\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1304, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(((siReg == X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span> &amp;&amp; MI.getOperand(<var>0</var>).getReg() == X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span>) ||</td></tr>
<tr><th id="1302">1302</th><td>            (siReg == <span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;; did you mean &apos;llvm::N86::ESI&apos;?">X86</span>::ESI &amp;&amp; MI.getOperand(<var>0</var>).getReg() == X86::<span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;">EDI</span>) ||</td></tr>
<tr><th id="1303">1303</th><td>            (siReg == X86::<span class='error' title="no member named &apos;RSI&apos; in namespace &apos;llvm::X86&apos;">RSI</span> &amp;&amp; MI.getOperand(<var>0</var>).getReg() == X86::<span class='error' title="no member named &apos;RDI&apos; in namespace &apos;llvm::X86&apos;">RDI</span>)) &amp;&amp;</td></tr>
<tr><th id="1304">1304</th><td>           <q>"SI and DI register sizes do not match"</q>);</td></tr>
<tr><th id="1305">1305</th><td>    <i>// Emit segment override opcode prefix as needed (not for %ds).</i></td></tr>
<tr><th id="1306">1306</th><td>    <b>if</b> (MI.getOperand(<var>2</var>).getReg() != X86::<span class='error' title="no member named &apos;DS&apos; in namespace &apos;llvm::X86&apos;">DS</span>)</td></tr>
<tr><th id="1307">1307</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter25EmitSegmentOverridePrefixERjjRKN4llvm6MCInstERNS2_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitSegmentOverridePrefix' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter25EmitSegmentOverridePrefixERjjRKN4llvm6MCInstERNS2_11raw_ostreamE">EmitSegmentOverridePrefix</a>(<span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <var>2</var>, <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1308">1308</th><td>    <i>// Emit AdSize prefix as needed.</i></td></tr>
<tr><th id="1309">1309</th><td>    <b>if</b> ((!is32BitMode(STI) &amp;&amp; siReg == X86::<span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;">ESI</span>) ||</td></tr>
<tr><th id="1310">1310</th><td>        (is32BitMode(STI) &amp;&amp; siReg == X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span>))</td></tr>
<tr><th id="1311">1311</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0x67</var>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1312">1312</th><td>    <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> += <var>3</var>; <i>// Consume operands.</i></td></tr>
<tr><th id="1313">1313</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1314">1314</th><td>    <b>break</b>;</td></tr>
<tr><th id="1315">1315</th><td>  }</td></tr>
<tr><th id="1316">1316</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::RawFrmSrc" title='llvm::X86II::RawFrmSrc' data-ref="llvm::X86II::RawFrmSrc">RawFrmSrc</a>: {</td></tr>
<tr><th id="1317">1317</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="263siReg" title='siReg' data-type='unsigned int' data-ref="263siReg">siReg</dfn> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1318">1318</th><td>    <i>// Emit segment override opcode prefix as needed (not for %ds).</i></td></tr>
<tr><th id="1319">1319</th><td>    <b>if</b> (MI.getOperand(<var>1</var>).getReg() != X86::<span class='error' title="no member named &apos;DS&apos; in namespace &apos;llvm::X86&apos;">DS</span>)</td></tr>
<tr><th id="1320">1320</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter25EmitSegmentOverridePrefixERjjRKN4llvm6MCInstERNS2_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitSegmentOverridePrefix' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter25EmitSegmentOverridePrefixERjjRKN4llvm6MCInstERNS2_11raw_ostreamE">EmitSegmentOverridePrefix</a>(<span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <var>1</var>, <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1321">1321</th><td>    <i>// Emit AdSize prefix as needed.</i></td></tr>
<tr><th id="1322">1322</th><td>    <b>if</b> ((!is32BitMode(STI) &amp;&amp; siReg == X86::<span class='error' title="no member named &apos;ESI&apos; in namespace &apos;llvm::X86&apos;">ESI</span>) ||</td></tr>
<tr><th id="1323">1323</th><td>        (is32BitMode(STI) &amp;&amp; siReg == X86::<span class='error' title="no member named &apos;SI&apos; in namespace &apos;llvm::X86&apos;">SI</span>))</td></tr>
<tr><th id="1324">1324</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0x67</var>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1325">1325</th><td>    <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> += <var>2</var>; <i>// Consume operands.</i></td></tr>
<tr><th id="1326">1326</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1327">1327</th><td>    <b>break</b>;</td></tr>
<tr><th id="1328">1328</th><td>  }</td></tr>
<tr><th id="1329">1329</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::RawFrmDst" title='llvm::X86II::RawFrmDst' data-ref="llvm::X86II::RawFrmDst">RawFrmDst</a>: {</td></tr>
<tr><th id="1330">1330</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="264siReg" title='siReg' data-type='unsigned int' data-ref="264siReg">siReg</dfn> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<var>0</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getRegEv" title='llvm::MCOperand::getReg' data-ref="_ZNK4llvm9MCOperand6getRegEv">getReg</a>();</td></tr>
<tr><th id="1331">1331</th><td>    <i>// Emit AdSize prefix as needed.</i></td></tr>
<tr><th id="1332">1332</th><td>    <b>if</b> ((!is32BitMode(STI) &amp;&amp; siReg == X86::<span class='error' title="no member named &apos;EDI&apos; in namespace &apos;llvm::X86&apos;">EDI</span>) ||</td></tr>
<tr><th id="1333">1333</th><td>        (is32BitMode(STI) &amp;&amp; siReg == X86::<span class='error' title="no member named &apos;DI&apos; in namespace &apos;llvm::X86&apos;">DI</span>))</td></tr>
<tr><th id="1334">1334</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0x67</var>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1335">1335</th><td>    ++<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>; <i>// Consume operand.</i></td></tr>
<tr><th id="1336">1336</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1337">1337</th><td>    <b>break</b>;</td></tr>
<tr><th id="1338">1338</th><td>  }</td></tr>
<tr><th id="1339">1339</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::AddCCFrm" title='llvm::X86II::AddCCFrm' data-ref="llvm::X86II::AddCCFrm">AddCCFrm</a>: {</td></tr>
<tr><th id="1340">1340</th><td>    <i>// This will be added to the opcode in the fallthrough.</i></td></tr>
<tr><th id="1341">1341</th><td>    <a class="local col0 ref" href="#260OpcodeOffset" title='OpcodeOffset' data-ref="260OpcodeOffset">OpcodeOffset</a> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#246NumOps" title='NumOps' data-ref="246NumOps">NumOps</a> - <var>1</var>).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1342">1342</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (OpcodeOffset &lt; 16 &amp;&amp; &quot;Unexpected opcode offset!&quot;) ? void (0) : __assert_fail (&quot;OpcodeOffset &lt; 16 &amp;&amp; \&quot;Unexpected opcode offset!\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1342, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col0 ref" href="#260OpcodeOffset" title='OpcodeOffset' data-ref="260OpcodeOffset">OpcodeOffset</a> &lt; <var>16</var> &amp;&amp; <q>"Unexpected opcode offset!"</q>);</td></tr>
<tr><th id="1343">1343</th><td>    --<a class="local col6 ref" href="#246NumOps" title='NumOps' data-ref="246NumOps">NumOps</a>; <i>// Drop the operand from the end.</i></td></tr>
<tr><th id="1344">1344</th><td>    <a class="macro" href="../../../../include/llvm/Support/Compiler.h.html#252" title="[[clang::fallthrough]]" data-ref="_M/LLVM_FALLTHROUGH">LLVM_FALLTHROUGH</a>;</td></tr>
<tr><th id="1345">1345</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::RawFrm" title='llvm::X86II::RawFrm' data-ref="llvm::X86II::RawFrm">RawFrm</a>:</td></tr>
<tr><th id="1346">1346</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a> + <a class="local col0 ref" href="#260OpcodeOffset" title='OpcodeOffset' data-ref="260OpcodeOffset">OpcodeOffset</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1347">1347</th><td></td></tr>
<tr><th id="1348">1348</th><td>    <b>if</b> (!<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is64BitModeERKN4llvm15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::is64BitMode' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter11is64BitModeERKN4llvm15MCSubtargetInfoE">is64BitMode</a>(<a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>) || !<a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter15isPCRel32BranchERKN4llvm6MCInstE" title='(anonymous namespace)::X86MCCodeEmitter::isPCRel32Branch' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter15isPCRel32BranchERKN4llvm6MCInstE">isPCRel32Branch</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>))</td></tr>
<tr><th id="1349">1349</th><td>      <b>break</b>;</td></tr>
<tr><th id="1350">1350</th><td></td></tr>
<tr><th id="1351">1351</th><td>    <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a> &amp;<dfn class="local col5 decl" id="265Op" title='Op' data-type='const llvm::MCOperand &amp;' data-ref="265Op">Op</dfn> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++);</td></tr>
<tr><th id="1352">1352</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col5 ref" href="#265Op" title='Op' data-ref="265Op">Op</a>, <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(), <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II12getSizeOfImmEm" title='llvm::X86II::getSizeOfImm' data-ref="_ZN4llvm5X86II12getSizeOfImmEm">getSizeOfImm</a>(<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>),</td></tr>
<tr><th id="1353">1353</th><td>                  <a class="type" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind" title='llvm::MCFixupKind' data-ref="llvm::MCFixupKind">MCFixupKind</a>(<span class="namespace">X86::</span><a class="enum" href="X86FixupKinds.h.html#llvm::X86::Fixups::reloc_branch_4byte_pcrel" title='llvm::X86::Fixups::reloc_branch_4byte_pcrel' data-ref="llvm::X86::Fixups::reloc_branch_4byte_pcrel">reloc_branch_4byte_pcrel</a>), <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>,</td></tr>
<tr><th id="1354">1354</th><td>                  <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>);</td></tr>
<tr><th id="1355">1355</th><td>    <b>break</b>;</td></tr>
<tr><th id="1356">1356</th><td>  }</td></tr>
<tr><th id="1357">1357</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::RawFrmMemOffs" title='llvm::X86II::RawFrmMemOffs' data-ref="llvm::X86II::RawFrmMemOffs">RawFrmMemOffs</a>:</td></tr>
<tr><th id="1358">1358</th><td>    <i>// Emit segment override opcode prefix as needed.</i></td></tr>
<tr><th id="1359">1359</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter25EmitSegmentOverridePrefixERjjRKN4llvm6MCInstERNS2_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitSegmentOverridePrefix' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter25EmitSegmentOverridePrefixERjjRKN4llvm6MCInstERNS2_11raw_ostreamE">EmitSegmentOverridePrefix</a>(<span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <var>1</var>, <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1360">1360</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1361">1361</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++), <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="1362">1362</th><td>                  <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II12getSizeOfImmEm" title='llvm::X86II::getSizeOfImm' data-ref="_ZN4llvm5X86II12getSizeOfImmEm">getSizeOfImm</a>(<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>), <a class="tu ref" href="#_ZL15getImmFixupKindm" title='getImmFixupKind' data-use='c' data-ref="_ZL15getImmFixupKindm">getImmFixupKind</a>(<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>),</td></tr>
<tr><th id="1363">1363</th><td>                  <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>, <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>);</td></tr>
<tr><th id="1364">1364</th><td>    ++<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>; <i>// skip segment operand</i></td></tr>
<tr><th id="1365">1365</th><td>    <b>break</b>;</td></tr>
<tr><th id="1366">1366</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::RawFrmImm8" title='llvm::X86II::RawFrmImm8' data-ref="llvm::X86II::RawFrmImm8">RawFrmImm8</a>:</td></tr>
<tr><th id="1367">1367</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1368">1368</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++), <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="1369">1369</th><td>                  <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II12getSizeOfImmEm" title='llvm::X86II::getSizeOfImm' data-ref="_ZN4llvm5X86II12getSizeOfImmEm">getSizeOfImm</a>(<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>), <a class="tu ref" href="#_ZL15getImmFixupKindm" title='getImmFixupKind' data-use='c' data-ref="_ZL15getImmFixupKindm">getImmFixupKind</a>(<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>),</td></tr>
<tr><th id="1370">1370</th><td>                  <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>, <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>);</td></tr>
<tr><th id="1371">1371</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++), <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(), <var>1</var>, <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_Data_1" title='llvm::MCFixupKind::FK_Data_1' data-ref="llvm::MCFixupKind::FK_Data_1">FK_Data_1</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>,</td></tr>
<tr><th id="1372">1372</th><td>                  <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>, <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>);</td></tr>
<tr><th id="1373">1373</th><td>    <b>break</b>;</td></tr>
<tr><th id="1374">1374</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::RawFrmImm16" title='llvm::X86II::RawFrmImm16' data-ref="llvm::X86II::RawFrmImm16">RawFrmImm16</a>:</td></tr>
<tr><th id="1375">1375</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1376">1376</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++), <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="1377">1377</th><td>                  <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II12getSizeOfImmEm" title='llvm::X86II::getSizeOfImm' data-ref="_ZN4llvm5X86II12getSizeOfImmEm">getSizeOfImm</a>(<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>), <a class="tu ref" href="#_ZL15getImmFixupKindm" title='getImmFixupKind' data-use='c' data-ref="_ZL15getImmFixupKindm">getImmFixupKind</a>(<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>),</td></tr>
<tr><th id="1378">1378</th><td>                  <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>, <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>);</td></tr>
<tr><th id="1379">1379</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++), <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(), <var>2</var>, <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_Data_2" title='llvm::MCFixupKind::FK_Data_2' data-ref="llvm::MCFixupKind::FK_Data_2">FK_Data_2</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>,</td></tr>
<tr><th id="1380">1380</th><td>                  <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>, <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>);</td></tr>
<tr><th id="1381">1381</th><td>    <b>break</b>;</td></tr>
<tr><th id="1382">1382</th><td></td></tr>
<tr><th id="1383">1383</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::AddRegFrm" title='llvm::X86II::AddRegFrm' data-ref="llvm::X86II::AddRegFrm">AddRegFrm</a>:</td></tr>
<tr><th id="1384">1384</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a> + <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++)), <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1385">1385</th><td>    <b>break</b>;</td></tr>
<tr><th id="1386">1386</th><td></td></tr>
<tr><th id="1387">1387</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMDestReg" title='llvm::X86II::MRMDestReg' data-ref="llvm::X86II::MRMDestReg">MRMDestReg</a>: {</td></tr>
<tr><th id="1388">1388</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1389">1389</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="266SrcRegNum" title='SrcRegNum' data-type='unsigned int' data-ref="266SrcRegNum">SrcRegNum</dfn> = <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> + <var>1</var>;</td></tr>
<tr><th id="1390">1390</th><td></td></tr>
<tr><th id="1391">1391</th><td>    <b>if</b> (<a class="local col2 ref" href="#252HasEVEX_K" title='HasEVEX_K' data-ref="252HasEVEX_K">HasEVEX_K</a>) <i>// Skip writemask</i></td></tr>
<tr><th id="1392">1392</th><td>      ++<a class="local col6 ref" href="#266SrcRegNum" title='SrcRegNum' data-ref="266SrcRegNum">SrcRegNum</a>;</td></tr>
<tr><th id="1393">1393</th><td></td></tr>
<tr><th id="1394">1394</th><td>    <b>if</b> (<a class="local col0 ref" href="#250HasVEX_4V" title='HasVEX_4V' data-ref="250HasVEX_4V">HasVEX_4V</a>) <i>// Skip 1st src (which is encoded in VEX_VVVV)</i></td></tr>
<tr><th id="1395">1395</th><td>      ++<a class="local col6 ref" href="#266SrcRegNum" title='SrcRegNum' data-ref="266SrcRegNum">SrcRegNum</a>;</td></tr>
<tr><th id="1396">1396</th><td></td></tr>
<tr><th id="1397">1397</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitRegModRMByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE">EmitRegModRMByte</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>),</td></tr>
<tr><th id="1398">1398</th><td>                     <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#266SrcRegNum" title='SrcRegNum' data-ref="266SrcRegNum">SrcRegNum</a>)), <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1399">1399</th><td>    <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> = <a class="local col6 ref" href="#266SrcRegNum" title='SrcRegNum' data-ref="266SrcRegNum">SrcRegNum</a> + <var>1</var>;</td></tr>
<tr><th id="1400">1400</th><td>    <b>break</b>;</td></tr>
<tr><th id="1401">1401</th><td>  }</td></tr>
<tr><th id="1402">1402</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMDestMem" title='llvm::X86II::MRMDestMem' data-ref="llvm::X86II::MRMDestMem">MRMDestMem</a>: {</td></tr>
<tr><th id="1403">1403</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1404">1404</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="267SrcRegNum" title='SrcRegNum' data-type='unsigned int' data-ref="267SrcRegNum">SrcRegNum</dfn> = <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> + <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands">AddrNumOperands</a>;</td></tr>
<tr><th id="1405">1405</th><td></td></tr>
<tr><th id="1406">1406</th><td>    <b>if</b> (<a class="local col2 ref" href="#252HasEVEX_K" title='HasEVEX_K' data-ref="252HasEVEX_K">HasEVEX_K</a>) <i>// Skip writemask</i></td></tr>
<tr><th id="1407">1407</th><td>      ++<a class="local col7 ref" href="#267SrcRegNum" title='SrcRegNum' data-ref="267SrcRegNum">SrcRegNum</a>;</td></tr>
<tr><th id="1408">1408</th><td></td></tr>
<tr><th id="1409">1409</th><td>    <b>if</b> (<a class="local col0 ref" href="#250HasVEX_4V" title='HasVEX_4V' data-ref="250HasVEX_4V">HasVEX_4V</a>) <i>// Skip 1st src (which is encoded in VEX_VVVV)</i></td></tr>
<tr><th id="1410">1410</th><td>      ++<a class="local col7 ref" href="#267SrcRegNum" title='SrcRegNum' data-ref="267SrcRegNum">SrcRegNum</a>;</td></tr>
<tr><th id="1411">1411</th><td></td></tr>
<tr><th id="1412">1412</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::emitMemModRMByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">emitMemModRMByte</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>, <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#267SrcRegNum" title='SrcRegNum' data-ref="267SrcRegNum">SrcRegNum</a>)), <a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>,</td></tr>
<tr><th id="1413">1413</th><td>                     <a class="local col8 ref" href="#258Rex" title='Rex' data-ref="258Rex">Rex</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>, <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>, <a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>);</td></tr>
<tr><th id="1414">1414</th><td>    <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> = <a class="local col7 ref" href="#267SrcRegNum" title='SrcRegNum' data-ref="267SrcRegNum">SrcRegNum</a> + <var>1</var>;</td></tr>
<tr><th id="1415">1415</th><td>    <b>break</b>;</td></tr>
<tr><th id="1416">1416</th><td>  }</td></tr>
<tr><th id="1417">1417</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcReg" title='llvm::X86II::MRMSrcReg' data-ref="llvm::X86II::MRMSrcReg">MRMSrcReg</a>: {</td></tr>
<tr><th id="1418">1418</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1419">1419</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="268SrcRegNum" title='SrcRegNum' data-type='unsigned int' data-ref="268SrcRegNum">SrcRegNum</dfn> = <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> + <var>1</var>;</td></tr>
<tr><th id="1420">1420</th><td></td></tr>
<tr><th id="1421">1421</th><td>    <b>if</b> (<a class="local col2 ref" href="#252HasEVEX_K" title='HasEVEX_K' data-ref="252HasEVEX_K">HasEVEX_K</a>) <i>// Skip writemask</i></td></tr>
<tr><th id="1422">1422</th><td>      ++<a class="local col8 ref" href="#268SrcRegNum" title='SrcRegNum' data-ref="268SrcRegNum">SrcRegNum</a>;</td></tr>
<tr><th id="1423">1423</th><td></td></tr>
<tr><th id="1424">1424</th><td>    <b>if</b> (<a class="local col0 ref" href="#250HasVEX_4V" title='HasVEX_4V' data-ref="250HasVEX_4V">HasVEX_4V</a>) <i>// Skip 1st src (which is encoded in VEX_VVVV)</i></td></tr>
<tr><th id="1425">1425</th><td>      ++<a class="local col8 ref" href="#268SrcRegNum" title='SrcRegNum' data-ref="268SrcRegNum">SrcRegNum</a>;</td></tr>
<tr><th id="1426">1426</th><td></td></tr>
<tr><th id="1427">1427</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitRegModRMByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE">EmitRegModRMByte</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#268SrcRegNum" title='SrcRegNum' data-ref="268SrcRegNum">SrcRegNum</a>),</td></tr>
<tr><th id="1428">1428</th><td>                     <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>)), <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1429">1429</th><td>    <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> = <a class="local col8 ref" href="#268SrcRegNum" title='SrcRegNum' data-ref="268SrcRegNum">SrcRegNum</a> + <var>1</var>;</td></tr>
<tr><th id="1430">1430</th><td>    <b>if</b> (<a class="local col1 ref" href="#251HasVEX_I8Reg" title='HasVEX_I8Reg' data-ref="251HasVEX_I8Reg">HasVEX_I8Reg</a>)</td></tr>
<tr><th id="1431">1431</th><td>      <a class="local col4 ref" href="#254I8RegNum" title='I8RegNum' data-ref="254I8RegNum">I8RegNum</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++);</td></tr>
<tr><th id="1432">1432</th><td>    <i>// do not count the rounding control operand</i></td></tr>
<tr><th id="1433">1433</th><td>    <b>if</b> (<a class="local col3 ref" href="#253HasEVEX_RC" title='HasEVEX_RC' data-ref="253HasEVEX_RC">HasEVEX_RC</a>)</td></tr>
<tr><th id="1434">1434</th><td>      --<a class="local col6 ref" href="#246NumOps" title='NumOps' data-ref="246NumOps">NumOps</a>;</td></tr>
<tr><th id="1435">1435</th><td>    <b>break</b>;</td></tr>
<tr><th id="1436">1436</th><td>  }</td></tr>
<tr><th id="1437">1437</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcReg4VOp3" title='llvm::X86II::MRMSrcReg4VOp3' data-ref="llvm::X86II::MRMSrcReg4VOp3">MRMSrcReg4VOp3</a>: {</td></tr>
<tr><th id="1438">1438</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1439">1439</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="269SrcRegNum" title='SrcRegNum' data-type='unsigned int' data-ref="269SrcRegNum">SrcRegNum</dfn> = <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> + <var>1</var>;</td></tr>
<tr><th id="1440">1440</th><td></td></tr>
<tr><th id="1441">1441</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitRegModRMByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE">EmitRegModRMByte</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col9 ref" href="#269SrcRegNum" title='SrcRegNum' data-ref="269SrcRegNum">SrcRegNum</a>),</td></tr>
<tr><th id="1442">1442</th><td>                     <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>)), <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1443">1443</th><td>    <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> = <a class="local col9 ref" href="#269SrcRegNum" title='SrcRegNum' data-ref="269SrcRegNum">SrcRegNum</a> + <var>1</var>;</td></tr>
<tr><th id="1444">1444</th><td>    ++<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>; <i>// Encoded in VEX.VVVV</i></td></tr>
<tr><th id="1445">1445</th><td>    <b>break</b>;</td></tr>
<tr><th id="1446">1446</th><td>  }</td></tr>
<tr><th id="1447">1447</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcRegOp4" title='llvm::X86II::MRMSrcRegOp4' data-ref="llvm::X86II::MRMSrcRegOp4">MRMSrcRegOp4</a>: {</td></tr>
<tr><th id="1448">1448</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1449">1449</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="270SrcRegNum" title='SrcRegNum' data-type='unsigned int' data-ref="270SrcRegNum">SrcRegNum</dfn> = <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> + <var>1</var>;</td></tr>
<tr><th id="1450">1450</th><td></td></tr>
<tr><th id="1451">1451</th><td>    <i>// Skip 1st src (which is encoded in VEX_VVVV)</i></td></tr>
<tr><th id="1452">1452</th><td>    ++<a class="local col0 ref" href="#270SrcRegNum" title='SrcRegNum' data-ref="270SrcRegNum">SrcRegNum</a>;</td></tr>
<tr><th id="1453">1453</th><td></td></tr>
<tr><th id="1454">1454</th><td>    <i>// Capture 2nd src (which is encoded in Imm[7:4])</i></td></tr>
<tr><th id="1455">1455</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasVEX_I8Reg &amp;&amp; &quot;MRMSrcRegOp4 should imply VEX_I8Reg&quot;) ? void (0) : __assert_fail (&quot;HasVEX_I8Reg &amp;&amp; \&quot;MRMSrcRegOp4 should imply VEX_I8Reg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1455, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#251HasVEX_I8Reg" title='HasVEX_I8Reg' data-ref="251HasVEX_I8Reg">HasVEX_I8Reg</a> &amp;&amp; <q>"MRMSrcRegOp4 should imply VEX_I8Reg"</q>);</td></tr>
<tr><th id="1456">1456</th><td>    <a class="local col4 ref" href="#254I8RegNum" title='I8RegNum' data-ref="254I8RegNum">I8RegNum</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col0 ref" href="#270SrcRegNum" title='SrcRegNum' data-ref="270SrcRegNum">SrcRegNum</a>++);</td></tr>
<tr><th id="1457">1457</th><td></td></tr>
<tr><th id="1458">1458</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitRegModRMByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE">EmitRegModRMByte</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#270SrcRegNum" title='SrcRegNum' data-ref="270SrcRegNum">SrcRegNum</a>),</td></tr>
<tr><th id="1459">1459</th><td>                     <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>)), <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1460">1460</th><td>    <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> = <a class="local col0 ref" href="#270SrcRegNum" title='SrcRegNum' data-ref="270SrcRegNum">SrcRegNum</a> + <var>1</var>;</td></tr>
<tr><th id="1461">1461</th><td>    <b>break</b>;</td></tr>
<tr><th id="1462">1462</th><td>  }</td></tr>
<tr><th id="1463">1463</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcRegCC" title='llvm::X86II::MRMSrcRegCC' data-ref="llvm::X86II::MRMSrcRegCC">MRMSrcRegCC</a>: {</td></tr>
<tr><th id="1464">1464</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="271FirstOp" title='FirstOp' data-type='unsigned int' data-ref="271FirstOp">FirstOp</dfn> = <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++;</td></tr>
<tr><th id="1465">1465</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="272SecondOp" title='SecondOp' data-type='unsigned int' data-ref="272SecondOp">SecondOp</dfn> = <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++;</td></tr>
<tr><th id="1466">1466</th><td></td></tr>
<tr><th id="1467">1467</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="273CC" title='CC' data-type='unsigned int' data-ref="273CC">CC</dfn> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1468">1468</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a> + <a class="local col3 ref" href="#273CC" title='CC' data-ref="273CC">CC</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1469">1469</th><td></td></tr>
<tr><th id="1470">1470</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitRegModRMByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE">EmitRegModRMByte</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col2 ref" href="#272SecondOp" title='SecondOp' data-ref="272SecondOp">SecondOp</a>),</td></tr>
<tr><th id="1471">1471</th><td>                     <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col1 ref" href="#271FirstOp" title='FirstOp' data-ref="271FirstOp">FirstOp</a>)), <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1472">1472</th><td>    <b>break</b>;</td></tr>
<tr><th id="1473">1473</th><td>  }</td></tr>
<tr><th id="1474">1474</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcMem" title='llvm::X86II::MRMSrcMem' data-ref="llvm::X86II::MRMSrcMem">MRMSrcMem</a>: {</td></tr>
<tr><th id="1475">1475</th><td>    <em>unsigned</em> <dfn class="local col4 decl" id="274FirstMemOp" title='FirstMemOp' data-type='unsigned int' data-ref="274FirstMemOp">FirstMemOp</dfn> = <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>+<var>1</var>;</td></tr>
<tr><th id="1476">1476</th><td></td></tr>
<tr><th id="1477">1477</th><td>    <b>if</b> (<a class="local col2 ref" href="#252HasEVEX_K" title='HasEVEX_K' data-ref="252HasEVEX_K">HasEVEX_K</a>) <i>// Skip writemask</i></td></tr>
<tr><th id="1478">1478</th><td>      ++<a class="local col4 ref" href="#274FirstMemOp" title='FirstMemOp' data-ref="274FirstMemOp">FirstMemOp</a>;</td></tr>
<tr><th id="1479">1479</th><td></td></tr>
<tr><th id="1480">1480</th><td>    <b>if</b> (<a class="local col0 ref" href="#250HasVEX_4V" title='HasVEX_4V' data-ref="250HasVEX_4V">HasVEX_4V</a>)</td></tr>
<tr><th id="1481">1481</th><td>      ++<a class="local col4 ref" href="#274FirstMemOp" title='FirstMemOp' data-ref="274FirstMemOp">FirstMemOp</a>;  <i>// Skip the register source (which is encoded in VEX_VVVV).</i></td></tr>
<tr><th id="1482">1482</th><td></td></tr>
<tr><th id="1483">1483</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1484">1484</th><td></td></tr>
<tr><th id="1485">1485</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::emitMemModRMByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">emitMemModRMByte</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col4 ref" href="#274FirstMemOp" title='FirstMemOp' data-ref="274FirstMemOp">FirstMemOp</a>, <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>)),</td></tr>
<tr><th id="1486">1486</th><td>                     <a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>, <a class="local col8 ref" href="#258Rex" title='Rex' data-ref="258Rex">Rex</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>, <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>, <a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>);</td></tr>
<tr><th id="1487">1487</th><td>    <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> = <a class="local col4 ref" href="#274FirstMemOp" title='FirstMemOp' data-ref="274FirstMemOp">FirstMemOp</a> + <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands">AddrNumOperands</a>;</td></tr>
<tr><th id="1488">1488</th><td>    <b>if</b> (<a class="local col1 ref" href="#251HasVEX_I8Reg" title='HasVEX_I8Reg' data-ref="251HasVEX_I8Reg">HasVEX_I8Reg</a>)</td></tr>
<tr><th id="1489">1489</th><td>      <a class="local col4 ref" href="#254I8RegNum" title='I8RegNum' data-ref="254I8RegNum">I8RegNum</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++);</td></tr>
<tr><th id="1490">1490</th><td>    <b>break</b>;</td></tr>
<tr><th id="1491">1491</th><td>  }</td></tr>
<tr><th id="1492">1492</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcMem4VOp3" title='llvm::X86II::MRMSrcMem4VOp3' data-ref="llvm::X86II::MRMSrcMem4VOp3">MRMSrcMem4VOp3</a>: {</td></tr>
<tr><th id="1493">1493</th><td>    <em>unsigned</em> <dfn class="local col5 decl" id="275FirstMemOp" title='FirstMemOp' data-type='unsigned int' data-ref="275FirstMemOp">FirstMemOp</dfn> = <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>+<var>1</var>;</td></tr>
<tr><th id="1494">1494</th><td></td></tr>
<tr><th id="1495">1495</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1496">1496</th><td></td></tr>
<tr><th id="1497">1497</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::emitMemModRMByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">emitMemModRMByte</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col5 ref" href="#275FirstMemOp" title='FirstMemOp' data-ref="275FirstMemOp">FirstMemOp</a>, <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>)),</td></tr>
<tr><th id="1498">1498</th><td>                     <a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>, <a class="local col8 ref" href="#258Rex" title='Rex' data-ref="258Rex">Rex</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>, <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>, <a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>);</td></tr>
<tr><th id="1499">1499</th><td>    <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> = <a class="local col5 ref" href="#275FirstMemOp" title='FirstMemOp' data-ref="275FirstMemOp">FirstMemOp</a> + <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands">AddrNumOperands</a>;</td></tr>
<tr><th id="1500">1500</th><td>    ++<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>; <i>// Encoded in VEX.VVVV.</i></td></tr>
<tr><th id="1501">1501</th><td>    <b>break</b>;</td></tr>
<tr><th id="1502">1502</th><td>  }</td></tr>
<tr><th id="1503">1503</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcMemOp4" title='llvm::X86II::MRMSrcMemOp4' data-ref="llvm::X86II::MRMSrcMemOp4">MRMSrcMemOp4</a>: {</td></tr>
<tr><th id="1504">1504</th><td>    <em>unsigned</em> <dfn class="local col6 decl" id="276FirstMemOp" title='FirstMemOp' data-type='unsigned int' data-ref="276FirstMemOp">FirstMemOp</dfn> = <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>+<var>1</var>;</td></tr>
<tr><th id="1505">1505</th><td></td></tr>
<tr><th id="1506">1506</th><td>    ++<a class="local col6 ref" href="#276FirstMemOp" title='FirstMemOp' data-ref="276FirstMemOp">FirstMemOp</a>;  <i>// Skip the register source (which is encoded in VEX_VVVV).</i></td></tr>
<tr><th id="1507">1507</th><td></td></tr>
<tr><th id="1508">1508</th><td>    <i>// Capture second register source (encoded in Imm[7:4])</i></td></tr>
<tr><th id="1509">1509</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (HasVEX_I8Reg &amp;&amp; &quot;MRMSrcRegOp4 should imply VEX_I8Reg&quot;) ? void (0) : __assert_fail (&quot;HasVEX_I8Reg &amp;&amp; \&quot;MRMSrcRegOp4 should imply VEX_I8Reg\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1509, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col1 ref" href="#251HasVEX_I8Reg" title='HasVEX_I8Reg' data-ref="251HasVEX_I8Reg">HasVEX_I8Reg</a> &amp;&amp; <q>"MRMSrcRegOp4 should imply VEX_I8Reg"</q>);</td></tr>
<tr><th id="1510">1510</th><td>    <a class="local col4 ref" href="#254I8RegNum" title='I8RegNum' data-ref="254I8RegNum">I8RegNum</a> = <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj" title='(anonymous namespace)::X86MCCodeEmitter::getX86RegEncoding' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter17getX86RegEncodingERKN4llvm6MCInstEj">getX86RegEncoding</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col6 ref" href="#276FirstMemOp" title='FirstMemOp' data-ref="276FirstMemOp">FirstMemOp</a>++);</td></tr>
<tr><th id="1511">1511</th><td></td></tr>
<tr><th id="1512">1512</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1513">1513</th><td></td></tr>
<tr><th id="1514">1514</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::emitMemModRMByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">emitMemModRMByte</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col6 ref" href="#276FirstMemOp" title='FirstMemOp' data-ref="276FirstMemOp">FirstMemOp</a>, <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>)),</td></tr>
<tr><th id="1515">1515</th><td>                     <a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>, <a class="local col8 ref" href="#258Rex" title='Rex' data-ref="258Rex">Rex</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>, <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>, <a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>);</td></tr>
<tr><th id="1516">1516</th><td>    <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> = <a class="local col6 ref" href="#276FirstMemOp" title='FirstMemOp' data-ref="276FirstMemOp">FirstMemOp</a> + <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands">AddrNumOperands</a>;</td></tr>
<tr><th id="1517">1517</th><td>    <b>break</b>;</td></tr>
<tr><th id="1518">1518</th><td>  }</td></tr>
<tr><th id="1519">1519</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMSrcMemCC" title='llvm::X86II::MRMSrcMemCC' data-ref="llvm::X86II::MRMSrcMemCC">MRMSrcMemCC</a>: {</td></tr>
<tr><th id="1520">1520</th><td>    <em>unsigned</em> <dfn class="local col7 decl" id="277RegOp" title='RegOp' data-type='unsigned int' data-ref="277RegOp">RegOp</dfn> = <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++;</td></tr>
<tr><th id="1521">1521</th><td>    <em>unsigned</em> <dfn class="local col8 decl" id="278FirstMemOp" title='FirstMemOp' data-type='unsigned int' data-ref="278FirstMemOp">FirstMemOp</dfn> = <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>;</td></tr>
<tr><th id="1522">1522</th><td>    <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> = <a class="local col8 ref" href="#278FirstMemOp" title='FirstMemOp' data-ref="278FirstMemOp">FirstMemOp</a> + <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands">AddrNumOperands</a>;</td></tr>
<tr><th id="1523">1523</th><td></td></tr>
<tr><th id="1524">1524</th><td>    <em>unsigned</em> <dfn class="local col9 decl" id="279CC" title='CC' data-type='unsigned int' data-ref="279CC">CC</dfn> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1525">1525</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a> + <a class="local col9 ref" href="#279CC" title='CC' data-ref="279CC">CC</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1526">1526</th><td></td></tr>
<tr><th id="1527">1527</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::emitMemModRMByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">emitMemModRMByte</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col8 ref" href="#278FirstMemOp" title='FirstMemOp' data-ref="278FirstMemOp">FirstMemOp</a>, <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE" title='(anonymous namespace)::X86MCCodeEmitter::GetX86RegNum' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter12GetX86RegNumERKN4llvm9MCOperandE">GetX86RegNum</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#277RegOp" title='RegOp' data-ref="277RegOp">RegOp</a>)),</td></tr>
<tr><th id="1528">1528</th><td>                     <a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>, <a class="local col8 ref" href="#258Rex" title='Rex' data-ref="258Rex">Rex</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>, <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>, <a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>);</td></tr>
<tr><th id="1529">1529</th><td>    <b>break</b>;</td></tr>
<tr><th id="1530">1530</th><td>  }</td></tr>
<tr><th id="1531">1531</th><td></td></tr>
<tr><th id="1532">1532</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMXrCC" title='llvm::X86II::MRMXrCC' data-ref="llvm::X86II::MRMXrCC">MRMXrCC</a>: {</td></tr>
<tr><th id="1533">1533</th><td>    <em>unsigned</em> <dfn class="local col0 decl" id="280RegOp" title='RegOp' data-type='unsigned int' data-ref="280RegOp">RegOp</dfn> = <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++;</td></tr>
<tr><th id="1534">1534</th><td></td></tr>
<tr><th id="1535">1535</th><td>    <em>unsigned</em> <dfn class="local col1 decl" id="281CC" title='CC' data-type='unsigned int' data-ref="281CC">CC</dfn> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1536">1536</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a> + <a class="local col1 ref" href="#281CC" title='CC' data-ref="281CC">CC</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1537">1537</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitRegModRMByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE">EmitRegModRMByte</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col0 ref" href="#280RegOp" title='RegOp' data-ref="280RegOp">RegOp</a>), <var>0</var>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1538">1538</th><td>    <b>break</b>;</td></tr>
<tr><th id="1539">1539</th><td>  }</td></tr>
<tr><th id="1540">1540</th><td></td></tr>
<tr><th id="1541">1541</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMXr" title='llvm::X86II::MRMXr' data-ref="llvm::X86II::MRMXr">MRMXr</a>:</td></tr>
<tr><th id="1542">1542</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM0r" title='llvm::X86II::MRM0r' data-ref="llvm::X86II::MRM0r">MRM0r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM1r" title='llvm::X86II::MRM1r' data-ref="llvm::X86II::MRM1r">MRM1r</a>:</td></tr>
<tr><th id="1543">1543</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM2r" title='llvm::X86II::MRM2r' data-ref="llvm::X86II::MRM2r">MRM2r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM3r" title='llvm::X86II::MRM3r' data-ref="llvm::X86II::MRM3r">MRM3r</a>:</td></tr>
<tr><th id="1544">1544</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM4r" title='llvm::X86II::MRM4r' data-ref="llvm::X86II::MRM4r">MRM4r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM5r" title='llvm::X86II::MRM5r' data-ref="llvm::X86II::MRM5r">MRM5r</a>:</td></tr>
<tr><th id="1545">1545</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM6r" title='llvm::X86II::MRM6r' data-ref="llvm::X86II::MRM6r">MRM6r</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM7r" title='llvm::X86II::MRM7r' data-ref="llvm::X86II::MRM7r">MRM7r</a>:</td></tr>
<tr><th id="1546">1546</th><td>    <b>if</b> (<a class="local col0 ref" href="#250HasVEX_4V" title='HasVEX_4V' data-ref="250HasVEX_4V">HasVEX_4V</a>) <i>// Skip the register dst (which is encoded in VEX_VVVV).</i></td></tr>
<tr><th id="1547">1547</th><td>      ++<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>;</td></tr>
<tr><th id="1548">1548</th><td>    <b>if</b> (<a class="local col2 ref" href="#252HasEVEX_K" title='HasEVEX_K' data-ref="252HasEVEX_K">HasEVEX_K</a>) <i>// Skip writemask</i></td></tr>
<tr><th id="1549">1549</th><td>      ++<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>;</td></tr>
<tr><th id="1550">1550</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1551">1551</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitRegModRMByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16EmitRegModRMByteERKN4llvm9MCOperandEjRjRNS1_11raw_ostreamE">EmitRegModRMByte</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++),</td></tr>
<tr><th id="1552">1552</th><td>                     (<a class="local col1 ref" href="#261Form" title='Form' data-ref="261Form">Form</a> == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMXr" title='llvm::X86II::MRMXr' data-ref="llvm::X86II::MRMXr">MRMXr</a>) ? <var>0</var> : <a class="local col1 ref" href="#261Form" title='Form' data-ref="261Form">Form</a>-<span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM0r" title='llvm::X86II::MRM0r' data-ref="llvm::X86II::MRM0r">MRM0r</a>,</td></tr>
<tr><th id="1553">1553</th><td>                     <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1554">1554</th><td>    <b>break</b>;</td></tr>
<tr><th id="1555">1555</th><td></td></tr>
<tr><th id="1556">1556</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMXmCC" title='llvm::X86II::MRMXmCC' data-ref="llvm::X86II::MRMXmCC">MRMXmCC</a>: {</td></tr>
<tr><th id="1557">1557</th><td>    <em>unsigned</em> <dfn class="local col2 decl" id="282FirstMemOp" title='FirstMemOp' data-type='unsigned int' data-ref="282FirstMemOp">FirstMemOp</dfn> = <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>;</td></tr>
<tr><th id="1558">1558</th><td>    <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> = <a class="local col2 ref" href="#282FirstMemOp" title='FirstMemOp' data-ref="282FirstMemOp">FirstMemOp</a> + <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands">AddrNumOperands</a>;</td></tr>
<tr><th id="1559">1559</th><td></td></tr>
<tr><th id="1560">1560</th><td>    <em>unsigned</em> <dfn class="local col3 decl" id="283CC" title='CC' data-type='unsigned int' data-ref="283CC">CC</dfn> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1561">1561</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a> + <a class="local col3 ref" href="#283CC" title='CC' data-ref="283CC">CC</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1562">1562</th><td></td></tr>
<tr><th id="1563">1563</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::emitMemModRMByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">emitMemModRMByte</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col2 ref" href="#282FirstMemOp" title='FirstMemOp' data-ref="282FirstMemOp">FirstMemOp</a>, <var>0</var>, <a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>, <a class="local col8 ref" href="#258Rex" title='Rex' data-ref="258Rex">Rex</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>, <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>, <a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>);</td></tr>
<tr><th id="1564">1564</th><td>    <b>break</b>;</td></tr>
<tr><th id="1565">1565</th><td>  }</td></tr>
<tr><th id="1566">1566</th><td></td></tr>
<tr><th id="1567">1567</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMXm" title='llvm::X86II::MRMXm' data-ref="llvm::X86II::MRMXm">MRMXm</a>:</td></tr>
<tr><th id="1568">1568</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM0m" title='llvm::X86II::MRM0m' data-ref="llvm::X86II::MRM0m">MRM0m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM1m" title='llvm::X86II::MRM1m' data-ref="llvm::X86II::MRM1m">MRM1m</a>:</td></tr>
<tr><th id="1569">1569</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM2m" title='llvm::X86II::MRM2m' data-ref="llvm::X86II::MRM2m">MRM2m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM3m" title='llvm::X86II::MRM3m' data-ref="llvm::X86II::MRM3m">MRM3m</a>:</td></tr>
<tr><th id="1570">1570</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM4m" title='llvm::X86II::MRM4m' data-ref="llvm::X86II::MRM4m">MRM4m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM5m" title='llvm::X86II::MRM5m' data-ref="llvm::X86II::MRM5m">MRM5m</a>:</td></tr>
<tr><th id="1571">1571</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM6m" title='llvm::X86II::MRM6m' data-ref="llvm::X86II::MRM6m">MRM6m</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM7m" title='llvm::X86II::MRM7m' data-ref="llvm::X86II::MRM7m">MRM7m</a>:</td></tr>
<tr><th id="1572">1572</th><td>    <b>if</b> (<a class="local col0 ref" href="#250HasVEX_4V" title='HasVEX_4V' data-ref="250HasVEX_4V">HasVEX_4V</a>) <i>// Skip the register dst (which is encoded in VEX_VVVV).</i></td></tr>
<tr><th id="1573">1573</th><td>      ++<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>;</td></tr>
<tr><th id="1574">1574</th><td>    <b>if</b> (<a class="local col2 ref" href="#252HasEVEX_K" title='HasEVEX_K' data-ref="252HasEVEX_K">HasEVEX_K</a>) <i>// Skip writemask</i></td></tr>
<tr><th id="1575">1575</th><td>      ++<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>;</td></tr>
<tr><th id="1576">1576</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1577">1577</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE" title='(anonymous namespace)::X86MCCodeEmitter::emitMemModRMByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter16emitMemModRMByteERKN4llvm6MCInstEjjmbRjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEERKNS1_15MCSubtargetInfoE">emitMemModRMByte</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>, <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>,</td></tr>
<tr><th id="1578">1578</th><td>                     (<a class="local col1 ref" href="#261Form" title='Form' data-ref="261Form">Form</a> == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRMXm" title='llvm::X86II::MRMXm' data-ref="llvm::X86II::MRMXm">MRMXm</a>) ? <var>0</var> : <a class="local col1 ref" href="#261Form" title='Form' data-ref="261Form">Form</a> - <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM0m" title='llvm::X86II::MRM0m' data-ref="llvm::X86II::MRM0m">MRM0m</a>, <a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>,</td></tr>
<tr><th id="1579">1579</th><td>                     <a class="local col8 ref" href="#258Rex" title='Rex' data-ref="258Rex">Rex</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>, <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>, <a class="local col1 ref" href="#241STI" title='STI' data-ref="241STI">STI</a>);</td></tr>
<tr><th id="1580">1580</th><td>    <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> += <span class="namespace">X86::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands">AddrNumOperands</a>;</td></tr>
<tr><th id="1581">1581</th><td>    <b>break</b>;</td></tr>
<tr><th id="1582">1582</th><td></td></tr>
<tr><th id="1583">1583</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_C0" title='llvm::X86II::MRM_C0' data-ref="llvm::X86II::MRM_C0">MRM_C0</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_C1" title='llvm::X86II::MRM_C1' data-ref="llvm::X86II::MRM_C1">MRM_C1</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_C2" title='llvm::X86II::MRM_C2' data-ref="llvm::X86II::MRM_C2">MRM_C2</a>:</td></tr>
<tr><th id="1584">1584</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_C3" title='llvm::X86II::MRM_C3' data-ref="llvm::X86II::MRM_C3">MRM_C3</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_C4" title='llvm::X86II::MRM_C4' data-ref="llvm::X86II::MRM_C4">MRM_C4</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_C5" title='llvm::X86II::MRM_C5' data-ref="llvm::X86II::MRM_C5">MRM_C5</a>:</td></tr>
<tr><th id="1585">1585</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_C6" title='llvm::X86II::MRM_C6' data-ref="llvm::X86II::MRM_C6">MRM_C6</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_C7" title='llvm::X86II::MRM_C7' data-ref="llvm::X86II::MRM_C7">MRM_C7</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_C8" title='llvm::X86II::MRM_C8' data-ref="llvm::X86II::MRM_C8">MRM_C8</a>:</td></tr>
<tr><th id="1586">1586</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_C9" title='llvm::X86II::MRM_C9' data-ref="llvm::X86II::MRM_C9">MRM_C9</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_CA" title='llvm::X86II::MRM_CA' data-ref="llvm::X86II::MRM_CA">MRM_CA</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_CB" title='llvm::X86II::MRM_CB' data-ref="llvm::X86II::MRM_CB">MRM_CB</a>:</td></tr>
<tr><th id="1587">1587</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_CC" title='llvm::X86II::MRM_CC' data-ref="llvm::X86II::MRM_CC">MRM_CC</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_CD" title='llvm::X86II::MRM_CD' data-ref="llvm::X86II::MRM_CD">MRM_CD</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_CE" title='llvm::X86II::MRM_CE' data-ref="llvm::X86II::MRM_CE">MRM_CE</a>:</td></tr>
<tr><th id="1588">1588</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_CF" title='llvm::X86II::MRM_CF' data-ref="llvm::X86II::MRM_CF">MRM_CF</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_D0" title='llvm::X86II::MRM_D0' data-ref="llvm::X86II::MRM_D0">MRM_D0</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_D1" title='llvm::X86II::MRM_D1' data-ref="llvm::X86II::MRM_D1">MRM_D1</a>:</td></tr>
<tr><th id="1589">1589</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_D2" title='llvm::X86II::MRM_D2' data-ref="llvm::X86II::MRM_D2">MRM_D2</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_D3" title='llvm::X86II::MRM_D3' data-ref="llvm::X86II::MRM_D3">MRM_D3</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_D4" title='llvm::X86II::MRM_D4' data-ref="llvm::X86II::MRM_D4">MRM_D4</a>:</td></tr>
<tr><th id="1590">1590</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_D5" title='llvm::X86II::MRM_D5' data-ref="llvm::X86II::MRM_D5">MRM_D5</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_D6" title='llvm::X86II::MRM_D6' data-ref="llvm::X86II::MRM_D6">MRM_D6</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_D7" title='llvm::X86II::MRM_D7' data-ref="llvm::X86II::MRM_D7">MRM_D7</a>:</td></tr>
<tr><th id="1591">1591</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_D8" title='llvm::X86II::MRM_D8' data-ref="llvm::X86II::MRM_D8">MRM_D8</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_D9" title='llvm::X86II::MRM_D9' data-ref="llvm::X86II::MRM_D9">MRM_D9</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_DA" title='llvm::X86II::MRM_DA' data-ref="llvm::X86II::MRM_DA">MRM_DA</a>:</td></tr>
<tr><th id="1592">1592</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_DB" title='llvm::X86II::MRM_DB' data-ref="llvm::X86II::MRM_DB">MRM_DB</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_DC" title='llvm::X86II::MRM_DC' data-ref="llvm::X86II::MRM_DC">MRM_DC</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_DD" title='llvm::X86II::MRM_DD' data-ref="llvm::X86II::MRM_DD">MRM_DD</a>:</td></tr>
<tr><th id="1593">1593</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_DE" title='llvm::X86II::MRM_DE' data-ref="llvm::X86II::MRM_DE">MRM_DE</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_DF" title='llvm::X86II::MRM_DF' data-ref="llvm::X86II::MRM_DF">MRM_DF</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_E0" title='llvm::X86II::MRM_E0' data-ref="llvm::X86II::MRM_E0">MRM_E0</a>:</td></tr>
<tr><th id="1594">1594</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_E1" title='llvm::X86II::MRM_E1' data-ref="llvm::X86II::MRM_E1">MRM_E1</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_E2" title='llvm::X86II::MRM_E2' data-ref="llvm::X86II::MRM_E2">MRM_E2</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_E3" title='llvm::X86II::MRM_E3' data-ref="llvm::X86II::MRM_E3">MRM_E3</a>:</td></tr>
<tr><th id="1595">1595</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_E4" title='llvm::X86II::MRM_E4' data-ref="llvm::X86II::MRM_E4">MRM_E4</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_E5" title='llvm::X86II::MRM_E5' data-ref="llvm::X86II::MRM_E5">MRM_E5</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_E6" title='llvm::X86II::MRM_E6' data-ref="llvm::X86II::MRM_E6">MRM_E6</a>:</td></tr>
<tr><th id="1596">1596</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_E7" title='llvm::X86II::MRM_E7' data-ref="llvm::X86II::MRM_E7">MRM_E7</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_E8" title='llvm::X86II::MRM_E8' data-ref="llvm::X86II::MRM_E8">MRM_E8</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_E9" title='llvm::X86II::MRM_E9' data-ref="llvm::X86II::MRM_E9">MRM_E9</a>:</td></tr>
<tr><th id="1597">1597</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_EA" title='llvm::X86II::MRM_EA' data-ref="llvm::X86II::MRM_EA">MRM_EA</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_EB" title='llvm::X86II::MRM_EB' data-ref="llvm::X86II::MRM_EB">MRM_EB</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_EC" title='llvm::X86II::MRM_EC' data-ref="llvm::X86II::MRM_EC">MRM_EC</a>:</td></tr>
<tr><th id="1598">1598</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_ED" title='llvm::X86II::MRM_ED' data-ref="llvm::X86II::MRM_ED">MRM_ED</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_EE" title='llvm::X86II::MRM_EE' data-ref="llvm::X86II::MRM_EE">MRM_EE</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_EF" title='llvm::X86II::MRM_EF' data-ref="llvm::X86II::MRM_EF">MRM_EF</a>:</td></tr>
<tr><th id="1599">1599</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_F0" title='llvm::X86II::MRM_F0' data-ref="llvm::X86II::MRM_F0">MRM_F0</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_F1" title='llvm::X86II::MRM_F1' data-ref="llvm::X86II::MRM_F1">MRM_F1</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_F2" title='llvm::X86II::MRM_F2' data-ref="llvm::X86II::MRM_F2">MRM_F2</a>:</td></tr>
<tr><th id="1600">1600</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_F3" title='llvm::X86II::MRM_F3' data-ref="llvm::X86II::MRM_F3">MRM_F3</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_F4" title='llvm::X86II::MRM_F4' data-ref="llvm::X86II::MRM_F4">MRM_F4</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_F5" title='llvm::X86II::MRM_F5' data-ref="llvm::X86II::MRM_F5">MRM_F5</a>:</td></tr>
<tr><th id="1601">1601</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_F6" title='llvm::X86II::MRM_F6' data-ref="llvm::X86II::MRM_F6">MRM_F6</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_F7" title='llvm::X86II::MRM_F7' data-ref="llvm::X86II::MRM_F7">MRM_F7</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_F8" title='llvm::X86II::MRM_F8' data-ref="llvm::X86II::MRM_F8">MRM_F8</a>:</td></tr>
<tr><th id="1602">1602</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_F9" title='llvm::X86II::MRM_F9' data-ref="llvm::X86II::MRM_F9">MRM_F9</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_FA" title='llvm::X86II::MRM_FA' data-ref="llvm::X86II::MRM_FA">MRM_FA</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_FB" title='llvm::X86II::MRM_FB' data-ref="llvm::X86II::MRM_FB">MRM_FB</a>:</td></tr>
<tr><th id="1603">1603</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_FC" title='llvm::X86II::MRM_FC' data-ref="llvm::X86II::MRM_FC">MRM_FC</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_FD" title='llvm::X86II::MRM_FD' data-ref="llvm::X86II::MRM_FD">MRM_FD</a>: <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_FE" title='llvm::X86II::MRM_FE' data-ref="llvm::X86II::MRM_FE">MRM_FE</a>:</td></tr>
<tr><th id="1604">1604</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_FF" title='llvm::X86II::MRM_FF' data-ref="llvm::X86II::MRM_FF">MRM_FF</a>:</td></tr>
<tr><th id="1605">1605</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<a class="local col9 ref" href="#259BaseOpcode" title='BaseOpcode' data-ref="259BaseOpcode">BaseOpcode</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1606">1606</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<var>0xC0</var> + <a class="local col1 ref" href="#261Form" title='Form' data-ref="261Form">Form</a> - <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::MRM_C0" title='llvm::X86II::MRM_C0' data-ref="llvm::X86II::MRM_C0">MRM_C0</a>, <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1607">1607</th><td>    <b>break</b>;</td></tr>
<tr><th id="1608">1608</th><td>  }</td></tr>
<tr><th id="1609">1609</th><td></td></tr>
<tr><th id="1610">1610</th><td>  <b>if</b> (<a class="local col1 ref" href="#251HasVEX_I8Reg" title='HasVEX_I8Reg' data-ref="251HasVEX_I8Reg">HasVEX_I8Reg</a>) {</td></tr>
<tr><th id="1611">1611</th><td>    <i>// The last source register of a 4 operand instruction in AVX is encoded</i></td></tr>
<tr><th id="1612">1612</th><td><i>    // in bits[7:4] of a immediate byte.</i></td></tr>
<tr><th id="1613">1613</th><td>    <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (I8RegNum &lt; 16 &amp;&amp; &quot;Register encoding out of range&quot;) ? void (0) : __assert_fail (&quot;I8RegNum &lt; 16 &amp;&amp; \&quot;Register encoding out of range\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1613, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#254I8RegNum" title='I8RegNum' data-ref="254I8RegNum">I8RegNum</a> &lt; <var>16</var> &amp;&amp; <q>"Register encoding out of range"</q>);</td></tr>
<tr><th id="1614">1614</th><td>    <a class="local col4 ref" href="#254I8RegNum" title='I8RegNum' data-ref="254I8RegNum">I8RegNum</a> &lt;&lt;= <var>4</var>;</td></tr>
<tr><th id="1615">1615</th><td>    <b>if</b> (<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> != <a class="local col6 ref" href="#246NumOps" title='NumOps' data-ref="246NumOps">NumOps</a>) {</td></tr>
<tr><th id="1616">1616</th><td>      <em>unsigned</em> <dfn class="local col4 decl" id="284Val" title='Val' data-type='unsigned int' data-ref="284Val">Val</dfn> = <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++).<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm9MCOperand6getImmEv" title='llvm::MCOperand::getImm' data-ref="_ZNK4llvm9MCOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="1617">1617</th><td>      <a class="macro" href="../../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (Val &lt; 16 &amp;&amp; &quot;Immediate operand value out of range&quot;) ? void (0) : __assert_fail (&quot;Val &lt; 16 &amp;&amp; \&quot;Immediate operand value out of range\&quot;&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/MCTargetDesc/X86MCCodeEmitter.cpp&quot;, 1617, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(<a class="local col4 ref" href="#284Val" title='Val' data-ref="284Val">Val</a> &lt; <var>16</var> &amp;&amp; <q>"Immediate operand value out of range"</q>);</td></tr>
<tr><th id="1618">1618</th><td>      <a class="local col4 ref" href="#254I8RegNum" title='I8RegNum' data-ref="254I8RegNum">I8RegNum</a> |= <a class="local col4 ref" href="#284Val" title='Val' data-ref="284Val">Val</a>;</td></tr>
<tr><th id="1619">1619</th><td>    }</td></tr>
<tr><th id="1620">1620</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="type" href="../../../../include/llvm/MC/MCInst.h.html#llvm::MCOperand" title='llvm::MCOperand' data-ref="llvm::MCOperand">MCOperand</a>::<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZN4llvm9MCOperand9createImmEl" title='llvm::MCOperand::createImm' data-ref="_ZN4llvm9MCOperand9createImmEl">createImm</a>(<a class="local col4 ref" href="#254I8RegNum" title='I8RegNum' data-ref="254I8RegNum">I8RegNum</a>), <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(), <var>1</var>, <a class="enum" href="../../../../include/llvm/MC/MCFixup.h.html#llvm::MCFixupKind::FK_Data_1" title='llvm::MCFixupKind::FK_Data_1' data-ref="llvm::MCFixupKind::FK_Data_1">FK_Data_1</a>,</td></tr>
<tr><th id="1621">1621</th><td>                  <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>, <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>);</td></tr>
<tr><th id="1622">1622</th><td>  } <b>else</b> {</td></tr>
<tr><th id="1623">1623</th><td>    <i>// If there is a remaining operand, it must be a trailing immediate. Emit it</i></td></tr>
<tr><th id="1624">1624</th><td><i>    // according to the right size for the instruction. Some instructions</i></td></tr>
<tr><th id="1625">1625</th><td><i>    // (SSE4a extrq and insertq) have two trailing immediates.</i></td></tr>
<tr><th id="1626">1626</th><td>    <b>while</b> (<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> != <a class="local col6 ref" href="#246NumOps" title='NumOps' data-ref="246NumOps">NumOps</a> &amp;&amp; <a class="local col6 ref" href="#246NumOps" title='NumOps' data-ref="246NumOps">NumOps</a> - <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> &lt;= <var>2</var>) {</td></tr>
<tr><th id="1627">1627</th><td>      <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi" title='(anonymous namespace)::X86MCCodeEmitter::EmitImmediate' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter13EmitImmediateERKN4llvm9MCOperandENS1_5SMLocEjNS1_11MCFixupKindERjRNS1_11raw_ostreamERNS1_15SmallVectorImplINS1_7MCFixupEEEi">EmitImmediate</a>(<a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst10getOperandEj" title='llvm::MCInst::getOperand' data-ref="_ZNK4llvm6MCInst10getOperandEj">getOperand</a>(<a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a>++), <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst6getLocEv" title='llvm::MCInst::getLoc' data-ref="_ZNK4llvm6MCInst6getLocEv">getLoc</a>(),</td></tr>
<tr><th id="1628">1628</th><td>                    <span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II12getSizeOfImmEm" title='llvm::X86II::getSizeOfImm' data-ref="_ZN4llvm5X86II12getSizeOfImmEm">getSizeOfImm</a>(<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>), <a class="tu ref" href="#_ZL15getImmFixupKindm" title='getImmFixupKind' data-use='c' data-ref="_ZL15getImmFixupKindm">getImmFixupKind</a>(<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>),</td></tr>
<tr><th id="1629">1629</th><td>                    <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>, <span class='refarg'><a class="local col0 ref" href="#240Fixups" title='Fixups' data-ref="240Fixups">Fixups</a></span>);</td></tr>
<tr><th id="1630">1630</th><td>    }</td></tr>
<tr><th id="1631">1631</th><td>  }</td></tr>
<tr><th id="1632">1632</th><td></td></tr>
<tr><th id="1633">1633</th><td>  <b>if</b> ((<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a> &amp; <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::OpMapMask" title='llvm::X86II::OpMapMask' data-ref="llvm::X86II::OpMapMask">OpMapMask</a>) == <span class="namespace">X86II::</span><a class="enum" href="X86BaseInfo.h.html#llvm::X86II::ThreeDNow" title='llvm::X86II::ThreeDNow' data-ref="llvm::X86II::ThreeDNow">ThreeDNow</a>)</td></tr>
<tr><th id="1634">1634</th><td>    <a class="tu member" href="#_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE" title='(anonymous namespace)::X86MCCodeEmitter::EmitByte' data-use='c' data-ref="_ZNK12_GLOBAL__N_116X86MCCodeEmitter8EmitByteEhRjRN4llvm11raw_ostreamE">EmitByte</a>(<span class="namespace">X86II::</span><a class="ref" href="X86BaseInfo.h.html#_ZN4llvm5X86II16getBaseOpcodeForEm" title='llvm::X86II::getBaseOpcodeFor' data-ref="_ZN4llvm5X86II16getBaseOpcodeForEm">getBaseOpcodeFor</a>(<a class="local col4 ref" href="#244TSFlags" title='TSFlags' data-ref="244TSFlags">TSFlags</a>), <span class='refarg'><a class="local col8 ref" href="#248CurByte" title='CurByte' data-ref="248CurByte">CurByte</a></span>, <span class='refarg'><a class="local col9 ref" href="#239OS" title='OS' data-ref="239OS">OS</a></span>);</td></tr>
<tr><th id="1635">1635</th><td></td></tr>
<tr><th id="1636">1636</th><td><u>#<span data-ppcond="1636">ifndef</span> <span class="macro" data-ref="_M/NDEBUG">NDEBUG</span></u></td></tr>
<tr><th id="1637">1637</th><td>  <i>// FIXME: Verify.</i></td></tr>
<tr><th id="1638">1638</th><td>  <b>if</b> (<i class="doc">/*!Desc.isVariadic() &amp;&amp;*/</i> <a class="local col7 ref" href="#247CurOp" title='CurOp' data-ref="247CurOp">CurOp</a> != <a class="local col6 ref" href="#246NumOps" title='NumOps' data-ref="246NumOps">NumOps</a>) {</td></tr>
<tr><th id="1639">1639</th><td>    <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEPKc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEPKc">&lt;&lt;</a> <q>"Cannot encode all operands of: "</q>;</td></tr>
<tr><th id="1640">1640</th><td>    <a class="local col8 ref" href="#238MI" title='MI' data-ref="238MI">MI</a>.<a class="ref" href="../../../../include/llvm/MC/MCInst.h.html#_ZNK4llvm6MCInst4dumpEv" title='llvm::MCInst::dump' data-ref="_ZNK4llvm6MCInst4dumpEv">dump</a>();</td></tr>
<tr><th id="1641">1641</th><td>    <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm4errsEv" title='llvm::errs' data-ref="_ZN4llvm4errsEv">errs</a>() <a class="ref" href="../../../../include/llvm/Support/raw_ostream.h.html#_ZN4llvm11raw_ostreamlsEc" title='llvm::raw_ostream::operator&lt;&lt;' data-ref="_ZN4llvm11raw_ostreamlsEc">&lt;&lt;</a> <kbd>'\n'</kbd>;</td></tr>
<tr><th id="1642">1642</th><td>    <a class="ref" href="../../../../../../include/stdlib.h.html#abort" title='abort' data-ref="abort">abort</a>();</td></tr>
<tr><th id="1643">1643</th><td>  }</td></tr>
<tr><th id="1644">1644</th><td><u>#<span data-ppcond="1636">endif</span></u></td></tr>
<tr><th id="1645">1645</th><td>}</td></tr>
<tr><th id="1646">1646</th><td></td></tr>
<tr><th id="1647">1647</th><td><a class="type" href="../../../../include/llvm/MC/MCCodeEmitter.h.html#llvm::MCCodeEmitter" title='llvm::MCCodeEmitter' data-ref="llvm::MCCodeEmitter">MCCodeEmitter</a> *<span class="namespace">llvm::</span><dfn class="decl def" id="_ZN4llvm22createX86MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE" title='llvm::createX86MCCodeEmitter' data-ref="_ZN4llvm22createX86MCCodeEmitterERKNS_11MCInstrInfoERKNS_14MCRegisterInfoERNS_9MCContextE">createX86MCCodeEmitter</dfn>(<em>const</em> <a class="type" href="../../../../include/llvm/MC/MCInstrInfo.h.html#llvm::MCInstrInfo" title='llvm::MCInstrInfo' data-ref="llvm::MCInstrInfo">MCInstrInfo</a> &amp;<dfn class="local col5 decl" id="285MCII" title='MCII' data-type='const llvm::MCInstrInfo &amp;' data-ref="285MCII">MCII</dfn>,</td></tr>
<tr><th id="1648">1648</th><td>                                            <em>const</em> <a class="type" href="../../../../include/llvm/MC/MCRegisterInfo.h.html#llvm::MCRegisterInfo" title='llvm::MCRegisterInfo' data-ref="llvm::MCRegisterInfo">MCRegisterInfo</a> &amp;<dfn class="local col6 decl" id="286MRI" title='MRI' data-type='const llvm::MCRegisterInfo &amp;' data-ref="286MRI">MRI</dfn>,</td></tr>
<tr><th id="1649">1649</th><td>                                            <a class="type" href="../../../../include/llvm/MC/MCContext.h.html#llvm::MCContext" title='llvm::MCContext' data-ref="llvm::MCContext">MCContext</a> &amp;<dfn class="local col7 decl" id="287Ctx" title='Ctx' data-type='llvm::MCContext &amp;' data-ref="287Ctx">Ctx</dfn>) {</td></tr>
<tr><th id="1650">1650</th><td>  <b>return</b> <b>new</b> <a class="tu type" href="#(anonymousnamespace)::X86MCCodeEmitter" title='(anonymous namespace)::X86MCCodeEmitter' data-ref="(anonymousnamespace)::X86MCCodeEmitter">X86MCCodeEmitter</a><a class="tu ref" href="#_ZN12_GLOBAL__N_116X86MCCodeEmitterC1ERKN4llvm11MCInstrInfoERNS1_9MCContextE" title='(anonymous namespace)::X86MCCodeEmitter::X86MCCodeEmitter' data-use='c' data-ref="_ZN12_GLOBAL__N_116X86MCCodeEmitterC1ERKN4llvm11MCInstrInfoERNS1_9MCContextE">(</a><a class="local col5 ref" href="#285MCII" title='MCII' data-ref="285MCII">MCII</a>, <a class="local col7 ref" href="#287Ctx" title='Ctx' data-ref="287Ctx">Ctx</a>);</td></tr>
<tr><th id="1651">1651</th><td>}</td></tr>
<tr><th id="1652">1652</th><td></td></tr>
</table><hr/><p id='footer'>
Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
