// Seed: 3712704776
`timescale 1ps / 1 ps
module module_0 (
    output id_0,
    input logic id_1,
    input logic id_2,
    input logic id_3
);
  assign id_0 = id_3 & id_2;
  type_0 id_4 (
      .id_0(!id_3),
      .id_1(id_2),
      .id_2()
  );
endmodule
