Santosh G. Abraham , Scott A. Mahlke, Automatic and efficient evaluation of memory hierarchies for embedded systems, Proceedings of the 32nd annual ACM/IEEE international symposium on Microarchitecture, p.114-125, November 16-18, 1999, Haifa, Israel
Albonesi, D. H. 2000. Selective cache ways: On-demand cache resource allocation. Journal of Instruction Level Parallelism.
Bechade, R. et al. 1994. A 32b 66 Mhz 1.8 W microprocessor. In Proceedings of the International Solid-State Circuits Conference.
Luca Benini , Alberto Macii , Massimo Poncino, A recursive algorithm for low-power memory partitioning, Proceedings of the 2000 international symposium on Low power electronics and design, p.78-83, July 25-27, 2000, Rapallo, Italy[doi>10.1145/344166.344518]
David Brooks , Vivek Tiwari , Margaret Martonosi, Wattch: a framework for architectural-level power analysis and optimizations, Proceedings of the 27th annual international symposium on Computer architecture, p.83-94, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339657]
Burger, D. and Austin, T. D. 1997. The simplescalar tool set, version 2.0. Univ. of Wisconsin-Madison Computer-Sciences Department Tech. Rep. &num;1342.
B. Calder , D. Grunwald, Fast and accurate instruction fetch and branch prediction, Proceedings of the 21st annual international symposium on Computer architecture, p.2-11, April 18-21, 1994, Chicago, Illinois, USA[doi>10.1145/191995.192011]
Brad Calder , Dirk Grunwald, Next cache line and set prediction, Proceedings of the 22nd annual international symposium on Computer architecture, p.287-296, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.224439]
Derek Chiou , Prabhat Jain , Larry Rudolph , Srinivas Devadas, Application-specific memory management for embedded systems using software-controlled caches, Proceedings of the 37th Annual Design Automation Conference, p.416-419, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337523]
Keith D. Cooper , Timothy J. Harvey, Compiler-controlled memory, Proceedings of the eighth international conference on Architectural support for programming languages and operating systems, p.2-11, October 02-07, 1998, San Jose, California, USA[doi>10.1145/291069.291010]
V. Delaluz , M. Kandemir , N. Vijaykrishnan , M. J. Irwin, Energy-oriented compiler optimizations for partitioned memory architectures, Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, p.138-147, November 17-19, 2000, San Jose, California, USA[doi>10.1145/354880.354900]
Michael Huang , Jose Renau , Seung-Moon Yoo , Josep Torrellas, L1 data cache decomposition for energy efficiency, Proceedings of the 2001 international symposium on Low power electronics and design, p.10-15, August 2001, Huntington Beach, California, USA[doi>10.1145/383082.383086]
Intel. 2000. Intel StrongARM SA-1110 microprocessor brief datasheet.
Milind B. Kamble , Kanad Ghose, Analytical energy dissipation models for low-power caches, Proceedings of the 1997 international symposium on Low power electronics and design, p.143-148, August 18-20, 1997, Monterey, California, USA[doi>10.1145/263272.263310]
Johnson Kin , Munish Gupta , William H. Mangione-Smith, The filter cache: an energy efficient memory structure, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.184-193, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Chidamber Kulkarni , Francky Catthoor , Hugo De Man, Advanced Data Layout Optimization for Multimedia Applications, Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing, p.186-193, May 01-05, 2000
Chunho Lee , Miodrag Potkonjak , William H. Mangione-Smith, MediaBench: a tool for evaluating and synthesizing multimedia and communicatons systems, Proceedings of the 30th annual ACM/IEEE international symposium on Microarchitecture, p.330-335, December 01-03, 1997, Research Triangle Park, North Carolina, USA
Hsien-Hsin S. Lee , Gary S. Tyson, Region-based caching: an energy-delay efficient memory architecture for embedded processors, Proceedings of the 2000 international conference on Compilers, architecture, and synthesis for embedded systems, p.120-127, November 17-19, 2000, San Jose, California, USA[doi>10.1145/354880.354898]
Memik, G., Kandemir, M., Haldar, M., and Choudhary, A. 1999. A selective hardware/compiler approach for improving cache locality. Northwestern Univ. Tech. Rep. CPDC-TR-9909-016.
Milutinovich, V., Tomasevic, M., Markovic, B., and Tremblay, M. 1996. The split temporal/spatial cache: Initial performance analysis. In Proceedings SCIzzL-5. Santa Clara, CA.
Montenaro, J. et al. 1996. A 160 MHz 32b 0.5 W CMOS RISC microprocessor. In Proceedings of the International Solid-State Circuits Conference.
Moritz, C. A., Frank, M., and Amarasinghe, S. 2001. Flexcache: A framework for compiler generated data caching. Lecture Notes in Computer Science. Springer-Verlag, Berlin.
Moritz, C. A., Frank, M., Lee, W., and Amarasinghe, S. 1999. Hot pages: Software caching for raw microprocessors. MIT-LCS Tech. Memo LCS-TM-599.
Preeti Ranjan Panda , Nikil D. Dutt , Alexandru Nicolau, Efficient Utilization of Scratch-Pad Memory in Embedded Processor Applications, Proceedings of the 1997 European conference on Design and Test, p.7, March 17-20, 1997
Parthasarathy Ranganathan , Sarita Adve , Norman P. Jouppi, Reconfigurable caches and their application to media processing, Proceedings of the 27th annual international symposium on Computer architecture, p.214-224, June 2000, Vancouver, British Columbia, Canada[doi>10.1145/339647.339685]
Osman S. Unsal , Raksit Ashok , Israel Koren , C. Mani Krishna , Csaba Andras Moritz, Cool-cache for hot multimedia, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
Unsal, O. S., Koren, I., and Krishna, C. M. 2000a. Application level power-reduction heuristics in large scale real-time systems. In Proceedings of the IEEE International Workshop on Embedded Fault-Tolerant Systems. Washington, DC.
Osman S. Unsal , Israel Koren , C. Mani Krishna, Power-Aware Replication of Data Structures in Distributed Embedded Real-Time Systems, Proceedings of the 15 IPDPS 2000 Workshops on Parallel and Distributed Processing, p.839-846, May 01-05, 2000
Osman S. Unsal , Israel Koren , C. Mani Krishna , Csaba Andras Moritz, The Minimax Cache: An Energy-Efficient Framework for Media Processors, Proceedings of the 8th International Symposium on High-Performance Computer Architecture, p.131, February 02-06, 2002
Unsal, O. S., Wang, Z., Koren, I., Krishna, C. M., and Moritz, C. A. 2001b. On memory behavior of scalars in embedded multimedia systems. In Workshop on Memory Performance Issues, 28th International Symposium on Computer Architecture, ISCA'01. Goteborg, Sweden.
Wilton, S. J. E. and Jouppi, N. P. 1996. Cacti: An enhanced cache acess and cycle time model. IEEE Journal of Solid-State Circuits 21, 5 (May).
Emmett Witchel , Sam Larsen , C. Scott Ananian , Krste AsanoviÄ‡, Direct addressed caches for reduced power consumption, Proceedings of the 34th annual ACM/IEEE international symposium on Microarchitecture, December 01-05, 2001, Austin, Texas
