
---------- Begin Simulation Statistics ----------
final_tick                                51533054000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_mem_usage                                 909492                       # Number of bytes of host memory used
host_seconds                                  1484.43                       # Real time elapsed on the host
host_tick_rate                               34715771                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_seconds                                  0.051533                       # Number of seconds simulated
sim_ticks                                 51533054000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                 144051313                       # number of cc regfile reads
system.cpu.cc_regfile_writes                151987854                       # number of cc regfile writes
system.cpu.committedInsts::0                100000000                       # Number of Instructions Simulated
system.cpu.committedInsts::1                 83756955                       # Number of Instructions Simulated
system.cpu.committedInsts::total            183756955                       # Number of Instructions Simulated
system.cpu.committedOps::0                  163090816                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::1                  155571821                       # Number of Ops (including micro ops) Simulated
system.cpu.committedOps::total              318662637                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi::0                            1.030661                       # CPI: Cycles Per Instruction
system.cpu.cpi::1                            1.230538                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         0.560883                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   9275692                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  6335895                       # number of floating regfile writes
system.cpu.idleCycles                           43541                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               989208                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches::0              10134087                       # Number of branches executed
system.cpu.iew.exec_branches::1              17385412                       # Number of branches executed
system.cpu.iew.exec_branches::total          27519499                       # Number of branches executed
system.cpu.iew.exec_nop::0                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::1                          0                       # number of nop insts executed
system.cpu.iew.exec_nop::total                      0                       # number of nop insts executed
system.cpu.iew.exec_rate                     3.152508                       # Inst execution rate
system.cpu.iew.exec_refs::0                  25842413                       # number of memory reference insts executed
system.cpu.iew.exec_refs::1                  37469900                       # number of memory reference insts executed
system.cpu.iew.exec_refs::total              63312313                       # number of memory reference insts executed
system.cpu.iew.exec_stores::0                10013706                       # Number of stores executed
system.cpu.iew.exec_stores::1                13867087                       # Number of stores executed
system.cpu.iew.exec_stores::total            23880793                       # Number of stores executed
system.cpu.iew.exec_swp::0                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::1                          0                       # number of swp insts executed
system.cpu.iew.exec_swp::total                      0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1656183                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              40284695                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                306                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             24462705                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           330614260                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts::0           15828707                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::1           23602813                       # Number of load instructions executed
system.cpu.iew.iewExecLoadInsts::total       39431520                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1636047                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             324916771                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  14396                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 40206                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 966742                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                122088                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           4313                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       477652                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         511556                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers::0              193007387                       # num instructions consuming a value
system.cpu.iew.wb_consumers::1              153833404                       # num instructions consuming a value
system.cpu.iew.wb_consumers::total          346840791                       # num instructions consuming a value
system.cpu.iew.wb_count::0                  165356094                       # cumulative count of insts written-back
system.cpu.iew.wb_count::1                  159252263                       # cumulative count of insts written-back
system.cpu.iew.wb_count::total              324608357                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout::0                  0.655730                       # average fanout of values written-back
system.cpu.iew.wb_fanout::1                  0.657623                       # average fanout of values written-back
system.cpu.iew.wb_fanout::total              0.656569                       # average fanout of values written-back
system.cpu.iew.wb_producers::0              126560756                       # num instructions producing a value
system.cpu.iew.wb_producers::1              101164324                       # num instructions producing a value
system.cpu.iew.wb_producers::total          227725080                       # num instructions producing a value
system.cpu.iew.wb_rate::0                    1.604369                       # insts written-back per cycle
system.cpu.iew.wb_rate::1                    1.545147                       # insts written-back per cycle
system.cpu.iew.wb_rate::total                3.149516                       # insts written-back per cycle
system.cpu.iew.wb_sent::0                   165405925                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::1                   159295293                       # cumulative count of insts sent to commit
system.cpu.iew.wb_sent::total               324701218                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                516544436                       # number of integer regfile reads
system.cpu.int_regfile_writes               271241022                       # number of integer regfile writes
system.cpu.ipc::0                            0.970251                       # IPC: Instructions Per Cycle
system.cpu.ipc::1                            0.812653                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         1.782904                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3614563      2.17%      2.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             130568538     78.44%     80.61% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              5579036      3.35%     83.96% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                184093      0.11%     84.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd              108354      0.07%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  106      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  915      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   12      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  507      0.00%     84.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              178145      0.11%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                126      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               3      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              11      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               3      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     84.24% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             16090608      9.67%     93.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             9768488      5.87%     99.78% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           26495      0.02%     99.79% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         342136      0.21%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              166462139                       # Type of FU issued
system.cpu.iq.FU_type_1::No_OpClass           1150367      0.72%      0.72% # Type of FU issued
system.cpu.iq.FU_type_1::IntAlu             116697540     72.82%     73.54% # Type of FU issued
system.cpu.iq.FU_type_1::IntMult               256197      0.16%     73.70% # Type of FU issued
system.cpu.iq.FU_type_1::IntDiv                  1369      0.00%     73.70% # Type of FU issued
system.cpu.iq.FU_type_1::FloatAdd              817918      0.51%     74.21% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCmp                   0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_1::FloatCvt                   0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMult                  0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMultAcc               0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_1::FloatDiv                   0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMisc                  0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_1::FloatSqrt                  0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAdd                  712      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAddAcc                 0      0.00%     74.21% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAlu              1092607      0.68%     74.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCmp                    0      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdCvt                  186      0.00%     74.89% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMisc             1395921      0.87%     75.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMult                   0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdMultAcc                0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShift                  6      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShiftAcc               0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdDiv                    0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSqrt                   0      0.00%     75.76% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAdd          116718      0.07%     75.84% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatAlu               0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCmp               0      0.00%     75.84% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatCvt          882388      0.55%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatDiv            4660      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMisc              0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMult           7003      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatMultAcc            0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatSqrt              0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAdd              0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceAlu              0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdReduceCmp              0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceAdd            0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdFloatReduceCmp            0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAes                    0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdAesMix                 0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash               0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha1Hash2              0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash             0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdSha256Hash2            0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma2              0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdShaSigma3              0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::SimdPredAlu                0      0.00%     76.39% # Type of FU issued
system.cpu.iq.FU_type_1::MemRead             21163817     13.21%     89.60% # Type of FU issued
system.cpu.iq.FU_type_1::MemWrite            12229183      7.63%     97.23% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemRead         2718906      1.70%     98.93% # Type of FU issued
system.cpu.iq.FU_type_1::FloatMemWrite        1719147      1.07%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_1::total              160254645                       # Type of FU issued
system.cpu.iq.FU_type::total                326716784      0.00%      0.00% # Type of FU issued
system.cpu.iq.fp_alu_accesses                14560339                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            24651687                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      9935924                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           10595065                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt::0                  9187934                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::1                 16768941                       # FU busy when requested
system.cpu.iq.fu_busy_cnt::total             25956875                       # FU busy when requested
system.cpu.iq.fu_busy_rate::0                0.028122                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::1                0.051326                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_busy_rate::total            0.079448                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                16024625     61.74%     61.74% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                1581453      6.09%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                    1435      0.01%     67.83% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                685906      2.64%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     65      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     70.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                 186093      0.72%     71.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     71.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     32      0.00%     71.19% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                253891      0.98%     72.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     72.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     72.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   14      0.00%     72.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     72.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     72.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     72.17% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd              8229      0.03%     72.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     72.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     72.20% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt            198521      0.76%     72.97% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv              2130      0.01%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult              383      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     72.98% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 870712      3.35%     76.33% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite               5315360     20.48%     96.81% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead            275075      1.06%     97.87% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           552951      2.13%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              359293635                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          784026129                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    314672433                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         331975078                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  330613210                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 326716784                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1050                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        11951591                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            319563                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            509                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     15774569                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     103022569                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         3.171313                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.518568                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             5918403      5.74%      5.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9188133      8.92%     14.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            18502285     17.96%     32.62% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            21434651     20.81%     53.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            28656096     27.82%     81.24% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            14932855     14.49%     95.74% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3822103      3.71%     99.45% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              545493      0.53%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8               22550      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       103022569                       # Number of insts issued each cycle
system.cpu.iq.rate                           3.169973                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads             56074                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           209440                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             16183130                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            10283848                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep1.conflictingLoads            403457                       # Number of conflicting loads.
system.cpu.memDep1.conflictingStores           770710                       # Number of conflicting stores.
system.cpu.memDep1.insertedLoads             24101565                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep1.insertedStores            14178857                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               110369506                       # number of misc regfile reads
system.cpu.numCycles                        103066110                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1695                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload0.numSyscalls                   21                       # Number of system calls
system.cpu.workload1.numSyscalls                   16                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         39786                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            5                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       389873                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       781282                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
sim_insts                                   183756955                       # Number of instructions simulated
sim_ops                                     318662637                       # Number of ops (including micro ops) simulated
host_inst_rate                                 123790                       # Simulator instruction rate (inst/s)
host_op_rate                                   214670                       # Simulator op (including micro ops) rate (op/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                29443510                       # Number of BP lookups
system.cpu.branchPred.condPredicted          20763534                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1256623                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             19563881                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                18873893                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             96.473154                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 2696619                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                455                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          923775                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             884636                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            39139                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted       164191                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        10350943                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             541                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            961825                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples    103015716                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     3.093340                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.513130                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        16722113     16.23%     16.23% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        17296617     16.79%     33.02% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2        16399398     15.92%     48.94% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3        13300361     12.91%     61.85% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4        12482260     12.12%     73.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         7455509      7.24%     81.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         4947928      4.80%     86.01% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         3520252      3.42%     89.43% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8        10891278     10.57%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total    103015716                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted::0         100000000                       # Number of instructions committed
system.cpu.commit.instsCommitted::1          83756955                       # Number of instructions committed
system.cpu.commit.instsCommitted::total     183756955                       # Number of instructions committed
system.cpu.commit.opsCommitted::0           163090816                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::1           155571821                       # Number of ops (including micro ops) committed
system.cpu.commit.opsCommitted::total       318662637                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs::0                 25511179                       # Number of memory references committed
system.cpu.commit.memRefs::1                 36837674                       # Number of memory references committed
system.cpu.commit.memRefs::total             62348853                       # Number of memory references committed
system.cpu.commit.loads::0                   15568310                       # Number of loads committed
system.cpu.commit.loads::1                   23071839                       # Number of loads committed
system.cpu.commit.loads::total               38640149                       # Number of loads committed
system.cpu.commit.amos::0                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::1                           0                       # Number of atomic instructions committed
system.cpu.commit.amos::total                       0                       # Number of atomic instructions committed
system.cpu.commit.membars::0                       18                       # Number of memory barriers committed
system.cpu.commit.membars::1                      340                       # Number of memory barriers committed
system.cpu.commit.membars::total                  358                       # Number of memory barriers committed
system.cpu.commit.branches::0                10045652                       # Number of branches committed
system.cpu.commit.branches::1                17113309                       # Number of branches committed
system.cpu.commit.branches::total            27158961                       # Number of branches committed
system.cpu.commit.vector::0                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::1                         0                       # Number of committed Vector instructions.
system.cpu.commit.vector::total                     0                       # Number of committed Vector instructions.
system.cpu.commit.floating::0                  578907                       # Number of committed floating point instructions.
system.cpu.commit.floating::1                 9296314                       # Number of committed floating point instructions.
system.cpu.commit.floating::total             9875221                       # Number of committed floating point instructions.
system.cpu.commit.integer::0                159434446                       # Number of committed integer instructions.
system.cpu.commit.integer::1                150906909                       # Number of committed integer instructions.
system.cpu.commit.integer::total            310341355                       # Number of committed integer instructions.
system.cpu.commit.functionCalls::0             107667                       # Number of function calls committed.
system.cpu.commit.functionCalls::1            2475175                       # Number of function calls committed.
system.cpu.commit.functionCalls::total        2582842                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      3548093      2.18%      2.18% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    128023985     78.50%     80.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      5559775      3.41%     84.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       179990      0.11%     84.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        88439      0.05%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd           86      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu          623      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           12      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt          388      0.00%     84.25% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       178114      0.11%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          120      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            3      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            7      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     84.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     15545153      9.53%     93.89% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      9655261      5.92%     99.81% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        23157      0.01%     99.82% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       287608      0.18%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    163090816                       # Class of committed instruction
system.cpu.commit.committedInstType_1::No_OpClass      1124290      0.72%      0.72% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntAlu    113078911     72.69%     73.41% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntMult       254695      0.16%     73.57% # Class of committed instruction
system.cpu.commit.committedInstType_1::IntDiv         1232      0.00%     73.57% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatAdd       787826      0.51%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCmp            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatCvt            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMult            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMultAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatDiv            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMisc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatSqrt            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAdd          676      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAddAcc            0      0.00%     74.08% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAlu      1091868      0.70%     74.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCmp            0      0.00%     74.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdCvt          166      0.00%     74.78% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMisc      1395208      0.90%     75.68% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMult            0      0.00%     75.68% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdMultAcc            0      0.00%     75.68% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShift            6      0.00%     75.68% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShiftAcc            0      0.00%     75.68% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdDiv            0      0.00%     75.68% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSqrt            0      0.00%     75.68% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAdd       116507      0.07%     75.75% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatAlu            0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCmp            0      0.00%     75.75% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatCvt       871099      0.56%     76.31% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatDiv         4660      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMisc            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMult         7003      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatMultAcc            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatSqrt            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAdd            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceAlu            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdReduceCmp            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceAdd            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdFloatReduceCmp            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAes            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdAesMix            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha1Hash2            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdSha256Hash2            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma2            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdShaSigma3            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::SimdPredAlu            0      0.00%     76.32% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemRead     20423114     13.13%     89.45% # Class of committed instruction
system.cpu.commit.committedInstType_1::MemWrite     12052450      7.75%     97.20% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemRead      2648725      1.70%     98.90% # Class of committed instruction
system.cpu.commit.committedInstType_1::FloatMemWrite      1713385      1.10%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_1::total    155571821                       # Class of committed instruction
system.cpu.commit.committedInstType::total    318662637      0.00%      0.00% # Class of committed instruction
system.cpu.commit.commitEligibleSamples      10891278                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     61859008                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         61859008                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     61860159                       # number of overall hits
system.cpu.dcache.overall_hits::total        61860159                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        79016                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          79016                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        79019                       # number of overall misses
system.cpu.dcache.overall_misses::total         79019                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data    895558999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    895558999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data    895558999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    895558999                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     61938024                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     61938024                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     61939178                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     61939178                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001276                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001276                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001276                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001276                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 11333.894388                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 11333.894388                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 11333.464091                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 11333.464091                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          117                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         7794                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             685                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.500000                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    11.378102                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        62523                       # number of writebacks
system.cpu.dcache.writebacks::total             62523                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        15472                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        15472                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        15472                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        15472                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        63544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        63544                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        63547                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        63547                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    702182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    702182500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    702206500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    702206500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001026                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001026                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001026                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001026                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 11050.335201                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11050.335201                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 11050.191197                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11050.191197                       # average overall mshr miss latency
system.cpu.dcache.replacements                  62523                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     38189195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        38189195                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        38237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         38237                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    366892000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    366892000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     38227432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     38227432                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.001000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.001000                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data  9595.208829                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total  9595.208829                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        15451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        15451                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        22786                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        22786                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    214790000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    214790000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000596                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000596                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data  9426.402177                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total  9426.402177                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     23669813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       23669813                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        40779                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        40779                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    528666999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    528666999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     23710592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     23710592                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001720                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001720                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 12964.197234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 12964.197234                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           21                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        40758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        40758                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    487392500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    487392500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001719                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 11958.204524                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11958.204524                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         1151                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          1151                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total            3                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         1154                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         1154                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.002600                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.002600                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total            3                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data        24000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total        24000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.002600                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.002600                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data         8000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total         8000                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1022.692402                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            61923706                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             63547                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            974.455222                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            190500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1022.692402                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998723                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            7                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4         1015                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         123941903                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        123941903                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                107532326                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               4886905                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  91905645                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                753520                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 966742                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved             18740674                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                295603                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              334735081                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts               4983052                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    39557669                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    23884171                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                        130274                       # TLB misses on read requests
system.cpu.dtb.wrMisses                         34326                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            1109332                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      196349244                       # Number of instructions fetch has processed
system.cpu.fetch.branches                    29443510                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           22455148                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                     101455570                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                 1261582                       # Number of cycles fetch has spent squashing
system.cpu.fetch.tlbCycles                       2481                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.miscStallCycles                17927                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.cacheLines                  59051703                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 34311                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.tlbSquashes                     2358                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.nisnDist::samples          103022569                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              3.319212                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             1.807635                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                  9702139      9.42%      9.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                 13522837     13.13%     22.54% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                 12683469     12.31%     34.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                 11048904     10.72%     45.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                 10408857     10.10%     55.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                 45656363     44.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                5                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            103022569                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.285676                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.905081                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     58715737                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         58715737                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     58715737                       # number of overall hits
system.cpu.icache.overall_hits::total        58715737                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       335537                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         335537                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       335537                       # number of overall misses
system.cpu.icache.overall_misses::total        335537                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2915669163                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2915669163                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2915669163                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2915669163                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     59051274                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     59051274                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     59051274                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     59051274                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.005682                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.005682                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.005682                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.005682                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst  8689.560803                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  8689.560803                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst  8689.560803                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  8689.560803                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs       205684                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          476                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs             14218                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets              16                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.466451                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets    29.750000                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       327350                       # number of writebacks
system.cpu.icache.writebacks::total            327350                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         7675                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         7675                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         7675                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         7675                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       327862                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       327862                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       327862                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       327862                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2686669232                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2686669232                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2686669232                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2686669232                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.005552                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005552                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.005552                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005552                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst  8194.512423                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total  8194.512423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst  8194.512423                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total  8194.512423                       # average overall mshr miss latency
system.cpu.icache.replacements                 327350                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     58715737                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        58715737                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       335537                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        335537                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2915669163                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2915669163                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     59051274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     59051274                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.005682                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.005682                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst  8689.560803                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  8689.560803                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         7675                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         7675                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       327862                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       327862                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2686669232                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2686669232                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.005552                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005552                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst  8194.512423                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total  8194.512423                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.803892                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            59043599                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            327862                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            180.086741                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             92500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.803892                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999617                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999617                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          112                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           17                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          349                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         118430410                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        118430410                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts0.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.interrupts1.clk_domain.clock          8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    59054104                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         14146                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      169644                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  614818                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 4172                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 730                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 340979                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                  954                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    136                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.lsq1.forwLoads                     1009003                       # Number of loads that had data forwarded from stores
system.cpu.lsq1.squashedLoads                 1029724                       # Number of loads squashed
system.cpu.lsq1.ignoredResponses                 1990                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq1.memOrderViolation                3583                       # Number of memory ordering violations
system.cpu.lsq1.squashedStores                 413019                       # Number of stores squashed
system.cpu.lsq1.rescheduledLoads                22517                       # Number of loads that were rescheduled
system.cpu.lsq1.blockedByCache                    499                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51533054000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 966742                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                109693125                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2566155                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            274                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  90516854                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               2301988                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              332103510                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts               1283797                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 13122                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 138710                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                1792647                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents          204072                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands           439850306                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   800196449                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                528891470                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   9524027                       # Number of floating rename lookups
system.cpu.rename.committedMaps             421873518                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 17976735                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      11                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  10                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   1921503                       # count of insts added to the skid buffer
system.cpu.rob.reads                       1026208456                       # The number of ROB reads
system.cpu.rob.writes                       659845762                       # The number of ROB writes
system.cpu.thread0.numInsts                  83756955                       # Number of Instructions committed
system.cpu.thread0.numOps                   155571821                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               324637                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                61167                       # number of demand (read+write) hits
system.l2.demand_hits::total                   385804                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              324637                       # number of overall hits
system.l2.overall_hits::.cpu.data               61167                       # number of overall hits
system.l2.overall_hits::total                  385804                       # number of overall hits
system.l2.demand_misses::.cpu.inst               3223                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               2380                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5603                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              3223                       # number of overall misses
system.l2.overall_misses::.cpu.data              2380                       # number of overall misses
system.l2.overall_misses::total                  5603                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    230185000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    207023500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        437208500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    230185000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    207023500                       # number of overall miss cycles
system.l2.overall_miss_latency::total       437208500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           327860                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            63547                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               391407                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          327860                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           63547                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              391407                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.009830                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.037453                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.014315                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.009830                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.037453                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.014315                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 71419.484952                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 86984.663866                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78031.144030                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 71419.484952                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 86984.663866                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78031.144030                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.demand_mshr_hits::.cpu.data              93                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  93                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data             93                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 93                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          3223                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          2287                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5510                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         3223                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         2287                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        34276                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39786                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    210847000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    178824000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    389671000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    210847000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    178824000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   2059080719                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2448751719                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.009830                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.035989                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.014077                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.009830                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.035989                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.101649                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65419.484952                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 78191.517272                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70720.689655                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65419.484952                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 78191.517272                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 60073.541808                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61548.075177                       # average overall mshr miss latency
system.l2.replacements                              0                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        61237                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            61237                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        61237                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        61237                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       328632                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           328632                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       328632                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       328632                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        34276                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          34276                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   2059080719                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   2059080719                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 60073.541808                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 60073.541808                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             38780                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 38780                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            1983                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                1983                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    172992000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     172992000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         40763                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             40763                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.048647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.048647                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87237.518911                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87237.518911                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu.data           92                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total               92                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu.data         1891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           1891                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    147175000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    147175000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.046390                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.046390                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77829.190904                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77829.190904                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         324637                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             324637                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         3223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3223                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    230185000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    230185000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       327860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         327860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.009830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.009830                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 71419.484952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71419.484952                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         3223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3223                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    210847000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    210847000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.009830                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.009830                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65419.484952                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65419.484952                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         22387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             22387                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             397                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     34031500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     34031500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        22784                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         22784                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.017425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.017425                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 85721.662469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85721.662469                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          396                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          396                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     31649000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     31649000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.017381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.017381                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 79921.717172                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 79921.717172                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  263572                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              263573                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                    0                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 21619                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 39359.717903                       # Cycle average of tags in use
system.l2.tags.total_refs                      815459                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     39786                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     20.496129                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     86000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.cpu.inst      3163.197770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      2258.662840                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher 33937.857294                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.cpu.inst        0.048267                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.034464                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.517851                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.600582                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022         34276                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          5510                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4        34276                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         5509                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.523010                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.084076                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12540202                       # Number of tag accesses
system.l2.tags.data_accesses                 12540202                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.cpu.inst::samples      3223.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      2287.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     34276.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000000665500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               89874                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39786                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                     39786                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.04                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.00                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 39786                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   26896                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    3192                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     951                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                     778                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                     731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     700                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     678                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                     646                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      60                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                     15                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2546304                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     49.41                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   43526196500                       # Total gap between requests
system.mem_ctrls.avgGap                    1094007.85                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       206272                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       146368                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2193664                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadRate::.cpu.inst 4002712.511468852405                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 2840274.127747212537                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.l2.prefetcher 42568096.197054415941                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         3223                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         2287                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        34276                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     91255875                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data     93064689                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher    991108337                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28313.95                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     40692.91                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     28915.52                       # Per-requestor read average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       206272                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       146368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2193664                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2546304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       206272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       206272                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         3223                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         2287                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        34276                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39786                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      4002713                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      2840274                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher     42568096                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         49411083                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      4002713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      4002713                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      4002713                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      2840274                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher     42568096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        49411083                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                39786                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                   0                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2413                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2472                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2431                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2336                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2356                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2317                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2463                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2611                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2586                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2615                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2553                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14            0                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15            0                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               429441401                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             198930000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1175428901                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10793.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29543.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36106                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits                  0                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            90.75                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate             nan                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3680                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   691.930435                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   469.208942                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   412.429694                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          597     16.22%     16.22% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255          381     10.35%     26.58% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          190      5.16%     31.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          130      3.53%     35.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          117      3.18%     38.45% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           63      1.71%     40.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           56      1.52%     41.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           55      1.49%     43.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         2091     56.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3680                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2546304                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten                  0                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               49.411083                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                       0                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               90.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        11980920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         6368010                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      138680220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4067687520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   1271870070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  18717644640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   24214231380                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   469.877671                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  48646294799                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1720680000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   1166079201                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        14294280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         7597590                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      145391820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy             0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4067687520.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   1441056330                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  18575172000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   24251199540                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   470.595039                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  48274393382                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1720680000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   1537980618                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              37895                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1891                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1891                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         37895                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        79572                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        79572                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  79572                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2546304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2546304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2546304                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39786                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39786    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39786                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer4.occupancy            63978071                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy          208077382                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            350646                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        61237                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       328636                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            38787                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            40763                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           40763                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        327862                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        22784                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       983072                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       189617                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1172689                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     41933440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      8068480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               50001920                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           38789                       # Total snoops (count)
system.tol2bus.snoopTraffic                       128                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           430196                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000012                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.003409                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 430191    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      5      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             430196                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51533054000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          780514000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         491796992                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          95328484                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
