// Seed: 2012658441
`define pp_18 0
module module_0 (
    output id_0,
    inout logic id_1,
    output id_2,
    input id_3,
    input logic id_4,
    output wire id_5,
    output logic id_6,
    input id_7,
    output logic id_8,
    output id_9,
    input id_10,
    output id_11,
    output id_12,
    output id_13
    , id_18,
    input id_14,
    output logic id_15,
    input id_16,
    output logic id_17
);
  assign id_6 = id_4;
  assign id_11 = 1;
  assign id_5[1] = 1'h0;
  logic id_19, id_20;
  logic id_21, id_22 = 1;
  type_33 id_23 (
      id_9,
      id_8
  );
endmodule
