`timescale 1 ps / 1ps
module module_0 (
    input id_1,
    input [id_1 : id_1] id_2,
    output logic [id_1 : id_1] id_3,
    input [1 : id_1] id_4,
    output id_5,
    input logic id_6,
    output id_7,
    input id_8,
    output id_9,
    input id_10,
    output id_11,
    input id_12,
    id_13,
    output id_14
);
  id_15 id_16 (
      .id_5(id_14),
      .id_3(id_6)
  );
endmodule
