#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 18 21:25:15 2021
# Process ID: 10336
# Current directory: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent16368 C:\Users\KuldeepGohil\Desktop\Spring2021\CECS461\Labs\Lab2\lab2\lab2.xpr
# Log file: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/vivado.log
# Journal file: C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab2/lab2/lab2.xpr
update_compile_order -fileset sources_1
save_project_as lab3 C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3 -force
set_property  ip_repo_paths  C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/led_ip [current_project]
update_ip_catalog
open_bd_design {C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:led_ip:1.0 led_ip_0
endgroup
set_property name led_ip [get_bd_cells led_ip_0]
set_property -dict [list CONFIG.LED_WIDTH {4}] [get_bd_cells led_ip]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/led_ip/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins led_ip/S_AXI]
regenerate_bd_layout
startgroup
make_bd_pins_external  [get_bd_pins led_ip/LED]
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/axi_bram_ctrl_0/S_AXI} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
startgroup
set_property -dict [list CONFIG.SINGLE_PORT_BRAM {1}] [get_bd_cells axi_bram_ctrl_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
regenerate_bd_layout
set_property name LED [get_bd_ports LED_0]
validate_bd_design
add_files -fileset constrs_1 -norecurse C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/led_ip/lab3_zybo.xdc
export_ip_user_files -of_objects  [get_files C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/constrs_1/new/lab2.xdc] -no_script -reset -force -quiet
remove_files  -fileset constrs_1 C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/constrs_1/new/lab2.xdc
file delete -force C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/constrs_1/new/lab2.xdc
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
set_property synth_checkpoint_mode Singular [get_files  C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
generate_target all [get_files  C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs -jobs 2 design_1_synth_1
export_simulation -of_objects [get_files C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.ip_user_files -ipstatic_source_dir C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.cache/compile_simlib/modelsim} {questa=C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.cache/compile_simlib/questa} {riviera=C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.cache/compile_simlib/riviera} {activehdl=C:/Users/KuldeepGohil/Desktop/Spring2021/CECS461/Labs/Lab3/lab3.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 2
wait_on_run impl_1
