Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 82182ea93ec14a33a10b82ad87f2c796 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sim9_behav xil_defaultlib.sim9 -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.sender [sender_default]
Compiling architecture behavioral of entity xil_defaultlib.catcher [catcher_default]
Compiling architecture behavioral of entity xil_defaultlib.decoder [decoder_default]
Compiling architecture behavioral of entity xil_defaultlib.packer [packer_default]
Compiling architecture behavioral of entity xil_defaultlib.top [top_default]
Compiling architecture behavioral of entity xil_defaultlib.sim9
Built simulation snapshot sim9_behav
