//
// Generated by NVIDIA NVVM Compiler
//
// Compiler Build ID: CL-26907403
// Cuda compilation tools, release 10.1, V10.1.243
// Based on LLVM 3.4svn
//

.version 6.4
.target sm_30
.address_size 64

	// .globl	_Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj

.visible .entry _Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj(
	.param .u64 _Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_0,
	.param .u64 _Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_1,
	.param .u64 _Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_2,
	.param .u64 _Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_3,
	.param .f64 _Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_4,
	.param .f64 _Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_5,
	.param .u32 _Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_6,
	.param .u32 _Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_7,
	.param .u32 _Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_8,
	.param .u32 _Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_9
)
{
	.reg .pred 	%p<12>;
	.reg .b32 	%r<48>;
	.reg .f64 	%fd<92>;
	.reg .b64 	%rd<41>;


	ld.param.u64 	%rd4, [_Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_0];
	ld.param.u64 	%rd6, [_Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_1];
	ld.param.u64 	%rd5, [_Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_2];
	ld.param.u64 	%rd7, [_Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_3];
	ld.param.f64 	%fd21, [_Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_4];
	ld.param.f64 	%fd22, [_Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_5];
	ld.param.u32 	%r14, [_Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_6];
	ld.param.u32 	%r15, [_Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_7];
	ld.param.u32 	%r16, [_Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_8];
	ld.param.u32 	%r17, [_Z36decompose_into_modes_Cartesian_basisP7double2PKdS2_PKS_ddjjjj_param_9];
	cvta.to.global.u64 	%rd1, %rd7;
	cvta.to.global.u64 	%rd2, %rd6;
	mov.u32 	%r1, %ctaid.x;
	mov.u32 	%r2, %tid.x;
	setp.ge.u32	%p1, %r2, %r14;
	@%p1 bra 	BB0_17;

	mul.lo.s32 	%r3, %r16, %r15;
	mul.lo.s32 	%r18, %r3, %r17;
	setp.ge.u32	%p2, %r1, %r18;
	mul.lo.s32 	%r19, %r18, %r14;
	mov.u32 	%r20, %ntid.x;
	mad.lo.s32 	%r21, %r20, %r1, %r2;
	setp.ge.u32	%p3, %r21, %r19;
	or.pred  	%p4, %p2, %p3;
	@%p4 bra 	BB0_17;

	rem.u32 	%r22, %r1, %r3;
	div.u32 	%r4, %r1, %r3;
	setp.ne.s32	%p5, %r22, 0;
	@%p5 bra 	BB0_17;

	setp.eq.s32	%p6, %r3, 0;
	mad.lo.s32 	%r23, %r2, %r17, %r4;
	cvta.to.global.u64 	%rd8, %rd4;
	mul.wide.u32 	%rd9, %r23, 16;
	add.s64 	%rd3, %rd8, %rd9;
	ld.global.f64 	%fd1, [%rd3];
	@%p6 bra 	BB0_4;

	mul.lo.s32 	%r5, %r2, %r3;
	mul.lo.s32 	%r6, %r4, %r3;
	and.b32  	%r25, %r3, 3;
	mov.f64 	%fd91, 0d0000000000000000;
	mov.u32 	%r47, 0;
	setp.eq.s32	%p7, %r25, 0;
	@%p7 bra 	BB0_13;

	setp.eq.s32	%p8, %r25, 1;
	@%p8 bra 	BB0_9;
	bra.uni 	BB0_7;

BB0_9:
	ld.global.f64 	%fd85, [%rd3+8];
	mov.u32 	%r45, 0;
	bra.uni 	BB0_12;

BB0_4:
	mov.f64 	%fd91, %fd1;
	bra.uni 	BB0_16;

BB0_7:
	setp.ne.s32	%p9, %r25, 2;
	@%p9 bra 	BB0_10;

	ld.global.f64 	%fd83, [%rd3+8];
	mov.u32 	%r44, 0;
	bra.uni 	BB0_11;

BB0_10:
	mul.wide.u32 	%rd10, %r5, 8;
	add.s64 	%rd11, %rd2, %rd10;
	mul.wide.u32 	%rd12, %r6, 16;
	add.s64 	%rd13, %rd1, %rd12;
	ld.global.v2.f64 	{%fd24, %fd25}, [%rd13];
	mov.u32 	%r44, 1;
	ld.global.f64 	%fd28, [%rd11];
	fma.rn.f64 	%fd1, %fd28, %fd24, %fd1;
	st.global.f64 	[%rd3], %fd1;
	ld.global.f64 	%fd29, [%rd11];
	ld.global.f64 	%fd30, [%rd3+8];
	fma.rn.f64 	%fd83, %fd29, %fd25, %fd30;
	st.global.f64 	[%rd3+8], %fd83;

BB0_11:
	add.s32 	%r29, %r44, %r5;
	mul.wide.u32 	%rd14, %r29, 8;
	add.s64 	%rd15, %rd2, %rd14;
	add.s32 	%r30, %r44, %r6;
	mul.wide.u32 	%rd16, %r30, 16;
	add.s64 	%rd17, %rd1, %rd16;
	ld.global.v2.f64 	{%fd31, %fd32}, [%rd17];
	ld.global.f64 	%fd35, [%rd15];
	fma.rn.f64 	%fd1, %fd35, %fd31, %fd1;
	st.global.f64 	[%rd3], %fd1;
	ld.global.f64 	%fd36, [%rd15];
	fma.rn.f64 	%fd85, %fd36, %fd32, %fd83;
	st.global.f64 	[%rd3+8], %fd85;
	add.s32 	%r45, %r44, 1;

BB0_12:
	add.s32 	%r31, %r45, %r5;
	mul.wide.u32 	%rd18, %r31, 8;
	add.s64 	%rd19, %rd2, %rd18;
	add.s32 	%r32, %r45, %r6;
	mul.wide.u32 	%rd20, %r32, 16;
	add.s64 	%rd21, %rd1, %rd20;
	ld.global.v2.f64 	{%fd37, %fd38}, [%rd21];
	ld.global.f64 	%fd41, [%rd19];
	fma.rn.f64 	%fd1, %fd41, %fd37, %fd1;
	st.global.f64 	[%rd3], %fd1;
	ld.global.f64 	%fd42, [%rd19];
	fma.rn.f64 	%fd43, %fd42, %fd38, %fd85;
	st.global.f64 	[%rd3+8], %fd43;
	add.s32 	%r47, %r45, 1;
	mov.f64 	%fd91, %fd1;

BB0_13:
	setp.lt.u32	%p10, %r3, 4;
	@%p10 bra 	BB0_16;

	ld.global.f64 	%fd89, [%rd3+8];
	mov.f64 	%fd91, %fd1;

BB0_15:
	add.s32 	%r33, %r47, %r5;
	mul.wide.u32 	%rd22, %r33, 8;
	add.s64 	%rd23, %rd2, %rd22;
	add.s32 	%r34, %r47, %r6;
	mul.wide.u32 	%rd24, %r34, 16;
	add.s64 	%rd25, %rd1, %rd24;
	ld.global.v2.f64 	{%fd44, %fd45}, [%rd25];
	ld.global.f64 	%fd48, [%rd23];
	fma.rn.f64 	%fd49, %fd48, %fd44, %fd91;
	st.global.f64 	[%rd3], %fd49;
	ld.global.f64 	%fd50, [%rd23];
	fma.rn.f64 	%fd51, %fd50, %fd45, %fd89;
	st.global.f64 	[%rd3+8], %fd51;
	add.s32 	%r35, %r47, 1;
	add.s32 	%r36, %r35, %r5;
	mul.wide.u32 	%rd26, %r36, 8;
	add.s64 	%rd27, %rd2, %rd26;
	add.s32 	%r37, %r35, %r6;
	mul.wide.u32 	%rd28, %r37, 16;
	add.s64 	%rd29, %rd1, %rd28;
	ld.global.v2.f64 	{%fd52, %fd53}, [%rd29];
	ld.global.f64 	%fd56, [%rd27];
	fma.rn.f64 	%fd57, %fd56, %fd52, %fd49;
	st.global.f64 	[%rd3], %fd57;
	ld.global.f64 	%fd58, [%rd27];
	fma.rn.f64 	%fd59, %fd58, %fd53, %fd51;
	st.global.f64 	[%rd3+8], %fd59;
	add.s32 	%r38, %r47, 2;
	add.s32 	%r39, %r38, %r5;
	mul.wide.u32 	%rd30, %r39, 8;
	add.s64 	%rd31, %rd2, %rd30;
	add.s32 	%r40, %r38, %r6;
	mul.wide.u32 	%rd32, %r40, 16;
	add.s64 	%rd33, %rd1, %rd32;
	ld.global.v2.f64 	{%fd60, %fd61}, [%rd33];
	ld.global.f64 	%fd64, [%rd31];
	fma.rn.f64 	%fd65, %fd64, %fd60, %fd57;
	st.global.f64 	[%rd3], %fd65;
	ld.global.f64 	%fd66, [%rd31];
	fma.rn.f64 	%fd67, %fd66, %fd61, %fd59;
	st.global.f64 	[%rd3+8], %fd67;
	add.s32 	%r41, %r47, 3;
	add.s32 	%r42, %r41, %r5;
	mul.wide.u32 	%rd34, %r42, 8;
	add.s64 	%rd35, %rd2, %rd34;
	add.s32 	%r43, %r41, %r6;
	mul.wide.u32 	%rd36, %r43, 16;
	add.s64 	%rd37, %rd1, %rd36;
	ld.global.v2.f64 	{%fd68, %fd69}, [%rd37];
	ld.global.f64 	%fd72, [%rd35];
	fma.rn.f64 	%fd91, %fd72, %fd68, %fd65;
	st.global.f64 	[%rd3], %fd91;
	ld.global.f64 	%fd73, [%rd35];
	fma.rn.f64 	%fd89, %fd73, %fd69, %fd67;
	st.global.f64 	[%rd3+8], %fd89;
	add.s32 	%r47, %r47, 4;
	setp.lt.u32	%p11, %r47, %r3;
	@%p11 bra 	BB0_15;

BB0_16:
	mul.f64 	%fd74, %fd91, %fd21;
	mul.f64 	%fd75, %fd74, %fd22;
	cvta.to.global.u64 	%rd38, %rd5;
	mul.wide.u32 	%rd39, %r2, 8;
	add.s64 	%rd40, %rd38, %rd39;
	ld.global.f64 	%fd76, [%rd40];
	mul.f64 	%fd77, %fd75, %fd76;
	st.global.f64 	[%rd3], %fd77;
	ld.global.f64 	%fd78, [%rd3+8];
	mul.f64 	%fd79, %fd78, %fd21;
	mul.f64 	%fd80, %fd79, %fd22;
	ld.global.f64 	%fd81, [%rd40];
	mul.f64 	%fd82, %fd81, %fd80;
	st.global.f64 	[%rd3+8], %fd82;

BB0_17:
	ret;
}


