// Seed: 3913147258
module module_0;
  wire id_1;
endmodule
module module_1 (
    output wand  id_0,
    output logic id_1,
    output logic id_2,
    output tri   id_3,
    output wand  id_4,
    output wand  id_5
);
  initial begin : LABEL_0
    id_2 <= #1 1;
    $display;
  end
  wire id_8;
  module_0 modCall_1 ();
  always id_1 <= #1'h0;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10
);
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_1 = id_3;
  module_0 modCall_1 ();
  wire id_11;
  wire id_12;
  initial id_6 = #1 id_7;
endmodule
