`timescale 1ps / 1ps

// Generated by Cadence Genus(TM) Synthesis Solution 19.16-s111_1
// Generated on: May 26 2023 12:39:23 CST (May 26 2023 04:39:23 UTC)

module SobelFilter_Gei5s32_1(in1, out1);
  input [31:0] in1;
  output out1;
  wire [31:0] in1;
  wire out1;
  wire lte_19_105_n_0, lte_19_105_n_1, lte_19_105_n_2, lte_19_105_n_3,
       lte_19_105_n_4, lte_19_105_n_5, lte_19_105_n_6, lte_19_105_n_7;
  wire lte_19_105_n_8, lte_19_105_n_9, lte_19_105_n_10,
       lte_19_105_n_11, lte_19_105_n_12, lte_19_105_n_13,
       lte_19_105_n_14, lte_19_105_n_15;
  wire lte_19_105_n_16, lte_19_105_n_17, lte_19_105_n_18,
       lte_19_105_n_19, lte_19_105_n_20, lte_19_105_n_21,
       lte_19_105_n_22, lte_19_105_n_23;
  wire lte_19_105_n_24, lte_19_105_n_25, lte_19_105_n_26,
       lte_19_105_n_27, lte_19_105_n_28, lte_19_105_n_29;
  NOR2X1 lte_19_105_g692(.A (in1[31]), .B (lte_19_105_n_29), .Y (out1));
  NOR2X1 lte_19_105_g693(.A (lte_19_105_n_28), .B (lte_19_105_n_26), .Y
       (lte_19_105_n_29));
  NAND2X1 lte_19_105_g694(.A (lte_19_105_n_27), .B (lte_19_105_n_24),
       .Y (lte_19_105_n_28));
  NOR2X1 lte_19_105_g695(.A (lte_19_105_n_23), .B (lte_19_105_n_16), .Y
       (lte_19_105_n_27));
  NAND2X1 lte_19_105_g696(.A (lte_19_105_n_25), .B (lte_19_105_n_22),
       .Y (lte_19_105_n_26));
  NOR2X1 lte_19_105_g697(.A (lte_19_105_n_20), .B (lte_19_105_n_18), .Y
       (lte_19_105_n_25));
  NOR2X1 lte_19_105_g698(.A (lte_19_105_n_19), .B (lte_19_105_n_15), .Y
       (lte_19_105_n_24));
  NAND2BX2 lte_19_105_g699(.AN (in1[3]), .B (lte_19_105_n_21), .Y
       (lte_19_105_n_23));
  NOR2X1 lte_19_105_g700(.A (lte_19_105_n_17), .B (lte_19_105_n_14), .Y
       (lte_19_105_n_22));
  OAI21X4 lte_19_105_g701(.A0 (in1[1]), .A1 (in1[0]), .B0 (in1[2]), .Y
       (lte_19_105_n_21));
  NAND2X1 lte_19_105_g702(.A (lte_19_105_n_11), .B (lte_19_105_n_10),
       .Y (lte_19_105_n_20));
  NAND2X1 lte_19_105_g703(.A (lte_19_105_n_9), .B (lte_19_105_n_5), .Y
       (lte_19_105_n_19));
  NAND2X1 lte_19_105_g704(.A (lte_19_105_n_8), .B (lte_19_105_n_13), .Y
       (lte_19_105_n_18));
  NAND2X1 lte_19_105_g705(.A (lte_19_105_n_3), .B (lte_19_105_n_2), .Y
       (lte_19_105_n_17));
  NAND2X1 lte_19_105_g706(.A (lte_19_105_n_1), .B (lte_19_105_n_12), .Y
       (lte_19_105_n_16));
  NAND2X1 lte_19_105_g707(.A (lte_19_105_n_4), .B (lte_19_105_n_7), .Y
       (lte_19_105_n_15));
  NAND2X1 lte_19_105_g708(.A (lte_19_105_n_0), .B (lte_19_105_n_6), .Y
       (lte_19_105_n_14));
  NOR2X1 lte_19_105_g709(.A (in1[25]), .B (in1[24]), .Y
       (lte_19_105_n_13));
  NOR2X1 lte_19_105_g710(.A (in1[5]), .B (in1[4]), .Y
       (lte_19_105_n_12));
  NOR2X2 lte_19_105_g711(.A (in1[31]), .B (in1[30]), .Y
       (lte_19_105_n_11));
  NOR2X1 lte_19_105_g712(.A (in1[29]), .B (in1[28]), .Y
       (lte_19_105_n_10));
  NOR2X2 lte_19_105_g713(.A (in1[15]), .B (in1[14]), .Y
       (lte_19_105_n_9));
  NOR2X1 lte_19_105_g714(.A (in1[27]), .B (in1[26]), .Y
       (lte_19_105_n_8));
  NOR2X1 lte_19_105_g715(.A (in1[9]), .B (in1[8]), .Y (lte_19_105_n_7));
  NOR2X1 lte_19_105_g716(.A (in1[17]), .B (in1[16]), .Y
       (lte_19_105_n_6));
  NOR2X1 lte_19_105_g717(.A (in1[13]), .B (in1[12]), .Y
       (lte_19_105_n_5));
  NOR2X1 lte_19_105_g718(.A (in1[11]), .B (in1[10]), .Y
       (lte_19_105_n_4));
  NOR2X1 lte_19_105_g719(.A (in1[23]), .B (in1[22]), .Y
       (lte_19_105_n_3));
  NOR2X1 lte_19_105_g720(.A (in1[21]), .B (in1[20]), .Y
       (lte_19_105_n_2));
  NOR2X2 lte_19_105_g721(.A (in1[7]), .B (in1[6]), .Y (lte_19_105_n_1));
  NOR2X1 lte_19_105_g722(.A (in1[19]), .B (in1[18]), .Y
       (lte_19_105_n_0));
endmodule

