# RISC-V-Reference-SoC-Tapeout-program-VSD

   - **VSD program end goal is to make a chip that can run applications**
   - **The chip supports a frequency range from 100 MHz up to 130 MHz**
   - **DESIGN FLOW**
    -` RTL DESIGN ->  SYNTHESIS  -> RTL2GDS -> PHYSICAL DESIGN -> DRC/LVS checks -> CHIP `

 
