-- ==============================================================
-- Generated by Vitis HLS v2023.1
-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- ==============================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity find is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    OUT_VEC_din : OUT STD_LOGIC_VECTOR (7 downto 0);
    OUT_VEC_full_n : IN STD_LOGIC;
    OUT_VEC_write : OUT STD_LOGIC;
    IN_VEC_dout : IN STD_LOGIC_VECTOR (7 downto 0);
    IN_VEC_empty_n : IN STD_LOGIC;
    IN_VEC_read : OUT STD_LOGIC;
    val_r : IN STD_LOGIC_VECTOR (7 downto 0) );
end;


architecture behav of find is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "find_find,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=5.392000,HLS_SYN_LAT=17,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=25,HLS_SYN_LUT=192,HLS_VERSION=2023_1}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv8_0 : STD_LOGIC_VECTOR (7 downto 0) := "00000000";
    constant ap_const_lv8_1 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal icmp_ln13_reg_133 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_1_reg_145 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op42_write_state4 : BOOLEAN;
    signal ap_predicate_op44_write_state4 : BOOLEAN;
    signal icmp_ln13_1_reg_137 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op46_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage3 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal IN_VEC_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal OUT_VEC_blk_n : STD_LOGIC;
    signal icmp_ln17_reg_141 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_2_reg_149 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln17_3_reg_153 : STD_LOGIC_VECTOR (0 downto 0);
    signal val_r_read_reg_128 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal icmp_ln13_fu_92_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln13_1_fu_104_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_79_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_predicate_op35_write_state3 : BOOLEAN;
    signal ap_predicate_op37_write_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal idx_fu_54 : STD_LOGIC_VECTOR (3 downto 0);
    signal add_ln13_fu_110_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_idx_1 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage2_01001 : BOOLEAN;
    signal ap_block_pp0_stage3_01001 : BOOLEAN;
    signal ap_block_pp0_stage0_01001 : BOOLEAN;
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal or_ln13_fu_98_p2 : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_223 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component find_flow_control_loop_pipe IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC;
        ap_continue : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_U : component find_flow_control_loop_pipe
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage3,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int,
        ap_continue => ap_const_logic_1);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage3) or ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    idx_fu_54_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_223)) then
                if (((icmp_ln13_1_fu_104_p2 = ap_const_lv1_1) and (icmp_ln13_fu_92_p2 = ap_const_lv1_1))) then 
                    idx_fu_54 <= add_ln13_fu_110_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    idx_fu_54 <= ap_const_lv4_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln13_fu_92_p2 = ap_const_lv1_1))) then
                icmp_ln13_1_reg_137 <= icmp_ln13_1_fu_104_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln13_reg_133 <= icmp_ln13_fu_92_p2;
                val_r_read_reg_128 <= val_r;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                icmp_ln17_1_reg_145 <= grp_fu_79_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln13_1_reg_137 = ap_const_lv1_1) and (icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                icmp_ln17_2_reg_149 <= grp_fu_79_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln17_3_reg_153 <= grp_fu_79_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                icmp_ln17_reg_141 <= grp_fu_79_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage3_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage2_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;

    IN_VEC_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln13_reg_133, IN_VEC_empty_n, ap_predicate_op46_read_state4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_predicate_op46_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)))) then 
            IN_VEC_blk_n <= IN_VEC_empty_n;
        else 
            IN_VEC_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    IN_VEC_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, icmp_ln13_reg_133, ap_predicate_op46_read_state4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op46_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            IN_VEC_read <= ap_const_logic_1;
        else 
            IN_VEC_read <= ap_const_logic_0;
        end if; 
    end process;


    OUT_VEC_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, OUT_VEC_full_n, icmp_ln13_reg_133, ap_predicate_op42_write_state4, ap_predicate_op44_write_state4, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage0, icmp_ln17_reg_141, icmp_ln17_2_reg_149, icmp_ln17_3_reg_153)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln17_3_reg_153 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln17_3_reg_153 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln17_2_reg_149 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln17_2_reg_149 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_predicate_op44_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_predicate_op42_write_state4 
    = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln17_reg_141 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (icmp_ln17_reg_141 = ap_const_lv1_1)))) then 
            OUT_VEC_blk_n <= OUT_VEC_full_n;
        else 
            OUT_VEC_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    OUT_VEC_din_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_predicate_op42_write_state4, ap_predicate_op44_write_state4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, icmp_ln17_2_reg_149, icmp_ln17_3_reg_153, ap_predicate_op35_write_state3, ap_predicate_op37_write_state3, ap_block_pp0_stage2_01001, ap_block_pp0_stage3_01001, ap_block_pp0_stage0_01001, ap_block_pp0_stage1_01001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln17_3_reg_153 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln17_2_reg_149 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_predicate_op44_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_op37_write_state3 = ap_const_boolean_1)))) then 
            OUT_VEC_din <= ap_const_lv8_1;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln17_3_reg_153 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_01001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln17_2_reg_149 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_01001) and (ap_predicate_op42_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_01001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_op35_write_state3 = ap_const_boolean_1)))) then 
            OUT_VEC_din <= ap_const_lv8_0;
        else 
            OUT_VEC_din <= "XXXXXXXX";
        end if; 
    end process;


    OUT_VEC_write_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage3, ap_predicate_op42_write_state4, ap_predicate_op44_write_state4, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, icmp_ln17_2_reg_149, icmp_ln17_3_reg_153, ap_block_pp0_stage0_11001, ap_block_pp0_stage1_11001, ap_predicate_op35_write_state3, ap_predicate_op37_write_state3, ap_block_pp0_stage2_11001, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op44_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op42_write_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_op37_write_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_predicate_op35_write_state3 = ap_const_boolean_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln17_3_reg_153 = ap_const_lv1_1)) or ((ap_const_boolean_0 
    = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (icmp_ln17_3_reg_153 = ap_const_lv1_0)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln17_2_reg_149 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (icmp_ln17_2_reg_149 = ap_const_lv1_0)))) then 
            OUT_VEC_write <= ap_const_logic_1;
        else 
            OUT_VEC_write <= ap_const_logic_0;
        end if; 
    end process;

    add_ln13_fu_110_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_idx_1) + unsigned(ap_const_lv4_4));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_01001_assign_proc : process(ap_enable_reg_pp0_iter1, OUT_VEC_full_n, IN_VEC_empty_n, icmp_ln17_2_reg_149)
    begin
                ap_block_pp0_stage0_01001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_logic_0 = IN_VEC_empty_n) or ((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_2_reg_149 = ap_const_lv1_1)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_2_reg_149 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, OUT_VEC_full_n, IN_VEC_empty_n, icmp_ln17_2_reg_149)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_logic_0 = IN_VEC_empty_n) or ((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_2_reg_149 = ap_const_lv1_1)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_2_reg_149 = ap_const_lv1_0))));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, OUT_VEC_full_n, IN_VEC_empty_n, icmp_ln17_2_reg_149)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((ap_const_logic_0 = IN_VEC_empty_n) or ((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_2_reg_149 = ap_const_lv1_1)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_2_reg_149 = ap_const_lv1_0))));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, OUT_VEC_full_n, icmp_ln13_reg_133, IN_VEC_empty_n, icmp_ln17_3_reg_153)
    begin
                ap_block_pp0_stage1_01001 <= (((icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_const_logic_0 = IN_VEC_empty_n) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_3_reg_153 = ap_const_lv1_1)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_3_reg_153 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, OUT_VEC_full_n, icmp_ln13_reg_133, IN_VEC_empty_n, icmp_ln17_3_reg_153)
    begin
                ap_block_pp0_stage1_11001 <= (((icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_const_logic_0 = IN_VEC_empty_n) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_3_reg_153 = ap_const_lv1_1)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_3_reg_153 = ap_const_lv1_0)))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, OUT_VEC_full_n, icmp_ln13_reg_133, IN_VEC_empty_n, icmp_ln17_3_reg_153)
    begin
                ap_block_pp0_stage1_subdone <= (((icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_const_logic_0 = IN_VEC_empty_n) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_3_reg_153 = ap_const_lv1_1)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_3_reg_153 = ap_const_lv1_0)))));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_01001_assign_proc : process(ap_enable_reg_pp0_iter0, OUT_VEC_full_n, icmp_ln13_reg_133, IN_VEC_empty_n, ap_predicate_op35_write_state3, ap_predicate_op37_write_state3)
    begin
                ap_block_pp0_stage2_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_const_logic_0 = IN_VEC_empty_n)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (ap_predicate_op37_write_state3 = ap_const_boolean_1)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (ap_predicate_op35_write_state3 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, OUT_VEC_full_n, icmp_ln13_reg_133, IN_VEC_empty_n, ap_predicate_op35_write_state3, ap_predicate_op37_write_state3)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_const_logic_0 = IN_VEC_empty_n)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (ap_predicate_op37_write_state3 = ap_const_boolean_1)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (ap_predicate_op35_write_state3 = ap_const_boolean_1))));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, OUT_VEC_full_n, icmp_ln13_reg_133, IN_VEC_empty_n, ap_predicate_op35_write_state3, ap_predicate_op37_write_state3)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_const_logic_0 = IN_VEC_empty_n)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (ap_predicate_op37_write_state3 = ap_const_boolean_1)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (ap_predicate_op35_write_state3 = ap_const_boolean_1))));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_01001_assign_proc : process(ap_enable_reg_pp0_iter0, OUT_VEC_full_n, ap_predicate_op42_write_state4, ap_predicate_op44_write_state4, IN_VEC_empty_n, ap_predicate_op46_read_state4)
    begin
                ap_block_pp0_stage3_01001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op46_read_state4 = ap_const_boolean_1) and (ap_const_logic_0 = IN_VEC_empty_n)) or ((ap_predicate_op44_write_state4 = ap_const_boolean_1) and (ap_const_logic_0 = OUT_VEC_full_n)) or ((ap_predicate_op42_write_state4 = ap_const_boolean_1) and (ap_const_logic_0 = OUT_VEC_full_n))));
    end process;


    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, OUT_VEC_full_n, ap_predicate_op42_write_state4, ap_predicate_op44_write_state4, IN_VEC_empty_n, ap_predicate_op46_read_state4)
    begin
                ap_block_pp0_stage3_11001 <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op46_read_state4 = ap_const_boolean_1) and (ap_const_logic_0 = IN_VEC_empty_n)) or ((ap_predicate_op44_write_state4 = ap_const_boolean_1) and (ap_const_logic_0 = OUT_VEC_full_n)) or ((ap_predicate_op42_write_state4 = ap_const_boolean_1) and (ap_const_logic_0 = OUT_VEC_full_n))));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, OUT_VEC_full_n, ap_predicate_op42_write_state4, ap_predicate_op44_write_state4, IN_VEC_empty_n, ap_predicate_op46_read_state4)
    begin
                ap_block_pp0_stage3_subdone <= ((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (((ap_predicate_op46_read_state4 = ap_const_boolean_1) and (ap_const_logic_0 = IN_VEC_empty_n)) or ((ap_predicate_op44_write_state4 = ap_const_boolean_1) and (ap_const_logic_0 = OUT_VEC_full_n)) or ((ap_predicate_op42_write_state4 = ap_const_boolean_1) and (ap_const_logic_0 = OUT_VEC_full_n))));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(icmp_ln13_reg_133, IN_VEC_empty_n)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_const_logic_0 = IN_VEC_empty_n));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(OUT_VEC_full_n, icmp_ln13_reg_133, IN_VEC_empty_n, ap_predicate_op35_write_state3, ap_predicate_op37_write_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= (((icmp_ln13_reg_133 = ap_const_lv1_1) and (ap_const_logic_0 = IN_VEC_empty_n)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (ap_predicate_op37_write_state3 = ap_const_boolean_1)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (ap_predicate_op35_write_state3 = ap_const_boolean_1)));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(OUT_VEC_full_n, ap_predicate_op42_write_state4, ap_predicate_op44_write_state4, IN_VEC_empty_n, ap_predicate_op46_read_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= (((ap_predicate_op46_read_state4 = ap_const_boolean_1) and (ap_const_logic_0 = IN_VEC_empty_n)) or ((ap_predicate_op44_write_state4 = ap_const_boolean_1) and (ap_const_logic_0 = OUT_VEC_full_n)) or ((ap_predicate_op42_write_state4 = ap_const_boolean_1) and (ap_const_logic_0 = OUT_VEC_full_n)));
    end process;


    ap_block_state5_pp0_stage0_iter1_assign_proc : process(OUT_VEC_full_n, IN_VEC_empty_n, icmp_ln17_2_reg_149)
    begin
                ap_block_state5_pp0_stage0_iter1 <= ((ap_const_logic_0 = IN_VEC_empty_n) or ((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_2_reg_149 = ap_const_lv1_1)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_2_reg_149 = ap_const_lv1_0)));
    end process;


    ap_block_state6_pp0_stage1_iter1_assign_proc : process(OUT_VEC_full_n, icmp_ln17_3_reg_153)
    begin
                ap_block_state6_pp0_stage1_iter1 <= (((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_3_reg_153 = ap_const_lv1_1)) or ((ap_const_logic_0 = OUT_VEC_full_n) and (icmp_ln17_3_reg_153 = ap_const_lv1_0)));
    end process;


    ap_condition_223_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
                ap_condition_223 <= ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0));
    end process;


    ap_condition_exit_pp0_iter0_stage3_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, icmp_ln13_reg_133, icmp_ln13_1_reg_137, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and ((icmp_ln13_1_reg_137 = ap_const_lv1_0) or (icmp_ln13_reg_133 = ap_const_lv1_0)))) then 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage3;

    ap_predicate_op35_write_state3_assign_proc : process(icmp_ln13_reg_133, icmp_ln17_reg_141)
    begin
                ap_predicate_op35_write_state3 <= ((icmp_ln13_reg_133 = ap_const_lv1_1) and (icmp_ln17_reg_141 = ap_const_lv1_0));
    end process;


    ap_predicate_op37_write_state3_assign_proc : process(icmp_ln13_reg_133, icmp_ln17_reg_141)
    begin
                ap_predicate_op37_write_state3 <= ((icmp_ln13_reg_133 = ap_const_lv1_1) and (icmp_ln17_reg_141 = ap_const_lv1_1));
    end process;


    ap_predicate_op42_write_state4_assign_proc : process(icmp_ln13_reg_133, icmp_ln17_1_reg_145)
    begin
                ap_predicate_op42_write_state4 <= ((icmp_ln17_1_reg_145 = ap_const_lv1_0) and (icmp_ln13_reg_133 = ap_const_lv1_1));
    end process;


    ap_predicate_op44_write_state4_assign_proc : process(icmp_ln13_reg_133, icmp_ln17_1_reg_145)
    begin
                ap_predicate_op44_write_state4 <= ((icmp_ln17_1_reg_145 = ap_const_lv1_1) and (icmp_ln13_reg_133 = ap_const_lv1_1));
    end process;


    ap_predicate_op46_read_state4_assign_proc : process(icmp_ln13_reg_133, icmp_ln13_1_reg_137)
    begin
                ap_predicate_op46_read_state4 <= ((icmp_ln13_1_reg_137 = ap_const_lv1_1) and (icmp_ln13_reg_133 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_idx_1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, idx_fu_54, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_idx_1 <= ap_const_lv4_0;
        else 
            ap_sig_allocacmp_idx_1 <= idx_fu_54;
        end if; 
    end process;

    grp_fu_79_p2 <= "1" when (IN_VEC_dout = val_r_read_reg_128) else "0";
    icmp_ln13_1_fu_104_p2 <= "1" when (unsigned(or_ln13_fu_98_p2) < unsigned(ap_const_lv4_A)) else "0";
    icmp_ln13_fu_92_p2 <= "1" when (unsigned(ap_sig_allocacmp_idx_1) < unsigned(ap_const_lv4_A)) else "0";
    or_ln13_fu_98_p2 <= (ap_sig_allocacmp_idx_1 or ap_const_lv4_2);
end behav;
