Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.3 (lin64) Build 1682563 Mon Oct 10 19:07:26 MDT 2016
| Date         : Sat Nov 26 14:19:54 2016
| Host         : jon-GA-MA770T-ES3 running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -file ./post_place_timing_summary.rpt
| Design       : bsp
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.15 2016-08-17
------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.511        0.000                      0                80195       -0.039       -0.249                     12                80195        0.345        0.000                       0                 11217  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock          Waveform(ns)         Period(ns)      Frequency(MHz)
-----          ------------         ----------      --------------
sys_clk_pin    {0.000 5.000}        10.000          100.000         
  clk0         {0.000 5.000}        10.000          100.000         
    clk_100_s  {0.000 5.000}        10.000          100.000         
    clk_400_s  {0.000 1.250}        2.500           400.000         
    clkfbout   {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                      3.000        0.000                       0                     1  
  clk0               0.511        0.000                      0                80187       -0.039       -0.249                     12                80187        3.000        0.000                       0                 11207  
    clk_100_s                                                                                                                                                    7.845        0.000                       0                     3  
    clk_400_s                                                                                                                                                    0.345        0.000                       0                     3  
    clkfbout                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk0          clk_100_s           5.719        0.000                      0                    8        0.481        0.000                      0                    8  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  dcm_sp_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk0

Setup :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
Hold  :           12  Failing Endpoints,  Worst Slack       -0.039ns,  Total Violation       -0.249ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (required time - arrival time)
  Source:                 user_design_inst_1/main_0_140130331814800/product_c_reg/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            user_design_inst_1/main_0_140130331814800/result_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk0 rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        9.323ns  (logic 5.802ns (62.233%)  route 3.521ns (37.767%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=1 LUT2=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.420ns = ( 8.580 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.096ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719    -2.720    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  bufg_inst2/O
                         net (fo=11208, estimated)    1.901    -0.724    user_design_inst_1/main_0_140130331814800/clk
    DSP48_X0Y64          DSP48E1                                      r  user_design_inst_1/main_0_140130331814800/product_c_reg/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X0Y64          DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      2.291     1.567 r  user_design_inst_1/main_0_140130331814800/product_c_reg/P[3]
                         net (fo=1, estimated)        0.866     2.433    user_design_inst_1/main_0_140130331814800/A[1]
    DSP48_X0Y65          DSP48E1 (Prop_dsp48e1_C[19]_P[16])
                                                      1.820     4.253 r  user_design_inst_1/main_0_140130331814800/result0/P[16]
                         net (fo=1, estimated)        0.961     5.214    user_design_inst_1/main_0_140130331814800/result0_n_89
    SLICE_X13Y160        LUT2 (Prop_lut2_I1_O)        0.124     5.338 r  user_design_inst_1/main_0_140130331814800/result[21]_i_29/O
                         net (fo=1, routed)           0.000     5.338    user_design_inst_1/main_0_140130331814800/result[21]_i_29_n_0
    SLICE_X13Y160        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.888 r  user_design_inst_1/main_0_140130331814800/result_reg[21]_i_17/CO[3]
                         net (fo=1, estimated)        0.000     5.888    user_design_inst_1/main_0_140130331814800/result_reg[21]_i_17_n_0
    SLICE_X13Y161        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.002 r  user_design_inst_1/main_0_140130331814800/result_reg[21]_i_13/CO[3]
                         net (fo=1, estimated)        0.000     6.002    user_design_inst_1/main_0_140130331814800/result_reg[21]_i_13_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.116 r  user_design_inst_1/main_0_140130331814800/result_reg[25]_i_11/CO[3]
                         net (fo=1, estimated)        0.000     6.116    user_design_inst_1/main_0_140130331814800/result_reg[25]_i_11_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.355 r  user_design_inst_1/main_0_140130331814800/result_reg[30]_i_14/O[2]
                         net (fo=1, estimated)        0.454     6.809    user_design_inst_1/main_0_140130331814800/result_reg[30]_i_14_n_5
    SLICE_X17Y162        LUT6 (Prop_lut6_I1_O)        0.302     7.111 r  user_design_inst_1/main_0_140130331814800/result[29]_i_11/O
                         net (fo=1, estimated)        0.451     7.562    user_design_inst_1/main_0_140130331814800/result[29]_i_11_n_0
    SLICE_X20Y161        LUT4 (Prop_lut4_I3_O)        0.124     7.686 r  user_design_inst_1/main_0_140130331814800/result[29]_i_5/O
                         net (fo=1, estimated)        0.789     8.475    user_design_inst_1/main_0_140130331814800/result[29]_i_5_n_0
    SLICE_X20Y164        LUT6 (Prop_lut6_I5_O)        0.124     8.599 r  user_design_inst_1/main_0_140130331814800/result[29]_i_1/O
                         net (fo=1, routed)           0.000     8.599    user_design_inst_1/main_0_140130331814800/result[29]_i_1_n_0
    SLICE_X20Y164        FDRE                                         r  user_design_inst_1/main_0_140130331814800/result_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)      10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.903 r  bufg_inst2/O
                         net (fo=11208, estimated)    1.677     8.580    user_design_inst_1/main_0_140130331814800/clk
    SLICE_X20Y164        FDRE                                         r  user_design_inst_1/main_0_140130331814800/result_reg[29]/C
                         clock pessimism              0.561     9.141    
                         clock uncertainty           -0.059     9.081    
    SLICE_X20Y164        FDRE (Setup_fdre_C_D)        0.029     9.110    user_design_inst_1/main_0_140130331814800/result_reg[29]
  -------------------------------------------------------------------
                         required time                          9.110    
                         arrival time                          -8.599    
  -------------------------------------------------------------------
                         slack                                  0.511    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.039ns  (arrival time - required time)
  Source:                 serial_input_inst_2/data_reg[7]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            serial_input_inst_2/fifo_1/memory_reg_10240_10367_7_7/SP.LOW/I
                            (rising edge-triggered cell RAMD64E clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0 rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.141ns (36.779%)  route 0.242ns (63.221%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.566ns
    Clock Pessimism Removal (CPR):    -0.525ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  bufg_inst2/O
                         net (fo=11208, estimated)    0.562    -0.566    serial_input_inst_2/clk
    SLICE_X40Y100        FDRE                                         r  serial_input_inst_2/data_reg[7]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y100        FDRE (Prop_fdre_C_Q)         0.141    -0.425 r  serial_input_inst_2/data_reg[7]_rep/Q
                         net (fo=128, estimated)      0.242    -0.182    serial_input_inst_2/fifo_1/memory_reg_10240_10367_7_7/D
    SLICE_X38Y98         RAMD64E                                      r  serial_input_inst_2/fifo_1/memory_reg_10240_10367_7_7/SP.LOW/I
  -------------------------------------------------------------------    -------------------

                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  bufg_inst2/O
                         net (fo=11208, estimated)    0.840    -0.812    serial_input_inst_2/fifo_1/memory_reg_10240_10367_7_7/WCLK
    SLICE_X38Y98         RAMD64E                                      r  serial_input_inst_2/fifo_1/memory_reg_10240_10367_7_7/SP.LOW/CLK
                         clock pessimism              0.525    -0.288    
    SLICE_X38Y98         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.144    -0.144    serial_input_inst_2/fifo_1/memory_reg_10240_10367_7_7/SP.LOW
  -------------------------------------------------------------------
                         required time                          0.144    
                         arrival time                          -0.182    
  -------------------------------------------------------------------
                         slack                                 -0.039    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { dcm_sp_inst/CLKFBOUT }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y30    user_design_inst_1/main_0_140130331814800/program_counter_reg_rep_0/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKIN1    n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1    n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_s
  To Clock:  clk_100_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_s
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT0 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0   transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_1/I
Max Period  n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_400_s
  To Clock:  clk_400_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_400_s
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT1 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y1   transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_2/I
Max Period  n/a     PLLE2_ADV/CLKOUT1  n/a            160.000       2.500       157.500    PLLE2_ADV_X0Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2   transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_4/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk0
  To Clock:  clk_100_s

Setup :            0  Failing Endpoints,  Worst Slack        5.719ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.481ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 transmitter_inst_1/dac_interface_inst_1/dac_3_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/D4
                            (rising edge-triggered cell OSERDESE2 clocked by clk_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_100_s rise@10.000ns - clk0 rise@0.000ns)
  Data Path Delay:        3.375ns  (logic 0.419ns (12.415%)  route 2.956ns (87.585%))
  Logic Levels:           0  
  Clock Path Skew:        0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.124ns = ( 8.876 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.787ns
    Clock Pessimism Removal (CPR):    0.473ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clkin1_buf/O
                         net (fo=1, estimated)        1.233     2.715    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.154    -4.439 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.719    -2.720    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.624 r  bufg_inst2/O
                         net (fo=11208, estimated)    1.837    -0.787    transmitter_inst_1/dac_interface_inst_1/clk
    SLICE_X72Y180        FDRE                                         r  transmitter_inst_1/dac_interface_inst_1/dac_3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y180        FDRE (Prop_fdre_C_Q)         0.419    -0.368 r  transmitter_inst_1/dac_interface_inst_1/dac_3_reg/Q
                         net (fo=1, estimated)        2.956     2.588    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/dac_3
    OLOGIC_X0Y146        OSERDESE2                                    r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/D4
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_s rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_in (IN)
                         net (fo=0)                   0.000    10.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clkin1_buf/O
                         net (fo=1, estimated)        1.171    12.583    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.404     5.179 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        1.633     6.812    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.903 r  bufg_inst2/O
                         net (fo=11208, estimated)    1.767     8.670    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.771     4.898 r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT0
                         net (fo=1, estimated)        1.911     6.810    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     6.901 r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_1/O
                         net (fo=1, estimated)        1.975     8.876    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk_100
    OLOGIC_X0Y146        OSERDESE2                                    r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/CLKDIV
                         clock pessimism              0.473     9.349    
                         clock uncertainty           -0.242     9.107    
    OLOGIC_X0Y146        OSERDESE2 (Setup_oserdese2_CLKDIV_D4)
                                                     -0.800     8.307    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst
  -------------------------------------------------------------------
                         required time                          8.307    
                         arrival time                          -2.588    
  -------------------------------------------------------------------
                         slack                                  5.719    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.481ns  (arrival time - required time)
  Source:                 transmitter_inst_1/dac_interface_inst_1/dac_4_reg/C
                            (rising edge-triggered cell FDRE clocked by clk0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/D5
                            (rising edge-triggered cell OSERDESE2 clocked by clk_100_s  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_100_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_100_s rise@0.000ns - clk0 rise@0.000ns)
  Data Path Delay:        1.121ns  (logic 0.141ns (12.578%)  route 0.980ns (87.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.379ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.641ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.525ns
  Clock Uncertainty:      0.242ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.145ns
    Phase Error              (PE):    0.162ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0 rise edge)       0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clkin1_buf/O
                         net (fo=1, estimated)        0.520     0.769    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -2.648    -1.878 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.725    -1.154    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.128 r  bufg_inst2/O
                         net (fo=11208, estimated)    0.632    -0.496    transmitter_inst_1/dac_interface_inst_1/clk
    SLICE_X57Y170        FDRE                                         r  transmitter_inst_1/dac_interface_inst_1/dac_4_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y170        FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  transmitter_inst_1/dac_interface_inst_1/dac_4_reg/Q
                         net (fo=1, estimated)        0.980     0.625    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/dac_4
    OLOGIC_X0Y146        OSERDESE2                                    r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/D5
  -------------------------------------------------------------------    -------------------

                         (clock clk_100_s rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    clk_in
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clkin1_buf/O
                         net (fo=1, estimated)        0.547     0.985    clkin1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.429    -2.444 r  dcm_sp_inst/CLKFBOUT
                         net (fo=1, estimated)        0.763    -1.681    clk0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.652 r  bufg_inst2/O
                         net (fo=11208, estimated)    0.943    -0.709    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.867    -2.576 r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/plle2_base_inst/CLKOUT0
                         net (fo=1, estimated)        0.893    -1.683    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk_100_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.654 r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/bufg_inst_1/O
                         net (fo=1, estimated)        1.013    -0.641    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/clk_100
    OLOGIC_X0Y146        OSERDESE2                                    r  transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst/CLKDIV
                         clock pessimism              0.525    -0.117    
                         clock uncertainty            0.242     0.125    
    OLOGIC_X0Y146        OSERDESE2 (Hold_oserdese2_CLKDIV_D5)
                                                      0.019     0.144    transmitter_inst_1/dac_interface_inst_1/serdes_inst_1/oserdese2_inst
  -------------------------------------------------------------------
                         required time                         -0.144    
                         arrival time                           0.625    
  -------------------------------------------------------------------
                         slack                                  0.481    





