Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1733598 Wed Dec 14 22:35:42 MST 2016
| Date         : Sun Apr 23 13:56:21 2017
| Host         : skyworks running 64-bit Ubuntu 16.04.2 LTS
| Command      : report_control_sets -verbose -file tk3_top_control_sets_placed.rpt
| Design       : tk3_top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   658 |
| Unused register locations in slices containing registers |  3650 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             342 |          105 |
| No           | No                    | Yes                    |               5 |            5 |
| No           | Yes                   | No                     |             689 |          329 |
| Yes          | No                    | No                     |             407 |           93 |
| Yes          | No                    | Yes                    |             315 |          315 |
| Yes          | Yes                   | No                     |            1056 |          249 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                                          Clock Signal                                         |                                                                                       Enable Signal                                                                                       |                                                                            Set/Reset Signal                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_4/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt20_in                                                                                                           | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt1                                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt20_in                                                                                                               | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt1                                                                                                |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_2_n_0                                                                                                          | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              1 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_2_n_0                                                                                                          | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_2_n_0                                                                                                          | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              1 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_2_n_0                                                                                                          | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg2[1]_i_2_n_0                                                                                                          | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[29]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[2]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[30]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[31]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[3]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[4]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[5]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[6]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[7]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/r_clk_div_out_BUFG                                           |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[9]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_1_n_0 |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[18]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[19]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[1]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[20]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[21]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[22]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_1_n_0  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[8]_LDC_i_2_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[23]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[24]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[25]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[26]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[27]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[11]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[16]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[17]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[10]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[0]_LDC_i_1_n_0                                                                            |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_5/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[28]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[15]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[14]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[12]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_1_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/pulse_1/r_clk_div_out_BUFG                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_2_in                                                                                                                       | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/r_pulse_cnt_reg[13]_LDC_i_2_n_0                                                                           |                1 |              1 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                               |                                                                                                                                                                        |                1 |              2 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                       | design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1 |                1 |              4 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                  |                                                                                                                                                                        |                2 |              4 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[0]_i_1_n_0 |                                                                                                                                                                        |                1 |              4 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0]                    |                                                                                                                                                                        |                1 |              4 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                  |                                                                                                                                                                        |                2 |              4 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]   |                1 |              4 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                         |                                                                                                                                                                        |                2 |              4 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                       | design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                         |                                                                                                                                                                        |                2 |              4 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_valid_i_reg_0                  |                2 |              4 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                       | design_1_w_i/design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                       |                1 |              4 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/s_ready_i_reg_0                  |                2 |              4 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                         |                                                                                                                                                                        |                2 |              4 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/EXT_LPF/lpf_int                                                                                                |                3 |              5 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/SEQ/seq_cnt_en                                                                                                                    | design_1_w_i/design_1_i/rst_processing_system7_0_50M/U0/SEQ/SEQ_COUNTER/clear                                                                                          |                1 |              6 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                2 |              6 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                2 |              6 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                2 |              6 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                3 |              6 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                2 |              6 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                      |                2 |              6 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                    | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                    | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_1_in[11]                                                                                                                   | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_1_in[21]                                                                                                                   | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_1_in[27]                                                                                                                   | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                                                                                            |                                                                                                                                                                        |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                          | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_1_in[21]                                                                                                                   | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_1_in[11]                                                                                                                   | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_1_in[21]                                                                                                                   | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_1_in[27]                                                                                                                   | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                        | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                 |                3 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr                                                                  |                                                                                                                                                                        |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                          | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_1_in[27]                                                                                                                   | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                    | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_1_in[11]                                                                                                                   | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                          | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                          | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                          | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                    | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                   | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                   | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                3 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                   | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                             | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                          | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                4 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                          | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                          | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg1[23]_i_1_n_0                                                                                                             | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                          | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                    | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                   | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                   | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                3 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                   | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg1[15]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg1[31]_i_1_n_0                                                                                                             | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_1_in[11]                                                                                                                   | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                3 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_1_in[21]                                                                                                                   | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_1_in[27]                                                                                                                   | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                    | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                          | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_1_in[0]                                                                                                                    | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_1_in[11]                                                                                                                   | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_1_in[21]                                                                                                                   | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_1_in[27]                                                                                                                   | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                3 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[15]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[23]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[7]_i_1_n_0                                                                                                          | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg1[7]_i_1_n_0                                                                                                              | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg2[15]_i_1_n_0                                                                                                             | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg2[23]_i_1_n_0                                                                                                             | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg2[31]_i_1_n_0                                                                                                             | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg2[7]_i_1_n_0                                                                                                              | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg3[15]_i_1_n_0                                                                                                             | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg3[23]_i_1_n_0                                                                                                             | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg3[31]_i_1_n_0                                                                                                             | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg3[7]_i_1_n_0                                                                                                              | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/p_1_in[7]                                                                                                                        | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/p_1_in[15]                                                                                                                       | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/p_1_in[23]                                                                                                                       | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                2 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/p_1_in[31]                                                                                                                       | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg0[31]_i_1_n_0                                                                                                         | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                1 |              8 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                5 |              9 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                4 |              9 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                5 |              9 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                4 |              9 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                3 |              9 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |                4 |              9 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                | design_1_w_i/design_1_i/axi_uartlite_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                5 |              9 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                | design_1_w_i/design_1_i/axi_uartlite_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                3 |              9 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                | design_1_w_i/design_1_i/axi_uartlite_2/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                       |                3 |              9 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                4 |             10 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                5 |             10 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                6 |             10 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                4 |             10 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                                                                                         | design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                          |                4 |             10 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/p_0_in                                                                                                    |                4 |             10 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[0]                    |                                                                                                                                                                        |                4 |             12 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[3][0]                   |                                                                                                                                                                        |                4 |             12 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                            |                                                                                                                                                                        |                4 |             13 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                               |                                                                                                                                                                        |                2 |             14 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                        |                2 |             14 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                |                                                                                                                                                                        |                3 |             16 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                   | design_1_w_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                6 |             18 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                     |                7 |             19 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/axi_uartlite_1/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                          |                7 |             21 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/axi_uartlite_2/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                          |                7 |             24 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/axi_uartlite_0/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SR[0]                                                                                          |               12 |             29 |
|  design_1_w_i/design_1_i/pulse_5/PULSE                                                        |                                                                                                                                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                 | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                     |                6 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt                                                                                                 |                8 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/r_clk_div_cnt                                                                                             |                8 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                          |                                                                                                                                                                        |                8 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/clear                                                                                                     |                8 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/clear                                                                                                     |                8 |             32 |
|  design_1_w_i/design_1_i/pulse_4/PULSE                                                        |                                                                                                                                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/clear                                                                                                     |                8 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/clear                                                                                                     |                8 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/pulse_1/inst/pulse_v1_0_S00_AXI_inst/clear                                                                                                     |                8 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                 | design_1_w_i/design_1_i/pulse_2/inst/pulse_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                     |               10 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                 | design_1_w_i/design_1_i/pulse_3/inst/pulse_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                     |                7 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                 | design_1_w_i/design_1_i/pulse_4/inst/pulse_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                     |                8 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                 | design_1_w_i/design_1_i/pulse_5/inst/pulse_v1_0_S00_AXI_inst/axi_rdata[31]_i_1_n_0                                                                                     |                9 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                  | design_1_w_i/design_1_i/pwm_0/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                           |                9 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                              | design_1_w_i/design_1_i/pwm_1_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |               11 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                              | design_1_w_i/design_1_i/pwm_2_RnM/inst/pwm_v1_0_S00_AXI_inst/axi_awready_i_1_n_0                                                                                       |               11 |             32 |
|  design_1_w_i/design_1_i/pulse_1/PULSE                                                        |                                                                                                                                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_w_i/design_1_i/pulse_2/PULSE                                                        |                                                                                                                                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_w_i/design_1_i/pulse_3/PULSE                                                        |                                                                                                                                                                                           |                                                                                                                                                                        |                8 |             32 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                               |                                                                                                                                                                        |               10 |             34 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                         |                                                                                                                                                                        |               10 |             35 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                        |                7 |             43 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]               |                                                                                                                                                                        |               12 |             43 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                 |                                                                                                                                                                        |                9 |             43 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[0]_0                                |                                                                                                                                                                        |                8 |             43 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/skid_buffer_reg[0]_0                                 |                                                                                                                                                                        |                9 |             47 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                               |                                                                                                                                                                        |                9 |             47 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           | design_1_w_i/design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                       |               12 |             59 |
|  design_1_w_i/design_1_i/processing_system7_0/inst/FCLK_CLK0                                  |                                                                                                                                                                                           |                                                                                                                                                                        |               68 |            199 |
+-----------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                   487 |
| 2      |                     1 |
| 4      |                    14 |
| 5      |                     1 |
| 6      |                     7 |
| 8      |                    91 |
| 9      |                     9 |
| 10     |                     6 |
| 12     |                     2 |
| 13     |                     1 |
| 14     |                     2 |
| 16+    |                    37 |
+--------+-----------------------+


