

================================================================
== Vitis HLS Report for 'shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config7_s'
================================================================
* Date:           Mon Oct 21 14:06:16 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.234 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.23>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3"   --->   Operation 2 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_1 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read3" [firmware/nnet_utils/nnet_conv_stream.h:237]   --->   Operation 3 'read' 'p_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_2 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read2" [firmware/nnet_utils/nnet_conv_stream.h:237]   --->   Operation 4 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read_3 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read1" [firmware/nnet_utils/nnet_conv_stream.h:237]   --->   Operation 5 'read' 'p_read_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read_4 = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %p_read" [firmware/nnet_utils/nnet_conv_stream.h:237]   --->   Operation 6 'read' 'p_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.61ns)   --->   "%shift_buffer_V_1_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[31 x i16]P0A, i16 30, i16 %p_read_4, i1 1"   --->   Operation 7 'memshiftread' 'shift_buffer_V_1_0' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 31> <ShiftMem>
ST_1 : Operation 8 [1/1] (1.61ns)   --->   "%shift_buffer_V_0_0 = memshiftread i16 @_ssdm_op_MemShiftRead.[31 x i16]P0A, i16 30, i16 %shift_buffer_V_1_0, i1 1"   --->   Operation 8 'memshiftread' 'shift_buffer_V_0_0' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 31> <ShiftMem>
ST_1 : Operation 9 [1/1] (1.61ns)   --->   "%shift_buffer_V_1_1 = memshiftread i16 @_ssdm_op_MemShiftRead.[31 x i16]P0A, i16 30, i16 0, i1 0"   --->   Operation 9 'memshiftread' 'shift_buffer_V_1_1' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 31> <ShiftMem>
ST_1 : Operation 10 [1/1] (1.61ns)   --->   "%empty = memshiftread i16 @_ssdm_op_MemShiftRead.[31 x i16]P0A, i16 30, i16 %p_read_3, i1 1"   --->   Operation 10 'memshiftread' 'empty' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 31> <ShiftMem>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%shift_buffer_V_0_1 = memshiftread i16 @_ssdm_op_MemShiftRead.[31 x i16]P0A, i16 30, i16 0, i1 0"   --->   Operation 11 'memshiftread' 'shift_buffer_V_0_1' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 31> <ShiftMem>
ST_1 : Operation 12 [1/1] (1.61ns)   --->   "%empty_49 = memshiftread i16 @_ssdm_op_MemShiftRead.[31 x i16]P0A, i16 30, i16 %shift_buffer_V_1_1, i1 1"   --->   Operation 12 'memshiftread' 'empty_49' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 31> <ShiftMem>
ST_1 : Operation 13 [1/1] (1.61ns)   --->   "%shift_buffer_V_1_2 = memshiftread i16 @_ssdm_op_MemShiftRead.[31 x i16]P0A, i16 30, i16 0, i1 0"   --->   Operation 13 'memshiftread' 'shift_buffer_V_1_2' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 31> <ShiftMem>
ST_1 : Operation 14 [1/1] (1.61ns)   --->   "%empty_50 = memshiftread i16 @_ssdm_op_MemShiftRead.[31 x i16]P0A, i16 30, i16 %p_read_2, i1 1"   --->   Operation 14 'memshiftread' 'empty_50' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 31> <ShiftMem>
ST_1 : Operation 15 [1/1] (1.61ns)   --->   "%shift_buffer_V_0_2 = memshiftread i16 @_ssdm_op_MemShiftRead.[31 x i16]P0A, i16 30, i16 0, i1 0"   --->   Operation 15 'memshiftread' 'shift_buffer_V_0_2' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 31> <ShiftMem>
ST_1 : Operation 16 [1/1] (1.61ns)   --->   "%empty_51 = memshiftread i16 @_ssdm_op_MemShiftRead.[31 x i16]P0A, i16 30, i16 %shift_buffer_V_1_2, i1 1"   --->   Operation 16 'memshiftread' 'empty_51' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 31> <ShiftMem>
ST_1 : Operation 17 [1/1] (1.61ns)   --->   "%shift_buffer_V_1_3 = memshiftread i16 @_ssdm_op_MemShiftRead.[31 x i16]P0A, i16 30, i16 0, i1 0"   --->   Operation 17 'memshiftread' 'shift_buffer_V_1_3' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 31> <ShiftMem>
ST_1 : Operation 18 [1/1] (1.61ns)   --->   "%empty_52 = memshiftread i16 @_ssdm_op_MemShiftRead.[31 x i16]P0A, i16 30, i16 %p_read_1, i1 1"   --->   Operation 18 'memshiftread' 'empty_52' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 31> <ShiftMem>
ST_1 : Operation 19 [1/1] (1.61ns)   --->   "%p_0_i = memshiftread i16 @_ssdm_op_MemShiftRead.[31 x i16]P0A, i16 30, i16 0, i1 0"   --->   Operation 19 'memshiftread' 'p_0_i' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 31> <ShiftMem>
ST_1 : Operation 20 [1/1] (1.61ns)   --->   "%empty_53 = memshiftread i16 @_ssdm_op_MemShiftRead.[31 x i16]P0A, i16 30, i16 %shift_buffer_V_1_3, i1 1"   --->   Operation 20 'memshiftread' 'empty_53' <Predicate = true> <Delay = 1.61> <CoreInst = "ShiftReg">   --->   Core 77 'ShiftReg' <Latency = 0> <II = 1> <Delay = 1.61> <Storage> <Opcode : 'memshiftread' 'load'> <Ports = 1> <Width = 16> <Depth = 31> <ShiftMem>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%kernel_data_V_7_4_load = load i16 %kernel_data_V_7_4" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 21 'load' 'kernel_data_V_7_4_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_4_load, i16 %kernel_data_V_7_0" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 22 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%kernel_data_V_7_5_load = load i16 %kernel_data_V_7_5" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 23 'load' 'kernel_data_V_7_5_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_5_load, i16 %kernel_data_V_7_1" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 24 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%kernel_data_V_7_6_load = load i16 %kernel_data_V_7_6" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 25 'load' 'kernel_data_V_7_6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_6_load, i16 %kernel_data_V_7_2" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 26 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%kernel_data_V_7_7_load = load i16 %kernel_data_V_7_7" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 27 'load' 'kernel_data_V_7_7_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_7_load, i16 %kernel_data_V_7_3" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 28 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%kernel_data_V_7_17_load = load i16 %kernel_data_V_7_17" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 29 'load' 'kernel_data_V_7_17_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_17_load, i16 %kernel_data_V_7_13" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 30 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%kernel_data_V_7_18_load = load i16 %kernel_data_V_7_18" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 31 'load' 'kernel_data_V_7_18_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_18_load, i16 %kernel_data_V_7_14" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 32 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%kernel_data_V_7_19_load = load i16 %kernel_data_V_7_19" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 33 'load' 'kernel_data_V_7_19_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_19_load, i16 %kernel_data_V_7_15" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 34 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%kernel_data_V_7_28_load = load i16 %kernel_data_V_7_28" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 35 'load' 'kernel_data_V_7_28_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_28_load, i16 %kernel_data_V_7_24" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 36 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%kernel_data_V_7_29_load = load i16 %kernel_data_V_7_29" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 37 'load' 'kernel_data_V_7_29_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_29_load, i16 %kernel_data_V_7_25" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 38 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%kernel_data_V_7_30_load = load i16 %kernel_data_V_7_30" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 39 'load' 'kernel_data_V_7_30_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_30_load, i16 %kernel_data_V_7_26" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 40 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%kernel_data_V_7_31_load = load i16 %kernel_data_V_7_31" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 41 'load' 'kernel_data_V_7_31_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_31_load, i16 %kernel_data_V_7_27" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 42 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%kernel_data_V_7_8_load = load i16 %kernel_data_V_7_8" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 43 'load' 'kernel_data_V_7_8_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_8_load, i16 %kernel_data_V_7_4" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 44 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%kernel_data_V_7_9_load = load i16 %kernel_data_V_7_9" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 45 'load' 'kernel_data_V_7_9_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_9_load, i16 %kernel_data_V_7_5" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 46 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%kernel_data_V_7_10_load = load i16 %kernel_data_V_7_10" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 47 'load' 'kernel_data_V_7_10_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_10_load, i16 %kernel_data_V_7_6" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 48 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%kernel_data_V_7_11_load = load i16 %kernel_data_V_7_11" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 49 'load' 'kernel_data_V_7_11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_11_load, i16 %kernel_data_V_7_7" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 50 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%kernel_data_V_7_20_load = load i16 %kernel_data_V_7_20" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 51 'load' 'kernel_data_V_7_20_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_20_load, i16 %kernel_data_V_7_16" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 52 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%kernel_data_V_7_21_load = load i16 %kernel_data_V_7_21" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 53 'load' 'kernel_data_V_7_21_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_21_load, i16 %kernel_data_V_7_17" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 54 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%kernel_data_V_7_22_load = load i16 %kernel_data_V_7_22" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 55 'load' 'kernel_data_V_7_22_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_22_load, i16 %kernel_data_V_7_18" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 56 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%kernel_data_V_7_23_load = load i16 %kernel_data_V_7_23" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 57 'load' 'kernel_data_V_7_23_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_23_load, i16 %kernel_data_V_7_19" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 58 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%kernel_data_V_7_32_load = load i16 %kernel_data_V_7_32" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 59 'load' 'kernel_data_V_7_32_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_32_load, i16 %kernel_data_V_7_28" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 60 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%kernel_data_V_7_33_load = load i16 %kernel_data_V_7_33" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 61 'load' 'kernel_data_V_7_33_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_33_load, i16 %kernel_data_V_7_29" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 62 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%kernel_data_V_7_34_load = load i16 %kernel_data_V_7_34" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 63 'load' 'kernel_data_V_7_34_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_34_load, i16 %kernel_data_V_7_30" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 64 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%kernel_data_V_7_35_load = load i16 %kernel_data_V_7_35" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 65 'load' 'kernel_data_V_7_35_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%store_ln201 = store i16 %kernel_data_V_7_35_load, i16 %kernel_data_V_7_31" [firmware/nnet_utils/nnet_conv_stream.h:201]   --->   Operation 66 'store' 'store_ln201' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_0_0, i16 %kernel_data_V_7_8" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 67 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_0_1, i16 %kernel_data_V_7_9" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 68 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_0_2, i16 %kernel_data_V_7_10" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 69 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %p_0_i, i16 %kernel_data_V_7_11" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 70 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_1_0, i16 %kernel_data_V_7_20" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 71 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_1_1, i16 %kernel_data_V_7_21" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 72 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_1_2, i16 %kernel_data_V_7_22" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 73 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %shift_buffer_V_1_3, i16 %kernel_data_V_7_23" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 74 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %p_read_4, i16 %kernel_data_V_7_32" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 75 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %p_read_3, i16 %kernel_data_V_7_33" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 76 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %p_read_2, i16 %kernel_data_V_7_34" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 77 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%store_ln214 = store i16 %p_read_1, i16 %kernel_data_V_7_35" [firmware/nnet_utils/nnet_conv_stream.h:214]   --->   Operation 78 'store' 'store_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 79 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 1
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ kernel_data_V_7_4]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_0]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_data_V_7_5]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_1]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_data_V_7_6]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_2]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_data_V_7_7]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_3]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_data_V_7_17]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_13]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_data_V_7_18]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_14]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_data_V_7_19]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_15]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_data_V_7_28]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_24]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_data_V_7_29]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_25]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_data_V_7_30]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_26]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_data_V_7_31]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_27]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_data_V_7_8]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_9]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_10]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_11]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_20]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_16]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ kernel_data_V_7_21]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_22]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_23]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_32]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_33]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_34]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_7_35]:  wired=1; compound=0; hidden=0; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_7_0_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_7_1_0]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_7_0_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_7_1_1]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_7_0_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_7_1_2]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_7_0_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_7_1_3]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=1; MemPort=[2]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specpipeline_ln0        (specpipeline) [ 00]
p_read_1                (read        ) [ 00]
p_read_2                (read        ) [ 00]
p_read_3                (read        ) [ 00]
p_read_4                (read        ) [ 00]
shift_buffer_V_1_0      (memshiftread) [ 00]
shift_buffer_V_0_0      (memshiftread) [ 00]
shift_buffer_V_1_1      (memshiftread) [ 00]
empty                   (memshiftread) [ 00]
shift_buffer_V_0_1      (memshiftread) [ 00]
empty_49                (memshiftread) [ 00]
shift_buffer_V_1_2      (memshiftread) [ 00]
empty_50                (memshiftread) [ 00]
shift_buffer_V_0_2      (memshiftread) [ 00]
empty_51                (memshiftread) [ 00]
shift_buffer_V_1_3      (memshiftread) [ 00]
empty_52                (memshiftread) [ 00]
p_0_i                   (memshiftread) [ 00]
empty_53                (memshiftread) [ 00]
kernel_data_V_7_4_load  (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_5_load  (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_6_load  (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_7_load  (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_17_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_18_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_19_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_28_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_29_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_30_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_31_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_8_load  (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_9_load  (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_10_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_11_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_20_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_21_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_22_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_23_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_32_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_33_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_34_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
kernel_data_V_7_35_load (load        ) [ 00]
store_ln201             (store       ) [ 00]
store_ln214             (store       ) [ 00]
store_ln214             (store       ) [ 00]
store_ln214             (store       ) [ 00]
store_ln214             (store       ) [ 00]
store_ln214             (store       ) [ 00]
store_ln214             (store       ) [ 00]
store_ln214             (store       ) [ 00]
store_ln214             (store       ) [ 00]
store_ln214             (store       ) [ 00]
store_ln214             (store       ) [ 00]
store_ln214             (store       ) [ 00]
store_ln214             (store       ) [ 00]
ret_ln0                 (ret         ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_read2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_read3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_data_V_7_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_7_0">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_0"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_7_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_7_1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_7_6">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_6"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_7_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_2"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_7_7">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_7_3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_7_17">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_17"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_7_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_13"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_7_18">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_18"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_7_14">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_14"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_7_19">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_19"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_7_15">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_7_28">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_28"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_7_24">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_24"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_7_29">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_29"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_7_25">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_25"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_7_30">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_30"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_7_26">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_26"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_7_31">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_31"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_7_27">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_27"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_7_8">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_8"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_7_9">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_9"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_7_10">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_10"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="kernel_data_V_7_11">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_11"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="kernel_data_V_7_20">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_20"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="kernel_data_V_7_16">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="kernel_data_V_7_21">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_21"/></StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="kernel_data_V_7_22">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_22"/></StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="kernel_data_V_7_23">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_23"/></StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="kernel_data_V_7_32">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="kernel_data_V_7_33">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_33"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="kernel_data_V_7_34">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_34"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="kernel_data_V_7_35">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_7_35"/></StgValue>
</bind>
</comp>

<comp id="78" class="1000" name="line_buffer_Array_7_0_0">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="80" class="1000" name="line_buffer_Array_7_1_0">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="82" class="1000" name="line_buffer_Array_7_0_1">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="84" class="1000" name="line_buffer_Array_7_1_1">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="86" class="1000" name="line_buffer_Array_7_0_2">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="88" class="1000" name="line_buffer_Array_7_1_2">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="90" class="1000" name="line_buffer_Array_7_0_3">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_0_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="92" class="1000" name="line_buffer_Array_7_1_3">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_7_1_3"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_MemShiftRead.[31 x i16]P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1004" name="p_read_1_read_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="16" slack="0"/>
<pin id="130" dir="0" index="1" bw="16" slack="0"/>
<pin id="131" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_1/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="p_read_2_read_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="16" slack="0"/>
<pin id="137" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_2/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_read_3_read_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="0" index="1" bw="16" slack="0"/>
<pin id="143" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_3/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="p_read_4_read_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="16" slack="0"/>
<pin id="148" dir="0" index="1" bw="16" slack="0"/>
<pin id="149" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_4/1 "/>
</bind>
</comp>

<comp id="152" class="1004" name="shift_buffer_V_1_0_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="0"/>
<pin id="154" dir="0" index="1" bw="16" slack="0"/>
<pin id="155" dir="0" index="2" bw="16" slack="0"/>
<pin id="156" dir="0" index="3" bw="1" slack="0"/>
<pin id="157" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="shift_buffer_V_1_0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="shift_buffer_V_0_0_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="0" index="2" bw="16" slack="0"/>
<pin id="166" dir="0" index="3" bw="1" slack="0"/>
<pin id="167" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="shift_buffer_V_0_0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="shift_buffer_V_1_1_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="16" slack="0"/>
<pin id="174" dir="0" index="1" bw="16" slack="0"/>
<pin id="175" dir="0" index="2" bw="1" slack="0"/>
<pin id="176" dir="0" index="3" bw="1" slack="0"/>
<pin id="177" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="shift_buffer_V_1_1/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="empty_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="16" slack="0"/>
<pin id="184" dir="0" index="1" bw="16" slack="0"/>
<pin id="185" dir="0" index="2" bw="16" slack="0"/>
<pin id="186" dir="0" index="3" bw="1" slack="0"/>
<pin id="187" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="shift_buffer_V_0_1_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="16" slack="0"/>
<pin id="194" dir="0" index="1" bw="16" slack="0"/>
<pin id="195" dir="0" index="2" bw="1" slack="0"/>
<pin id="196" dir="0" index="3" bw="1" slack="0"/>
<pin id="197" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="shift_buffer_V_0_1/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="empty_49_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="16" slack="0"/>
<pin id="204" dir="0" index="1" bw="16" slack="0"/>
<pin id="205" dir="0" index="2" bw="16" slack="0"/>
<pin id="206" dir="0" index="3" bw="1" slack="0"/>
<pin id="207" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="empty_49/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="shift_buffer_V_1_2_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="16" slack="0"/>
<pin id="214" dir="0" index="1" bw="16" slack="0"/>
<pin id="215" dir="0" index="2" bw="1" slack="0"/>
<pin id="216" dir="0" index="3" bw="1" slack="0"/>
<pin id="217" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="shift_buffer_V_1_2/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="empty_50_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="16" slack="0"/>
<pin id="224" dir="0" index="1" bw="16" slack="0"/>
<pin id="225" dir="0" index="2" bw="16" slack="0"/>
<pin id="226" dir="0" index="3" bw="1" slack="0"/>
<pin id="227" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="empty_50/1 "/>
</bind>
</comp>

<comp id="232" class="1004" name="shift_buffer_V_0_2_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="0" index="1" bw="16" slack="0"/>
<pin id="235" dir="0" index="2" bw="1" slack="0"/>
<pin id="236" dir="0" index="3" bw="1" slack="0"/>
<pin id="237" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="shift_buffer_V_0_2/1 "/>
</bind>
</comp>

<comp id="242" class="1004" name="empty_51_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="16" slack="0"/>
<pin id="244" dir="0" index="1" bw="16" slack="0"/>
<pin id="245" dir="0" index="2" bw="16" slack="0"/>
<pin id="246" dir="0" index="3" bw="1" slack="0"/>
<pin id="247" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="empty_51/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="shift_buffer_V_1_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="16" slack="0"/>
<pin id="255" dir="0" index="2" bw="1" slack="0"/>
<pin id="256" dir="0" index="3" bw="1" slack="0"/>
<pin id="257" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="shift_buffer_V_1_3/1 "/>
</bind>
</comp>

<comp id="262" class="1004" name="empty_52_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="16" slack="0"/>
<pin id="264" dir="0" index="1" bw="16" slack="0"/>
<pin id="265" dir="0" index="2" bw="16" slack="0"/>
<pin id="266" dir="0" index="3" bw="1" slack="0"/>
<pin id="267" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="empty_52/1 "/>
</bind>
</comp>

<comp id="272" class="1004" name="p_0_i_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="16" slack="0"/>
<pin id="275" dir="0" index="2" bw="1" slack="0"/>
<pin id="276" dir="0" index="3" bw="1" slack="0"/>
<pin id="277" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="p_0_i/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="empty_53_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="16" slack="0"/>
<pin id="284" dir="0" index="1" bw="16" slack="0"/>
<pin id="285" dir="0" index="2" bw="16" slack="0"/>
<pin id="286" dir="0" index="3" bw="1" slack="0"/>
<pin id="287" dir="1" index="4" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="memshiftread(1195) " fcode="memshiftread"/>
<opset="empty_53/1 "/>
</bind>
</comp>

<comp id="292" class="1004" name="kernel_data_V_7_4_load_load_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="16" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_4_load/1 "/>
</bind>
</comp>

<comp id="296" class="1004" name="store_ln201_store_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="16" slack="0"/>
<pin id="298" dir="0" index="1" bw="16" slack="0"/>
<pin id="299" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="302" class="1004" name="kernel_data_V_7_5_load_load_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="16" slack="0"/>
<pin id="304" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_5_load/1 "/>
</bind>
</comp>

<comp id="306" class="1004" name="store_ln201_store_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="16" slack="0"/>
<pin id="308" dir="0" index="1" bw="16" slack="0"/>
<pin id="309" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="312" class="1004" name="kernel_data_V_7_6_load_load_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="16" slack="0"/>
<pin id="314" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_6_load/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="store_ln201_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="322" class="1004" name="kernel_data_V_7_7_load_load_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="16" slack="0"/>
<pin id="324" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_7_load/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="store_ln201_store_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="0"/>
<pin id="328" dir="0" index="1" bw="16" slack="0"/>
<pin id="329" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="332" class="1004" name="kernel_data_V_7_17_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="16" slack="0"/>
<pin id="334" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_17_load/1 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln201_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="0"/>
<pin id="338" dir="0" index="1" bw="16" slack="0"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="342" class="1004" name="kernel_data_V_7_18_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_18_load/1 "/>
</bind>
</comp>

<comp id="346" class="1004" name="store_ln201_store_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="0"/>
<pin id="348" dir="0" index="1" bw="16" slack="0"/>
<pin id="349" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="352" class="1004" name="kernel_data_V_7_19_load_load_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="16" slack="0"/>
<pin id="354" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_19_load/1 "/>
</bind>
</comp>

<comp id="356" class="1004" name="store_ln201_store_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="16" slack="0"/>
<pin id="359" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="362" class="1004" name="kernel_data_V_7_28_load_load_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="16" slack="0"/>
<pin id="364" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_28_load/1 "/>
</bind>
</comp>

<comp id="366" class="1004" name="store_ln201_store_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="16" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="0"/>
<pin id="369" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="372" class="1004" name="kernel_data_V_7_29_load_load_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="16" slack="0"/>
<pin id="374" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_29_load/1 "/>
</bind>
</comp>

<comp id="376" class="1004" name="store_ln201_store_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="16" slack="0"/>
<pin id="378" dir="0" index="1" bw="16" slack="0"/>
<pin id="379" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="382" class="1004" name="kernel_data_V_7_30_load_load_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_30_load/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="store_ln201_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="16" slack="0"/>
<pin id="388" dir="0" index="1" bw="16" slack="0"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="392" class="1004" name="kernel_data_V_7_31_load_load_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="16" slack="0"/>
<pin id="394" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_31_load/1 "/>
</bind>
</comp>

<comp id="396" class="1004" name="store_ln201_store_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="16" slack="0"/>
<pin id="398" dir="0" index="1" bw="16" slack="0"/>
<pin id="399" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="kernel_data_V_7_8_load_load_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_8_load/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="store_ln201_store_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="16" slack="0"/>
<pin id="408" dir="0" index="1" bw="16" slack="0"/>
<pin id="409" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="kernel_data_V_7_9_load_load_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="16" slack="0"/>
<pin id="414" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_9_load/1 "/>
</bind>
</comp>

<comp id="416" class="1004" name="store_ln201_store_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="16" slack="0"/>
<pin id="418" dir="0" index="1" bw="16" slack="0"/>
<pin id="419" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="422" class="1004" name="kernel_data_V_7_10_load_load_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="16" slack="0"/>
<pin id="424" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_10_load/1 "/>
</bind>
</comp>

<comp id="426" class="1004" name="store_ln201_store_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="16" slack="0"/>
<pin id="428" dir="0" index="1" bw="16" slack="0"/>
<pin id="429" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="432" class="1004" name="kernel_data_V_7_11_load_load_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="16" slack="0"/>
<pin id="434" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_11_load/1 "/>
</bind>
</comp>

<comp id="436" class="1004" name="store_ln201_store_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="16" slack="0"/>
<pin id="438" dir="0" index="1" bw="16" slack="0"/>
<pin id="439" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="442" class="1004" name="kernel_data_V_7_20_load_load_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_20_load/1 "/>
</bind>
</comp>

<comp id="446" class="1004" name="store_ln201_store_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="16" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="0"/>
<pin id="449" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="452" class="1004" name="kernel_data_V_7_21_load_load_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="16" slack="0"/>
<pin id="454" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_21_load/1 "/>
</bind>
</comp>

<comp id="456" class="1004" name="store_ln201_store_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="0" index="1" bw="16" slack="0"/>
<pin id="459" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="462" class="1004" name="kernel_data_V_7_22_load_load_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="0"/>
<pin id="464" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_22_load/1 "/>
</bind>
</comp>

<comp id="466" class="1004" name="store_ln201_store_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="0"/>
<pin id="468" dir="0" index="1" bw="16" slack="0"/>
<pin id="469" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="472" class="1004" name="kernel_data_V_7_23_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="16" slack="0"/>
<pin id="474" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_23_load/1 "/>
</bind>
</comp>

<comp id="476" class="1004" name="store_ln201_store_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="16" slack="0"/>
<pin id="478" dir="0" index="1" bw="16" slack="0"/>
<pin id="479" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="482" class="1004" name="kernel_data_V_7_32_load_load_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="0"/>
<pin id="484" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_32_load/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="store_ln201_store_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="16" slack="0"/>
<pin id="488" dir="0" index="1" bw="16" slack="0"/>
<pin id="489" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="kernel_data_V_7_33_load_load_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="16" slack="0"/>
<pin id="494" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_33_load/1 "/>
</bind>
</comp>

<comp id="496" class="1004" name="store_ln201_store_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="16" slack="0"/>
<pin id="498" dir="0" index="1" bw="16" slack="0"/>
<pin id="499" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="502" class="1004" name="kernel_data_V_7_34_load_load_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="16" slack="0"/>
<pin id="504" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_34_load/1 "/>
</bind>
</comp>

<comp id="506" class="1004" name="store_ln201_store_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="16" slack="0"/>
<pin id="508" dir="0" index="1" bw="16" slack="0"/>
<pin id="509" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="kernel_data_V_7_35_load_load_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="16" slack="0"/>
<pin id="514" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kernel_data_V_7_35_load/1 "/>
</bind>
</comp>

<comp id="516" class="1004" name="store_ln201_store_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="16" slack="0"/>
<pin id="518" dir="0" index="1" bw="16" slack="0"/>
<pin id="519" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln201/1 "/>
</bind>
</comp>

<comp id="522" class="1004" name="store_ln214_store_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="16" slack="0"/>
<pin id="524" dir="0" index="1" bw="16" slack="0"/>
<pin id="525" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="store_ln214_store_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="16" slack="0"/>
<pin id="530" dir="0" index="1" bw="16" slack="0"/>
<pin id="531" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="534" class="1004" name="store_ln214_store_fu_534">
<pin_list>
<pin id="535" dir="0" index="0" bw="16" slack="0"/>
<pin id="536" dir="0" index="1" bw="16" slack="0"/>
<pin id="537" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="540" class="1004" name="store_ln214_store_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="16" slack="0"/>
<pin id="542" dir="0" index="1" bw="16" slack="0"/>
<pin id="543" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="546" class="1004" name="store_ln214_store_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="16" slack="0"/>
<pin id="548" dir="0" index="1" bw="16" slack="0"/>
<pin id="549" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="552" class="1004" name="store_ln214_store_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="16" slack="0"/>
<pin id="554" dir="0" index="1" bw="16" slack="0"/>
<pin id="555" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="558" class="1004" name="store_ln214_store_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="16" slack="0"/>
<pin id="560" dir="0" index="1" bw="16" slack="0"/>
<pin id="561" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln214_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="16" slack="0"/>
<pin id="566" dir="0" index="1" bw="16" slack="0"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="570" class="1004" name="store_ln214_store_fu_570">
<pin_list>
<pin id="571" dir="0" index="0" bw="16" slack="0"/>
<pin id="572" dir="0" index="1" bw="16" slack="0"/>
<pin id="573" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="576" class="1004" name="store_ln214_store_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="16" slack="0"/>
<pin id="578" dir="0" index="1" bw="16" slack="0"/>
<pin id="579" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="582" class="1004" name="store_ln214_store_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="16" slack="0"/>
<pin id="584" dir="0" index="1" bw="16" slack="0"/>
<pin id="585" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

<comp id="588" class="1004" name="store_ln214_store_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="16" slack="0"/>
<pin id="590" dir="0" index="1" bw="16" slack="0"/>
<pin id="591" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="132"><net_src comp="102" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="6" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="138"><net_src comp="102" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="144"><net_src comp="102" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="150"><net_src comp="102" pin="0"/><net_sink comp="146" pin=0"/></net>

<net id="151"><net_src comp="0" pin="0"/><net_sink comp="146" pin=1"/></net>

<net id="158"><net_src comp="104" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="159"><net_src comp="106" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="160"><net_src comp="146" pin="2"/><net_sink comp="152" pin=2"/></net>

<net id="161"><net_src comp="108" pin="0"/><net_sink comp="152" pin=3"/></net>

<net id="168"><net_src comp="104" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="169"><net_src comp="110" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="170"><net_src comp="152" pin="4"/><net_sink comp="162" pin=2"/></net>

<net id="171"><net_src comp="108" pin="0"/><net_sink comp="162" pin=3"/></net>

<net id="178"><net_src comp="104" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="179"><net_src comp="112" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="180"><net_src comp="114" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="181"><net_src comp="116" pin="0"/><net_sink comp="172" pin=3"/></net>

<net id="188"><net_src comp="104" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="189"><net_src comp="112" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="190"><net_src comp="140" pin="2"/><net_sink comp="182" pin=2"/></net>

<net id="191"><net_src comp="108" pin="0"/><net_sink comp="182" pin=3"/></net>

<net id="198"><net_src comp="104" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="118" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="200"><net_src comp="114" pin="0"/><net_sink comp="192" pin=2"/></net>

<net id="201"><net_src comp="116" pin="0"/><net_sink comp="192" pin=3"/></net>

<net id="208"><net_src comp="104" pin="0"/><net_sink comp="202" pin=0"/></net>

<net id="209"><net_src comp="118" pin="0"/><net_sink comp="202" pin=1"/></net>

<net id="210"><net_src comp="172" pin="4"/><net_sink comp="202" pin=2"/></net>

<net id="211"><net_src comp="108" pin="0"/><net_sink comp="202" pin=3"/></net>

<net id="218"><net_src comp="104" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="120" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="220"><net_src comp="114" pin="0"/><net_sink comp="212" pin=2"/></net>

<net id="221"><net_src comp="116" pin="0"/><net_sink comp="212" pin=3"/></net>

<net id="228"><net_src comp="104" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="229"><net_src comp="120" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="230"><net_src comp="134" pin="2"/><net_sink comp="222" pin=2"/></net>

<net id="231"><net_src comp="108" pin="0"/><net_sink comp="222" pin=3"/></net>

<net id="238"><net_src comp="104" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="122" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="240"><net_src comp="114" pin="0"/><net_sink comp="232" pin=2"/></net>

<net id="241"><net_src comp="116" pin="0"/><net_sink comp="232" pin=3"/></net>

<net id="248"><net_src comp="104" pin="0"/><net_sink comp="242" pin=0"/></net>

<net id="249"><net_src comp="122" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="250"><net_src comp="212" pin="4"/><net_sink comp="242" pin=2"/></net>

<net id="251"><net_src comp="108" pin="0"/><net_sink comp="242" pin=3"/></net>

<net id="258"><net_src comp="104" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="124" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="114" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="116" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="268"><net_src comp="104" pin="0"/><net_sink comp="262" pin=0"/></net>

<net id="269"><net_src comp="124" pin="0"/><net_sink comp="262" pin=1"/></net>

<net id="270"><net_src comp="128" pin="2"/><net_sink comp="262" pin=2"/></net>

<net id="271"><net_src comp="108" pin="0"/><net_sink comp="262" pin=3"/></net>

<net id="278"><net_src comp="104" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="279"><net_src comp="126" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="280"><net_src comp="114" pin="0"/><net_sink comp="272" pin=2"/></net>

<net id="281"><net_src comp="116" pin="0"/><net_sink comp="272" pin=3"/></net>

<net id="288"><net_src comp="104" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="289"><net_src comp="126" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="290"><net_src comp="252" pin="4"/><net_sink comp="282" pin=2"/></net>

<net id="291"><net_src comp="108" pin="0"/><net_sink comp="282" pin=3"/></net>

<net id="295"><net_src comp="8" pin="0"/><net_sink comp="292" pin=0"/></net>

<net id="300"><net_src comp="292" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="301"><net_src comp="10" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="305"><net_src comp="12" pin="0"/><net_sink comp="302" pin=0"/></net>

<net id="310"><net_src comp="302" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="14" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="315"><net_src comp="16" pin="0"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="18" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="325"><net_src comp="20" pin="0"/><net_sink comp="322" pin=0"/></net>

<net id="330"><net_src comp="322" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="331"><net_src comp="22" pin="0"/><net_sink comp="326" pin=1"/></net>

<net id="335"><net_src comp="24" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="340"><net_src comp="332" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="26" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="28" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="342" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="30" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="355"><net_src comp="32" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="360"><net_src comp="352" pin="1"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="34" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="365"><net_src comp="36" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="370"><net_src comp="362" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="371"><net_src comp="38" pin="0"/><net_sink comp="366" pin=1"/></net>

<net id="375"><net_src comp="40" pin="0"/><net_sink comp="372" pin=0"/></net>

<net id="380"><net_src comp="372" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="42" pin="0"/><net_sink comp="376" pin=1"/></net>

<net id="385"><net_src comp="44" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="390"><net_src comp="382" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="391"><net_src comp="46" pin="0"/><net_sink comp="386" pin=1"/></net>

<net id="395"><net_src comp="48" pin="0"/><net_sink comp="392" pin=0"/></net>

<net id="400"><net_src comp="392" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="50" pin="0"/><net_sink comp="396" pin=1"/></net>

<net id="405"><net_src comp="52" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="402" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="8" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="415"><net_src comp="54" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="420"><net_src comp="412" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="421"><net_src comp="12" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="422" pin=0"/></net>

<net id="430"><net_src comp="422" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="431"><net_src comp="16" pin="0"/><net_sink comp="426" pin=1"/></net>

<net id="435"><net_src comp="58" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="440"><net_src comp="432" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="20" pin="0"/><net_sink comp="436" pin=1"/></net>

<net id="445"><net_src comp="60" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="442" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="62" pin="0"/><net_sink comp="446" pin=1"/></net>

<net id="455"><net_src comp="64" pin="0"/><net_sink comp="452" pin=0"/></net>

<net id="460"><net_src comp="452" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="24" pin="0"/><net_sink comp="456" pin=1"/></net>

<net id="465"><net_src comp="66" pin="0"/><net_sink comp="462" pin=0"/></net>

<net id="470"><net_src comp="462" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="471"><net_src comp="28" pin="0"/><net_sink comp="466" pin=1"/></net>

<net id="475"><net_src comp="68" pin="0"/><net_sink comp="472" pin=0"/></net>

<net id="480"><net_src comp="472" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="32" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="485"><net_src comp="70" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="36" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="72" pin="0"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="40" pin="0"/><net_sink comp="496" pin=1"/></net>

<net id="505"><net_src comp="74" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="510"><net_src comp="502" pin="1"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="44" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="515"><net_src comp="76" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="520"><net_src comp="512" pin="1"/><net_sink comp="516" pin=0"/></net>

<net id="521"><net_src comp="48" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="526"><net_src comp="162" pin="4"/><net_sink comp="522" pin=0"/></net>

<net id="527"><net_src comp="52" pin="0"/><net_sink comp="522" pin=1"/></net>

<net id="532"><net_src comp="192" pin="4"/><net_sink comp="528" pin=0"/></net>

<net id="533"><net_src comp="54" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="538"><net_src comp="232" pin="4"/><net_sink comp="534" pin=0"/></net>

<net id="539"><net_src comp="56" pin="0"/><net_sink comp="534" pin=1"/></net>

<net id="544"><net_src comp="272" pin="4"/><net_sink comp="540" pin=0"/></net>

<net id="545"><net_src comp="58" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="550"><net_src comp="152" pin="4"/><net_sink comp="546" pin=0"/></net>

<net id="551"><net_src comp="60" pin="0"/><net_sink comp="546" pin=1"/></net>

<net id="556"><net_src comp="172" pin="4"/><net_sink comp="552" pin=0"/></net>

<net id="557"><net_src comp="64" pin="0"/><net_sink comp="552" pin=1"/></net>

<net id="562"><net_src comp="212" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="563"><net_src comp="66" pin="0"/><net_sink comp="558" pin=1"/></net>

<net id="568"><net_src comp="252" pin="4"/><net_sink comp="564" pin=0"/></net>

<net id="569"><net_src comp="68" pin="0"/><net_sink comp="564" pin=1"/></net>

<net id="574"><net_src comp="146" pin="2"/><net_sink comp="570" pin=0"/></net>

<net id="575"><net_src comp="70" pin="0"/><net_sink comp="570" pin=1"/></net>

<net id="580"><net_src comp="140" pin="2"/><net_sink comp="576" pin=0"/></net>

<net id="581"><net_src comp="72" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="134" pin="2"/><net_sink comp="582" pin=0"/></net>

<net id="587"><net_src comp="74" pin="0"/><net_sink comp="582" pin=1"/></net>

<net id="592"><net_src comp="128" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="593"><net_src comp="76" pin="0"/><net_sink comp="588" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: kernel_data_V_7_4 | {1 }
	Port: kernel_data_V_7_0 | {1 }
	Port: kernel_data_V_7_5 | {1 }
	Port: kernel_data_V_7_1 | {1 }
	Port: kernel_data_V_7_6 | {1 }
	Port: kernel_data_V_7_2 | {1 }
	Port: kernel_data_V_7_7 | {1 }
	Port: kernel_data_V_7_3 | {1 }
	Port: kernel_data_V_7_17 | {1 }
	Port: kernel_data_V_7_13 | {1 }
	Port: kernel_data_V_7_18 | {1 }
	Port: kernel_data_V_7_14 | {1 }
	Port: kernel_data_V_7_19 | {1 }
	Port: kernel_data_V_7_15 | {1 }
	Port: kernel_data_V_7_28 | {1 }
	Port: kernel_data_V_7_24 | {1 }
	Port: kernel_data_V_7_29 | {1 }
	Port: kernel_data_V_7_25 | {1 }
	Port: kernel_data_V_7_30 | {1 }
	Port: kernel_data_V_7_26 | {1 }
	Port: kernel_data_V_7_31 | {1 }
	Port: kernel_data_V_7_27 | {1 }
	Port: kernel_data_V_7_8 | {1 }
	Port: kernel_data_V_7_9 | {1 }
	Port: kernel_data_V_7_10 | {1 }
	Port: kernel_data_V_7_11 | {1 }
	Port: kernel_data_V_7_20 | {1 }
	Port: kernel_data_V_7_16 | {1 }
	Port: kernel_data_V_7_21 | {1 }
	Port: kernel_data_V_7_22 | {1 }
	Port: kernel_data_V_7_23 | {1 }
	Port: kernel_data_V_7_32 | {1 }
	Port: kernel_data_V_7_33 | {1 }
	Port: kernel_data_V_7_34 | {1 }
	Port: kernel_data_V_7_35 | {1 }
	Port: line_buffer_Array_7_0_0 | {1 }
	Port: line_buffer_Array_7_1_0 | {1 }
	Port: line_buffer_Array_7_0_1 | {1 }
	Port: line_buffer_Array_7_1_1 | {1 }
	Port: line_buffer_Array_7_0_2 | {1 }
	Port: line_buffer_Array_7_1_2 | {1 }
	Port: line_buffer_Array_7_0_3 | {1 }
	Port: line_buffer_Array_7_1_3 | {1 }
 - Input state : 
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : p_read | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : p_read1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : p_read2 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : p_read3 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_4 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_5 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_6 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_7 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_17 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_18 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_19 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_28 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_29 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_30 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_31 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_8 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_9 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_10 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_11 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_20 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_21 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_22 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_23 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_32 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_33 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_34 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : kernel_data_V_7_35 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : line_buffer_Array_7_0_0 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : line_buffer_Array_7_1_0 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : line_buffer_Array_7_0_1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : line_buffer_Array_7_1_1 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : line_buffer_Array_7_0_2 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : line_buffer_Array_7_1_2 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : line_buffer_Array_7_0_3 | {1 }
	Port: shift_line_buffer<array<ap_fixed<16, 6, 5, 3, 0>, 4u>, config7> : line_buffer_Array_7_1_3 | {1 }
  - Chain level:
	State 1
		shift_buffer_V_0_0 : 1
		empty_49 : 1
		empty_51 : 1
		empty_53 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln201 : 1
		store_ln214 : 2
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1
		store_ln214 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|
| Operation|      Functional Unit      |
|----------|---------------------------|
|          |    p_read_1_read_fu_128   |
|   read   |    p_read_2_read_fu_134   |
|          |    p_read_3_read_fu_140   |
|          |    p_read_4_read_fu_146   |
|----------|---------------------------|
|          | shift_buffer_V_1_0_fu_152 |
|          | shift_buffer_V_0_0_fu_162 |
|          | shift_buffer_V_1_1_fu_172 |
|          |        empty_fu_182       |
|          | shift_buffer_V_0_1_fu_192 |
|          |      empty_49_fu_202      |
|memshiftread| shift_buffer_V_1_2_fu_212 |
|          |      empty_50_fu_222      |
|          | shift_buffer_V_0_2_fu_232 |
|          |      empty_51_fu_242      |
|          | shift_buffer_V_1_3_fu_252 |
|          |      empty_52_fu_262      |
|          |        p_0_i_fu_272       |
|          |      empty_53_fu_282      |
|----------|---------------------------|
|   Total  |                           |
|----------|---------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
