# do Lab6.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Problem1BDF
# 
# Top level modules:
# 	Problem1BDF
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Problem1BDF_vlg_sample_tst
# -- Compiling module Problem1BDF_vlg_check_tst
# ** Warning: Lab6.vt(324): (vlog-2576) [BSOB] - Bit-select into 'first_four_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(324): (vlog-2576) [BSOB] - Bit-select into 'first_four_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(324): (vlog-2576) [BSOB] - Bit-select into 'first_four_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(325): (vlog-2576) [BSOB] - Bit-select into 'first_four_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(325): (vlog-2576) [BSOB] - Bit-select into 'last_first_four_exp' is out of bounds.
# 
# ** Warning: Lab6.vt(334): (vlog-2576) [BSOB] - Bit-select into 'last_first_four_exp' is out of bounds.
# 
# ** Warning: Lab6.vt(334): (vlog-2576) [BSOB] - Bit-select into 'first_four_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(415): (vlog-2576) [BSOB] - Bit-select into 'second_four_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(415): (vlog-2576) [BSOB] - Bit-select into 'second_four_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(415): (vlog-2576) [BSOB] - Bit-select into 'second_four_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(416): (vlog-2576) [BSOB] - Bit-select into 'second_four_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(416): (vlog-2576) [BSOB] - Bit-select into 'last_second_four_exp' is out of bounds.
# 
# ** Warning: Lab6.vt(425): (vlog-2576) [BSOB] - Bit-select into 'last_second_four_exp' is out of bounds.
# 
# ** Warning: Lab6.vt(425): (vlog-2576) [BSOB] - Bit-select into 'second_four_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(506): (vlog-2576) [BSOB] - Bit-select into 'sign_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(506): (vlog-2576) [BSOB] - Bit-select into 'sign_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(506): (vlog-2576) [BSOB] - Bit-select into 'sign_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(507): (vlog-2576) [BSOB] - Bit-select into 'sign_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(507): (vlog-2576) [BSOB] - Bit-select into 'last_sign_exp' is out of bounds.
# 
# ** Warning: Lab6.vt(516): (vlog-2576) [BSOB] - Bit-select into 'last_sign_exp' is out of bounds.
# 
# ** Warning: Lab6.vt(516): (vlog-2576) [BSOB] - Bit-select into 'sign_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(597): (vlog-2576) [BSOB] - Bit-select into 'std_in_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(597): (vlog-2576) [BSOB] - Bit-select into 'std_in_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(597): (vlog-2576) [BSOB] - Bit-select into 'std_in_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(598): (vlog-2576) [BSOB] - Bit-select into 'std_in_expected_prev' is out of bounds.
# 
# ** Warning: Lab6.vt(598): (vlog-2576) [BSOB] - Bit-select into 'last_std_in_exp' is out of bounds.
# 
# ** Warning: Lab6.vt(607): (vlog-2576) [BSOB] - Bit-select into 'last_std_in_exp' is out of bounds.
# 
# ** Warning: Lab6.vt(607): (vlog-2576) [BSOB] - Bit-select into 'std_in_expected_prev' is out of bounds.
# 
# -- Compiling module Problem1BDF_vlg_vec_tst
# 
# Top level modules:
# 	Problem1BDF_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.Problem1BDF_vlg_vec_tst 
# Loading work.Problem1BDF_vlg_vec_tst
# Loading work.Problem1BDF
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clk_delay_ctrl
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading work.Problem1BDF_vlg_sample_tst
# Loading work.Problem1BDF_vlg_check_tst
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Simulation passed !
# ** Note: $finish    : Lab6.vt(699)
#    Time: 200 ns  Iteration: 0  Instance: /Problem1BDF_vlg_vec_tst/tb_out
