// Seed: 2721119145
module module_0;
  logic [7:0] id_1;
  assign id_1[-1] = ~id_1 ? 1'b0 : "";
  logic [1 : 1 'b0] id_2;
  ;
endmodule
module module_1 #(
    parameter id_7 = 32'd57
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  output uwire id_1;
  supply0 id_5;
  assign id_5 = {-1{id_2}} - -1;
  module_0 modCall_1 ();
  logic [-1 : -1] id_6;
  assign id_1 = 1;
  assign id_3 = id_6;
  wire _id_7;
  assign id_6[{1, ~id_7}] = id_6[1'b0];
  assign id_1 = -1 ? id_5 : -1;
endmodule
