// Seed: 3516944463
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input wor id_2,
    output uwire id_3,
    input wor id_4,
    output wor id_5,
    input supply1 id_6,
    input tri1 id_7,
    output tri0 id_8,
    input supply0 id_9
);
  integer id_11;
  logic   id_12;
endmodule
module module_1 #(
    parameter id_3 = 32'd35
) (
    output wor  id_0,
    input  tri  id_1,
    output tri1 id_2,
    input  tri  _id_3
);
  wire [id_3  ||  1 : -1] id_5;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_1,
      id_2,
      id_1,
      id_0,
      id_1,
      id_1,
      id_2,
      id_1
  );
  assign id_2 = 1;
endmodule
