D:\GitHub\FPGA_ADC_WIFI\SPARTAN6_PROJ_ISE\Top_Design.ngc 1619382675
ipcore_dir/RAM_Block.ngc 1619365444
OK
