\hypertarget{thunderx2_8hh_source}{}\doxysection{thunderx2.\+hh}
\label{thunderx2_8hh_source}\index{thunderx2.hh@{thunderx2.hh}}

\begin{DoxyCode}{0}
\DoxyCodeLine{00001 \textcolor{preprocessor}{\#include <cstdint>}}
\DoxyCodeLine{00002 \textcolor{keyword}{namespace }optkit::arm::thunderx2\{}
\DoxyCodeLine{00003     \textcolor{keyword}{enum} thunderx2 : uint64\_t \{}
\DoxyCodeLine{00004         SW\_INCR = 0x00, \textcolor{comment}{// Instruction architecturally executed (condition check pass) software increment}}
\DoxyCodeLine{00005         L1I\_CACHE\_REFILL = 0x01, \textcolor{comment}{// Level 1 instruction cache refill}}
\DoxyCodeLine{00006         L1I\_TLB\_REFILL = 0x02, \textcolor{comment}{// Level 1 instruction TLB refill}}
\DoxyCodeLine{00007         L1D\_CACHE\_REFILL = 0x03, \textcolor{comment}{// Level 1 data cache refill}}
\DoxyCodeLine{00008         L1D\_CACHE = 0x04, \textcolor{comment}{// Level 1 data cache access}}
\DoxyCodeLine{00009         L1D\_TLB\_REFILL = 0x05, \textcolor{comment}{// Level 1 data TLB refill}}
\DoxyCodeLine{00010         LD\_RETIRED = 0x06, \textcolor{comment}{// Instruction architecturally executed (condition check pass) -\/ Load}}
\DoxyCodeLine{00011         ST\_RETIRED = 0x07, \textcolor{comment}{// Instruction architecturally executed (condition check pass) -\/ Store}}
\DoxyCodeLine{00012         INST\_RETIRED = 0x08, \textcolor{comment}{// Instruction architecturally executed}}
\DoxyCodeLine{00013         EXC\_TAKEN = 0x09, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00014         EXC\_RETURN = 0x0A, \textcolor{comment}{// Instruction architecturally executed (condition check pass) -\/ Exception return}}
\DoxyCodeLine{00015         CID\_WRITE\_RETIRED = 0x0B, \textcolor{comment}{// Instruction architecturally executed (condition check pass) -\/ Write to CONTEXTIDR}}
\DoxyCodeLine{00016         BR\_IMMED\_RETIRED = 0x0D, \textcolor{comment}{// Instruction architecturally executed}}
\DoxyCodeLine{00017         BR\_RETURN\_RETIRED = 0x0E, \textcolor{comment}{// Instruction architecturally executed (condition check pass) -\/ procedure return}}
\DoxyCodeLine{00018         UNALIGNED\_LDST\_RETIRED = 0x0F, \textcolor{comment}{// Instruction architecturally executed (condition check pass)}}
\DoxyCodeLine{00019         BR\_MIS\_PRED = 0x10, \textcolor{comment}{// Mispredicted or not predicted branch speculatively executed}}
\DoxyCodeLine{00020         CPU\_CYCLES = 0x11, \textcolor{comment}{// Cycles}}
\DoxyCodeLine{00021         BR\_PRED = 0x12, \textcolor{comment}{// Predictable branch speculatively executed}}
\DoxyCodeLine{00022         MEM\_ACCESS = 0x13, \textcolor{comment}{// Data memory access}}
\DoxyCodeLine{00023         L1I\_CACHE = 0x14, \textcolor{comment}{// Level 1 instruction cache access}}
\DoxyCodeLine{00024         L1D\_CACHE\_WB = 0x15, \textcolor{comment}{// Level 1 data cache write-\/back}}
\DoxyCodeLine{00025         L2D\_CACHE = 0x16, \textcolor{comment}{// Level 2 data cache access}}
\DoxyCodeLine{00026         L2D\_CACHE\_REFILL = 0x17, \textcolor{comment}{// Level 2 data cache refill}}
\DoxyCodeLine{00027         L2D\_CACHE\_WB = 0x18, \textcolor{comment}{// Level 2 data cache write-\/back}}
\DoxyCodeLine{00028         BUS\_ACCESS = 0x19, \textcolor{comment}{// Bus access}}
\DoxyCodeLine{00029         INST\_SPEC = 0x1B, \textcolor{comment}{// Instruction speculatively executed}}
\DoxyCodeLine{00030         TTBR\_WRITE\_RETIRED = 0x1C, \textcolor{comment}{// Instruction architecturally executed (condition check pass)  Write to translation table base}}
\DoxyCodeLine{00031         CHAIN = 0x1E, \textcolor{comment}{// For odd-\/numbered counters}}
\DoxyCodeLine{00032         L1D\_CACHE\_ALLOCATE = 0x1F, \textcolor{comment}{// Level 1 data cache allocation without refill}}
\DoxyCodeLine{00033         L2D\_CACHE\_ALLOCATE = 0x20, \textcolor{comment}{// Level 2 data/unified cache allocation without refill}}
\DoxyCodeLine{00034         BR\_RETIRED = 0x21, \textcolor{comment}{// Counts all branches on the architecturally executed path that would incur cost if mispredicted}}
\DoxyCodeLine{00035         BR\_MIS\_PRED\_RETIRED = 0x22, \textcolor{comment}{// Instructions executed}}
\DoxyCodeLine{00036         STALL\_FRONTEND = 0x23, \textcolor{comment}{// Cycle on which no operation issued because there were no operations to issue}}
\DoxyCodeLine{00037         STALL\_BACKEND = 0x24, \textcolor{comment}{// Cycle on which no operation issued due to back-\/end resources being unavailable}}
\DoxyCodeLine{00038         L1D\_TLB = 0x25, \textcolor{comment}{// Level 1 data TLB access}}
\DoxyCodeLine{00039         L1I\_TLB = 0x26, \textcolor{comment}{// Instruction TLB access}}
\DoxyCodeLine{00040         L2D\_TLB\_REFILL = 0x2D, \textcolor{comment}{// Attributable memory-\/read or attributable memory-\/write operation that causes a TLB refill}}
\DoxyCodeLine{00041         L2I\_TLB\_REFILL = 0x2E, \textcolor{comment}{// Attributable instruction memory access that causes a TLB refill}}
\DoxyCodeLine{00042         L2D\_TLB = 0x2F, \textcolor{comment}{// Attributable memory read operation or attributable memory write operation that causes a TLB access}}
\DoxyCodeLine{00043         L2I\_TLB = 0x30, \textcolor{comment}{// Attributable memory read operation or attributable memory write operation that causes a TLB access}}
\DoxyCodeLine{00044         L1D\_CACHE\_RD = 0x40, \textcolor{comment}{// Level 1 data cache access}}
\DoxyCodeLine{00045         L1D\_CACHE\_WR = 0x41, \textcolor{comment}{// Level 1 data cache access}}
\DoxyCodeLine{00046         L1D\_CACHE\_REFILL\_RD = 0x42, \textcolor{comment}{// Level 1 data cache refill}}
\DoxyCodeLine{00047         L1D\_CACHE\_REFILL\_WR = 0x43, \textcolor{comment}{// Level 1 data cache refill}}
\DoxyCodeLine{00048         L1D\_CACHE\_REFILL\_INNER = 0x44, \textcolor{comment}{// Level 1 data cache refill}}
\DoxyCodeLine{00049         L1D\_CACHE\_REFILL\_OUTER = 0x45, \textcolor{comment}{// Level 1 data cache refill}}
\DoxyCodeLine{00050         L1D\_CACHE\_WB\_VICTIM = 0x46, \textcolor{comment}{// Level 1 data cache write-\/back}}
\DoxyCodeLine{00051         L1D\_CACHE\_WB\_CLEAN = 0x47, \textcolor{comment}{// Level 1 data cache write-\/back}}
\DoxyCodeLine{00052         L1D\_CACHE\_INVAL = 0x48, \textcolor{comment}{// Level 1 data cache invalidate}}
\DoxyCodeLine{00053         L1D\_TLB\_REFILL\_RD = 0x4C, \textcolor{comment}{// Level 1 data TLB read refill}}
\DoxyCodeLine{00054         L1D\_TLB\_REFILL\_WR = 0x4D, \textcolor{comment}{// Level 1 data TLB write refill}}
\DoxyCodeLine{00055         L1D\_TLB\_RD = 0x4E, \textcolor{comment}{// Level 1 data TLB access}}
\DoxyCodeLine{00056         L1D\_TLB\_WR = 0x4F, \textcolor{comment}{// Level 1 data TLB access}}
\DoxyCodeLine{00057         L2D\_CACHE\_RD = 0x50, \textcolor{comment}{// Level 2 data cache access}}
\DoxyCodeLine{00058         L2D\_CACHE\_WR = 0x51, \textcolor{comment}{// Level 2 data cache access}}
\DoxyCodeLine{00059         L2D\_CACHE\_REFILL\_RD = 0x52, \textcolor{comment}{// Level 2 data cache refill}}
\DoxyCodeLine{00060         L2D\_CACHE\_REFILL\_WR = 0x53, \textcolor{comment}{// Level 2 data cache refill}}
\DoxyCodeLine{00061         L2D\_CACHE\_WB\_VICTIM = 0x56, \textcolor{comment}{// Level 2 data cache write-\/back}}
\DoxyCodeLine{00062         L2D\_CACHE\_WB\_CLEAN = 0x57, \textcolor{comment}{// Level 2 data cache write-\/back}}
\DoxyCodeLine{00063         L2D\_CACHE\_INVAL = 0x58, \textcolor{comment}{// Level 2 data cache invalidate}}
\DoxyCodeLine{00064         L2D\_TLB\_REFILL\_RD = 0x5C, \textcolor{comment}{// Level 2 data/unified TLB refill}}
\DoxyCodeLine{00065         L2D\_TLB\_REFILL\_WR = 0x5D, \textcolor{comment}{// Level 2 data/unified TLB refill}}
\DoxyCodeLine{00066         L2D\_TLB\_RD = 0x5E, \textcolor{comment}{// Level 2 data/unified TLB access}}
\DoxyCodeLine{00067         L2D\_TLB\_WR = 0x5F, \textcolor{comment}{// Level 2 data/unified TLB access}}
\DoxyCodeLine{00068         BUS\_ACCESS\_RD = 0x60, \textcolor{comment}{// Bus access}}
\DoxyCodeLine{00069         BUS\_ACCESS\_WR = 0x61, \textcolor{comment}{// Bus access}}
\DoxyCodeLine{00070         BUS\_ACCESS\_SHARED = 0x62, \textcolor{comment}{// Bus access}}
\DoxyCodeLine{00071         BUS\_ACCESS\_NOT\_SHARED = 0x63, \textcolor{comment}{// Bus not normal access}}
\DoxyCodeLine{00072         BUS\_ACCESS\_NORMAL = 0x64, \textcolor{comment}{// Bus access}}
\DoxyCodeLine{00073         BUS\_ACCESS\_PERIPH = 0x65, \textcolor{comment}{// Bus access}}
\DoxyCodeLine{00074         MEM\_ACCESS\_RD = 0x66, \textcolor{comment}{// Data memory access}}
\DoxyCodeLine{00075         MEM\_ACCESS\_WR = 0x67, \textcolor{comment}{// Data memory access}}
\DoxyCodeLine{00076         UNALIGNED\_LD\_SPEC = 0x68, \textcolor{comment}{// Unaligned access}}
\DoxyCodeLine{00077         UNALIGNED\_ST\_SPEC = 0x69, \textcolor{comment}{// Unaligned access}}
\DoxyCodeLine{00078         UNALIGNED\_LDST\_SPEC = 0x6A, \textcolor{comment}{// Unaligned access}}
\DoxyCodeLine{00079         LDREX\_SPEC = 0x6C, \textcolor{comment}{// Exclusive operation speculatively executed -\/ LDREX or LDX}}
\DoxyCodeLine{00080         STREX\_PASS\_SPEC = 0x6D, \textcolor{comment}{// Exclusive operation speculative executed -\/ STREX or STX pass}}
\DoxyCodeLine{00081         STREX\_FAIL\_SPEC = 0x6E, \textcolor{comment}{// Exclusive operation speculative executed -\/ STREX or STX fail}}
\DoxyCodeLine{00082         STREX\_SPEC = 0x6F, \textcolor{comment}{// Exclusive operation speculatively executed -\/ STREX or STX}}
\DoxyCodeLine{00083         LD\_SPEC = 0x70, \textcolor{comment}{// Operation speculatively executed}}
\DoxyCodeLine{00084         ST\_SPEC = 0x71, \textcolor{comment}{// Operation speculatively executed}}
\DoxyCodeLine{00085         LDST\_SPEC = 0x72, \textcolor{comment}{// Operation speculatively executed}}
\DoxyCodeLine{00086         DP\_SPEC = 0x73, \textcolor{comment}{// Operation speculatively executed}}
\DoxyCodeLine{00087         ASE\_SPEC = 0x74, \textcolor{comment}{// Operation speculatively executed}}
\DoxyCodeLine{00088         VFP\_SPEC = 0x75, \textcolor{comment}{// Operation speculatively executed}}
\DoxyCodeLine{00089         CRYPTO\_SPEC = 0x77, \textcolor{comment}{// Operation speculatively executed}}
\DoxyCodeLine{00090         BR\_IMMED\_SPEC = 0x78, \textcolor{comment}{// Branch speculatively executed}}
\DoxyCodeLine{00091         BR\_RETURN\_SPEC = 0x79, \textcolor{comment}{// Branch speculatively executed}}
\DoxyCodeLine{00092         BR\_INDIRECT\_SPEC = 0x7A, \textcolor{comment}{// Branch speculatively executed}}
\DoxyCodeLine{00093         ISB\_SPEC = 0x7C, \textcolor{comment}{// Barrier speculatively executed}}
\DoxyCodeLine{00094         DSB\_SPEC = 0x7D, \textcolor{comment}{// barrier speculatively executed}}
\DoxyCodeLine{00095         DMB\_SPEC = 0x7E, \textcolor{comment}{// Barrier speculatively executed}}
\DoxyCodeLine{00096         EXC\_UNDEF = 0x81, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00097         EXC\_SVC = 0x82, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00098         EXC\_PABORT = 0x83, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00099         EXC\_DABORT = 0x84, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00100         EXC\_IRQ = 0x86, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00101         EXC\_FIQ = 0x87, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00102         EXC\_SMC = 0x88, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00103         EXC\_HVC = 0x8A, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00104         EXC\_TRAP\_PABORT = 0x8B, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00105         EXC\_TRAP\_DABORT = 0x8C, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00106         EXC\_TRAP\_OTHER = 0x8D, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00107         EXC\_TRAP\_IRQ = 0x8E, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00108         EXC\_TRAP\_FIQ = 0x8F, \textcolor{comment}{// Exception taken}}
\DoxyCodeLine{00109         RC\_LD\_SPEC = 0x90, \textcolor{comment}{// Release consistency instruction speculatively executed (load-\/acquire)}}
\DoxyCodeLine{00110         RC\_ST\_SPEC = 0x91, \textcolor{comment}{// Release consistency instruction speculatively executed (store-\/release)}}
\DoxyCodeLine{00111         L1D\_LHS\_VANOTP = 0xC1, \textcolor{comment}{// A Load hit store retry}}
\DoxyCodeLine{00112         L1D\_LHS\_OVRLAP = 0xC2, \textcolor{comment}{// A Load hit store retry}}
\DoxyCodeLine{00113         L1D\_LHS\_VANOSD = 0xC3, \textcolor{comment}{// A Load hit store retry}}
\DoxyCodeLine{00114         L1D\_LHS\_FWD = 0xC4, \textcolor{comment}{// A Load hit store forwarding. Load completes}}
\DoxyCodeLine{00115         L1D\_BNKCFL = 0xC6, \textcolor{comment}{// Bank conflict load retry}}
\DoxyCodeLine{00116         L1D\_LSMQ\_FULL = 0xC7, \textcolor{comment}{// LSMQ retry}}
\DoxyCodeLine{00117         L1D\_LSMQ\_HIT = 0xC8, \textcolor{comment}{// LSMQ hit retry}}
\DoxyCodeLine{00118         L1D\_EXPB\_MISS = 0xC9, \textcolor{comment}{// An external probe missed the L1}}
\DoxyCodeLine{00119         L1D\_L2EV\_MISS = 0xCA, \textcolor{comment}{// An L2 evict operation missed the L1}}
\DoxyCodeLine{00120         L1D\_EXPB\_HITM = 0xCB, \textcolor{comment}{// An external probe hit a modified line in the L1}}
\DoxyCodeLine{00121         L1D\_L2EV\_HITM = 0xCC, \textcolor{comment}{// An L2 evict operation hit a modified line in the L1}}
\DoxyCodeLine{00122         L1D\_EXPB\_HIT = 0xCD, \textcolor{comment}{// An external probe hit in the L1}}
\DoxyCodeLine{00123         L1D\_L2EV\_HIT = 0xCE, \textcolor{comment}{// An L2 evict operation hit in the L1}}
\DoxyCodeLine{00124         L1D\_EXPB\_RETRY = 0xCF, \textcolor{comment}{// An external probe hit was retried}}
\DoxyCodeLine{00125         L1D\_L2EV\_RETRY = 0xD0, \textcolor{comment}{// An L2 evict operation was retried}}
\DoxyCodeLine{00126         L1D\_ST\_RMW = 0xD1, \textcolor{comment}{// A read modify write store was drained and updated the L1}}
\DoxyCodeLine{00127         L1D\_LSMQ00\_LDREQ = 0xD2, \textcolor{comment}{// A load has allocated LSMQ entry 0}}
\DoxyCodeLine{00128         L1D\_LSMQ00\_LDVLD = 0xD3, \textcolor{comment}{// LSMQ entry 0 was initiated by a load}}
\DoxyCodeLine{00129         L1D\_LSMQ15\_STREQ = 0xD4, \textcolor{comment}{// A store was allocated LSMQ entry 15}}
\DoxyCodeLine{00130         L1D\_LSMQ15\_STVLD = 0xD5, \textcolor{comment}{// LSMQ entry 15 was initiated by a store}}
\DoxyCodeLine{00131         L1D\_PB\_FLUSH = 0xD6, \textcolor{comment}{// LRQ ordering flush}}
\DoxyCodeLine{00132         BR\_COND\_MIS\_PRED\_RETIRED = 0xE0, \textcolor{comment}{// Conditional branch instruction executed}}
\DoxyCodeLine{00133         BR\_IND\_MIS\_PRED\_RETIRED = 0xE1, \textcolor{comment}{// Indirect branch instruction executed}}
\DoxyCodeLine{00134         BR\_RETURN\_MIS\_PRED\_RETIRED = 0xE2, \textcolor{comment}{// Return branch instruction executed}}
\DoxyCodeLine{00135         OP\_RETIRED = 0xE8, \textcolor{comment}{// Uops executed}}
\DoxyCodeLine{00136         LD\_OP\_RETIRED = 0xE9, \textcolor{comment}{// Load uops executed}}
\DoxyCodeLine{00137         ST\_OP\_RETIRED = 0xEA, \textcolor{comment}{// Store uops executed}}
\DoxyCodeLine{00138         FUSED\_OP\_RETIRED = 0xEB, \textcolor{comment}{// Fused uops executed}}
\DoxyCodeLine{00139         IRQ\_MASK = 0xF8, \textcolor{comment}{// Cumulative duration of a PSTATE.I interrupt mask set to 1}}
\DoxyCodeLine{00140         FIQ\_MASK = 0xF9, \textcolor{comment}{// Cumulative duration of a PSTATE.F interrupt mask set to 1}}
\DoxyCodeLine{00141         SERROR\_MASK = 0xFA, \textcolor{comment}{// Cumulative duration of PSTATE.A interrupt mask set to 1}}
\DoxyCodeLine{00142         WFIWFE\_SLEEP = 0x108, \textcolor{comment}{// Number of cycles in which CPU is in low power mode due to WFI/WFE instruction}}
\DoxyCodeLine{00143         L2TLB\_4K\_PAGE\_MISS = 0x127, \textcolor{comment}{// L2 TLB lookup miss using 4K page size}}
\DoxyCodeLine{00144         L2TLB\_64K\_PAGE\_MISS = 0x128, \textcolor{comment}{// L2 TLB lookup miss using 64K page size}}
\DoxyCodeLine{00145         L2TLB\_2M\_PAGE\_MISS = 0x129, \textcolor{comment}{// L2 TLB lookup miss using 2M page size}}
\DoxyCodeLine{00146         L2TLB\_512M\_PAGE\_MISS = 0x12A, \textcolor{comment}{// L2 TLB lookup miss using 512M page size}}
\DoxyCodeLine{00147         ISB\_EMPTY = 0x150, \textcolor{comment}{// Number of cycles during which micro-\/op skid-\/buffer is empty}}
\DoxyCodeLine{00148         ISB\_FULL = 0x151, \textcolor{comment}{// Number of cycles during which micro-\/op skid-\/buffer is back-\/pressuring decode}}
\DoxyCodeLine{00149         STALL\_NOTSELECTED = 0x152, \textcolor{comment}{// Number of cycles during which thread was available for dispatch but not selected}}
\DoxyCodeLine{00150         ROB\_RECYCLE = 0x153, \textcolor{comment}{// Number of cycles in which one or more valid micro-\/ops did not dispatch due to ROB full}}
\DoxyCodeLine{00151         ISSQ\_RECYCLE = 0x154, \textcolor{comment}{// Number of cycles in which one or more valid micro-\/ops did not dispatch due to ISSQ full}}
\DoxyCodeLine{00152         GPR\_RECYCLE = 0x155, \textcolor{comment}{// Number of cycles in which one or more valid micro-\/ops did not dispatch due to GPR full}}
\DoxyCodeLine{00153         FPR\_RECYCLE = 0x156, \textcolor{comment}{// Number of cycles in which one or more valid micro-\/ops did not dispatch due to FPR full}}
\DoxyCodeLine{00154         LRQ\_RECYCLE = 0x158, \textcolor{comment}{// Number of cycles in which one or more valid micro-\/ops did not dispatch due to LRQ full}}
\DoxyCodeLine{00155         SRQ\_RECYCLE = 0x159, \textcolor{comment}{// Number of cycles in which one or more valid micro-\/ops did not dispatch due to SRQ full}}
\DoxyCodeLine{00156         BSR\_RECYCLE = 0x15B, \textcolor{comment}{// Number of cycles in which one or more valid micro-\/ops did not dispatch due to BSR full}}
\DoxyCodeLine{00157         UOPSFUSED = 0x164, \textcolor{comment}{// Number of fused micro-\/ops dispatched}}
\DoxyCodeLine{00158         L2D\_TLBI\_INT = 0x20B, \textcolor{comment}{// Internal mmu tlbi cacheops}}
\DoxyCodeLine{00159         L2D\_TLBI\_EXT = 0x20C, \textcolor{comment}{// External mmu tlbi cacheops}}
\DoxyCodeLine{00160         L2D\_HWPF\_DMD\_HIT = 0x218, \textcolor{comment}{// Scu ld/st requests that hit cache or msg for lines brought in by the hardware prefetcher}}
\DoxyCodeLine{00161         L2D\_HWPF\_REQ\_VAL = 0x219, \textcolor{comment}{// Scu hwpf requests into the pipeline}}
\DoxyCodeLine{00162         L2D\_HWPF\_REQ\_LD = 0x21A, \textcolor{comment}{// Scu hwpf ld requests into the pipeline}}
\DoxyCodeLine{00163         L2D\_HWPF\_REQ\_MISS = 0x21B, \textcolor{comment}{// Scu hwpf ld requests that miss}}
\DoxyCodeLine{00164         L2D\_HWPF\_NEXT\_LINE = 0x21C, \textcolor{comment}{// Scu hwpf next line requests generated}}
\DoxyCodeLine{00165         }
\DoxyCodeLine{00166     \};}
\DoxyCodeLine{00167 \};}
\DoxyCodeLine{00168 }
\DoxyCodeLine{00169 \textcolor{keyword}{namespace }thunderx2 = optkit::arm::thunderx2;}

\end{DoxyCode}
