# G12 Hall B Trigger Module Configuration Register Settings
# Uploaded from hardware: SAT FEB 05 19:50:55 2106

TS_MORA_DELAY                 16
TS_MORB_DELAY                 16
TS_TOF1_DELAY                  0
TS_TOF2_DELAY                  0
TS_TOF3_DELAY                  0
TS_TOF4_DELAY                  0
TS_TOF5_DELAY                  0
TS_TOF6_DELAY                  0
TS_STS1_DELAY                 16
TS_STS2_DELAY                 21
TS_STS3_DELAY                 11
TS_STS4_DELAY                 21
TS_STS5_DELAY                 23
TS_STS6_DELAY                 21
TS_ST_MULT_DELAY              16
TS_TRIG1_STRETCH               0
TS_TRIG1_PRESCALE              1
TS_TRIG2_STRETCH               0
TS_TRIG2_PRESCALE              1
TS_TRIG3_STRETCH               0
TS_TRIG3_PRESCALE              1
TS_TRIG4_STRETCH               0
TS_TRIG4_PRESCALE              1
TS_TRIG5_STRETCH               0
TS_TRIG5_PRESCALE              1
TS_TRIG6_STRETCH               0
TS_TRIG6_PRESCALE              1
TS_TRIG7_STRETCH               0
TS_TRIG7_PRESCALE              0
TS_TRIG8_STRETCH               0
TS_TRIG8_PRESCALE              0
TS_TRIG11_STRETCH              0
TS_TRIG11_PRESCALE             0
TS_TRIG12_STRETCH              0
TS_TRIG12_PRESCALE             0
TS_ST_MULT_MAX                31
TS_ST_MULT_MIN                 2
TS_ST_SEC6_DISABLE             0
TS_ST_SEC5_DISABLE             0
TS_ST_SEC4_DISABLE             0
TS_ST_SEC3_DISABLE             0
TS_ST_SEC2_DISABLE             0
TS_ST_SEC1_DISABLE             0
TS_TOF_SEC6_DISABLE            1
TS_TOF_SEC5_DISABLE            1
TS_TOF_SEC4_DISABLE            1
TS_TOF_SEC3_DISABLE            1
TS_TOF_SEC2_DISABLE            1
TS_TOF_SEC1_DISABLE            1
TS_LOGICB_SEC6_ENABLE          1
TS_LOGICB_SEC5_ENABLE          1
TS_LOGICB_SEC4_ENABLE          1
TS_LOGICB_SEC3_ENABLE          1
TS_LOGICB_SEC2_ENABLE          1
TS_LOGICB_SEC1_ENABLE          1
TS_LOGICA_SEC6_ENABLE          1
TS_LOGICA_SEC5_ENABLE          1
TS_LOGICA_SEC4_ENABLE          1
TS_LOGICA_SEC3_ENABLE          1
TS_LOGICA_SEC2_ENABLE          1
TS_LOGICA_SEC1_ENABLE          1
TS_SINGLE_SEC6_ENABLE          0
TS_SINGLE_SEC5_ENABLE          0
TS_SINGLE_SEC4_ENABLE          0
TS_SINGLE_SEC3_ENABLE          0
TS_SINGLE_SEC2_ENABLE          0
TS_SINGLE_SEC1_ENABLE          0
TS_ST_MULT_BIT12_ENABLE        0
TS_ST_MULT_BIT11_ENABLE        0
TS_ST_MULT_BIT8_ENABLE         0
TS_ST_MULT_BIT7_ENABLE         0
TS_ST_MULT_BIT6_ENABLE         0
TS_ST_MULT_BIT5_ENABLE         0
TS_ST_MULT_BIT4_ENABLE         0
TS_ST_MULT_BIT3_ENABLE         0
TS_ST_MULT_BIT2_ENABLE         0
TS_ST_MULT_BIT1_ENABLE         0
TS_MORB_BIT12_ENABLE           0
TS_MORB_BIT11_ENABLE           0
TS_MORA_BIT8_ENABLE            0
TS_MORA_BIT7_ENABLE            0
TS_MORA_BIT6_ENABLE            0
TS_MORA_BIT5_ENABLE            0
TS_MORA_BIT4_ENABLE            0
TS_MORA_BIT3_ENABLE            0
TS_MORA_BIT2_ENABLE            0
TS_MORA_BIT1_ENABLE            0
