// Pass 4: TGBarrierInsert — insert barriers around TG memory accesses.
//
// Metal requires explicit barriers for threadgroup memory coherence.
// Without barriers between TG stores and subsequent TG loads (across
// threads), data races cause corruption.
//
// Strategy:
// 1. Insert barrier before TG stores in straight-line blocks
// 2. For conditional branches to TG-store blocks, insert a barrier before the
//    branch so that all threads participate
// 3. WAR hazard: barrier between TG load and branch to TG-store block
//
// Skip blocks that are conditional branch targets (barrier divergence
// causes GPU hang).

#include "metal-ir/Pipeline.h"
#include "metal-ir/AIRIntrinsics.h"
#include "metal-ir/IRUtil.h"
#include "metal-ir/KernelProfile.h"
#include "metal-ir/MetalConstraints.h"
#include "llvm/IR/IRBuilder.h"
#include "llvm/IR/Instructions.h"
#include "llvm/Transforms/Utils/BasicBlockUtils.h"

using namespace llvm;
namespace metalir {

static bool isBarrierCall(Instruction *I) {
  if (auto *CI = dyn_cast<CallInst>(I))
    if (auto *F = CI->getCalledFunction())
      return F->getName() == air::kBarrier ||
             F->getName() == air::kBarrierOld;
  return false;
}

static CallInst *createBarrier(IRBuilder<> &B, Module &M) {
  auto &Ctx = M.getContext();
  Type *I32 = Type::getInt32Ty(Ctx);
  FunctionType *FTy = FunctionType::get(Type::getVoidTy(Ctx), {I32, I32}, false);
  FunctionCallee FC = M.getOrInsertFunction(air::kBarrier, FTy);
  return B.CreateCall(FC, {ConstantInt::get(I32, 2), ConstantInt::get(I32, 1)});
}

static bool predecessorEndsWithBarrier(BasicBlock *BB) {
  if (auto *pred = BB->getSinglePredecessor()) {
    if (auto *term = pred->getTerminator())
      if (Instruction *prev = term->getPrevNode())
        if (isBarrierCall(prev))
          return true;
  }
  return false;
}

static void ensureBarrierBeforeConditionalBranch(BranchInst *BI, Module &M,
                                                 bool &changed) {
  auto *parent = BI->getParent();
  if (Instruction *prev = BI->getPrevNode())
    if (isBarrierCall(prev))
      return;
  if (predecessorEndsWithBarrier(parent))
    return;

  parent->splitBasicBlock(BI, parent->getName() + ".tgbr");
  IRBuilder<> B(parent->getTerminator());
  createBarrier(B, M);
  changed = true;
}

bool TGBarrierInsertPass::needsRun(Module &M) {
  for (auto &F : M)
    for (auto &BB : F)
      for (auto &I : BB)
        if (isTGStore(&I))
          return true;
  return false;
}

PreservedAnalyses TGBarrierInsertPass::run(Module &M,
                                            ModuleAnalysisManager &AM) {
  bool changed = false;
  auto &profiles = AM.getResult<KernelProfileAnalysis>(M);

  for (auto &F : M) {
    if (F.isDeclaration()) continue;

    // Early exit: KernelProfile says no TG stores in this function
    auto it = profiles.find(&F);
    if (it != profiles.end() && !it->second.needsTGBarriers())
      continue;

    // Collect blocks with TG stores and TG loads
    SmallPtrSet<BasicBlock *, 8> tgStoreBlocks, tgLoadBlocks;
    for (auto &BB : F) {
      for (auto &I : BB) {
        if (isTGStore(&I)) tgStoreBlocks.insert(&BB);
        if (isTGLoad(&I)) tgLoadBlocks.insert(&BB);
      }
    }
    if (tgStoreBlocks.empty()) continue;

    // Collect conditional branch targets (barrier divergence risk)
    SmallPtrSet<BasicBlock *, 8> condTargets;
    for (auto &BB : F) {
      auto *BI = dyn_cast<BranchInst>(BB.getTerminator());
      if (BI && BI->isConditional()) {
        condTargets.insert(BI->getSuccessor(0));
        condTargets.insert(BI->getSuccessor(1));
      }
    }

    // Strategy 1: barrier before TG stores in non-conditional-target blocks
    for (auto &BB : F) {
      if (!tgStoreBlocks.count(&BB) || condTargets.count(&BB))
        continue;
      for (auto it = BB.begin(); it != BB.end(); ++it) {
        if (!isTGStore(&*it)) continue;
        // Check if already preceded by barrier
        if (it != BB.begin()) {
          auto prev = std::prev(it);
          if (isBarrierCall(&*prev))
            continue;
        }
        IRBuilder<> B(&*it);
        createBarrier(B, M);
        changed = true;
      }
    }

    // Strategy 2: ensure all threads pass through a barrier before any branch
    // whose true successor writes to TG memory.
    for (auto &BB : F) {
      auto *BI = dyn_cast<BranchInst>(BB.getTerminator());
      if (!BI || !BI->isConditional()) continue;

      BasicBlock *trueBB = BI->getSuccessor(0);

      if (tgStoreBlocks.count(trueBB)) {
        ensureBarrierBeforeConditionalBranch(BI, M, changed);
      }
    }

    // Strategy 3: WAR hazard — barrier between TG load and TG store.
    // Scan each block for TG load→TG store sequences with no barrier
    // between them. This catches both:
    //  a) Intra-block hazards (load and store in same block, created when
    //     TG globals are merged post-initial-barrier-insertion)
    //  b) Cross-block hazards (load in block, store in successor)
    for (auto &BB : F) {
      if (!tgLoadBlocks.count(&BB)) continue;

      // Walk the block tracking whether we've seen a TG load without
      // a subsequent barrier. Insert barrier before any TG store that
      // follows an unguarded TG load.
      bool seenUnguardedLoad = false;
      for (auto it = BB.begin(); it != BB.end(); ++it) {
        if (isTGLoad(&*it)) {
          seenUnguardedLoad = true;
        } else if (isBarrierCall(&*it)) {
          seenUnguardedLoad = false;
        } else if (isTGStore(&*it) && seenUnguardedLoad) {
          // WAR hazard: TG load earlier in block, no barrier before
          // this TG store. Insert barrier to prevent fast warps from
          // clobbering data that slow warps haven't read yet.
          IRBuilder<> B(&*it);
          createBarrier(B, M);
          changed = true;
          seenUnguardedLoad = false;
        }
      }

      // If we exit the block with an unguarded TG load, check successors
      // for TG stores.
      if (!seenUnguardedLoad) continue;

      auto *term = BB.getTerminator();
      bool succHasTGStore = false;
      for (unsigned i = 0; i < term->getNumSuccessors(); i++) {
        BasicBlock *succ = term->getSuccessor(i);
        if (tgStoreBlocks.count(succ)) {
          succHasTGStore = true;
          break;
        }
        // Also check one level deeper: succ branches to TG store
        if (auto *succBI = dyn_cast<BranchInst>(succ->getTerminator())) {
          for (unsigned j = 0; j < succBI->getNumSuccessors(); j++) {
            if (tgStoreBlocks.count(succBI->getSuccessor(j))) {
              bool succHasBarrier = false;
              for (auto &SI : *succ)
                if (isBarrierCall(&SI)) { succHasBarrier = true; break; }
              if (!succHasBarrier) succHasTGStore = true;
            }
          }
        }
      }

      if (succHasTGStore) {
        // IMPORTANT: barrier immediately before a conditional branch in
        // the same block crashes the Metal GPU JIT ("Failed to
        // materializeAll"). Split the block so the barrier and branch
        // are in separate blocks.
        if (auto *BI = dyn_cast<BranchInst>(term); BI && BI->isConditional()) {
          // Split: create a new block for the barrier, insert it
          // between BB and the branch.
          BasicBlock *splitBB = BB.splitBasicBlock(term, BB.getName() + ".war");
          // splitBasicBlock inserts an unconditional br at the end of BB.
          // Insert barrier before that unconditional br.
          IRBuilder<> B(BB.getTerminator());
          createBarrier(B, M);
        } else {
          IRBuilder<> B(term);
          createBarrier(B, M);
        }
        changed = true;
      }
    }
  }

  if (!changed) return PreservedAnalyses::all();
  // Doesn't add/remove BBs, just inserts instructions
  PreservedAnalyses PA;
  PA.preserveSet<CFGAnalyses>();
  return PA;
}

} // namespace metalir
