Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Aug 10 20:01:41 2020
| Host         : Marysia running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file QUARTZ_CONSOLE_timing_summary_routed.rpt -pb QUARTZ_CONSOLE_timing_summary_routed.pb -rpx QUARTZ_CONSOLE_timing_summary_routed.rpx -warn_on_violation
| Design       : QUARTZ_CONSOLE
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.262        0.000                      0                 5427        0.034        0.000                      0                 5427        3.000        0.000                       0                  1766  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
clk                              {0.000 5.000}      10.000          100.000         
  clk_cpu_design_1_clk_wiz_0_0   {0.000 5.000}      10.000          100.000         
  clk_gpu_design_1_clk_wiz_0_0   {0.000 7.692}      15.385          65.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                3.000        0.000                       0                     1  
  clk_cpu_design_1_clk_wiz_0_0         1.262        0.000                      0                 5268        0.034        0.000                      0                 5268        3.750        0.000                       0                  1689  
  clk_gpu_design_1_clk_wiz_0_0         6.648        0.000                      0                  159        0.132        0.000                      0                  159        6.712        0.000                       0                    73  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  console/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  console/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  console/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  console/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  console/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  console/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_cpu_design_1_clk_wiz_0_0
  To Clock:  clk_cpu_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        1.262ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.262ns  (required time - arrival time)
  Source:                 console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@10.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.818ns  (logic 2.199ns (28.126%)  route 5.619ns (71.874%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.568    -0.944    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X12Y8          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=70, routed)          1.348     0.922    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_I1
    SLICE_X12Y2          LUT5 (Prop_lut5_I0_O)        0.153     1.075 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_i_1__1/O
                         net (fo=1, routed)           0.815     1.890    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Increment
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.331     2.221 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     2.221    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.619 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.619    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.733 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.733    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.847 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.847    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.086 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=1, routed)           1.093     4.179    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/O
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.332     4.511 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          2.364     6.875    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y4          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.484     8.488    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.769     8.137    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                          -6.875    
  -------------------------------------------------------------------
                         slack                                  1.262    

Slack (MET) :             1.438ns  (required time - arrival time)
  Source:                 console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@10.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 2.247ns (28.639%)  route 5.599ns (71.361%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.568    -0.944    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X12Y8          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=70, routed)          1.348     0.922    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_I1
    SLICE_X12Y2          LUT5 (Prop_lut5_I0_O)        0.153     1.075 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_i_1__1/O
                         net (fo=1, routed)           0.815     1.890    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Increment
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.331     2.221 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     2.221    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.619 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.619    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.733 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.733    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.847 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.847    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.160 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=1, routed)           1.042     4.203    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/NewPC_Mux/O
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.306     4.509 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          2.394     6.902    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X2Y4          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.484     8.488    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.340    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.340    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                  1.438    

Slack (MET) :             1.447ns  (required time - arrival time)
  Source:                 console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@10.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.846ns  (logic 2.247ns (28.639%)  route 5.599ns (71.361%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.568    -0.944    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X12Y8          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=70, routed)          1.348     0.922    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_I1
    SLICE_X12Y2          LUT5 (Prop_lut5_I0_O)        0.153     1.075 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_i_1__1/O
                         net (fo=1, routed)           0.815     1.890    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Increment
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.331     2.221 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     2.221    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.619 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.619    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.733 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.733    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.847 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.847    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     3.160 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[3]
                         net (fo=1, routed)           1.042     4.203    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/NewPC_Mux/O
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.306     4.509 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[16].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          2.394     6.902    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[13]
    RAMB36_X2Y2          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.493     8.497    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566     8.349    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.349    
                         arrival time                          -6.902    
  -------------------------------------------------------------------
                         slack                                  1.447    

Slack (MET) :             1.468ns  (required time - arrival time)
  Source:                 console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@10.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.617ns  (logic 2.199ns (28.869%)  route 5.418ns (71.131%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.568    -0.944    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X12Y8          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=70, routed)          1.348     0.922    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_I1
    SLICE_X12Y2          LUT5 (Prop_lut5_I0_O)        0.153     1.075 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_i_1__1/O
                         net (fo=1, routed)           0.815     1.890    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Increment
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.331     2.221 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     2.221    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.619 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.619    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.733 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.733    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.847 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.847    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.086 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=1, routed)           1.093     4.179    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/O
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.332     4.511 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          2.162     6.674    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y3          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.489     8.493    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.985    
                         clock uncertainty           -0.074     8.911    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.769     8.142    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.142    
                         arrival time                          -6.674    
  -------------------------------------------------------------------
                         slack                                  1.468    

Slack (MET) :             1.675ns  (required time - arrival time)
  Source:                 console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@10.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.400ns  (logic 2.199ns (29.714%)  route 5.201ns (70.286%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.517ns = ( 8.483 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.568    -0.944    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X12Y8          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=70, routed)          1.348     0.922    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_I1
    SLICE_X12Y2          LUT5 (Prop_lut5_I0_O)        0.153     1.075 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_i_1__1/O
                         net (fo=1, routed)           0.815     1.890    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Increment
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.331     2.221 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     2.221    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.619 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.619    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.733 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.733    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.847 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.847    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.086 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=1, routed)           1.093     4.179    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/O
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.332     4.511 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          1.946     6.457    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X1Y5          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.479     8.483    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y5          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.975    
                         clock uncertainty           -0.074     8.901    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.769     8.132    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.132    
                         arrival time                          -6.457    
  -------------------------------------------------------------------
                         slack                                  1.675    

Slack (MET) :             1.712ns  (required time - arrival time)
  Source:                 console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@10.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.348ns  (logic 2.175ns (29.601%)  route 5.173ns (70.399%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.568    -0.944    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X12Y8          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=70, routed)          1.348     0.922    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_I1
    SLICE_X12Y2          LUT5 (Prop_lut5_I0_O)        0.153     1.075 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_i_1__1/O
                         net (fo=1, routed)           0.815     1.890    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Increment
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.331     2.221 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     2.221    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.619 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.619    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.733 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.733    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.847 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.847    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.069 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=1, routed)           0.881     3.951    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/O
    SLICE_X14Y5          LUT3 (Prop_lut3_I0_O)        0.325     4.276 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          2.128     6.404    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y4          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.484     8.488    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y4          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.790     8.116    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -6.404    
  -------------------------------------------------------------------
                         slack                                  1.712    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@10.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.344ns  (logic 2.175ns (29.617%)  route 5.169ns (70.383%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.512ns = ( 8.488 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.568    -0.944    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X12Y8          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=70, routed)          1.348     0.922    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_I1
    SLICE_X12Y2          LUT5 (Prop_lut5_I0_O)        0.153     1.075 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_i_1__1/O
                         net (fo=1, routed)           0.815     1.890    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Increment
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.331     2.221 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     2.221    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.619 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.619    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.733 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.733    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.847 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.847    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.069 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=1, routed)           0.881     3.951    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/O
    SLICE_X14Y5          LUT3 (Prop_lut3_I0_O)        0.325     4.276 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          2.125     6.400    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X1Y6          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.484     8.488    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y6          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.980    
                         clock uncertainty           -0.074     8.906    
    RAMB36_X1Y6          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.790     8.116    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.116    
                         arrival time                          -6.400    
  -------------------------------------------------------------------
                         slack                                  1.716    

Slack (MET) :             1.759ns  (required time - arrival time)
  Source:                 console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@10.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.331ns  (logic 2.199ns (29.998%)  route 5.132ns (70.002%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.503ns = ( 8.497 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.568    -0.944    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X12Y8          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=70, routed)          1.348     0.922    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_I1
    SLICE_X12Y2          LUT5 (Prop_lut5_I0_O)        0.153     1.075 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_i_1__1/O
                         net (fo=1, routed)           0.815     1.890    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Increment
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.331     2.221 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     2.221    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.619 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.619    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.733 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.733    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.847 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.847    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.086 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=1, routed)           1.093     4.179    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/O
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.332     4.511 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          1.876     6.387    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X2Y2          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.493     8.497    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y2          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.989    
                         clock uncertainty           -0.074     8.915    
    RAMB36_X2Y2          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.769     8.146    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.146    
                         arrival time                          -6.387    
  -------------------------------------------------------------------
                         slack                                  1.759    

Slack (MET) :             1.763ns  (required time - arrival time)
  Source:                 console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@10.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.315ns  (logic 2.199ns (30.062%)  route 5.116ns (69.938%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.514ns = ( 8.486 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.568    -0.944    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X12Y8          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=70, routed)          1.348     0.922    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_I1
    SLICE_X12Y2          LUT5 (Prop_lut5_I0_O)        0.153     1.075 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_i_1__1/O
                         net (fo=1, routed)           0.815     1.890    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Increment
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.331     2.221 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     2.221    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.619 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.619    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.733 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.733    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.847 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.847    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.086 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[2]
                         net (fo=1, routed)           1.093     4.179    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/O
    SLICE_X15Y6          LUT3 (Prop_lut3_I0_O)        0.332     4.511 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[17].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          1.860     6.371    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addrb[12]
    RAMB36_X1Y4          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.482     8.486    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/clkb
    RAMB36_X1Y4          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.978    
                         clock uncertainty           -0.074     8.904    
    RAMB36_X1Y4          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.769     8.135    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.135    
                         arrival time                          -6.371    
  -------------------------------------------------------------------
                         slack                                  1.763    

Slack (MET) :             1.770ns  (required time - arrival time)
  Source:                 console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@10.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.295ns  (logic 2.175ns (29.816%)  route 5.120ns (70.184%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT3=1 LUT5=1)
  Clock Path Skew:        -0.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.507ns = ( 8.493 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.944ns
    Clock Pessimism Removal (CPR):    0.492ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.130ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.568    -0.944    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/Clk
    SLICE_X12Y8          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y8          FDRE (Prop_fdre_C_Q)         0.518    -0.426 f  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/ex_Valid_reg/Q
                         net (fo=70, routed)          1.348     0.922    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_I1
    SLICE_X12Y2          LUT5 (Prop_lut5_I0_O)        0.153     1.075 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Decode_I/PreFetch_Buffer_I/of_valid_FDR_I/Using_FPGA.Native_i_1__1/O
                         net (fo=1, routed)           0.815     1.890    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Increment
    SLICE_X29Y2          LUT2 (Prop_lut2_I0_O)        0.331     2.221 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[29].PC_Bit_I/SUM_I/Using_FPGA.Native/O
                         net (fo=1, routed)           0.000     2.221    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/lopt_6
    SLICE_X29Y2          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     2.619 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[31].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.619    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y3          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.733 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[27].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.733    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y4          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     2.847 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[23].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     2.847    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/LO
    SLICE_X29Y5          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.069 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/MUXCY_XOR_I/Using_FPGA.Native_I1_CARRY4/O[0]
                         net (fo=1, routed)           0.881     3.951    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/O
    SLICE_X14Y5          LUT3 (Prop_lut3_I0_O)        0.325     4.276 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/PC_Module_I/All_Bits.Using_FPGA.PC_GEN[19].PC_Bit_I/NewPC_Mux/Using_FPGA.Native/O
                         net (fo=17, routed)          2.075     6.351    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/addrb[10]
    RAMB36_X2Y3          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.550    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217     5.332 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581     6.914    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     7.005 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        1.489     8.493    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/clkb
    RAMB36_X2Y3          RAMB36E1                                     r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
                         clock pessimism              0.492     8.985    
                         clock uncertainty           -0.074     8.911    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.790     8.121    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram
  -------------------------------------------------------------------
                         required time                          8.121    
                         arrival time                          -6.351    
  -------------------------------------------------------------------
                         slack                                  1.770    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.141ns (37.676%)  route 0.233ns (62.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.553    -0.628    console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X31Y21         FDRE                                         r  console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.233    -0.254    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[0]
    SLICE_X36Y15         FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.826    -0.864    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X36Y15         FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.072    -0.288    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[31]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg0_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.949%)  route 0.241ns (63.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.553    -0.628    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X41Y21         FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Add_Output_DFFs.M_AXI_DP_WDATA_i_reg[16]/Q
                         net (fo=6, routed)           0.241    -0.247    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_lite_wdata[16]
    SLICE_X35Y21         FDRE                                         r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg0_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.819    -0.871    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_lite_aclk
    SLICE_X35Y21         FDRE                                         r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg0_reg[16]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X35Y21         FDRE (Hold_fdre_C_D)         0.070    -0.297    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/slv_reg0_reg[16]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.128ns (37.811%)  route 0.211ns (62.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.556    -0.625    console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y17         FDRE                                         r  console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[7]/Q
                         net (fo=1, routed)           0.211    -0.287    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[4]
    SLICE_X36Y15         FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.826    -0.864    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X36Y15         FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.012    -0.348    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[27]
  -------------------------------------------------------------------
                         required time                          0.348    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[21].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.141ns (34.681%)  route 0.266ns (65.319%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.618ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.563    -0.618    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[21].Operand_Select_Bit_I/Op2_DFF/Clk
    SLICE_X31Y5          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[21].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.477 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[21].Operand_Select_Bit_I/Op2_DFF/Using_FPGA.Native/Q
                         net (fo=14, routed)          0.266    -0.212    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/EX_Op2[21]
    SLICE_X38Y3          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.832    -0.858    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Clk
    SLICE_X38Y3          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_reg[21]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X38Y3          FDRE (Hold_fdre_C_D)         0.076    -0.278    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantA_2_reg[21]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_wr_data_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_2/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.164ns (35.756%)  route 0.295ns (64.244%))
  Logic Levels:           0  
  Clock Path Skew:        0.084ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.553    -0.628    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_lite_aclk
    SLICE_X12Y25         FDRE                                         r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_wr_data_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y25         FDRE (Prop_fdre_C_Q)         0.164    -0.464 r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_wr_data_reg[9]/Q
                         net (fo=1, routed)           0.295    -0.170    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_wr_data[9]
    RAMB36_X0Y6          RAMB36E1                                     r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_2/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.871    -0.818    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_lite_aclk
    RAMB36_X0Y6          RAMB36E1                                     r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_2/CLKARDCLK
                         clock pessimism              0.274    -0.544    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[1])
                                                      0.296    -0.248    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_2
  -------------------------------------------------------------------
                         required time                          0.248    
                         arrival time                          -0.170    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_araddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_rdata_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.851%)  route 0.248ns (57.149%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.871ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.553    -0.628    console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_lite_aclk
    SLICE_X33Y22         FDRE                                         r  console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_araddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_araddr_reg[3]/Q
                         net (fo=33, routed)          0.248    -0.239    console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_araddr[3]
    SLICE_X39Y22         LUT4 (Prop_lut4_I2_O)        0.045    -0.194 r  console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_rdata[23]_i_1/O
                         net (fo=1, routed)           0.000    -0.194    console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/reg_data_out[23]
    SLICE_X39Y22         FDRE                                         r  console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_rdata_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.819    -0.871    console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_lite_aclk
    SLICE_X39Y22         FDRE                                         r  console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_rdata_reg[23]/C
                         clock pessimism              0.503    -0.367    
    SLICE_X39Y22         FDRE (Hold_fdre_C_D)         0.092    -0.275    console/PADS_SOUND_0/inst/PADS_SOUND_v1_0_AXI_LITE_inst/axi_rdata_reg[23]
  -------------------------------------------------------------------
                         required time                          0.275    
                         arrival time                          -0.194    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.124%)  route 0.272ns (65.876%))
  Logic Levels:           0  
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.866ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.553    -0.628    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/clka
    SLICE_X32Y22         FDRE                                         r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_A_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.POR_A_reg/Q
                         net (fo=17, routed)          0.272    -0.215    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/ram_rstram_a
    SLICE_X37Y17         FDRE                                         r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.824    -0.866    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/clka
    SLICE_X37Y17         FDRE                                         r  console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg/C
                         clock pessimism              0.503    -0.362    
    SLICE_X37Y17         FDRE (Hold_fdre_C_D)         0.066    -0.296    console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[15].ram.r/SAFETY_CKT_GEN.ENA_NO_REG.ENA_dly_reg
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_wr_data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg/DIADI[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.148ns (37.292%)  route 0.249ns (62.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.274ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.557    -0.624    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_lite_aclk
    SLICE_X12Y20         FDRE                                         r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_wr_data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y20         FDRE (Prop_fdre_C_Q)         0.148    -0.476 r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_wr_data_reg[13]/Q
                         net (fo=1, routed)           0.249    -0.228    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_wr_data[13]
    RAMB18_X0Y8          RAMB18E1                                     r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.863    -0.826    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/axi_lite_aclk
    RAMB18_X0Y8          RAMB18E1                                     r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg/CLKARDCLK
                         clock pessimism              0.274    -0.552    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_DIADI[13])
                                                      0.243    -0.309    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.482%)  route 0.280ns (66.518%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.562    -0.619    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/Clk
    SLICE_X33Y7          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y7          FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Operand_Select_I/OpSelect_Bits[18].Operand_Select_Bit_I/Op1_DFF/Using_FPGA.Native/Q
                         net (fo=13, routed)          0.280    -0.198    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/D[13]
    SLICE_X37Y3          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.832    -0.858    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Clk
    SLICE_X37Y3          FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_reg[18]/C
                         clock pessimism              0.503    -0.354    
    SLICE_X37Y3          FDRE (Hold_fdre_C_D)         0.070    -0.284    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Using_FPU.FPU_I/Use_FPU.mem_MantB_2_reg[18]
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.198    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_cpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_cpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_cpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.128ns (34.510%)  route 0.243ns (65.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.864ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.556    -0.625    console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y17         FDRE                                         r  console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y17         FDRE (Prop_fdre_C_Q)         0.128    -0.497 r  console/microblaze_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.243    -0.254    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/M_AXI_DP_RDATA[5]
    SLICE_X36Y15         FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_cpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_cpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=1689, routed)        0.826    -0.864    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/Clk
    SLICE_X36Y15         FDRE                                         r  console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]/C
                         clock pessimism              0.503    -0.360    
    SLICE_X36Y15         FDRE (Hold_fdre_C_D)         0.017    -0.343    console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Using_Ext_Databus.DAXI_Interface_I1/WB_DAXI_Read_Data_reg[26]
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_cpu_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y2      console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y0      console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8      console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0      console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0      console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X0Y2      console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y5      console/microblaze_0_local_memory/lmb_bram/U0/inst_blk_mem_gen/gnbram.gnative_mem_map_bmg.native_mem_map_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.WITH_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.TDP_SP36_NO_ECC_ATTR.ram/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y12     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y12     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y12     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y12     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[10].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y11     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y11     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y11     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y11     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y10     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y10     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[13].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X30Y17     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[0].Register_File_Bit_I/RegFile_X2/Using_FPGA.Native/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y11     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X34Y11     console/microblaze_0/U0/MicroBlaze_Core_I/Area.Core/Data_Flow_I/Register_File_I/Using_FPGA.Gen_RegFile[11].Register_File_Bit_I/RegFile_X1/Using_FPGA.Native/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_gpu_design_1_clk_wiz_0_0
  To Clock:  clk_gpu_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/text_generator/rgb_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_gpu_design_1_clk_wiz_0_0 rise@15.385ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.724ns  (logic 1.525ns (17.480%)  route 7.199ns (82.520%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 13.896 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.551    -0.961    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y23          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=184, routed)         3.095     2.653    console/GPU_DC_0/inst/timing_generator/vcount_reg[4]_0[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.777 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100/O
                         net (fo=1, routed)           0.869     3.646    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.124     3.770 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38/O
                         net (fo=1, routed)           1.223     4.993    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.117 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.782     5.899    console/GPU_DC_0/inst/number_clocker/rgb_out_reg[11]_i_4[0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     6.023 r  console/GPU_DC_0/inst/number_clocker/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.000     6.023    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_1
    SLICE_X5Y29          MUXF7 (Prop_muxf7_I0_O)      0.212     6.235 r  console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          1.230     7.465    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.299     7.764 r  console/GPU_DC_0/inst/block_generator/rgb_out[9]_i_1/O
                         net (fo=1, routed)           0.000     7.764    console/GPU_DC_0/inst/text_generator/D[9]
    SLICE_X4Y30          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.389 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.506    13.896    console/GPU_DC_0/inst/text_generator/vga_clk
    SLICE_X4Y30          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[9]/C
                         clock pessimism              0.564    14.459    
                         clock uncertainty           -0.079    14.380    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.032    14.412    console/GPU_DC_0/inst/text_generator/rgb_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.412    
                         arrival time                          -7.764    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.648ns  (required time - arrival time)
  Source:                 console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/text_generator/rgb_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_gpu_design_1_clk_wiz_0_0 rise@15.385ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.723ns  (logic 1.525ns (17.483%)  route 7.198ns (82.517%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 13.896 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.551    -0.961    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y23          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=184, routed)         3.095     2.653    console/GPU_DC_0/inst/timing_generator/vcount_reg[4]_0[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.777 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100/O
                         net (fo=1, routed)           0.869     3.646    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.124     3.770 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38/O
                         net (fo=1, routed)           1.223     4.993    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.117 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.782     5.899    console/GPU_DC_0/inst/number_clocker/rgb_out_reg[11]_i_4[0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     6.023 r  console/GPU_DC_0/inst/number_clocker/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.000     6.023    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_1
    SLICE_X5Y29          MUXF7 (Prop_muxf7_I0_O)      0.212     6.235 r  console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          1.228     7.463    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.299     7.762 r  console/GPU_DC_0/inst/block_generator/rgb_out[8]_i_1/O
                         net (fo=1, routed)           0.000     7.762    console/GPU_DC_0/inst/text_generator/D[8]
    SLICE_X4Y30          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.389 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.506    13.896    console/GPU_DC_0/inst/text_generator/vga_clk
    SLICE_X4Y30          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[8]/C
                         clock pessimism              0.564    14.459    
                         clock uncertainty           -0.079    14.380    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.031    14.411    console/GPU_DC_0/inst/text_generator/rgb_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -7.762    
  -------------------------------------------------------------------
                         slack                                  6.648    

Slack (MET) :             6.700ns  (required time - arrival time)
  Source:                 console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/text_generator/rgb_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_gpu_design_1_clk_wiz_0_0 rise@15.385ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.720ns  (logic 1.525ns (17.488%)  route 7.195ns (82.512%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 13.897 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.551    -0.961    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y23          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=184, routed)         3.095     2.653    console/GPU_DC_0/inst/timing_generator/vcount_reg[4]_0[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.777 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100/O
                         net (fo=1, routed)           0.869     3.646    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.124     3.770 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38/O
                         net (fo=1, routed)           1.223     4.993    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.117 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.782     5.899    console/GPU_DC_0/inst/number_clocker/rgb_out_reg[11]_i_4[0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     6.023 r  console/GPU_DC_0/inst/number_clocker/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.000     6.023    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_1
    SLICE_X5Y29          MUXF7 (Prop_muxf7_I0_O)      0.212     6.235 r  console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          1.226     7.461    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I3_O)        0.299     7.760 r  console/GPU_DC_0/inst/block_generator/rgb_out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.760    console/GPU_DC_0/inst/text_generator/D[3]
    SLICE_X6Y31          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.389 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.507    13.897    console/GPU_DC_0/inst/text_generator/vga_clk
    SLICE_X6Y31          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[3]/C
                         clock pessimism              0.564    14.460    
                         clock uncertainty           -0.079    14.381    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)        0.079    14.460    console/GPU_DC_0/inst/text_generator/rgb_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                          -7.760    
  -------------------------------------------------------------------
                         slack                                  6.700    

Slack (MET) :             6.751ns  (required time - arrival time)
  Source:                 console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/text_generator/rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_gpu_design_1_clk_wiz_0_0 rise@15.385ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.669ns  (logic 1.525ns (17.591%)  route 7.144ns (82.409%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 13.897 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.551    -0.961    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y23          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=184, routed)         3.095     2.653    console/GPU_DC_0/inst/timing_generator/vcount_reg[4]_0[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.777 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100/O
                         net (fo=1, routed)           0.869     3.646    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.124     3.770 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38/O
                         net (fo=1, routed)           1.223     4.993    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.117 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.782     5.899    console/GPU_DC_0/inst/number_clocker/rgb_out_reg[11]_i_4[0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     6.023 r  console/GPU_DC_0/inst/number_clocker/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.000     6.023    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_1
    SLICE_X5Y29          MUXF7 (Prop_muxf7_I0_O)      0.212     6.235 r  console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          1.175     7.410    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I3_O)        0.299     7.709 r  console/GPU_DC_0/inst/block_generator/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000     7.709    console/GPU_DC_0/inst/text_generator/D[0]
    SLICE_X6Y31          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.389 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.507    13.897    console/GPU_DC_0/inst/text_generator/vga_clk
    SLICE_X6Y31          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[0]/C
                         clock pessimism              0.564    14.460    
                         clock uncertainty           -0.079    14.381    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)        0.079    14.460    console/GPU_DC_0/inst/text_generator/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                         14.460    
                         arrival time                          -7.709    
  -------------------------------------------------------------------
                         slack                                  6.751    

Slack (MET) :             6.755ns  (required time - arrival time)
  Source:                 console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/text_generator/rgb_out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_gpu_design_1_clk_wiz_0_0 rise@15.385ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.663ns  (logic 1.525ns (17.603%)  route 7.138ns (82.397%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 13.897 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.551    -0.961    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y23          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=184, routed)         3.095     2.653    console/GPU_DC_0/inst/timing_generator/vcount_reg[4]_0[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.777 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100/O
                         net (fo=1, routed)           0.869     3.646    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.124     3.770 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38/O
                         net (fo=1, routed)           1.223     4.993    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.117 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.782     5.899    console/GPU_DC_0/inst/number_clocker/rgb_out_reg[11]_i_4[0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     6.023 r  console/GPU_DC_0/inst/number_clocker/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.000     6.023    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_1
    SLICE_X5Y29          MUXF7 (Prop_muxf7_I0_O)      0.212     6.235 r  console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          1.169     7.404    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I3_O)        0.299     7.703 r  console/GPU_DC_0/inst/block_generator/rgb_out[1]_i_1/O
                         net (fo=1, routed)           0.000     7.703    console/GPU_DC_0/inst/text_generator/D[1]
    SLICE_X6Y31          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.389 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.507    13.897    console/GPU_DC_0/inst/text_generator/vga_clk
    SLICE_X6Y31          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[1]/C
                         clock pessimism              0.564    14.460    
                         clock uncertainty           -0.079    14.381    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)        0.077    14.458    console/GPU_DC_0/inst/text_generator/rgb_out_reg[1]
  -------------------------------------------------------------------
                         required time                         14.458    
                         arrival time                          -7.703    
  -------------------------------------------------------------------
                         slack                                  6.755    

Slack (MET) :             6.767ns  (required time - arrival time)
  Source:                 console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/text_generator/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_gpu_design_1_clk_wiz_0_0 rise@15.385ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.655ns  (logic 1.525ns (17.620%)  route 7.130ns (82.380%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.488ns = ( 13.897 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.551    -0.961    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y23          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=184, routed)         3.095     2.653    console/GPU_DC_0/inst/timing_generator/vcount_reg[4]_0[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.777 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100/O
                         net (fo=1, routed)           0.869     3.646    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.124     3.770 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38/O
                         net (fo=1, routed)           1.223     4.993    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.117 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.782     5.899    console/GPU_DC_0/inst/number_clocker/rgb_out_reg[11]_i_4[0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     6.023 r  console/GPU_DC_0/inst/number_clocker/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.000     6.023    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_1
    SLICE_X5Y29          MUXF7 (Prop_muxf7_I0_O)      0.212     6.235 r  console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          1.161     7.396    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X6Y31          LUT5 (Prop_lut5_I3_O)        0.299     7.695 r  console/GPU_DC_0/inst/block_generator/rgb_out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.695    console/GPU_DC_0/inst/text_generator/D[2]
    SLICE_X6Y31          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.389 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.507    13.897    console/GPU_DC_0/inst/text_generator/vga_clk
    SLICE_X6Y31          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[2]/C
                         clock pessimism              0.564    14.460    
                         clock uncertainty           -0.079    14.381    
    SLICE_X6Y31          FDRE (Setup_fdre_C_D)        0.081    14.462    console/GPU_DC_0/inst/text_generator/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.462    
                         arrival time                          -7.695    
  -------------------------------------------------------------------
                         slack                                  6.767    

Slack (MET) :             6.913ns  (required time - arrival time)
  Source:                 console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/text_generator/rgb_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_gpu_design_1_clk_wiz_0_0 rise@15.385ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 1.525ns (18.036%)  route 6.931ns (81.964%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.551    -0.961    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y23          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=184, routed)         3.095     2.653    console/GPU_DC_0/inst/timing_generator/vcount_reg[4]_0[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.777 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100/O
                         net (fo=1, routed)           0.869     3.646    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.124     3.770 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38/O
                         net (fo=1, routed)           1.223     4.993    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.117 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.782     5.899    console/GPU_DC_0/inst/number_clocker/rgb_out_reg[11]_i_4[0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     6.023 r  console/GPU_DC_0/inst/number_clocker/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.000     6.023    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_1
    SLICE_X5Y29          MUXF7 (Prop_muxf7_I0_O)      0.212     6.235 r  console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          0.961     7.196    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.299     7.495 r  console/GPU_DC_0/inst/block_generator/rgb_out[4]_i_1/O
                         net (fo=1, routed)           0.000     7.495    console/GPU_DC_0/inst/text_generator/D[4]
    SLICE_X4Y28          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.389 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.505    13.895    console/GPU_DC_0/inst/text_generator/vga_clk
    SLICE_X4Y28          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[4]/C
                         clock pessimism              0.564    14.458    
                         clock uncertainty           -0.079    14.379    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.029    14.408    console/GPU_DC_0/inst/text_generator/rgb_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.408    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  6.913    

Slack (MET) :             6.926ns  (required time - arrival time)
  Source:                 console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/text_generator/rgb_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_gpu_design_1_clk_wiz_0_0 rise@15.385ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.444ns  (logic 1.525ns (18.060%)  route 6.919ns (81.940%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.490ns = ( 13.895 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.551    -0.961    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y23          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=184, routed)         3.095     2.653    console/GPU_DC_0/inst/timing_generator/vcount_reg[4]_0[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.777 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100/O
                         net (fo=1, routed)           0.869     3.646    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.124     3.770 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38/O
                         net (fo=1, routed)           1.223     4.993    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.117 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.782     5.899    console/GPU_DC_0/inst/number_clocker/rgb_out_reg[11]_i_4[0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     6.023 r  console/GPU_DC_0/inst/number_clocker/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.000     6.023    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_1
    SLICE_X5Y29          MUXF7 (Prop_muxf7_I0_O)      0.212     6.235 r  console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          0.950     7.185    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X4Y28          LUT5 (Prop_lut5_I3_O)        0.299     7.484 r  console/GPU_DC_0/inst/block_generator/rgb_out[5]_i_1/O
                         net (fo=1, routed)           0.000     7.484    console/GPU_DC_0/inst/text_generator/D[5]
    SLICE_X4Y28          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.389 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.505    13.895    console/GPU_DC_0/inst/text_generator/vga_clk
    SLICE_X4Y28          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[5]/C
                         clock pessimism              0.564    14.458    
                         clock uncertainty           -0.079    14.379    
    SLICE_X4Y28          FDRE (Setup_fdre_C_D)        0.031    14.410    console/GPU_DC_0/inst/text_generator/rgb_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -7.484    
  -------------------------------------------------------------------
                         slack                                  6.926    

Slack (MET) :             7.038ns  (required time - arrival time)
  Source:                 console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/text_generator/rgb_out_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_gpu_design_1_clk_wiz_0_0 rise@15.385ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.333ns  (logic 1.525ns (18.301%)  route 6.808ns (81.699%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 13.896 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.551    -0.961    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y23          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=184, routed)         3.095     2.653    console/GPU_DC_0/inst/timing_generator/vcount_reg[4]_0[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.777 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100/O
                         net (fo=1, routed)           0.869     3.646    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.124     3.770 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38/O
                         net (fo=1, routed)           1.223     4.993    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.117 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.782     5.899    console/GPU_DC_0/inst/number_clocker/rgb_out_reg[11]_i_4[0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     6.023 r  console/GPU_DC_0/inst/number_clocker/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.000     6.023    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_1
    SLICE_X5Y29          MUXF7 (Prop_muxf7_I0_O)      0.212     6.235 r  console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          0.838     7.073    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.299     7.372 r  console/GPU_DC_0/inst/block_generator/rgb_out[11]_i_2/O
                         net (fo=1, routed)           0.000     7.372    console/GPU_DC_0/inst/text_generator/D[11]
    SLICE_X4Y30          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.389 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.506    13.896    console/GPU_DC_0/inst/text_generator/vga_clk
    SLICE_X4Y30          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[11]/C
                         clock pessimism              0.564    14.459    
                         clock uncertainty           -0.079    14.380    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.031    14.411    console/GPU_DC_0/inst/text_generator/rgb_out_reg[11]
  -------------------------------------------------------------------
                         required time                         14.411    
                         arrival time                          -7.372    
  -------------------------------------------------------------------
                         slack                                  7.038    

Slack (MET) :             7.085ns  (required time - arrival time)
  Source:                 console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/text_generator/rgb_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            15.385ns  (clk_gpu_design_1_clk_wiz_0_0 rise@15.385ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.285ns  (logic 1.525ns (18.407%)  route 6.760ns (81.593%))
  Logic Levels:           6  (LUT5=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.489ns = ( 13.896 - 15.385 ) 
    Source Clock Delay      (SCD):    -0.961ns
    Clock Pessimism Removal (CPR):    0.564ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.961    -4.269 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -2.608    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.551    -0.961    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y23          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y23          FDRE (Prop_fdre_C_Q)         0.518    -0.443 r  console/GPU_DC_0/inst/timing_generator/vcount_reg[2]/Q
                         net (fo=184, routed)         3.095     2.653    console/GPU_DC_0/inst/timing_generator/vcount_reg[4]_0[0]
    SLICE_X3Y31          LUT6 (Prop_lut6_I1_O)        0.124     2.777 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100/O
                         net (fo=1, routed)           0.869     3.646    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_100_n_0
    SLICE_X3Y31          LUT6 (Prop_lut6_I3_O)        0.124     3.770 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38/O
                         net (fo=1, routed)           1.223     4.993    console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_38_n_0
    SLICE_X4Y25          LUT6 (Prop_lut6_I5_O)        0.124     5.117 r  console/GPU_DC_0/inst/timing_generator/rgb_out[11]_i_16/O
                         net (fo=1, routed)           0.782     5.899    console/GPU_DC_0/inst/number_clocker/rgb_out_reg[11]_i_4[0]
    SLICE_X5Y29          LUT6 (Prop_lut6_I0_O)        0.124     6.023 r  console/GPU_DC_0/inst/number_clocker/rgb_out[11]_i_8/O
                         net (fo=1, routed)           0.000     6.023    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_1
    SLICE_X5Y29          MUXF7 (Prop_muxf7_I0_O)      0.212     6.235 r  console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4/O
                         net (fo=12, routed)          0.790     7.025    console/GPU_DC_0/inst/block_generator/rgb_out_reg[11]_i_4_n_0
    SLICE_X4Y30          LUT5 (Prop_lut5_I3_O)        0.299     7.324 r  console/GPU_DC_0/inst/block_generator/rgb_out[10]_i_1/O
                         net (fo=1, routed)           0.000     7.324    console/GPU_DC_0/inst/text_generator/D[10]
    SLICE_X4Y30          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                     15.385    15.385 r  
    W5                                                0.000    15.385 r  clk (IN)
                         net (fo=0)                   0.000    15.385    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         1.388    16.773 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    17.935    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.217    10.717 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581    12.298    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    12.389 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          1.506    13.896    console/GPU_DC_0/inst/text_generator/vga_clk
    SLICE_X4Y30          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[10]/C
                         clock pessimism              0.564    14.459    
                         clock uncertainty           -0.079    14.380    
    SLICE_X4Y30          FDRE (Setup_fdre_C_D)        0.029    14.409    console/GPU_DC_0/inst/text_generator/rgb_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -7.324    
  -------------------------------------------------------------------
                         slack                                  7.085    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 console/GPU_DC_0/inst/timing_generator/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.141ns (37.919%)  route 0.231ns (62.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.826ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.553    -0.628    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X9Y25          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  console/GPU_DC_0/inst/timing_generator/hcount_reg[0]/Q
                         net (fo=11, routed)          0.231    -0.257    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_addr[0]
    RAMB36_X0Y5          RAMB36E1                                     r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.863    -0.826    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/vga_clk
    RAMB36_X0Y5          RAMB36E1                                     r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_1/CLKBWRCLK
                         clock pessimism              0.254    -0.572    
    RAMB36_X0Y5          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.389    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_1
  -------------------------------------------------------------------
                         required time                          0.389    
                         arrival time                          -0.257    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 console/GPU_DC_0/inst/timing_generator/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.148ns (42.997%)  route 0.196ns (57.003%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.556    -0.625    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y22          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.148    -0.477 r  console/GPU_DC_0/inst/timing_generator/hcount_reg[9]/Q
                         net (fo=9, routed)           0.196    -0.281    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/ADDRBWRADDR[4]
    RAMB18_X0Y8          RAMB18E1                                     r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.866    -0.823    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/vga_clk
    RAMB18_X0Y8          RAMB18E1                                     r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.130    -0.439    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg
  -------------------------------------------------------------------
                         required time                          0.439    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 console/GPU_DC_0/inst/timing_generator/hcount_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.164ns (39.633%)  route 0.250ns (60.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.556    -0.625    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y22          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/hcount_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y22          FDRE (Prop_fdre_C_Q)         0.164    -0.461 r  console/GPU_DC_0/inst/timing_generator/hcount_reg[8]/Q
                         net (fo=10, routed)          0.250    -0.212    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/ADDRBWRADDR[3]
    RAMB18_X0Y8          RAMB18E1                                     r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.866    -0.823    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/vga_clk
    RAMB18_X0Y8          RAMB18E1                                     r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183    -0.386    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.212    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 console/GPU_DC_0/inst/block_generator/rgb_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/text_generator/rgb_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.186ns (57.212%)  route 0.139ns (42.788%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.586    -0.595    console/GPU_DC_0/inst/block_generator/vga_clk
    SLICE_X7Y31          FDRE                                         r  console/GPU_DC_0/inst/block_generator/rgb_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  console/GPU_DC_0/inst/block_generator/rgb_out_reg[2]/Q
                         net (fo=1, routed)           0.139    -0.315    console/GPU_DC_0/inst/block_generator/rgb[2]
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.045    -0.270 r  console/GPU_DC_0/inst/block_generator/rgb_out[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    console/GPU_DC_0/inst/text_generator/D[2]
    SLICE_X6Y31          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.855    -0.835    console/GPU_DC_0/inst/text_generator/vga_clk
    SLICE_X6Y31          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[2]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.121    -0.461    console/GPU_DC_0/inst/text_generator/rgb_out_reg[2]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 console/GPU_DC_0/inst/timing_generator/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.490%)  route 0.293ns (67.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.823ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.556    -0.625    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X9Y22          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  console/GPU_DC_0/inst/timing_generator/hcount_reg[7]/Q
                         net (fo=12, routed)          0.293    -0.191    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/ADDRBWRADDR[2]
    RAMB18_X0Y8          RAMB18E1                                     r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.866    -0.823    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/vga_clk
    RAMB18_X0Y8          RAMB18E1                                     r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg/CLKBWRCLK
                         clock pessimism              0.254    -0.569    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183    -0.386    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg
  -------------------------------------------------------------------
                         required time                          0.386    
                         arrival time                          -0.191    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 console/GPU_DC_0/inst/timing_generator/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/timing_generator/hcount_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.189ns (53.137%)  route 0.167ns (46.863%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.556    -0.625    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X9Y22          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  console/GPU_DC_0/inst/timing_generator/hcount_reg[7]/Q
                         net (fo=12, routed)          0.167    -0.318    console/GPU_DC_0/inst/timing_generator/Q[7]
    SLICE_X8Y22          LUT5 (Prop_lut5_I1_O)        0.048    -0.270 r  console/GPU_DC_0/inst/timing_generator/hcount[9]_i_1/O
                         net (fo=1, routed)           0.000    -0.270    console/GPU_DC_0/inst/timing_generator/hcount[9]_i_1_n_0
    SLICE_X8Y22          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/hcount_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.823    -0.867    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y22          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/hcount_reg[9]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.131    -0.481    console/GPU_DC_0/inst/timing_generator/hcount_reg[9]
  -------------------------------------------------------------------
                         required time                          0.481    
                         arrival time                          -0.270    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 console/GPU_DC_0/inst/timing_generator/hcount_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/timing_generator/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.738%)  route 0.167ns (47.262%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.867ns
    Source Clock Delay      (SCD):    -0.625ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.556    -0.625    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X9Y22          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/hcount_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y22          FDRE (Prop_fdre_C_Q)         0.141    -0.484 r  console/GPU_DC_0/inst/timing_generator/hcount_reg[7]/Q
                         net (fo=12, routed)          0.167    -0.318    console/GPU_DC_0/inst/timing_generator/Q[7]
    SLICE_X8Y22          LUT4 (Prop_lut4_I3_O)        0.045    -0.273 r  console/GPU_DC_0/inst/timing_generator/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    console/GPU_DC_0/inst/timing_generator/hcount[8]_i_1_n_0
    SLICE_X8Y22          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.823    -0.867    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y22          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/hcount_reg[8]/C
                         clock pessimism              0.254    -0.612    
    SLICE_X8Y22          FDRE (Hold_fdre_C_D)         0.120    -0.492    console/GPU_DC_0/inst/timing_generator/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 console/GPU_DC_0/inst/timing_generator/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/timing_generator/hcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.246ns (70.859%)  route 0.101ns (29.141%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.870ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.553    -0.628    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y24          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y24          FDRE (Prop_fdre_C_Q)         0.148    -0.480 r  console/GPU_DC_0/inst/timing_generator/hcount_reg[4]/Q
                         net (fo=10, routed)          0.101    -0.379    console/GPU_DC_0/inst/timing_generator/Q[4]
    SLICE_X8Y24          LUT6 (Prop_lut6_I2_O)        0.098    -0.281 r  console/GPU_DC_0/inst/timing_generator/hcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.281    console/GPU_DC_0/inst/timing_generator/hcount[5]_i_1_n_0
    SLICE_X8Y24          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/hcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.820    -0.870    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X8Y24          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/hcount_reg[5]/C
                         clock pessimism              0.241    -0.628    
    SLICE_X8Y24          FDRE (Hold_fdre_C_D)         0.121    -0.507    console/GPU_DC_0/inst/timing_generator/hcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.507    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 console/GPU_DC_0/inst/timing_generator/hcount_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_2/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.141ns (29.508%)  route 0.337ns (70.492%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.628ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.553    -0.628    console/GPU_DC_0/inst/timing_generator/vga_clk
    SLICE_X9Y25          FDRE                                         r  console/GPU_DC_0/inst/timing_generator/hcount_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.141    -0.487 r  console/GPU_DC_0/inst/timing_generator/hcount_reg[0]/Q
                         net (fo=11, routed)          0.337    -0.151    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_addr[0]
    RAMB36_X0Y6          RAMB36E1                                     r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_2/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.869    -0.820    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/vga_clk
    RAMB36_X0Y6          RAMB36E1                                     r  console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_2/CLKBWRCLK
                         clock pessimism              0.254    -0.566    
    RAMB36_X0Y6          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183    -0.383    console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_2
  -------------------------------------------------------------------
                         required time                          0.383    
                         arrival time                          -0.151    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 console/GPU_DC_0/inst/block_generator/rgb_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Destination:            console/GPU_DC_0/inst/text_generator/rgb_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_gpu_design_1_clk_wiz_0_0  {rise@0.000ns fall@7.692ns period=15.385ns})
  Path Group:             clk_gpu_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns - clk_gpu_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.186ns (48.934%)  route 0.194ns (51.066%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.360    -1.693 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -1.207    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.586    -0.595    console/GPU_DC_0/inst/block_generator/vga_clk
    SLICE_X7Y31          FDRE                                         r  console/GPU_DC_0/inst/block_generator/rgb_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  console/GPU_DC_0/inst/block_generator/rgb_out_reg[0]/Q
                         net (fo=1, routed)           0.194    -0.260    console/GPU_DC_0/inst/block_generator/rgb[0]
    SLICE_X6Y31          LUT5 (Prop_lut5_I4_O)        0.045    -0.215 r  console/GPU_DC_0/inst/block_generator/rgb_out[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.215    console/GPU_DC_0/inst/text_generator/D[0]
    SLICE_X6Y31          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_gpu_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    console/clk_wiz_0/inst/clk_in1
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  console/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    console/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.142    -2.248 r  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -1.718    console/clk_wiz_0/inst/clk_gpu_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  console/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=71, routed)          0.855    -0.835    console/GPU_DC_0/inst/text_generator/vga_clk
    SLICE_X6Y31          FDRE                                         r  console/GPU_DC_0/inst/text_generator/rgb_out_reg[0]/C
                         clock pessimism              0.252    -0.582    
    SLICE_X6Y31          FDRE (Hold_fdre_C_D)         0.121    -0.461    console/GPU_DC_0/inst/text_generator/rgb_out_reg[0]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.215    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_gpu_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 7.692 }
Period(ns):         15.385
Sources:            { console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB18_X0Y8      console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/block_data_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y7      console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_0/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y5      console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         15.385      12.809     RAMB36_X0Y6      console/GPU_DC_0/inst/GPU_DC_v1_0_AXI_LITE_inst/texture_data_reg_2/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         15.385      13.229     BUFGCTRL_X0Y1    console/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         15.385      14.136     MMCME2_ADV_X1Y0  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X7Y21      console/GPU_DC_0/inst/block_generator/hblank_out_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X6Y27      console/GPU_DC_0/inst/block_generator/hcount_out_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X5Y29      console/GPU_DC_0/inst/block_generator/hcount_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         15.385      14.385     SLICE_X5Y29      console/GPU_DC_0/inst/block_generator/hcount_out_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       15.385      197.975    MMCME2_ADV_X1Y0  console/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y23      console/GPU_DC_0/inst/block_generator/hsync_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y23      console/GPU_DC_0/inst/block_generator/hsync_out_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y23      console/GPU_DC_0/inst/block_generator/vsync_out_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y23      console/GPU_DC_0/inst/block_generator/vsync_out_reg_srl2/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y21      console/GPU_DC_0/inst/block_generator/hblank_out_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y21      console/GPU_DC_0/inst/block_generator/hblank_out_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y27      console/GPU_DC_0/inst/block_generator/hcount_out_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y27      console/GPU_DC_0/inst/block_generator/hcount_out_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y29      console/GPU_DC_0/inst/block_generator/hcount_out_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y29      console/GPU_DC_0/inst/block_generator/hcount_out_reg[2]/C
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y23      console/GPU_DC_0/inst/block_generator/hsync_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y23      console/GPU_DC_0/inst/block_generator/hsync_out_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y23      console/GPU_DC_0/inst/block_generator/vsync_out_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         7.692       6.712      SLICE_X6Y23      console/GPU_DC_0/inst/block_generator/vsync_out_reg_srl2/CLK
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y21      console/GPU_DC_0/inst/block_generator/hblank_out_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X7Y21      console/GPU_DC_0/inst/block_generator/hblank_out_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y27      console/GPU_DC_0/inst/block_generator/hcount_out_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X6Y27      console/GPU_DC_0/inst/block_generator/hcount_out_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y29      console/GPU_DC_0/inst/block_generator/hcount_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         7.692       7.192      SLICE_X5Y29      console/GPU_DC_0/inst/block_generator/hcount_out_reg[2]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { console/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    console/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  console/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  console/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  console/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  console/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



