$date
	Mon Oct 14 20:27:29 2013
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module main $end
$var wire 1 ! Q $end
$var wire 1 " Qbar $end
$var wire 1 # R $end
$var reg 1 $ S $end
$var reg 1 % en $end
$scope module enLatch1 $end
$var wire 1 ! Q $end
$var wire 1 " Qbar $end
$var wire 1 # R $end
$var wire 1 & Renbar $end
$var wire 1 ' S $end
$var wire 1 ( Senbar $end
$var wire 1 ) en $end
$scope module L1 $end
$var wire 1 ! Q $end
$var wire 1 " Qbar $end
$var wire 1 & Rbar $end
$var wire 1 ( Sbar $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
1(
0'
1&
0%
0$
1#
x"
x!
$end
#50
0#
1$
1'
#55
0"
1!
0(
1%
1)
#60
1(
0%
0)
#110
1#
0$
0'
#115
0!
1"
0&
1%
1)
#120
1&
0%
0)
#170
0#
1$
1'
#175
0"
1!
0(
1%
1)
#180
1(
0%
0)
#230
1#
0$
0'
#235
0!
1"
0&
1%
1)
#240
1&
0%
0)
#290
0#
1$
1'
#295
0"
1!
0(
1%
1)
#300
1(
0%
0)
#350
1#
0$
0'
#355
0!
1"
0&
1%
1)
#360
1&
0%
0)
#410
0#
1$
1'
#415
0"
1!
0(
1%
1)
#420
1(
0%
0)
#470
1#
0$
0'
#475
0!
1"
0&
1%
1)
#480
1&
0%
0)
#500
