# Makefile (cat)

include ../../Makefile.common

OBJ = $(OBJ_DIR)/utils/cat/cat.o

$(OBJ_DIR)/utils/cat/cat.o: ../../utils/cat/cat.c
	$(CC) -c $(CFLAGS) $(INCLUDES) -o $@ $<
