# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../PRACTICA2.srcs/sources_1/new/cerrojo.vhd" \
"../../../../PRACTICA2.srcs/sources_1/new/cerrojo_sistema.vhd" \
"../../../../PRACTICA2.srcs/sources_1/imports/Downloads/conv_7seg.vhd" \
"../../../../PRACTICA2.srcs/sources_1/imports/Downloads/debouncer.vhd" \
"../../../../PRACTICA2.srcs/sim_1/imports/Downloads/tb_cerrojo.vhd" \

# Do not sort compile order
nosort
