<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2959423-A1" country="EP" doc-number="2959423" kind="A1" date="20151230" family-id="51389199" file-reference-id="273439" date-produced="20180825" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="160453238" ucid="EP-2959423-A1"><document-id><country>EP</country><doc-number>2959423</doc-number><kind>A1</kind><date>20151230</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-14754684-A" is-representative="NO"><document-id mxw-id="PAPP193869444" load-source="docdb" format="epo"><country>EP</country><doc-number>14754684</doc-number><kind>A</kind><date>20140211</date><lang>EN</lang></document-id><document-id mxw-id="PAPP193869445" load-source="patent-office" format="original"><country>EP</country><doc-number>14754684.0</doc-number><date>20140211</date><lang>EN</lang></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC162034037" ucid="US-201313774031-A" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>201313774031</doc-number><kind>A</kind><date>20130222</date></document-id></priority-claim><priority-claim mxw-id="PPC162033607" ucid="US-2014015800-W" linkage-type="W" load-source="docdb"><document-id format="epo"><country>US</country><doc-number>2014015800</doc-number><kind>W</kind><date>20140211</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL-1923979018" load-source="docdb">G06Q  20/38        20120101ALI20160621BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1923981442" load-source="docdb">G06Q  20/32        20120101AFI20160621BHEP        </classification-ipcr><classification-ipcr mxw-id="PCL-1923987191" load-source="docdb">G06F  21/60        20130101ALI20160621BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-1898973425" load-source="docdb" scheme="CPC">G06F  21/6245      20130101 LI20160907BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1898973426" load-source="docdb" scheme="CPC">G06F  21/74        20130101 LI20160907BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1927395751" load-source="docdb" scheme="CPC">G06F  21/602       20130101 LI20160615BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987780409" load-source="docdb" scheme="CPC">G06Q  20/3278      20130101 LI20150219BHEP        </classification-cpc><classification-cpc mxw-id="PCL-1987792243" load-source="docdb" scheme="CPC">G06Q  20/382       20130101 FI20150219BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT165551180" lang="DE" load-source="patent-office">DATENSCHUTZ IN NAHFELDKOMMUNIKATIONS-TRANSAKTIONEN</invention-title><invention-title mxw-id="PT165551181" lang="EN" load-source="patent-office">DATA PROTECTION IN NEAR FIELD COMMUNICATIONS (NFC) TRANSACTIONS</invention-title><invention-title mxw-id="PT165551182" lang="FR" load-source="patent-office">PROTECTION DES DONNÉES DANS DES TRANSACTIONS DE COMMUNICATIONS EN CHAMP PROCHE (NFC)</invention-title></technical-data><parties><applicants><applicant mxw-id="PPAR1103343082" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>INTEL CORP</last-name><address><country>US</country></address></addressbook></applicant><applicant mxw-id="PPAR1103321921" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>INTEL CORPORATION</last-name></addressbook></applicant><applicant mxw-id="PPAR1101640704" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Intel Corporation</last-name><iid>100147685</iid><address><street>2200 Mission College Boulevard</street><city>Santa Clara, CA 95054</city><country>US</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR1103314593" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>BALLESTEROS MIGUEL</last-name><address><country>US</country></address></addressbook></inventor><inventor mxw-id="PPAR1103327636" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>BALLESTEROS, MIGUEL</last-name></addressbook></inventor><inventor mxw-id="PPAR1101650371" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>BALLESTEROS, MIGUEL</last-name><address><street>8595 Morgan Creek Lane</street><city>Roseville, CA 95747</city><country>US</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR1101650551" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Jennings, Vincent Louis</last-name><iid>101275397</iid><address><street>HGF Limited Fountain Precinct Balm Green</street><city>Sheffield S1 2JA</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><pct-or-regional-filing-data ucid="US-2014015800-W"><document-id><country>US</country><doc-number>2014015800</doc-number><kind>W</kind><date>20140211</date><lang>EN</lang></document-id></pct-or-regional-filing-data><pct-or-regional-publishing-data ucid="WO-2014130294-A1"><document-id><country>WO</country><doc-number>2014130294</doc-number><kind>A1</kind><date>20140828</date><lang>EN</lang></document-id></pct-or-regional-publishing-data><designated-states><ep-contracting-states><country mxw-id="DS660635338" load-source="docdb">AL</country><country mxw-id="DS660637419" load-source="docdb">AT</country><country mxw-id="DS660634118" load-source="docdb">BE</country><country mxw-id="DS660717110" load-source="docdb">BG</country><country mxw-id="DS660742611" load-source="docdb">CH</country><country mxw-id="DS660634127" load-source="docdb">CY</country><country mxw-id="DS660637420" load-source="docdb">CZ</country><country mxw-id="DS660635348" load-source="docdb">DE</country><country mxw-id="DS660634128" load-source="docdb">DK</country><country mxw-id="DS660634129" load-source="docdb">EE</country><country mxw-id="DS660713517" load-source="docdb">ES</country><country mxw-id="DS660717115" load-source="docdb">FI</country><country mxw-id="DS660742612" load-source="docdb">FR</country><country mxw-id="DS660635349" load-source="docdb">GB</country><country mxw-id="DS660634130" load-source="docdb">GR</country><country mxw-id="DS660635350" load-source="docdb">HR</country><country mxw-id="DS660637421" load-source="docdb">HU</country><country mxw-id="DS660742613" load-source="docdb">IE</country><country mxw-id="DS660634139" load-source="docdb">IS</country><country mxw-id="DS660717116" load-source="docdb">IT</country><country mxw-id="DS660634140" load-source="docdb">LI</country><country mxw-id="DS660717117" load-source="docdb">LT</country><country mxw-id="DS660792257" load-source="docdb">LU</country><country mxw-id="DS660717118" load-source="docdb">LV</country><country mxw-id="DS660717151" load-source="docdb">MC</country><country mxw-id="DS660792258" load-source="docdb">MK</country><country mxw-id="DS660792259" load-source="docdb">MT</country><country mxw-id="DS660792260" load-source="docdb">NL</country><country mxw-id="DS660637422" load-source="docdb">NO</country><country mxw-id="DS660792261" load-source="docdb">PL</country><country mxw-id="DS660634141" load-source="docdb">PT</country><country mxw-id="DS660723159" load-source="docdb">RO</country><country mxw-id="DS660634142" load-source="docdb">RS</country><country mxw-id="DS660792262" load-source="docdb">SE</country><country mxw-id="DS660635360" load-source="docdb">SI</country><country mxw-id="DS660637435" load-source="docdb">SK</country><country mxw-id="DS660637436" load-source="docdb">SM</country><country mxw-id="DS660713518" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data><office-specific-data><eptags><ep-no-a-document-published>*</ep-no-a-document-published></eptags></office-specific-data></bibliographic-data><abstract mxw-id="PA139072509" ref-ucid="WO-2014130294-A1" lang="EN" load-source="patent-office"><p num="0000">Described herein are architectures, platforms and methods for protecting sensitive data that are utilized during near field communications (NFC) communications or transactions and more particularly, a system on chip (SOC) microcontroller that is configured to control processing of the sensitive data during the NFC transactions is described. The sensitive data may include, but not limited to, personal information, financial information, or business identification numbers.</p></abstract><abstract mxw-id="PA139540158" ref-ucid="WO-2014130294-A1" lang="EN" source="national office" load-source="docdb"><p>Described herein are architectures, platforms and methods for protecting sensitive data that are utilized during near field communications (NFC) communications or transactions and more particularly, a system on chip (SOC) microcontroller that is configured to control processing of the sensitive data during the NFC transactions is described. The sensitive data may include, but not limited to, personal information, financial information, or business identification numbers.</p></abstract><abstract mxw-id="PA139072510" ref-ucid="WO-2014130294-A1" lang="FR" load-source="patent-office"><p num="0000">La présente invention concerne des architectures, des plates-formes et des procédés visant à protéger des données sensibles qui sont utilisées pendant des communications ou transactions en champ proche (NFC) et, plus particulièrement, un microcontrôleur de puce-système (SoC), configuré pour commander le traitement des données sensibles pendant les transactions NFC. Les données sensibles peuvent comprendre, mais sans s'y limiter, des renseignements personnels, des informations financières ou des numéros d'identification d'affaires.</p></abstract><abstract mxw-id="PA139540159" ref-ucid="WO-2014130294-A1" lang="FR" source="national office" load-source="docdb"><p>La présente invention concerne des architectures, des plates-formes et des procédés visant à protéger des données sensibles qui sont utilisées pendant des communications ou transactions en champ proche (NFC) et, plus particulièrement, un microcontrôleur de puce-système (SoC), configuré pour commander le traitement des données sensibles pendant les transactions NFC. Les données sensibles peuvent comprendre, mais sans s'y limiter, des renseignements personnels, des informations financières ou des numéros d'identification d'affaires.</p></abstract><description mxw-id="PDES78476591" ref-ucid="WO-2014130294-A1" lang="EN" load-source="patent-office"><!-- EPO <DP n="3"/>--><p id="p0001" num="0001"> DATA PROTECTION IN NEAR FIELD COMMUNICATIONS (NFC) </p><p id="p0002" num="0002"> TRANSACTIONS </p><p id="p0003" num="0003">BACKGROUND </p><p id="p0004" num="0004"> As Near Field Communications (NFC) transceivers gain popularity across mobile devices, applications that make life more convenient are being introduced. In particular, mobile commerce allows users to conduct transactions using NFC. For example, a point of sale (POS) may be able to read a NFC enabled device such a credit card, allowing a consumer to complete a transaction with a seller. Such mobile commerce is expanding, allowing other NFC reader devices, such as laptop computers, tablets, mobile phones, etc. to read NFC enabled target devices, such as smart cards, credit cards and mobile phones to complete a transaction. </p><p id="p0005" num="0005"> Typical NFC enabled reader architectures may be vulnerable to malware and malicious software that can steal sensitive data/information and fraudulently use such data/information. A central processing unit (CPU) running on the NFC enabled reader device may be subjected to malware and malicious software. An infected CPU may compromise the sensitive data/information. </p><p id="p0006" num="0006"> NFC architectures may rely on particular modular elements/devices, such as interchangeable systems on a chip (SOC), NFC controllers, secure element components, etc. Furthermore, software running on a NFC architectures may rely on specific protocols, flows, and communications within such NFC architectures. Therefore, it is a challenge to provide solutions that protect sensitive NFC target data/information, and are compatible with NFC enabled architectures. </p><p id="p0007" num="0007">BRIEF DESCRIPTION OF THE DRAWINGS </p><p id="p0008" num="0008"> The detailed description is described with reference to accompanying figures. In the figures, the left-most digit(s) of a reference number identifies the figure in which the reference number first appears. The same numbers are used throughout the drawings to reference like features and components. </p><p id="p0009" num="0009"> FIG. 1 is an example scenario that illustrates near field communications (NFC) arrangement of devices to implement data protection during NFC related functions or transactions. </p><p id="p0010" num="0010"> FIG. 2 is an example system of a portable device that implements data protection during near field communications (NFC) transactions. 
<!-- EPO <DP n="4"/>-->
 FIG. 3 is a diagram of an example system for implementing data protection during near field communications (NFC) transactions. </p><p id="p0011" num="0011"> FIG. 4 shows an example process chart illustrating an example method for data protection during near field communications (NFC) transactions. </p><p id="p0012" num="0012">DETAILED DESCRIPTION </p><p id="p0013" num="0013"> Described herein are architectures, platforms and methods for protecting sensitive data that are utilized during near field communications (NFC) communications or transactions, and more particularly a system on chip (SOC) microcontroller configured to control processing of the sensitive data during the NFC transactions is described. The sensitive data may include, but not limited to, personal information, financial information, or business identification numbers. </p><p id="p0014" num="0014"> In an implementation, a portable device may enter into an NFC transaction by communicating or reading sensitive data from another portable device or NFC enabled object such as a credit card. The sensitive data may be exposed to possible malware at host software (i.e., software running on the central processing unit) in the portable device. To this end, the</p><p id="p0015" num="0015">SOC microcontroller is installed at the portable device to control processing of the sensitive data during NFC transactions. </p><p id="p0016" num="0016"> As an example of present implementations herein, the SOC microcontroller includes a central processing unit (CPU), a data interface such as an inter-integrated circuit (I2C) controller or serial peripheral interface bus (SPI) controller (or similar controller), and a system controller unit (SCU) that couples the CPU to the data interface. Additionally, the SOC microcontroller includes a security engine for internal encrypting and decrypting of sensitive data in the SOC microcontroller. For example, the security engine encrypts or decrypts sensitive data received from a target device. </p><p id="p0017" num="0017"> As an example of present implementations herein, the CPU is configured to handle encrypted sensitive data that are received from the SCU. In this example, the SCU is configured as a "proxy server" to the CPU in processing of the sensitive data during the NFC transaction. For example, the SCU may receive the sensitive data from the credit card and instead of passing the sensitive data to the CPU or to the host software, the SCU routes the sensitive data to the security engine for encryption. In this example, the encrypted sensitive data communicated by the SCU to the CPU for utilization is protected from possible malware or suspicious applications accessing the CPU, since the sensitive data is encrypted. 
<!-- EPO <DP n="5"/>-->
 FIG. 1 is an example scenario 100 that illustrates NFC arrangement of portable devices to implement data protection during NFC related functions or transactions. Scenario 100 may include portable devices 102 and a credit card 104 in near field coupling arrangements. </p><p id="p0018" num="0018"> As an example of present implementation herein, the example portable devices 102 may include, but are not limited to, Ultrabooks, a tablet computer, a netbook, a notebook computer, a laptop computer, mobile phone, a cellular phone, a smartphone, a personal digital assistant, a multimedia playback device, a digital music player, a digital video player, a navigational device, a digital camera, and the like. In this example, the example portable devices 102 may include a NFC antenna (not shown) that is utilized for near field coupling functions such as NFC communications, wireless power transfer (WPT), Europay MasterCard and Visa (EMV) transactions, and the like. </p><p id="p0019" num="0019"> As an example of the present implementation, portable devices 102-2 and/or 102-4 may enter into EMV transactions with the credit card 104. In this example, the portable devices 102- 2 and/or 102-4 may establish near field coupling with the credit card 104 by positioning the credit card 104 at a certain distance to its respective NFC antenna. At this certain distance, a principle of mutual induction in NFC communications is applied to communicate sensitive data between the credit card 104 and the portable devices 102-2 and/or 102-4. Similarly, the same principle may be applied when a portable device 102-6 is utilized in communicating sensitive data to the portable devices 102-2 and/or 102-4. </p><p id="p0020" num="0020"> The data may include sensitive data such as personal, financial, or business information that needs additional protection against malware attacks. In this example, the portable devices 102 are configured to detect which data are sensitive data and which data are not. For the sensitive data, the portable devices 102 are configured to isolate processing of the sensitive data before they are exposed on the clear (i.e., unencrypted) at one or more processors or CPUs (not shown) or host software in the portable devices 102. In this manner, the sensitive data that are utilized during the NFC communications are protected from malicious programs that are capable of stealing the sensitive data from the portable devices 102. </p><p id="p0021" num="0021"> The portable devices 102 may include a SOC microcontroller (not shown) coupled to other device components (not shown) to implement data protection during the NFC transactions. In this example, the SOC microcontroller is configured to control processing of the sensitive data in the portable devices 102 during the NFC transactions. In other words, this configuration of the SOC microcontroller allows the SOC microcontroller to act as a main controller for processing of the sensitive data. 
<!-- EPO <DP n="6"/>-->
 FIG. 2 illustrates an example system 200 of the portable device 102 that implements data protection during NFC transactions or communications. As shown, the system 200 includes an NFC antenna 202, an NFC controller 204, a secure element 206, and a SOC 208. Furthermore, the SOC 208 may include an inter-integrated circuit (I2C) controller 210 (it is to be understood that other controllers may be used, such as a serial peripheral interface (SPI) bus controller), a system controller unit (SCU) 212, a security engine 214, and a CPU 216. </p><p id="p0022" num="0022"> As an example of current implementation herein, the NFC antenna 202 may include a coil antenna that may be made out of a printed circuit board (PCB), a flexible printed circuit (FPC), a metal wire, or created through a laser direct structuring (LDS) process. In this example, the NFC antenna 202 may be configured to operate on a resonant frequency (e.g., 13.56 MHz to implement NFC and/or WPT operations), and independent from another transceiver antenna that uses another frequency for wireless communications (e.g., 5 GHz for Wi-Fi signals). In an implementation, the NFC antenna 202 transmits or reads the sensitive data from the credit card 104. In this implementation, the sensitive data may be communicated to the SOC 208 through the NFC controller 204. </p><p id="p0023" num="0023"> As an example of present implementation herein, the NFC controller 204 is configured as a router for the SOC 208. For example, data from the SOC 208 may be routed from either the NFC antenna 202 or to the secure element 206. In this example, the SOC 208 and more particularly, the SCU 212 may decide whether the sensitive data will be routed from the NFC antenna 202 or to the secure element 206. In a scenario where the SCU 212 decides to have the sensitive data processed by an external component or a computing device such as the secure element 206, then the sensitive data will be routed to the secure element 206 by the NFC controller 204. </p><p id="p0024" num="0024"> As an example of present implementation herein, the secure element 206 is a secure and isolated execution environment for the sensitive data to be processed. For example, the secure element 206 is a component or a computing device that is external to the SOC 208. In other words, the secure element 206 is configured to process sensitive data independent of the SOC 208; however, the request to process the sensitive data is generated by the SOC 208 and particularly, the SCU 212. Upon processing of the sensitive data, the secure element 206 may supply the processed sensitive data back to the SOC 208 through the NFC controller 204. In an implementation, the secure element 206 is software/hardware tamper resistant such that transferring of sensitive data to a secure server is implemented via a secure channel (not shown). </p><p id="p0025" num="0025"> The I2C controller 210 is configured as a data interface between the SCU 212 and the NFC controller 204 that is external to the SOC 208. In this example, the I2C controller 210 is 
<!-- EPO <DP n="7"/>-->
 controlled directly by the SCU 212. In other words, the CPU 216 does not have direct access to the I2C controller 210. In an implementation, the I2C controller 210 is a two-wire, bidirectional serial bus that provides a simple, efficient method of sensitive data exchange between the SOC 208 and the NFC controller 204. In this implementation, the I2C controller 210 is configured to be an ingress and egress of the sensitive data in the SOC 208. Although the example of Fig. 2 utilizes the I2C controller 210 in the current embodiment, other types of data interface may be utilized to connect the SCU 212 to components external to the SOC 208. </p><p id="p0026" num="0026"> The SCU 212 may be configured as a gateway for communications of sensitive data between the CPU 216 and components that are external to the SOC 208 such as the NFC controller 204, the secure element 206, and the NFC antenna 202. For example, the SCU 212 may be configured to be a proxy controller for the CPU 216 to implement sensitive data protection during the NFC transaction. In this example, the SCU 212 is configured to determine which data are sensitive and which are not. </p><p id="p0027" num="0027"> For example, when the SCU 212 determines that particular data (e.g., credit card account number) is sensitive, then the SCU 212 directs encryption of this data before sending the data to the CPU 216. In this example, the determined sensitive data are not directly exposed to possible data risks (e.g., malware) at the CPU 216, since the sensitive data is encrypted. </p><p id="p0028" num="0028"> In instances where the CPU 216 sends the encrypted sensitive data to the secure element 206, the SCU 212 is configured to control decryption of the encrypted sensitive data before the SCU 212 sends the sensitive data to the secure element 206 for further processing. In other words, the SCU 212 is configured to maintain encryption of sensitive data that is received by the CPU 216. However, the SCU 212 is configured to maintain data in the clear (i.e., unencrypted data) at the I2C controller 210 interface, where such data in the clear is sent to the secure element 206. </p><p id="p0029" num="0029"> In another implementation, the SCU 212 does not pass the sensitive data to the host or</p><p id="p0030" num="0030">CPU 216, but rather the SCU 212 redirects or routes directly the sensitive data to the secure element 206. In this implementation, data encryption is not necessary since the host or CPU 216 will not receive the sensitive data. </p><p id="p0031" num="0031"> In the implementations described above, the secure element 206 may receive the data as clear text (i.e., unencrypted data). However, in the instances where the SCU 212 sends the sensitive data to the CPU 216, there is minimal or no changes that may be implemented on the existing application software running on the CPU 216. Contrast this with the SCU 212 routing directly the sensitive data to the secure element 206, the existing application software running on 
<!-- EPO <DP n="8"/>-->
 the CPU 216 and the secure element 206 need to be adjusted such that sensitive data is protected from malware accessing the CPU 216. </p><p id="p0032" num="0032"> The security engine 214 may be coupled to the SCU 212 within the SOC 208. In this implementation, the security engine 214 is configured to encrypt or decrypt sensitive data. For example, when the CPU 216 sends encrypted sensitive data to the secure element 206, the SCU 212 receives the encrypted sensitive data and allows the security engine 214 to decrypt this encrypted sensitive data before forwarding it to the secure element 206. In another example, the SCU 212 controls encryption of the sensitive data that are received by the CPU 216 by first routing the sensitive data to the security engine 214 for encryption before forwarding the same to the CPU 216 for processing. </p><p id="p0033" num="0033"> As an example of present implementation herein, the CPU 216 may host an NFC stack and applications processing sensitive data for NFC transactions. For example, the CPU 216 is configured to handle encrypted sensitive data so that malware will not be able to interpret it. Actual processing of the sensitive data may be implemented in isolation at the secure element 206. </p><p id="p0034" num="0034"> FIG. 3 is an example system that may be utilized to implement various described embodiments. However, it will be readily appreciated that the techniques disclosed herein may be implemented in other computing devices, systems, and environments. The computing device 300 shown in FIG. 3 is one example of a computing device and is not intended to suggest any limitation as to the scope of use or functionality of the computer and network architectures. </p><p id="p0035" num="0035"> In at least one implementation, computing device 300 typically includes at least one processing unit 302 and system memory 304. Depending on the exact configuration and type of computing device, system memory 304 may be volatile (such as RAM), non-volatile (such as ROM, flash memory, etc.) or some combination thereof. System memory 304 may include an operating system 306, one or more program modules 308 that implement the long delay echo algorithm, and may include program data 310. A basic implementation of the computing device 300 is demarcated by a dashed line 314. </p><p id="p0036" num="0036"> The program module 308 may include a module 312 configured to implement the one-tap connection and synchronization scheme as described above. For example, the module 312 may carry out one or more of the method 300, and variations thereof, e.g., the computing device 300 acting as described above with respect to the device 102. </p><p id="p0037" num="0037"> Computing device 300 may have additional features or functionality. For example, computing device 300 may also include additional data storage devices such as removable storage 316 and non-removable storage 318. In certain implementations, the removable storage 
<!-- EPO <DP n="9"/>-->
 316 and non-removable storage 318 are an example of computer accessible media for storing instructions that are executable by the processing unit 302 to perform the various functions described above. Generally, any of the functions described with reference to the figures may be implemented using software, hardware (e.g., fixed logic circuitry) or a combination of these implementations. Program code may be stored in one or more computer accessible media or other computer-readable storage devices. Thus, the processes and components described herein may be implemented by a computer program product. As mentioned above, computer accessible media includes volatile and non-volatile, removable and non-removable media implemented in any method or technology for storage of information, such as computer readable instructions, data structures, program modules, or other data. The terms "computer accessible medium" and "computer accessible media" refer to non-transitory storage devices and include, but are not limited to, RAM, ROM, EEPROM, flash memory or other memory technology, CD-ROM, digital versatile disks (DVD) or other optical storage, magnetic cassettes, magnetic tape, magnetic disk storage or other magnetic storage devices, or any other non-transitory medium that may be used to store information for access by a computing device, e.g., computing device 300 and wireless mobile device 102. Any of such computer accessible media may be part of the computing device 300. </p><p id="p0038" num="0038"> In one implementation, the removable storage 316, which is a computer accessible medium, has a set of instructions 330 stored thereon. When executed by the processing unit 302, the set of instructions 330 cause the processing unit 302 to execute operations, tasks, functions and/or methods as described above, including method 300 and any variations thereof. </p><p id="p0039" num="0039"> Computing device 300 may also include one or more input devices 320 such as keyboard, mouse, pen, voice input device, touch input device, etc. Computing device 300 may additionally include one or more output devices 322 such as a display, speakers, printer, etc. </p><p id="p0040" num="0040"> Computing device 300 may also include one or more communication connections 324 that allow the computing device 300 to communicate wirelessly with one or more other wireless devices, over wireless connection 328 based on near field communication (NFC), Wi-Fi, Bluetooth, radio frequency (RF), infrared, or a combination thereof. </p><p id="p0041" num="0041"> It is appreciated that the illustrated computing device 300 is one example of a suitable device and is not intended to suggest any limitation as to the scope of use or functionality of the various embodiments described. </p><p id="p0042" num="0042"> Unless the context indicates otherwise, the term "Universal Resource Identifier" as used herein includes any identifier, including a GUID, serial number, or the like. 
<!-- EPO <DP n="10"/>-->
 In the above description of example implementations, for purposes of explanation, specific numbers, materials configurations, and other details are set forth in order to better explain the present invention, as claimed. However, it will be apparent to one skilled in the art that the claimed invention may be practiced using different details than the example ones described herein. In other instances, well-known features are omitted or simplified to clarify the description of the example implementations. </p><p id="p0043" num="0043"> The inventors intend the described example implementations to be primarily examples. The inventors do not intend these example implementations to limit the scope of the appended claims. Rather, the inventors have contemplated that the claimed invention might also be embodied and implemented in other ways, in conjunction with other present or future technologies. </p><p id="p0044" num="0044"> Moreover, the word "example" is used herein to mean serving as an example, instance, or illustration. Any aspect or design described herein as "example" is not necessarily to be construed as preferred or advantageous over other aspects or designs. Rather, use of the word example is intended to present concepts and techniques in a concrete fashion. The term "techniques", for instance, may refer to one or more devices, apparatuses, systems, methods, articles of manufacture, and/or computer-readable instructions as indicated by the context described herein. </p><p id="p0045" num="0045"> As used in this application, the term "or" is intended to mean an inclusive "or" rather than an exclusive "or." That is, unless specified otherwise or clear from context, "X employs A or B" is intended to mean any of the natural inclusive permutations. That is, if X employs A; X employs B; or X employs both A and B, then "X employs A or B" is satisfied under any of the foregoing instances. In addition, the articles "a" and "an" as used in this application and the appended claims should generally be construed to mean "one or more", unless specified otherwise or clear from context to be directed to a singular form. </p><p id="p0046" num="0046"> These processes are illustrated as a collection of blocks in a logical flow graph, which represents a sequence of operations that may be implemented in mechanics alone or a combination with hardware, software, and/or firmware. In the context of software/firmware, the blocks represent instructions stored on one or more computer-readable storage media that, when executed by one or more processors, perform the recited operations. </p><p id="p0047" num="0047"> Note that the order in which the processes are described is not intended to be construed as a limitation, and any number of the described process blocks may be combined in any order to implement the processes or an alternate process. Additionally, individual blocks may be deleted 
<!-- EPO <DP n="11"/>-->
 from the processes without departing from the spirit and scope of the subject matter described herein. </p><p id="p0048" num="0048"> The term "computer-readable media" includes computer-storage media. In one embodiment, computer-readable media is non-transitory. For example, computer-storage media may include, but are not limited to, magnetic storage devices (e.g., hard disk, floppy disk, and magnetic strips), optical disks (e.g., compact disk (CD) and digital versatile disk (DVD)), smart cards, flash memory devices (e.g., thumb drive, stick, key drive, and SD cards), and volatile and non-volatile memory (e.g., random access memory (RAM), read-only memory (ROM)). </p><p id="p0049" num="0049"> Unless the context indicates otherwise, the term "logic" used herein includes hardware, software, firmware, circuitry, logic circuitry, integrated circuitry, other electronic components and/or a combination thereof that is suitable to perform the functions described for that logic. </p><p id="p0050" num="0050"> Fig. 4 shows an example process chart 400 illustrating an example method for sensitive data protection during an NFC transaction. The order in which the method is described is not intended to be construed as a limitation, and any number of the described method blocks can be combined in any order to implement the method, or alternate method. Additionally, individual blocks may be deleted from the method without departing from the spirit and scope of the subject matter described herein. Furthermore, the method may be implemented in any suitable hardware, software, firmware, or a combination thereof, without departing from the scope of the invention. </p><p id="p0051" num="0051"> At block 402, initiating a secure transaction application is performed. For example, a SOC</p><p id="p0052" num="0052">(e.g., SOC 208) may include a CPU (e.g., CPU 216) that is configured to host an NFC stack and applications processing of data during an NFC transaction. In this example, the data may include sensitive data received from a target device, such as a credit card or a smartphone. In an implementation, the CPU 216 may initiate the secure transaction application. For example, the secure transaction application includes receiving of sensitive data from the target device, such as a credit card or smartphone. </p><p id="p0053" num="0053"> At block 404, determining if the SCU sends the sensitive data to CPU is performed. For example, the SCU 212 is configured to send the sensitive data to the CPU 216 or to a component external to the SOC 208 such as a secure element (e.g., secure element 206). If the SCU 212 sends the sensitive data to the CPU 216, then following "YES" branch at block 406, the SCU 212 controls encryption of the sensitive data. Alternatively, if the SCU 212 sends or routes directly the sensitive data to a component external to the SOC 208 such as the secure element 206, then following "NO" branch at block 408, the SCU 212 allows unencrypted sensitive data to be forwarded to the secure element 206 for further processing. 
<!-- EPO <DP n="12"/>-->
 In the examples described above, the SCU 212 is configured to filter processing of the sensitive data without affecting or disturbing usages or other data that do not require further processing by the secure element 206 such as reading NFC tags or Peer-2-Peer transactions. </p><p id="p0054" num="0054"> At block 410, processing of the sensitive data is performed by a secure element. </p><p id="p0055" num="0055"> At block 412, sending of encrypted sensitive data is performed. For example, if the SCU</p><p id="p0056" num="0056">212 sends the sensitive data to the CPU 216, the SCU 212 is configured to all encryption of the sensitive data before it is forwarded by the SCU 212 to the CPU 216. The encryption may be performed by a security engine as described above. The encrypted sensitive data is now protected from any malicious software or malware accessing the CPU. </p><p id="p0057" num="0057"> At block 414, decryption of sensitive data that the CPU sends to the secure element is performed. For example, when the CPU 216 sends encrypted sensitive data to the secure element 206 for further processing, the SCU 212 first controls decryption of the encrypted sensitive data before forwarding the same to the secure element 206. That is, the SCU 212 allows the security engine 214 to perform decryption of the encrypted sensitive data so that data in the clear passes through the I2C controller 210 going to the secure element 206. </p><p id="p0058" num="0058"> Realizations in accordance with the present invention have been described in the context of particular embodiments. These embodiments are meant to be illustrative and not limiting. Many variations, modifications, additions, and improvements are possible. Accordingly, plural instances may be provided for components described herein as a single instance. Boundaries between various components, operations and data stores are somewhat arbitrary, and particular operations are illustrated in the context of specific illustrative configurations. Other allocations of functionality are envisioned and may fall within the scope of claims that follow. Finally, structures and functionality presented as discrete components in the various configurations may be implemented as a combined structure or component. These and other variations, modifications, additions, and improvements may fall within the scope of the invention as defined in the claims that follow. 
</p></description><claims mxw-id="PCLM70076835" ref-ucid="WO-2014130294-A1" lang="EN" load-source="patent-office"><claim id="clm-0001" num="1"><!-- EPO <DP n="13"/>--><claim-text/><claim-text>CLAIMS </claim-text><claim-text>What is claimed is: 1. A system on chip (SOC) comprising: </claim-text><claim-text> a central processing unit (CPU) configured to detect and process a secure transaction, wherein the secure transaction includes sensitive data; </claim-text><claim-text> a system controller unit (SCU) coupled with the CPU, wherein the SCU is configured to control encryption of the sensitive data when the sensitive data is received by the CPU and to control decryption of encrypted sensitive data; and </claim-text><claim-text> a security engine coupled to the SCU, wherein the security engine is configured to implement encryption or decryption of the sensitive data. </claim-text></claim><claim id="clm-0002" num="2"><claim-text>2. The SOC as recited in claim 1, wherein the CPU is configured to process encrypted sensitive data. </claim-text></claim><claim id="clm-0003" num="3"><claim-text>3. The SOC as recited in claim 1, wherein the SCU is configured to receive encrypted sensitive data previously encrypted by the security engine from the CPU, wherein the SCU sends the encrypted sensitive data to the security engine for decryption and sends decrypted sensitive data to an external secure element for processing. </claim-text></claim><claim id="clm-0004" num="4"><claim-text>4. The SOC as recited in claim 1, wherein the SCU is configured to receive the sensitive data from a target device, and in response to receiving the sensitive data, the SCU is configured to send the received sensitive data to a secure element for processing or sends the sensitive data for encryption to the security engine if the sensitive data is to be sent to the CPU for use by software applications hosted on the CPU. </claim-text></claim><claim id="clm-0005" num="5"><claim-text>5. The SOC as recited in claim 1, wherein the sensitive data includes personal information, financial identification, and/or business identification numbers. </claim-text></claim><claim id="clm-0006" num="6"><claim-text>6. The SOC as recited in claim 1, wherein the secure transaction includes an Europay MasterCard and Visa (EMV) transaction. 
<!-- EPO <DP n="14"/>-->
</claim-text></claim><claim id="clm-0007" num="7"><claim-text>7. The SOC as recited in claim 1 further comprising a controller configured as an interface to receive and send sensitive data from the SOC. </claim-text></claim><claim id="clm-0008" num="8"><claim-text>8. The SOC as recited in claim 7, wherein the controller is one of an inter-integrated circuit (I2C) controller or serial peripheral bus (SPI) controller. </claim-text></claim><claim id="clm-0009" num="9"><claim-text>9. A device comprising: </claim-text><claim-text> a secure element configured to process sensitive data; </claim-text><claim-text> a near field communications (NFC) controller coupled to the secure element; and a system on chip (SOC) coupled to the secure element by the NFC controller, the SOC comprising: </claim-text><claim-text> a central processing unit (CPU); </claim-text><claim-text> a data interface; </claim-text><claim-text> a system controller unit (SCU) that couples the CPU to the data interface, wherein the SCU is configured as a proxy controller to the CPU; </claim-text><claim-text> and a security engine coupled to the SCU configured to encrypt the sensitive data processed by the CPU, and decrypt previously encrypted sensitive data that the CPU sends to the secure element for further secure processing. </claim-text></claim><claim id="clm-0010" num="10"><claim-text>10. The device as recited in claim 9, wherein the CPU receives and processes the encrypted sensitive data from the SCU. </claim-text></claim><claim id="clm-0011" num="11"><claim-text>11. The device as recited in claim 9, wherein the data interface includes one of an inter- integrated circuit (I2C) controller, serial peripheral bus (SPI) controller, or other peripheral interface. </claim-text></claim><claim id="clm-0012" num="12"><claim-text>12. The device as recited in claim 9, wherein the SCU is configured to receive the sensitive data through the data interface and in response to receiving the sensitive data, the SCU is configured to send the received sensitive data to the secure element for processing or to the security engine for encryption, wherein decrypted sensitive data is sent to the CPU for processing. 
<!-- EPO <DP n="15"/>-->
</claim-text></claim><claim id="clm-0013" num="13"><claim-text>13. The device as recited in claim 9, wherein the SCU is configured to filter the sensitive data in a secure transaction from other transactions that do not require further processing by the secure element. </claim-text></claim><claim id="clm-0014" num="14"><claim-text>14. The device as recited in claim 9, wherein the sensitive data includes personal information, financial identification, and/or business identification numbers. </claim-text></claim><claim id="clm-0015" num="15"><claim-text>15. The device as recited in claim 9, wherein the sensitive data is utilized during NFC transactions, the NFC transactions include Europay MasterCard and Visa (EMV) transactions. </claim-text></claim><claim id="clm-0016" num="16"><claim-text>16. The device as recited in claim 9 further comprising a security engine in the SOC, the security engine is controlled by the SCU to encrypt or decrypt sensitive data. </claim-text></claim><claim id="clm-0017" num="17"><claim-text>17. A method of protecting sensitive data during a near field communications (NFC) transaction, the method comprising: </claim-text><claim-text> initiating a secure transaction application that receives the sensitive data; </claim-text><claim-text> determining if a system controller unit (SCU) sends the sensitive data to a host central processing unit (CPU) or to a secure element; </claim-text><claim-text> encrypting the sensitive data by a security engine, if the SCU sends the sensitive data to the host CPU; </claim-text><claim-text> sending unencrypted sensitive data, if the SCU sends the sensitive data to the secure element; and </claim-text><claim-text> processing the unencrypted sensitive data by the secure element. </claim-text></claim><claim id="clm-0018" num="18"><claim-text>18. The method as recited in claim 17, wherein the initiating secure transaction application includes receiving of the sensitive data by the SCU through an inter- integrated circuit (I2C) controller or similar peripheral controller. </claim-text></claim><claim id="clm-0019" num="19"><claim-text>19. The method as recited in claim 17, wherein the sending an unencrypted sensitive data to the secure element includes decrypting an encrypted sensitive data that was previously encrypted by the security engine, wherein decrypted sensitive data is sent by the host CPU to the secure element via the SCU for further secure processing. 
<!-- EPO <DP n="16"/>-->
</claim-text></claim><claim id="clm-0020" num="20"><claim-text>20. The method as recited by claim 17, wherein the sending of the sensitive data by the SCU to the secure element includes routing of the received sensitive data directly to the secure element rather than sending the received sensitive data to the CPU for processing. </claim-text></claim><claim id="clm-0021" num="21"><claim-text>21. The method as recited in claim 16, wherein the sensitive data includes personal information, financial identification, and/or business identification numbers that are utilized during the NFC transaction, the NFC transaction includes Europay MasterCard and Visa (EMV) transactions. </claim-text></claim><claim id="clm-0022" num="22"><claim-text>22. Machine readable storage medium including program code, when executed, cause a computing device to perform the method of: </claim-text><claim-text> initiating a secure transaction application that receives sensitive data from a target device; determining if the sensitive data is to be encrypted or sent to a secure element as unencrypted data; </claim-text><claim-text> encrypting the sensitive data if the sensitive data is to used by a host central processing unit</claim-text><claim-text>(CPU); and </claim-text><claim-text> sending unencrypted sensitive data for secure processing. </claim-text></claim><claim id="clm-0023" num="23"><claim-text>23. The machine readable storage medium of claim 22 further comprising decrypting previously encrypted sensitive data from the host CPU prior to sending the unencrypted sensitive data for secure processing. 
</claim-text></claim></claims><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
