{
  "module_name": "mdp4.xml.h",
  "hash_id": "ac89c2bb30acc7208488982d2ee0d73ce3090583ee2235ca4df20ad8b2358b90",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/msm/disp/mdp4/mdp4.xml.h",
  "human_readable_source": "#ifndef MDP4_XML\n#define MDP4_XML\n\n \n\n\nenum mdp4_pipe {\n\tVG1 = 0,\n\tVG2 = 1,\n\tRGB1 = 2,\n\tRGB2 = 3,\n\tRGB3 = 4,\n\tVG3 = 5,\n\tVG4 = 6,\n};\n\nenum mdp4_mixer {\n\tMIXER0 = 0,\n\tMIXER1 = 1,\n\tMIXER2 = 2,\n};\n\nenum mdp4_intf {\n\tINTF_LCDC_DTV = 0,\n\tINTF_DSI_VIDEO = 1,\n\tINTF_DSI_CMD = 2,\n\tINTF_EBI2_TV = 3,\n};\n\nenum mdp4_cursor_format {\n\tCURSOR_ARGB = 1,\n\tCURSOR_XRGB = 2,\n};\n\nenum mdp4_frame_format {\n\tFRAME_LINEAR = 0,\n\tFRAME_TILE_ARGB_4X4 = 1,\n\tFRAME_TILE_YCBCR_420 = 2,\n};\n\nenum mdp4_scale_unit {\n\tSCALE_FIR = 0,\n\tSCALE_MN_PHASE = 1,\n\tSCALE_PIXEL_RPT = 2,\n};\n\nenum mdp4_dma {\n\tDMA_P = 0,\n\tDMA_S = 1,\n\tDMA_E = 2,\n};\n\n#define MDP4_IRQ_OVERLAY0_DONE\t\t\t\t\t0x00000001\n#define MDP4_IRQ_OVERLAY1_DONE\t\t\t\t\t0x00000002\n#define MDP4_IRQ_DMA_S_DONE\t\t\t\t\t0x00000004\n#define MDP4_IRQ_DMA_E_DONE\t\t\t\t\t0x00000008\n#define MDP4_IRQ_DMA_P_DONE\t\t\t\t\t0x00000010\n#define MDP4_IRQ_VG1_HISTOGRAM\t\t\t\t\t0x00000020\n#define MDP4_IRQ_VG2_HISTOGRAM\t\t\t\t\t0x00000040\n#define MDP4_IRQ_PRIMARY_VSYNC\t\t\t\t\t0x00000080\n#define MDP4_IRQ_PRIMARY_INTF_UDERRUN\t\t\t\t0x00000100\n#define MDP4_IRQ_EXTERNAL_VSYNC\t\t\t\t\t0x00000200\n#define MDP4_IRQ_EXTERNAL_INTF_UDERRUN\t\t\t\t0x00000400\n#define MDP4_IRQ_PRIMARY_RDPTR\t\t\t\t\t0x00000800\n#define MDP4_IRQ_DMA_P_HISTOGRAM\t\t\t\t0x00020000\n#define MDP4_IRQ_DMA_S_HISTOGRAM\t\t\t\t0x04000000\n#define MDP4_IRQ_OVERLAY2_DONE\t\t\t\t\t0x40000000\n#define REG_MDP4_VERSION\t\t\t\t\t0x00000000\n#define MDP4_VERSION_MINOR__MASK\t\t\t\t0x00ff0000\n#define MDP4_VERSION_MINOR__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP4_VERSION_MINOR(uint32_t val)\n{\n\treturn ((val) << MDP4_VERSION_MINOR__SHIFT) & MDP4_VERSION_MINOR__MASK;\n}\n#define MDP4_VERSION_MAJOR__MASK\t\t\t\t0xff000000\n#define MDP4_VERSION_MAJOR__SHIFT\t\t\t\t24\nstatic inline uint32_t MDP4_VERSION_MAJOR(uint32_t val)\n{\n\treturn ((val) << MDP4_VERSION_MAJOR__SHIFT) & MDP4_VERSION_MAJOR__MASK;\n}\n\n#define REG_MDP4_OVLP0_KICK\t\t\t\t\t0x00000004\n\n#define REG_MDP4_OVLP1_KICK\t\t\t\t\t0x00000008\n\n#define REG_MDP4_OVLP2_KICK\t\t\t\t\t0x000000d0\n\n#define REG_MDP4_DMA_P_KICK\t\t\t\t\t0x0000000c\n\n#define REG_MDP4_DMA_S_KICK\t\t\t\t\t0x00000010\n\n#define REG_MDP4_DMA_E_KICK\t\t\t\t\t0x00000014\n\n#define REG_MDP4_DISP_STATUS\t\t\t\t\t0x00000018\n\n#define REG_MDP4_DISP_INTF_SEL\t\t\t\t\t0x00000038\n#define MDP4_DISP_INTF_SEL_PRIM__MASK\t\t\t\t0x00000003\n#define MDP4_DISP_INTF_SEL_PRIM__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP4_DISP_INTF_SEL_PRIM(enum mdp4_intf val)\n{\n\treturn ((val) << MDP4_DISP_INTF_SEL_PRIM__SHIFT) & MDP4_DISP_INTF_SEL_PRIM__MASK;\n}\n#define MDP4_DISP_INTF_SEL_SEC__MASK\t\t\t\t0x0000000c\n#define MDP4_DISP_INTF_SEL_SEC__SHIFT\t\t\t\t2\nstatic inline uint32_t MDP4_DISP_INTF_SEL_SEC(enum mdp4_intf val)\n{\n\treturn ((val) << MDP4_DISP_INTF_SEL_SEC__SHIFT) & MDP4_DISP_INTF_SEL_SEC__MASK;\n}\n#define MDP4_DISP_INTF_SEL_EXT__MASK\t\t\t\t0x00000030\n#define MDP4_DISP_INTF_SEL_EXT__SHIFT\t\t\t\t4\nstatic inline uint32_t MDP4_DISP_INTF_SEL_EXT(enum mdp4_intf val)\n{\n\treturn ((val) << MDP4_DISP_INTF_SEL_EXT__SHIFT) & MDP4_DISP_INTF_SEL_EXT__MASK;\n}\n#define MDP4_DISP_INTF_SEL_DSI_VIDEO\t\t\t\t0x00000040\n#define MDP4_DISP_INTF_SEL_DSI_CMD\t\t\t\t0x00000080\n\n#define REG_MDP4_RESET_STATUS\t\t\t\t\t0x0000003c\n\n#define REG_MDP4_READ_CNFG\t\t\t\t\t0x0000004c\n\n#define REG_MDP4_INTR_ENABLE\t\t\t\t\t0x00000050\n\n#define REG_MDP4_INTR_STATUS\t\t\t\t\t0x00000054\n\n#define REG_MDP4_INTR_CLEAR\t\t\t\t\t0x00000058\n\n#define REG_MDP4_EBI2_LCD0\t\t\t\t\t0x00000060\n\n#define REG_MDP4_EBI2_LCD1\t\t\t\t\t0x00000064\n\n#define REG_MDP4_PORTMAP_MODE\t\t\t\t\t0x00000070\n\n#define REG_MDP4_CS_CONTROLLER0\t\t\t\t\t0x000000c0\n\n#define REG_MDP4_CS_CONTROLLER1\t\t\t\t\t0x000000c4\n\n#define REG_MDP4_LAYERMIXER2_IN_CFG\t\t\t\t0x000100f0\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE0__MASK\t\t\t0x00000007\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE0__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_LAYERMIXER2_IN_CFG_PIPE0(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER2_IN_CFG_PIPE0__SHIFT) & MDP4_LAYERMIXER2_IN_CFG_PIPE0__MASK;\n}\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE0_MIXER1\t\t\t0x00000008\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE1__MASK\t\t\t0x00000070\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE1__SHIFT\t\t\t4\nstatic inline uint32_t MDP4_LAYERMIXER2_IN_CFG_PIPE1(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER2_IN_CFG_PIPE1__SHIFT) & MDP4_LAYERMIXER2_IN_CFG_PIPE1__MASK;\n}\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE1_MIXER1\t\t\t0x00000080\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE2__MASK\t\t\t0x00000700\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE2__SHIFT\t\t\t8\nstatic inline uint32_t MDP4_LAYERMIXER2_IN_CFG_PIPE2(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER2_IN_CFG_PIPE2__SHIFT) & MDP4_LAYERMIXER2_IN_CFG_PIPE2__MASK;\n}\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE2_MIXER1\t\t\t0x00000800\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE3__MASK\t\t\t0x00007000\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE3__SHIFT\t\t\t12\nstatic inline uint32_t MDP4_LAYERMIXER2_IN_CFG_PIPE3(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER2_IN_CFG_PIPE3__SHIFT) & MDP4_LAYERMIXER2_IN_CFG_PIPE3__MASK;\n}\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE3_MIXER1\t\t\t0x00008000\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE4__MASK\t\t\t0x00070000\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE4__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_LAYERMIXER2_IN_CFG_PIPE4(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER2_IN_CFG_PIPE4__SHIFT) & MDP4_LAYERMIXER2_IN_CFG_PIPE4__MASK;\n}\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE4_MIXER1\t\t\t0x00080000\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE5__MASK\t\t\t0x00700000\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE5__SHIFT\t\t\t20\nstatic inline uint32_t MDP4_LAYERMIXER2_IN_CFG_PIPE5(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER2_IN_CFG_PIPE5__SHIFT) & MDP4_LAYERMIXER2_IN_CFG_PIPE5__MASK;\n}\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE5_MIXER1\t\t\t0x00800000\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE6__MASK\t\t\t0x07000000\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE6__SHIFT\t\t\t24\nstatic inline uint32_t MDP4_LAYERMIXER2_IN_CFG_PIPE6(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER2_IN_CFG_PIPE6__SHIFT) & MDP4_LAYERMIXER2_IN_CFG_PIPE6__MASK;\n}\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE6_MIXER1\t\t\t0x08000000\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE7__MASK\t\t\t0x70000000\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE7__SHIFT\t\t\t28\nstatic inline uint32_t MDP4_LAYERMIXER2_IN_CFG_PIPE7(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER2_IN_CFG_PIPE7__SHIFT) & MDP4_LAYERMIXER2_IN_CFG_PIPE7__MASK;\n}\n#define MDP4_LAYERMIXER2_IN_CFG_PIPE7_MIXER1\t\t\t0x80000000\n\n#define REG_MDP4_LAYERMIXER_IN_CFG_UPDATE_METHOD\t\t0x000100fc\n\n#define REG_MDP4_LAYERMIXER_IN_CFG\t\t\t\t0x00010100\n#define MDP4_LAYERMIXER_IN_CFG_PIPE0__MASK\t\t\t0x00000007\n#define MDP4_LAYERMIXER_IN_CFG_PIPE0__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_LAYERMIXER_IN_CFG_PIPE0(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER_IN_CFG_PIPE0__SHIFT) & MDP4_LAYERMIXER_IN_CFG_PIPE0__MASK;\n}\n#define MDP4_LAYERMIXER_IN_CFG_PIPE0_MIXER1\t\t\t0x00000008\n#define MDP4_LAYERMIXER_IN_CFG_PIPE1__MASK\t\t\t0x00000070\n#define MDP4_LAYERMIXER_IN_CFG_PIPE1__SHIFT\t\t\t4\nstatic inline uint32_t MDP4_LAYERMIXER_IN_CFG_PIPE1(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER_IN_CFG_PIPE1__SHIFT) & MDP4_LAYERMIXER_IN_CFG_PIPE1__MASK;\n}\n#define MDP4_LAYERMIXER_IN_CFG_PIPE1_MIXER1\t\t\t0x00000080\n#define MDP4_LAYERMIXER_IN_CFG_PIPE2__MASK\t\t\t0x00000700\n#define MDP4_LAYERMIXER_IN_CFG_PIPE2__SHIFT\t\t\t8\nstatic inline uint32_t MDP4_LAYERMIXER_IN_CFG_PIPE2(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER_IN_CFG_PIPE2__SHIFT) & MDP4_LAYERMIXER_IN_CFG_PIPE2__MASK;\n}\n#define MDP4_LAYERMIXER_IN_CFG_PIPE2_MIXER1\t\t\t0x00000800\n#define MDP4_LAYERMIXER_IN_CFG_PIPE3__MASK\t\t\t0x00007000\n#define MDP4_LAYERMIXER_IN_CFG_PIPE3__SHIFT\t\t\t12\nstatic inline uint32_t MDP4_LAYERMIXER_IN_CFG_PIPE3(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER_IN_CFG_PIPE3__SHIFT) & MDP4_LAYERMIXER_IN_CFG_PIPE3__MASK;\n}\n#define MDP4_LAYERMIXER_IN_CFG_PIPE3_MIXER1\t\t\t0x00008000\n#define MDP4_LAYERMIXER_IN_CFG_PIPE4__MASK\t\t\t0x00070000\n#define MDP4_LAYERMIXER_IN_CFG_PIPE4__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_LAYERMIXER_IN_CFG_PIPE4(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER_IN_CFG_PIPE4__SHIFT) & MDP4_LAYERMIXER_IN_CFG_PIPE4__MASK;\n}\n#define MDP4_LAYERMIXER_IN_CFG_PIPE4_MIXER1\t\t\t0x00080000\n#define MDP4_LAYERMIXER_IN_CFG_PIPE5__MASK\t\t\t0x00700000\n#define MDP4_LAYERMIXER_IN_CFG_PIPE5__SHIFT\t\t\t20\nstatic inline uint32_t MDP4_LAYERMIXER_IN_CFG_PIPE5(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER_IN_CFG_PIPE5__SHIFT) & MDP4_LAYERMIXER_IN_CFG_PIPE5__MASK;\n}\n#define MDP4_LAYERMIXER_IN_CFG_PIPE5_MIXER1\t\t\t0x00800000\n#define MDP4_LAYERMIXER_IN_CFG_PIPE6__MASK\t\t\t0x07000000\n#define MDP4_LAYERMIXER_IN_CFG_PIPE6__SHIFT\t\t\t24\nstatic inline uint32_t MDP4_LAYERMIXER_IN_CFG_PIPE6(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER_IN_CFG_PIPE6__SHIFT) & MDP4_LAYERMIXER_IN_CFG_PIPE6__MASK;\n}\n#define MDP4_LAYERMIXER_IN_CFG_PIPE6_MIXER1\t\t\t0x08000000\n#define MDP4_LAYERMIXER_IN_CFG_PIPE7__MASK\t\t\t0x70000000\n#define MDP4_LAYERMIXER_IN_CFG_PIPE7__SHIFT\t\t\t28\nstatic inline uint32_t MDP4_LAYERMIXER_IN_CFG_PIPE7(enum mdp_mixer_stage_id val)\n{\n\treturn ((val) << MDP4_LAYERMIXER_IN_CFG_PIPE7__SHIFT) & MDP4_LAYERMIXER_IN_CFG_PIPE7__MASK;\n}\n#define MDP4_LAYERMIXER_IN_CFG_PIPE7_MIXER1\t\t\t0x80000000\n\n#define REG_MDP4_VG2_SRC_FORMAT\t\t\t\t\t0x00030050\n\n#define REG_MDP4_VG2_CONST_COLOR\t\t\t\t0x00031008\n\n#define REG_MDP4_OVERLAY_FLUSH\t\t\t\t\t0x00018000\n#define MDP4_OVERLAY_FLUSH_OVLP0\t\t\t\t0x00000001\n#define MDP4_OVERLAY_FLUSH_OVLP1\t\t\t\t0x00000002\n#define MDP4_OVERLAY_FLUSH_VG1\t\t\t\t\t0x00000004\n#define MDP4_OVERLAY_FLUSH_VG2\t\t\t\t\t0x00000008\n#define MDP4_OVERLAY_FLUSH_RGB1\t\t\t\t\t0x00000010\n#define MDP4_OVERLAY_FLUSH_RGB2\t\t\t\t\t0x00000020\n\nstatic inline uint32_t __offset_OVLP(uint32_t idx)\n{\n\tswitch (idx) {\n\t\tcase 0: return 0x00010000;\n\t\tcase 1: return 0x00018000;\n\t\tcase 2: return 0x00088000;\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP4_OVLP(uint32_t i0) { return 0x00000000 + __offset_OVLP(i0); }\n\nstatic inline uint32_t REG_MDP4_OVLP_CFG(uint32_t i0) { return 0x00000004 + __offset_OVLP(i0); }\n\nstatic inline uint32_t REG_MDP4_OVLP_SIZE(uint32_t i0) { return 0x00000008 + __offset_OVLP(i0); }\n#define MDP4_OVLP_SIZE_HEIGHT__MASK\t\t\t\t0xffff0000\n#define MDP4_OVLP_SIZE_HEIGHT__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP4_OVLP_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val) << MDP4_OVLP_SIZE_HEIGHT__SHIFT) & MDP4_OVLP_SIZE_HEIGHT__MASK;\n}\n#define MDP4_OVLP_SIZE_WIDTH__MASK\t\t\t\t0x0000ffff\n#define MDP4_OVLP_SIZE_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP4_OVLP_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val) << MDP4_OVLP_SIZE_WIDTH__SHIFT) & MDP4_OVLP_SIZE_WIDTH__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_OVLP_BASE(uint32_t i0) { return 0x0000000c + __offset_OVLP(i0); }\n\nstatic inline uint32_t REG_MDP4_OVLP_STRIDE(uint32_t i0) { return 0x00000010 + __offset_OVLP(i0); }\n\nstatic inline uint32_t REG_MDP4_OVLP_OPMODE(uint32_t i0) { return 0x00000014 + __offset_OVLP(i0); }\n\nstatic inline uint32_t __offset_STAGE(uint32_t idx)\n{\n\tswitch (idx) {\n\t\tcase 0: return 0x00000104;\n\t\tcase 1: return 0x00000124;\n\t\tcase 2: return 0x00000144;\n\t\tcase 3: return 0x00000160;\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP4_OVLP_STAGE(uint32_t i0, uint32_t i1) { return 0x00000000 + __offset_OVLP(i0) + __offset_STAGE(i1); }\n\nstatic inline uint32_t REG_MDP4_OVLP_STAGE_OP(uint32_t i0, uint32_t i1) { return 0x00000000 + __offset_OVLP(i0) + __offset_STAGE(i1); }\n#define MDP4_OVLP_STAGE_OP_FG_ALPHA__MASK\t\t\t0x00000003\n#define MDP4_OVLP_STAGE_OP_FG_ALPHA__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_OVLP_STAGE_OP_FG_ALPHA(enum mdp_alpha_type val)\n{\n\treturn ((val) << MDP4_OVLP_STAGE_OP_FG_ALPHA__SHIFT) & MDP4_OVLP_STAGE_OP_FG_ALPHA__MASK;\n}\n#define MDP4_OVLP_STAGE_OP_FG_INV_ALPHA\t\t\t\t0x00000004\n#define MDP4_OVLP_STAGE_OP_FG_MOD_ALPHA\t\t\t\t0x00000008\n#define MDP4_OVLP_STAGE_OP_BG_ALPHA__MASK\t\t\t0x00000030\n#define MDP4_OVLP_STAGE_OP_BG_ALPHA__SHIFT\t\t\t4\nstatic inline uint32_t MDP4_OVLP_STAGE_OP_BG_ALPHA(enum mdp_alpha_type val)\n{\n\treturn ((val) << MDP4_OVLP_STAGE_OP_BG_ALPHA__SHIFT) & MDP4_OVLP_STAGE_OP_BG_ALPHA__MASK;\n}\n#define MDP4_OVLP_STAGE_OP_BG_INV_ALPHA\t\t\t\t0x00000040\n#define MDP4_OVLP_STAGE_OP_BG_MOD_ALPHA\t\t\t\t0x00000080\n#define MDP4_OVLP_STAGE_OP_FG_TRANSP\t\t\t\t0x00000100\n#define MDP4_OVLP_STAGE_OP_BG_TRANSP\t\t\t\t0x00000200\n\nstatic inline uint32_t REG_MDP4_OVLP_STAGE_FG_ALPHA(uint32_t i0, uint32_t i1) { return 0x00000004 + __offset_OVLP(i0) + __offset_STAGE(i1); }\n\nstatic inline uint32_t REG_MDP4_OVLP_STAGE_BG_ALPHA(uint32_t i0, uint32_t i1) { return 0x00000008 + __offset_OVLP(i0) + __offset_STAGE(i1); }\n\nstatic inline uint32_t REG_MDP4_OVLP_STAGE_TRANSP_LOW0(uint32_t i0, uint32_t i1) { return 0x0000000c + __offset_OVLP(i0) + __offset_STAGE(i1); }\n\nstatic inline uint32_t REG_MDP4_OVLP_STAGE_TRANSP_LOW1(uint32_t i0, uint32_t i1) { return 0x00000010 + __offset_OVLP(i0) + __offset_STAGE(i1); }\n\nstatic inline uint32_t REG_MDP4_OVLP_STAGE_TRANSP_HIGH0(uint32_t i0, uint32_t i1) { return 0x00000014 + __offset_OVLP(i0) + __offset_STAGE(i1); }\n\nstatic inline uint32_t REG_MDP4_OVLP_STAGE_TRANSP_HIGH1(uint32_t i0, uint32_t i1) { return 0x00000018 + __offset_OVLP(i0) + __offset_STAGE(i1); }\n\nstatic inline uint32_t __offset_STAGE_CO3(uint32_t idx)\n{\n\tswitch (idx) {\n\t\tcase 0: return 0x00001004;\n\t\tcase 1: return 0x00001404;\n\t\tcase 2: return 0x00001804;\n\t\tcase 3: return 0x00001b84;\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP4_OVLP_STAGE_CO3(uint32_t i0, uint32_t i1) { return 0x00000000 + __offset_OVLP(i0) + __offset_STAGE_CO3(i1); }\n\nstatic inline uint32_t REG_MDP4_OVLP_STAGE_CO3_SEL(uint32_t i0, uint32_t i1) { return 0x00000000 + __offset_OVLP(i0) + __offset_STAGE_CO3(i1); }\n#define MDP4_OVLP_STAGE_CO3_SEL_FG_ALPHA\t\t\t0x00000001\n\nstatic inline uint32_t REG_MDP4_OVLP_TRANSP_LOW0(uint32_t i0) { return 0x00000180 + __offset_OVLP(i0); }\n\nstatic inline uint32_t REG_MDP4_OVLP_TRANSP_LOW1(uint32_t i0) { return 0x00000184 + __offset_OVLP(i0); }\n\nstatic inline uint32_t REG_MDP4_OVLP_TRANSP_HIGH0(uint32_t i0) { return 0x00000188 + __offset_OVLP(i0); }\n\nstatic inline uint32_t REG_MDP4_OVLP_TRANSP_HIGH1(uint32_t i0) { return 0x0000018c + __offset_OVLP(i0); }\n\nstatic inline uint32_t REG_MDP4_OVLP_CSC_CONFIG(uint32_t i0) { return 0x00000200 + __offset_OVLP(i0); }\n\nstatic inline uint32_t REG_MDP4_OVLP_CSC(uint32_t i0) { return 0x00002000 + __offset_OVLP(i0); }\n\n\nstatic inline uint32_t REG_MDP4_OVLP_CSC_MV(uint32_t i0, uint32_t i1) { return 0x00002400 + __offset_OVLP(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_OVLP_CSC_MV_VAL(uint32_t i0, uint32_t i1) { return 0x00002400 + __offset_OVLP(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_OVLP_CSC_PRE_BV(uint32_t i0, uint32_t i1) { return 0x00002500 + __offset_OVLP(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_OVLP_CSC_PRE_BV_VAL(uint32_t i0, uint32_t i1) { return 0x00002500 + __offset_OVLP(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_OVLP_CSC_POST_BV(uint32_t i0, uint32_t i1) { return 0x00002580 + __offset_OVLP(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_OVLP_CSC_POST_BV_VAL(uint32_t i0, uint32_t i1) { return 0x00002580 + __offset_OVLP(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_OVLP_CSC_PRE_LV(uint32_t i0, uint32_t i1) { return 0x00002600 + __offset_OVLP(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_OVLP_CSC_PRE_LV_VAL(uint32_t i0, uint32_t i1) { return 0x00002600 + __offset_OVLP(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_OVLP_CSC_POST_LV(uint32_t i0, uint32_t i1) { return 0x00002680 + __offset_OVLP(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_OVLP_CSC_POST_LV_VAL(uint32_t i0, uint32_t i1) { return 0x00002680 + __offset_OVLP(i0) + 0x4*i1; }\n\n#define REG_MDP4_DMA_P_OP_MODE\t\t\t\t\t0x00090070\n\nstatic inline uint32_t REG_MDP4_LUTN(uint32_t i0) { return 0x00094800 + 0x400*i0; }\n\nstatic inline uint32_t REG_MDP4_LUTN_LUT(uint32_t i0, uint32_t i1) { return 0x00094800 + 0x400*i0 + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_LUTN_LUT_VAL(uint32_t i0, uint32_t i1) { return 0x00094800 + 0x400*i0 + 0x4*i1; }\n\n#define REG_MDP4_DMA_S_OP_MODE\t\t\t\t\t0x000a0028\n\nstatic inline uint32_t REG_MDP4_DMA_E_QUANT(uint32_t i0) { return 0x000b0070 + 0x4*i0; }\n\nstatic inline uint32_t __offset_DMA(enum mdp4_dma idx)\n{\n\tswitch (idx) {\n\t\tcase DMA_P: return 0x00090000;\n\t\tcase DMA_S: return 0x000a0000;\n\t\tcase DMA_E: return 0x000b0000;\n\t\tdefault: return INVALID_IDX(idx);\n\t}\n}\nstatic inline uint32_t REG_MDP4_DMA(enum mdp4_dma i0) { return 0x00000000 + __offset_DMA(i0); }\n\nstatic inline uint32_t REG_MDP4_DMA_CONFIG(enum mdp4_dma i0) { return 0x00000000 + __offset_DMA(i0); }\n#define MDP4_DMA_CONFIG_G_BPC__MASK\t\t\t\t0x00000003\n#define MDP4_DMA_CONFIG_G_BPC__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP4_DMA_CONFIG_G_BPC(enum mdp_bpc val)\n{\n\treturn ((val) << MDP4_DMA_CONFIG_G_BPC__SHIFT) & MDP4_DMA_CONFIG_G_BPC__MASK;\n}\n#define MDP4_DMA_CONFIG_B_BPC__MASK\t\t\t\t0x0000000c\n#define MDP4_DMA_CONFIG_B_BPC__SHIFT\t\t\t\t2\nstatic inline uint32_t MDP4_DMA_CONFIG_B_BPC(enum mdp_bpc val)\n{\n\treturn ((val) << MDP4_DMA_CONFIG_B_BPC__SHIFT) & MDP4_DMA_CONFIG_B_BPC__MASK;\n}\n#define MDP4_DMA_CONFIG_R_BPC__MASK\t\t\t\t0x00000030\n#define MDP4_DMA_CONFIG_R_BPC__SHIFT\t\t\t\t4\nstatic inline uint32_t MDP4_DMA_CONFIG_R_BPC(enum mdp_bpc val)\n{\n\treturn ((val) << MDP4_DMA_CONFIG_R_BPC__SHIFT) & MDP4_DMA_CONFIG_R_BPC__MASK;\n}\n#define MDP4_DMA_CONFIG_PACK_ALIGN_MSB\t\t\t\t0x00000080\n#define MDP4_DMA_CONFIG_PACK__MASK\t\t\t\t0x0000ff00\n#define MDP4_DMA_CONFIG_PACK__SHIFT\t\t\t\t8\nstatic inline uint32_t MDP4_DMA_CONFIG_PACK(uint32_t val)\n{\n\treturn ((val) << MDP4_DMA_CONFIG_PACK__SHIFT) & MDP4_DMA_CONFIG_PACK__MASK;\n}\n#define MDP4_DMA_CONFIG_DEFLKR_EN\t\t\t\t0x01000000\n#define MDP4_DMA_CONFIG_DITHER_EN\t\t\t\t0x01000000\n\nstatic inline uint32_t REG_MDP4_DMA_SRC_SIZE(enum mdp4_dma i0) { return 0x00000004 + __offset_DMA(i0); }\n#define MDP4_DMA_SRC_SIZE_HEIGHT__MASK\t\t\t\t0xffff0000\n#define MDP4_DMA_SRC_SIZE_HEIGHT__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP4_DMA_SRC_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val) << MDP4_DMA_SRC_SIZE_HEIGHT__SHIFT) & MDP4_DMA_SRC_SIZE_HEIGHT__MASK;\n}\n#define MDP4_DMA_SRC_SIZE_WIDTH__MASK\t\t\t\t0x0000ffff\n#define MDP4_DMA_SRC_SIZE_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP4_DMA_SRC_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val) << MDP4_DMA_SRC_SIZE_WIDTH__SHIFT) & MDP4_DMA_SRC_SIZE_WIDTH__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_DMA_SRC_BASE(enum mdp4_dma i0) { return 0x00000008 + __offset_DMA(i0); }\n\nstatic inline uint32_t REG_MDP4_DMA_SRC_STRIDE(enum mdp4_dma i0) { return 0x0000000c + __offset_DMA(i0); }\n\nstatic inline uint32_t REG_MDP4_DMA_DST_SIZE(enum mdp4_dma i0) { return 0x00000010 + __offset_DMA(i0); }\n#define MDP4_DMA_DST_SIZE_HEIGHT__MASK\t\t\t\t0xffff0000\n#define MDP4_DMA_DST_SIZE_HEIGHT__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP4_DMA_DST_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val) << MDP4_DMA_DST_SIZE_HEIGHT__SHIFT) & MDP4_DMA_DST_SIZE_HEIGHT__MASK;\n}\n#define MDP4_DMA_DST_SIZE_WIDTH__MASK\t\t\t\t0x0000ffff\n#define MDP4_DMA_DST_SIZE_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP4_DMA_DST_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val) << MDP4_DMA_DST_SIZE_WIDTH__SHIFT) & MDP4_DMA_DST_SIZE_WIDTH__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_DMA_CURSOR_SIZE(enum mdp4_dma i0) { return 0x00000044 + __offset_DMA(i0); }\n#define MDP4_DMA_CURSOR_SIZE_WIDTH__MASK\t\t\t0x0000007f\n#define MDP4_DMA_CURSOR_SIZE_WIDTH__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_DMA_CURSOR_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val) << MDP4_DMA_CURSOR_SIZE_WIDTH__SHIFT) & MDP4_DMA_CURSOR_SIZE_WIDTH__MASK;\n}\n#define MDP4_DMA_CURSOR_SIZE_HEIGHT__MASK\t\t\t0x007f0000\n#define MDP4_DMA_CURSOR_SIZE_HEIGHT__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_DMA_CURSOR_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val) << MDP4_DMA_CURSOR_SIZE_HEIGHT__SHIFT) & MDP4_DMA_CURSOR_SIZE_HEIGHT__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_DMA_CURSOR_BASE(enum mdp4_dma i0) { return 0x00000048 + __offset_DMA(i0); }\n\nstatic inline uint32_t REG_MDP4_DMA_CURSOR_POS(enum mdp4_dma i0) { return 0x0000004c + __offset_DMA(i0); }\n#define MDP4_DMA_CURSOR_POS_X__MASK\t\t\t\t0x0000ffff\n#define MDP4_DMA_CURSOR_POS_X__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP4_DMA_CURSOR_POS_X(uint32_t val)\n{\n\treturn ((val) << MDP4_DMA_CURSOR_POS_X__SHIFT) & MDP4_DMA_CURSOR_POS_X__MASK;\n}\n#define MDP4_DMA_CURSOR_POS_Y__MASK\t\t\t\t0xffff0000\n#define MDP4_DMA_CURSOR_POS_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP4_DMA_CURSOR_POS_Y(uint32_t val)\n{\n\treturn ((val) << MDP4_DMA_CURSOR_POS_Y__SHIFT) & MDP4_DMA_CURSOR_POS_Y__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_DMA_CURSOR_BLEND_CONFIG(enum mdp4_dma i0) { return 0x00000060 + __offset_DMA(i0); }\n#define MDP4_DMA_CURSOR_BLEND_CONFIG_CURSOR_EN\t\t\t0x00000001\n#define MDP4_DMA_CURSOR_BLEND_CONFIG_FORMAT__MASK\t\t0x00000006\n#define MDP4_DMA_CURSOR_BLEND_CONFIG_FORMAT__SHIFT\t\t1\nstatic inline uint32_t MDP4_DMA_CURSOR_BLEND_CONFIG_FORMAT(enum mdp4_cursor_format val)\n{\n\treturn ((val) << MDP4_DMA_CURSOR_BLEND_CONFIG_FORMAT__SHIFT) & MDP4_DMA_CURSOR_BLEND_CONFIG_FORMAT__MASK;\n}\n#define MDP4_DMA_CURSOR_BLEND_CONFIG_TRANSP_EN\t\t\t0x00000008\n\nstatic inline uint32_t REG_MDP4_DMA_CURSOR_BLEND_PARAM(enum mdp4_dma i0) { return 0x00000064 + __offset_DMA(i0); }\n\nstatic inline uint32_t REG_MDP4_DMA_BLEND_TRANS_LOW(enum mdp4_dma i0) { return 0x00000068 + __offset_DMA(i0); }\n\nstatic inline uint32_t REG_MDP4_DMA_BLEND_TRANS_HIGH(enum mdp4_dma i0) { return 0x0000006c + __offset_DMA(i0); }\n\nstatic inline uint32_t REG_MDP4_DMA_FETCH_CONFIG(enum mdp4_dma i0) { return 0x00001004 + __offset_DMA(i0); }\n\nstatic inline uint32_t REG_MDP4_DMA_CSC(enum mdp4_dma i0) { return 0x00003000 + __offset_DMA(i0); }\n\n\nstatic inline uint32_t REG_MDP4_DMA_CSC_MV(enum mdp4_dma i0, uint32_t i1) { return 0x00003400 + __offset_DMA(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_DMA_CSC_MV_VAL(enum mdp4_dma i0, uint32_t i1) { return 0x00003400 + __offset_DMA(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_DMA_CSC_PRE_BV(enum mdp4_dma i0, uint32_t i1) { return 0x00003500 + __offset_DMA(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_DMA_CSC_PRE_BV_VAL(enum mdp4_dma i0, uint32_t i1) { return 0x00003500 + __offset_DMA(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_DMA_CSC_POST_BV(enum mdp4_dma i0, uint32_t i1) { return 0x00003580 + __offset_DMA(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_DMA_CSC_POST_BV_VAL(enum mdp4_dma i0, uint32_t i1) { return 0x00003580 + __offset_DMA(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_DMA_CSC_PRE_LV(enum mdp4_dma i0, uint32_t i1) { return 0x00003600 + __offset_DMA(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_DMA_CSC_PRE_LV_VAL(enum mdp4_dma i0, uint32_t i1) { return 0x00003600 + __offset_DMA(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_DMA_CSC_POST_LV(enum mdp4_dma i0, uint32_t i1) { return 0x00003680 + __offset_DMA(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_DMA_CSC_POST_LV_VAL(enum mdp4_dma i0, uint32_t i1) { return 0x00003680 + __offset_DMA(i0) + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_PIPE(enum mdp4_pipe i0) { return 0x00020000 + 0x10000*i0; }\n\nstatic inline uint32_t REG_MDP4_PIPE_SRC_SIZE(enum mdp4_pipe i0) { return 0x00020000 + 0x10000*i0; }\n#define MDP4_PIPE_SRC_SIZE_HEIGHT__MASK\t\t\t\t0xffff0000\n#define MDP4_PIPE_SRC_SIZE_HEIGHT__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_PIPE_SRC_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_SIZE_HEIGHT__SHIFT) & MDP4_PIPE_SRC_SIZE_HEIGHT__MASK;\n}\n#define MDP4_PIPE_SRC_SIZE_WIDTH__MASK\t\t\t\t0x0000ffff\n#define MDP4_PIPE_SRC_SIZE_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP4_PIPE_SRC_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_SIZE_WIDTH__SHIFT) & MDP4_PIPE_SRC_SIZE_WIDTH__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_PIPE_SRC_XY(enum mdp4_pipe i0) { return 0x00020004 + 0x10000*i0; }\n#define MDP4_PIPE_SRC_XY_Y__MASK\t\t\t\t0xffff0000\n#define MDP4_PIPE_SRC_XY_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP4_PIPE_SRC_XY_Y(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_XY_Y__SHIFT) & MDP4_PIPE_SRC_XY_Y__MASK;\n}\n#define MDP4_PIPE_SRC_XY_X__MASK\t\t\t\t0x0000ffff\n#define MDP4_PIPE_SRC_XY_X__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP4_PIPE_SRC_XY_X(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_XY_X__SHIFT) & MDP4_PIPE_SRC_XY_X__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_PIPE_DST_SIZE(enum mdp4_pipe i0) { return 0x00020008 + 0x10000*i0; }\n#define MDP4_PIPE_DST_SIZE_HEIGHT__MASK\t\t\t\t0xffff0000\n#define MDP4_PIPE_DST_SIZE_HEIGHT__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_PIPE_DST_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_DST_SIZE_HEIGHT__SHIFT) & MDP4_PIPE_DST_SIZE_HEIGHT__MASK;\n}\n#define MDP4_PIPE_DST_SIZE_WIDTH__MASK\t\t\t\t0x0000ffff\n#define MDP4_PIPE_DST_SIZE_WIDTH__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP4_PIPE_DST_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_DST_SIZE_WIDTH__SHIFT) & MDP4_PIPE_DST_SIZE_WIDTH__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_PIPE_DST_XY(enum mdp4_pipe i0) { return 0x0002000c + 0x10000*i0; }\n#define MDP4_PIPE_DST_XY_Y__MASK\t\t\t\t0xffff0000\n#define MDP4_PIPE_DST_XY_Y__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP4_PIPE_DST_XY_Y(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_DST_XY_Y__SHIFT) & MDP4_PIPE_DST_XY_Y__MASK;\n}\n#define MDP4_PIPE_DST_XY_X__MASK\t\t\t\t0x0000ffff\n#define MDP4_PIPE_DST_XY_X__SHIFT\t\t\t\t0\nstatic inline uint32_t MDP4_PIPE_DST_XY_X(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_DST_XY_X__SHIFT) & MDP4_PIPE_DST_XY_X__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_PIPE_SRCP0_BASE(enum mdp4_pipe i0) { return 0x00020010 + 0x10000*i0; }\n\nstatic inline uint32_t REG_MDP4_PIPE_SRCP1_BASE(enum mdp4_pipe i0) { return 0x00020014 + 0x10000*i0; }\n\nstatic inline uint32_t REG_MDP4_PIPE_SRCP2_BASE(enum mdp4_pipe i0) { return 0x00020018 + 0x10000*i0; }\n\nstatic inline uint32_t REG_MDP4_PIPE_SRCP3_BASE(enum mdp4_pipe i0) { return 0x0002001c + 0x10000*i0; }\n\nstatic inline uint32_t REG_MDP4_PIPE_SRC_STRIDE_A(enum mdp4_pipe i0) { return 0x00020040 + 0x10000*i0; }\n#define MDP4_PIPE_SRC_STRIDE_A_P0__MASK\t\t\t\t0x0000ffff\n#define MDP4_PIPE_SRC_STRIDE_A_P0__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_PIPE_SRC_STRIDE_A_P0(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_STRIDE_A_P0__SHIFT) & MDP4_PIPE_SRC_STRIDE_A_P0__MASK;\n}\n#define MDP4_PIPE_SRC_STRIDE_A_P1__MASK\t\t\t\t0xffff0000\n#define MDP4_PIPE_SRC_STRIDE_A_P1__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_PIPE_SRC_STRIDE_A_P1(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_STRIDE_A_P1__SHIFT) & MDP4_PIPE_SRC_STRIDE_A_P1__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_PIPE_SRC_STRIDE_B(enum mdp4_pipe i0) { return 0x00020044 + 0x10000*i0; }\n#define MDP4_PIPE_SRC_STRIDE_B_P2__MASK\t\t\t\t0x0000ffff\n#define MDP4_PIPE_SRC_STRIDE_B_P2__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_PIPE_SRC_STRIDE_B_P2(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_STRIDE_B_P2__SHIFT) & MDP4_PIPE_SRC_STRIDE_B_P2__MASK;\n}\n#define MDP4_PIPE_SRC_STRIDE_B_P3__MASK\t\t\t\t0xffff0000\n#define MDP4_PIPE_SRC_STRIDE_B_P3__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_PIPE_SRC_STRIDE_B_P3(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_STRIDE_B_P3__SHIFT) & MDP4_PIPE_SRC_STRIDE_B_P3__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_PIPE_SSTILE_FRAME_SIZE(enum mdp4_pipe i0) { return 0x00020048 + 0x10000*i0; }\n#define MDP4_PIPE_SSTILE_FRAME_SIZE_HEIGHT__MASK\t\t0xffff0000\n#define MDP4_PIPE_SSTILE_FRAME_SIZE_HEIGHT__SHIFT\t\t16\nstatic inline uint32_t MDP4_PIPE_SSTILE_FRAME_SIZE_HEIGHT(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SSTILE_FRAME_SIZE_HEIGHT__SHIFT) & MDP4_PIPE_SSTILE_FRAME_SIZE_HEIGHT__MASK;\n}\n#define MDP4_PIPE_SSTILE_FRAME_SIZE_WIDTH__MASK\t\t\t0x0000ffff\n#define MDP4_PIPE_SSTILE_FRAME_SIZE_WIDTH__SHIFT\t\t0\nstatic inline uint32_t MDP4_PIPE_SSTILE_FRAME_SIZE_WIDTH(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SSTILE_FRAME_SIZE_WIDTH__SHIFT) & MDP4_PIPE_SSTILE_FRAME_SIZE_WIDTH__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_PIPE_SRC_FORMAT(enum mdp4_pipe i0) { return 0x00020050 + 0x10000*i0; }\n#define MDP4_PIPE_SRC_FORMAT_G_BPC__MASK\t\t\t0x00000003\n#define MDP4_PIPE_SRC_FORMAT_G_BPC__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_PIPE_SRC_FORMAT_G_BPC(enum mdp_bpc val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_FORMAT_G_BPC__SHIFT) & MDP4_PIPE_SRC_FORMAT_G_BPC__MASK;\n}\n#define MDP4_PIPE_SRC_FORMAT_B_BPC__MASK\t\t\t0x0000000c\n#define MDP4_PIPE_SRC_FORMAT_B_BPC__SHIFT\t\t\t2\nstatic inline uint32_t MDP4_PIPE_SRC_FORMAT_B_BPC(enum mdp_bpc val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_FORMAT_B_BPC__SHIFT) & MDP4_PIPE_SRC_FORMAT_B_BPC__MASK;\n}\n#define MDP4_PIPE_SRC_FORMAT_R_BPC__MASK\t\t\t0x00000030\n#define MDP4_PIPE_SRC_FORMAT_R_BPC__SHIFT\t\t\t4\nstatic inline uint32_t MDP4_PIPE_SRC_FORMAT_R_BPC(enum mdp_bpc val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_FORMAT_R_BPC__SHIFT) & MDP4_PIPE_SRC_FORMAT_R_BPC__MASK;\n}\n#define MDP4_PIPE_SRC_FORMAT_A_BPC__MASK\t\t\t0x000000c0\n#define MDP4_PIPE_SRC_FORMAT_A_BPC__SHIFT\t\t\t6\nstatic inline uint32_t MDP4_PIPE_SRC_FORMAT_A_BPC(enum mdp_bpc_alpha val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_FORMAT_A_BPC__SHIFT) & MDP4_PIPE_SRC_FORMAT_A_BPC__MASK;\n}\n#define MDP4_PIPE_SRC_FORMAT_ALPHA_ENABLE\t\t\t0x00000100\n#define MDP4_PIPE_SRC_FORMAT_CPP__MASK\t\t\t\t0x00000600\n#define MDP4_PIPE_SRC_FORMAT_CPP__SHIFT\t\t\t\t9\nstatic inline uint32_t MDP4_PIPE_SRC_FORMAT_CPP(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_FORMAT_CPP__SHIFT) & MDP4_PIPE_SRC_FORMAT_CPP__MASK;\n}\n#define MDP4_PIPE_SRC_FORMAT_ROTATED_90\t\t\t\t0x00001000\n#define MDP4_PIPE_SRC_FORMAT_UNPACK_COUNT__MASK\t\t\t0x00006000\n#define MDP4_PIPE_SRC_FORMAT_UNPACK_COUNT__SHIFT\t\t13\nstatic inline uint32_t MDP4_PIPE_SRC_FORMAT_UNPACK_COUNT(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_FORMAT_UNPACK_COUNT__SHIFT) & MDP4_PIPE_SRC_FORMAT_UNPACK_COUNT__MASK;\n}\n#define MDP4_PIPE_SRC_FORMAT_UNPACK_TIGHT\t\t\t0x00020000\n#define MDP4_PIPE_SRC_FORMAT_UNPACK_ALIGN_MSB\t\t\t0x00040000\n#define MDP4_PIPE_SRC_FORMAT_FETCH_PLANES__MASK\t\t\t0x00180000\n#define MDP4_PIPE_SRC_FORMAT_FETCH_PLANES__SHIFT\t\t19\nstatic inline uint32_t MDP4_PIPE_SRC_FORMAT_FETCH_PLANES(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_FORMAT_FETCH_PLANES__SHIFT) & MDP4_PIPE_SRC_FORMAT_FETCH_PLANES__MASK;\n}\n#define MDP4_PIPE_SRC_FORMAT_SOLID_FILL\t\t\t\t0x00400000\n#define MDP4_PIPE_SRC_FORMAT_CHROMA_SAMP__MASK\t\t\t0x0c000000\n#define MDP4_PIPE_SRC_FORMAT_CHROMA_SAMP__SHIFT\t\t\t26\nstatic inline uint32_t MDP4_PIPE_SRC_FORMAT_CHROMA_SAMP(enum mdp_chroma_samp_type val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_FORMAT_CHROMA_SAMP__SHIFT) & MDP4_PIPE_SRC_FORMAT_CHROMA_SAMP__MASK;\n}\n#define MDP4_PIPE_SRC_FORMAT_FRAME_FORMAT__MASK\t\t\t0x60000000\n#define MDP4_PIPE_SRC_FORMAT_FRAME_FORMAT__SHIFT\t\t29\nstatic inline uint32_t MDP4_PIPE_SRC_FORMAT_FRAME_FORMAT(enum mdp4_frame_format val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_FORMAT_FRAME_FORMAT__SHIFT) & MDP4_PIPE_SRC_FORMAT_FRAME_FORMAT__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_PIPE_SRC_UNPACK(enum mdp4_pipe i0) { return 0x00020054 + 0x10000*i0; }\n#define MDP4_PIPE_SRC_UNPACK_ELEM0__MASK\t\t\t0x000000ff\n#define MDP4_PIPE_SRC_UNPACK_ELEM0__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_PIPE_SRC_UNPACK_ELEM0(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_UNPACK_ELEM0__SHIFT) & MDP4_PIPE_SRC_UNPACK_ELEM0__MASK;\n}\n#define MDP4_PIPE_SRC_UNPACK_ELEM1__MASK\t\t\t0x0000ff00\n#define MDP4_PIPE_SRC_UNPACK_ELEM1__SHIFT\t\t\t8\nstatic inline uint32_t MDP4_PIPE_SRC_UNPACK_ELEM1(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_UNPACK_ELEM1__SHIFT) & MDP4_PIPE_SRC_UNPACK_ELEM1__MASK;\n}\n#define MDP4_PIPE_SRC_UNPACK_ELEM2__MASK\t\t\t0x00ff0000\n#define MDP4_PIPE_SRC_UNPACK_ELEM2__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_PIPE_SRC_UNPACK_ELEM2(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_UNPACK_ELEM2__SHIFT) & MDP4_PIPE_SRC_UNPACK_ELEM2__MASK;\n}\n#define MDP4_PIPE_SRC_UNPACK_ELEM3__MASK\t\t\t0xff000000\n#define MDP4_PIPE_SRC_UNPACK_ELEM3__SHIFT\t\t\t24\nstatic inline uint32_t MDP4_PIPE_SRC_UNPACK_ELEM3(uint32_t val)\n{\n\treturn ((val) << MDP4_PIPE_SRC_UNPACK_ELEM3__SHIFT) & MDP4_PIPE_SRC_UNPACK_ELEM3__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_PIPE_OP_MODE(enum mdp4_pipe i0) { return 0x00020058 + 0x10000*i0; }\n#define MDP4_PIPE_OP_MODE_SCALEX_EN\t\t\t\t0x00000001\n#define MDP4_PIPE_OP_MODE_SCALEY_EN\t\t\t\t0x00000002\n#define MDP4_PIPE_OP_MODE_SCALEX_UNIT_SEL__MASK\t\t\t0x0000000c\n#define MDP4_PIPE_OP_MODE_SCALEX_UNIT_SEL__SHIFT\t\t2\nstatic inline uint32_t MDP4_PIPE_OP_MODE_SCALEX_UNIT_SEL(enum mdp4_scale_unit val)\n{\n\treturn ((val) << MDP4_PIPE_OP_MODE_SCALEX_UNIT_SEL__SHIFT) & MDP4_PIPE_OP_MODE_SCALEX_UNIT_SEL__MASK;\n}\n#define MDP4_PIPE_OP_MODE_SCALEY_UNIT_SEL__MASK\t\t\t0x00000030\n#define MDP4_PIPE_OP_MODE_SCALEY_UNIT_SEL__SHIFT\t\t4\nstatic inline uint32_t MDP4_PIPE_OP_MODE_SCALEY_UNIT_SEL(enum mdp4_scale_unit val)\n{\n\treturn ((val) << MDP4_PIPE_OP_MODE_SCALEY_UNIT_SEL__SHIFT) & MDP4_PIPE_OP_MODE_SCALEY_UNIT_SEL__MASK;\n}\n#define MDP4_PIPE_OP_MODE_SRC_YCBCR\t\t\t\t0x00000200\n#define MDP4_PIPE_OP_MODE_DST_YCBCR\t\t\t\t0x00000400\n#define MDP4_PIPE_OP_MODE_CSC_EN\t\t\t\t0x00000800\n#define MDP4_PIPE_OP_MODE_FLIP_LR\t\t\t\t0x00002000\n#define MDP4_PIPE_OP_MODE_FLIP_UD\t\t\t\t0x00004000\n#define MDP4_PIPE_OP_MODE_DITHER_EN\t\t\t\t0x00008000\n#define MDP4_PIPE_OP_MODE_IGC_LUT_EN\t\t\t\t0x00010000\n#define MDP4_PIPE_OP_MODE_DEINT_EN\t\t\t\t0x00040000\n#define MDP4_PIPE_OP_MODE_DEINT_ODD_REF\t\t\t\t0x00080000\n\nstatic inline uint32_t REG_MDP4_PIPE_PHASEX_STEP(enum mdp4_pipe i0) { return 0x0002005c + 0x10000*i0; }\n\nstatic inline uint32_t REG_MDP4_PIPE_PHASEY_STEP(enum mdp4_pipe i0) { return 0x00020060 + 0x10000*i0; }\n\nstatic inline uint32_t REG_MDP4_PIPE_FETCH_CONFIG(enum mdp4_pipe i0) { return 0x00021004 + 0x10000*i0; }\n\nstatic inline uint32_t REG_MDP4_PIPE_SOLID_COLOR(enum mdp4_pipe i0) { return 0x00021008 + 0x10000*i0; }\n\nstatic inline uint32_t REG_MDP4_PIPE_CSC(enum mdp4_pipe i0) { return 0x00024000 + 0x10000*i0; }\n\n\nstatic inline uint32_t REG_MDP4_PIPE_CSC_MV(enum mdp4_pipe i0, uint32_t i1) { return 0x00024400 + 0x10000*i0 + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_PIPE_CSC_MV_VAL(enum mdp4_pipe i0, uint32_t i1) { return 0x00024400 + 0x10000*i0 + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_PIPE_CSC_PRE_BV(enum mdp4_pipe i0, uint32_t i1) { return 0x00024500 + 0x10000*i0 + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_PIPE_CSC_PRE_BV_VAL(enum mdp4_pipe i0, uint32_t i1) { return 0x00024500 + 0x10000*i0 + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_PIPE_CSC_POST_BV(enum mdp4_pipe i0, uint32_t i1) { return 0x00024580 + 0x10000*i0 + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_PIPE_CSC_POST_BV_VAL(enum mdp4_pipe i0, uint32_t i1) { return 0x00024580 + 0x10000*i0 + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_PIPE_CSC_PRE_LV(enum mdp4_pipe i0, uint32_t i1) { return 0x00024600 + 0x10000*i0 + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_PIPE_CSC_PRE_LV_VAL(enum mdp4_pipe i0, uint32_t i1) { return 0x00024600 + 0x10000*i0 + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_PIPE_CSC_POST_LV(enum mdp4_pipe i0, uint32_t i1) { return 0x00024680 + 0x10000*i0 + 0x4*i1; }\n\nstatic inline uint32_t REG_MDP4_PIPE_CSC_POST_LV_VAL(enum mdp4_pipe i0, uint32_t i1) { return 0x00024680 + 0x10000*i0 + 0x4*i1; }\n\n#define REG_MDP4_LCDC\t\t\t\t\t\t0x000c0000\n\n#define REG_MDP4_LCDC_ENABLE\t\t\t\t\t0x000c0000\n\n#define REG_MDP4_LCDC_HSYNC_CTRL\t\t\t\t0x000c0004\n#define MDP4_LCDC_HSYNC_CTRL_PULSEW__MASK\t\t\t0x0000ffff\n#define MDP4_LCDC_HSYNC_CTRL_PULSEW__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_LCDC_HSYNC_CTRL_PULSEW(uint32_t val)\n{\n\treturn ((val) << MDP4_LCDC_HSYNC_CTRL_PULSEW__SHIFT) & MDP4_LCDC_HSYNC_CTRL_PULSEW__MASK;\n}\n#define MDP4_LCDC_HSYNC_CTRL_PERIOD__MASK\t\t\t0xffff0000\n#define MDP4_LCDC_HSYNC_CTRL_PERIOD__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_LCDC_HSYNC_CTRL_PERIOD(uint32_t val)\n{\n\treturn ((val) << MDP4_LCDC_HSYNC_CTRL_PERIOD__SHIFT) & MDP4_LCDC_HSYNC_CTRL_PERIOD__MASK;\n}\n\n#define REG_MDP4_LCDC_VSYNC_PERIOD\t\t\t\t0x000c0008\n\n#define REG_MDP4_LCDC_VSYNC_LEN\t\t\t\t\t0x000c000c\n\n#define REG_MDP4_LCDC_DISPLAY_HCTRL\t\t\t\t0x000c0010\n#define MDP4_LCDC_DISPLAY_HCTRL_START__MASK\t\t\t0x0000ffff\n#define MDP4_LCDC_DISPLAY_HCTRL_START__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_LCDC_DISPLAY_HCTRL_START(uint32_t val)\n{\n\treturn ((val) << MDP4_LCDC_DISPLAY_HCTRL_START__SHIFT) & MDP4_LCDC_DISPLAY_HCTRL_START__MASK;\n}\n#define MDP4_LCDC_DISPLAY_HCTRL_END__MASK\t\t\t0xffff0000\n#define MDP4_LCDC_DISPLAY_HCTRL_END__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_LCDC_DISPLAY_HCTRL_END(uint32_t val)\n{\n\treturn ((val) << MDP4_LCDC_DISPLAY_HCTRL_END__SHIFT) & MDP4_LCDC_DISPLAY_HCTRL_END__MASK;\n}\n\n#define REG_MDP4_LCDC_DISPLAY_VSTART\t\t\t\t0x000c0014\n\n#define REG_MDP4_LCDC_DISPLAY_VEND\t\t\t\t0x000c0018\n\n#define REG_MDP4_LCDC_ACTIVE_HCTL\t\t\t\t0x000c001c\n#define MDP4_LCDC_ACTIVE_HCTL_START__MASK\t\t\t0x00007fff\n#define MDP4_LCDC_ACTIVE_HCTL_START__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_LCDC_ACTIVE_HCTL_START(uint32_t val)\n{\n\treturn ((val) << MDP4_LCDC_ACTIVE_HCTL_START__SHIFT) & MDP4_LCDC_ACTIVE_HCTL_START__MASK;\n}\n#define MDP4_LCDC_ACTIVE_HCTL_END__MASK\t\t\t\t0x7fff0000\n#define MDP4_LCDC_ACTIVE_HCTL_END__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_LCDC_ACTIVE_HCTL_END(uint32_t val)\n{\n\treturn ((val) << MDP4_LCDC_ACTIVE_HCTL_END__SHIFT) & MDP4_LCDC_ACTIVE_HCTL_END__MASK;\n}\n#define MDP4_LCDC_ACTIVE_HCTL_ACTIVE_START_X\t\t\t0x80000000\n\n#define REG_MDP4_LCDC_ACTIVE_VSTART\t\t\t\t0x000c0020\n\n#define REG_MDP4_LCDC_ACTIVE_VEND\t\t\t\t0x000c0024\n\n#define REG_MDP4_LCDC_BORDER_CLR\t\t\t\t0x000c0028\n\n#define REG_MDP4_LCDC_UNDERFLOW_CLR\t\t\t\t0x000c002c\n#define MDP4_LCDC_UNDERFLOW_CLR_COLOR__MASK\t\t\t0x00ffffff\n#define MDP4_LCDC_UNDERFLOW_CLR_COLOR__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_LCDC_UNDERFLOW_CLR_COLOR(uint32_t val)\n{\n\treturn ((val) << MDP4_LCDC_UNDERFLOW_CLR_COLOR__SHIFT) & MDP4_LCDC_UNDERFLOW_CLR_COLOR__MASK;\n}\n#define MDP4_LCDC_UNDERFLOW_CLR_ENABLE_RECOVERY\t\t\t0x80000000\n\n#define REG_MDP4_LCDC_HSYNC_SKEW\t\t\t\t0x000c0030\n\n#define REG_MDP4_LCDC_TEST_CNTL\t\t\t\t\t0x000c0034\n\n#define REG_MDP4_LCDC_CTRL_POLARITY\t\t\t\t0x000c0038\n#define MDP4_LCDC_CTRL_POLARITY_HSYNC_LOW\t\t\t0x00000001\n#define MDP4_LCDC_CTRL_POLARITY_VSYNC_LOW\t\t\t0x00000002\n#define MDP4_LCDC_CTRL_POLARITY_DATA_EN_LOW\t\t\t0x00000004\n\n#define REG_MDP4_LCDC_LVDS_INTF_CTL\t\t\t\t0x000c2000\n#define MDP4_LCDC_LVDS_INTF_CTL_MODE_SEL\t\t\t0x00000004\n#define MDP4_LCDC_LVDS_INTF_CTL_RGB_OUT\t\t\t\t0x00000008\n#define MDP4_LCDC_LVDS_INTF_CTL_CH_SWAP\t\t\t\t0x00000010\n#define MDP4_LCDC_LVDS_INTF_CTL_CH1_RES_BIT\t\t\t0x00000020\n#define MDP4_LCDC_LVDS_INTF_CTL_CH2_RES_BIT\t\t\t0x00000040\n#define MDP4_LCDC_LVDS_INTF_CTL_ENABLE\t\t\t\t0x00000080\n#define MDP4_LCDC_LVDS_INTF_CTL_CH1_DATA_LANE0_EN\t\t0x00000100\n#define MDP4_LCDC_LVDS_INTF_CTL_CH1_DATA_LANE1_EN\t\t0x00000200\n#define MDP4_LCDC_LVDS_INTF_CTL_CH1_DATA_LANE2_EN\t\t0x00000400\n#define MDP4_LCDC_LVDS_INTF_CTL_CH1_DATA_LANE3_EN\t\t0x00000800\n#define MDP4_LCDC_LVDS_INTF_CTL_CH2_DATA_LANE0_EN\t\t0x00001000\n#define MDP4_LCDC_LVDS_INTF_CTL_CH2_DATA_LANE1_EN\t\t0x00002000\n#define MDP4_LCDC_LVDS_INTF_CTL_CH2_DATA_LANE2_EN\t\t0x00004000\n#define MDP4_LCDC_LVDS_INTF_CTL_CH2_DATA_LANE3_EN\t\t0x00008000\n#define MDP4_LCDC_LVDS_INTF_CTL_CH1_CLK_LANE_EN\t\t\t0x00010000\n#define MDP4_LCDC_LVDS_INTF_CTL_CH2_CLK_LANE_EN\t\t\t0x00020000\n\nstatic inline uint32_t REG_MDP4_LCDC_LVDS_MUX_CTL(uint32_t i0) { return 0x000c2014 + 0x8*i0; }\n\nstatic inline uint32_t REG_MDP4_LCDC_LVDS_MUX_CTL_3_TO_0(uint32_t i0) { return 0x000c2014 + 0x8*i0; }\n#define MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT0__MASK\t\t0x000000ff\n#define MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT0__SHIFT\t\t0\nstatic inline uint32_t MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT0(uint32_t val)\n{\n\treturn ((val) << MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT0__SHIFT) & MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT0__MASK;\n}\n#define MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT1__MASK\t\t0x0000ff00\n#define MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT1__SHIFT\t\t8\nstatic inline uint32_t MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT1(uint32_t val)\n{\n\treturn ((val) << MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT1__SHIFT) & MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT1__MASK;\n}\n#define MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT2__MASK\t\t0x00ff0000\n#define MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT2__SHIFT\t\t16\nstatic inline uint32_t MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT2(uint32_t val)\n{\n\treturn ((val) << MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT2__SHIFT) & MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT2__MASK;\n}\n#define MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT3__MASK\t\t0xff000000\n#define MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT3__SHIFT\t\t24\nstatic inline uint32_t MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT3(uint32_t val)\n{\n\treturn ((val) << MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT3__SHIFT) & MDP4_LCDC_LVDS_MUX_CTL_3_TO_0_BIT3__MASK;\n}\n\nstatic inline uint32_t REG_MDP4_LCDC_LVDS_MUX_CTL_6_TO_4(uint32_t i0) { return 0x000c2018 + 0x8*i0; }\n#define MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT4__MASK\t\t0x000000ff\n#define MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT4__SHIFT\t\t0\nstatic inline uint32_t MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT4(uint32_t val)\n{\n\treturn ((val) << MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT4__SHIFT) & MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT4__MASK;\n}\n#define MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT5__MASK\t\t0x0000ff00\n#define MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT5__SHIFT\t\t8\nstatic inline uint32_t MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT5(uint32_t val)\n{\n\treturn ((val) << MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT5__SHIFT) & MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT5__MASK;\n}\n#define MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT6__MASK\t\t0x00ff0000\n#define MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT6__SHIFT\t\t16\nstatic inline uint32_t MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT6(uint32_t val)\n{\n\treturn ((val) << MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT6__SHIFT) & MDP4_LCDC_LVDS_MUX_CTL_6_TO_4_BIT6__MASK;\n}\n\n#define REG_MDP4_LCDC_LVDS_PHY_RESET\t\t\t\t0x000c2034\n\n#define REG_MDP4_LVDS_PHY_PLL_CTRL_0\t\t\t\t0x000c3000\n\n#define REG_MDP4_LVDS_PHY_PLL_CTRL_1\t\t\t\t0x000c3004\n\n#define REG_MDP4_LVDS_PHY_PLL_CTRL_2\t\t\t\t0x000c3008\n\n#define REG_MDP4_LVDS_PHY_PLL_CTRL_3\t\t\t\t0x000c300c\n\n#define REG_MDP4_LVDS_PHY_PLL_CTRL_5\t\t\t\t0x000c3014\n\n#define REG_MDP4_LVDS_PHY_PLL_CTRL_6\t\t\t\t0x000c3018\n\n#define REG_MDP4_LVDS_PHY_PLL_CTRL_7\t\t\t\t0x000c301c\n\n#define REG_MDP4_LVDS_PHY_PLL_CTRL_8\t\t\t\t0x000c3020\n\n#define REG_MDP4_LVDS_PHY_PLL_CTRL_9\t\t\t\t0x000c3024\n\n#define REG_MDP4_LVDS_PHY_PLL_LOCKED\t\t\t\t0x000c3080\n\n#define REG_MDP4_LVDS_PHY_CFG2\t\t\t\t\t0x000c3108\n\n#define REG_MDP4_LVDS_PHY_CFG0\t\t\t\t\t0x000c3100\n#define MDP4_LVDS_PHY_CFG0_SERIALIZATION_ENBLE\t\t\t0x00000010\n#define MDP4_LVDS_PHY_CFG0_CHANNEL0\t\t\t\t0x00000040\n#define MDP4_LVDS_PHY_CFG0_CHANNEL1\t\t\t\t0x00000080\n\n#define REG_MDP4_DTV\t\t\t\t\t\t0x000d0000\n\n#define REG_MDP4_DTV_ENABLE\t\t\t\t\t0x000d0000\n\n#define REG_MDP4_DTV_HSYNC_CTRL\t\t\t\t\t0x000d0004\n#define MDP4_DTV_HSYNC_CTRL_PULSEW__MASK\t\t\t0x0000ffff\n#define MDP4_DTV_HSYNC_CTRL_PULSEW__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_DTV_HSYNC_CTRL_PULSEW(uint32_t val)\n{\n\treturn ((val) << MDP4_DTV_HSYNC_CTRL_PULSEW__SHIFT) & MDP4_DTV_HSYNC_CTRL_PULSEW__MASK;\n}\n#define MDP4_DTV_HSYNC_CTRL_PERIOD__MASK\t\t\t0xffff0000\n#define MDP4_DTV_HSYNC_CTRL_PERIOD__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_DTV_HSYNC_CTRL_PERIOD(uint32_t val)\n{\n\treturn ((val) << MDP4_DTV_HSYNC_CTRL_PERIOD__SHIFT) & MDP4_DTV_HSYNC_CTRL_PERIOD__MASK;\n}\n\n#define REG_MDP4_DTV_VSYNC_PERIOD\t\t\t\t0x000d0008\n\n#define REG_MDP4_DTV_VSYNC_LEN\t\t\t\t\t0x000d000c\n\n#define REG_MDP4_DTV_DISPLAY_HCTRL\t\t\t\t0x000d0018\n#define MDP4_DTV_DISPLAY_HCTRL_START__MASK\t\t\t0x0000ffff\n#define MDP4_DTV_DISPLAY_HCTRL_START__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_DTV_DISPLAY_HCTRL_START(uint32_t val)\n{\n\treturn ((val) << MDP4_DTV_DISPLAY_HCTRL_START__SHIFT) & MDP4_DTV_DISPLAY_HCTRL_START__MASK;\n}\n#define MDP4_DTV_DISPLAY_HCTRL_END__MASK\t\t\t0xffff0000\n#define MDP4_DTV_DISPLAY_HCTRL_END__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_DTV_DISPLAY_HCTRL_END(uint32_t val)\n{\n\treturn ((val) << MDP4_DTV_DISPLAY_HCTRL_END__SHIFT) & MDP4_DTV_DISPLAY_HCTRL_END__MASK;\n}\n\n#define REG_MDP4_DTV_DISPLAY_VSTART\t\t\t\t0x000d001c\n\n#define REG_MDP4_DTV_DISPLAY_VEND\t\t\t\t0x000d0020\n\n#define REG_MDP4_DTV_ACTIVE_HCTL\t\t\t\t0x000d002c\n#define MDP4_DTV_ACTIVE_HCTL_START__MASK\t\t\t0x00007fff\n#define MDP4_DTV_ACTIVE_HCTL_START__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_DTV_ACTIVE_HCTL_START(uint32_t val)\n{\n\treturn ((val) << MDP4_DTV_ACTIVE_HCTL_START__SHIFT) & MDP4_DTV_ACTIVE_HCTL_START__MASK;\n}\n#define MDP4_DTV_ACTIVE_HCTL_END__MASK\t\t\t\t0x7fff0000\n#define MDP4_DTV_ACTIVE_HCTL_END__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP4_DTV_ACTIVE_HCTL_END(uint32_t val)\n{\n\treturn ((val) << MDP4_DTV_ACTIVE_HCTL_END__SHIFT) & MDP4_DTV_ACTIVE_HCTL_END__MASK;\n}\n#define MDP4_DTV_ACTIVE_HCTL_ACTIVE_START_X\t\t\t0x80000000\n\n#define REG_MDP4_DTV_ACTIVE_VSTART\t\t\t\t0x000d0030\n\n#define REG_MDP4_DTV_ACTIVE_VEND\t\t\t\t0x000d0038\n\n#define REG_MDP4_DTV_BORDER_CLR\t\t\t\t\t0x000d0040\n\n#define REG_MDP4_DTV_UNDERFLOW_CLR\t\t\t\t0x000d0044\n#define MDP4_DTV_UNDERFLOW_CLR_COLOR__MASK\t\t\t0x00ffffff\n#define MDP4_DTV_UNDERFLOW_CLR_COLOR__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_DTV_UNDERFLOW_CLR_COLOR(uint32_t val)\n{\n\treturn ((val) << MDP4_DTV_UNDERFLOW_CLR_COLOR__SHIFT) & MDP4_DTV_UNDERFLOW_CLR_COLOR__MASK;\n}\n#define MDP4_DTV_UNDERFLOW_CLR_ENABLE_RECOVERY\t\t\t0x80000000\n\n#define REG_MDP4_DTV_HSYNC_SKEW\t\t\t\t\t0x000d0048\n\n#define REG_MDP4_DTV_TEST_CNTL\t\t\t\t\t0x000d004c\n\n#define REG_MDP4_DTV_CTRL_POLARITY\t\t\t\t0x000d0050\n#define MDP4_DTV_CTRL_POLARITY_HSYNC_LOW\t\t\t0x00000001\n#define MDP4_DTV_CTRL_POLARITY_VSYNC_LOW\t\t\t0x00000002\n#define MDP4_DTV_CTRL_POLARITY_DATA_EN_LOW\t\t\t0x00000004\n\n#define REG_MDP4_DSI\t\t\t\t\t\t0x000e0000\n\n#define REG_MDP4_DSI_ENABLE\t\t\t\t\t0x000e0000\n\n#define REG_MDP4_DSI_HSYNC_CTRL\t\t\t\t\t0x000e0004\n#define MDP4_DSI_HSYNC_CTRL_PULSEW__MASK\t\t\t0x0000ffff\n#define MDP4_DSI_HSYNC_CTRL_PULSEW__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_DSI_HSYNC_CTRL_PULSEW(uint32_t val)\n{\n\treturn ((val) << MDP4_DSI_HSYNC_CTRL_PULSEW__SHIFT) & MDP4_DSI_HSYNC_CTRL_PULSEW__MASK;\n}\n#define MDP4_DSI_HSYNC_CTRL_PERIOD__MASK\t\t\t0xffff0000\n#define MDP4_DSI_HSYNC_CTRL_PERIOD__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_DSI_HSYNC_CTRL_PERIOD(uint32_t val)\n{\n\treturn ((val) << MDP4_DSI_HSYNC_CTRL_PERIOD__SHIFT) & MDP4_DSI_HSYNC_CTRL_PERIOD__MASK;\n}\n\n#define REG_MDP4_DSI_VSYNC_PERIOD\t\t\t\t0x000e0008\n\n#define REG_MDP4_DSI_VSYNC_LEN\t\t\t\t\t0x000e000c\n\n#define REG_MDP4_DSI_DISPLAY_HCTRL\t\t\t\t0x000e0010\n#define MDP4_DSI_DISPLAY_HCTRL_START__MASK\t\t\t0x0000ffff\n#define MDP4_DSI_DISPLAY_HCTRL_START__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_DSI_DISPLAY_HCTRL_START(uint32_t val)\n{\n\treturn ((val) << MDP4_DSI_DISPLAY_HCTRL_START__SHIFT) & MDP4_DSI_DISPLAY_HCTRL_START__MASK;\n}\n#define MDP4_DSI_DISPLAY_HCTRL_END__MASK\t\t\t0xffff0000\n#define MDP4_DSI_DISPLAY_HCTRL_END__SHIFT\t\t\t16\nstatic inline uint32_t MDP4_DSI_DISPLAY_HCTRL_END(uint32_t val)\n{\n\treturn ((val) << MDP4_DSI_DISPLAY_HCTRL_END__SHIFT) & MDP4_DSI_DISPLAY_HCTRL_END__MASK;\n}\n\n#define REG_MDP4_DSI_DISPLAY_VSTART\t\t\t\t0x000e0014\n\n#define REG_MDP4_DSI_DISPLAY_VEND\t\t\t\t0x000e0018\n\n#define REG_MDP4_DSI_ACTIVE_HCTL\t\t\t\t0x000e001c\n#define MDP4_DSI_ACTIVE_HCTL_START__MASK\t\t\t0x00007fff\n#define MDP4_DSI_ACTIVE_HCTL_START__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_DSI_ACTIVE_HCTL_START(uint32_t val)\n{\n\treturn ((val) << MDP4_DSI_ACTIVE_HCTL_START__SHIFT) & MDP4_DSI_ACTIVE_HCTL_START__MASK;\n}\n#define MDP4_DSI_ACTIVE_HCTL_END__MASK\t\t\t\t0x7fff0000\n#define MDP4_DSI_ACTIVE_HCTL_END__SHIFT\t\t\t\t16\nstatic inline uint32_t MDP4_DSI_ACTIVE_HCTL_END(uint32_t val)\n{\n\treturn ((val) << MDP4_DSI_ACTIVE_HCTL_END__SHIFT) & MDP4_DSI_ACTIVE_HCTL_END__MASK;\n}\n#define MDP4_DSI_ACTIVE_HCTL_ACTIVE_START_X\t\t\t0x80000000\n\n#define REG_MDP4_DSI_ACTIVE_VSTART\t\t\t\t0x000e0020\n\n#define REG_MDP4_DSI_ACTIVE_VEND\t\t\t\t0x000e0024\n\n#define REG_MDP4_DSI_BORDER_CLR\t\t\t\t\t0x000e0028\n\n#define REG_MDP4_DSI_UNDERFLOW_CLR\t\t\t\t0x000e002c\n#define MDP4_DSI_UNDERFLOW_CLR_COLOR__MASK\t\t\t0x00ffffff\n#define MDP4_DSI_UNDERFLOW_CLR_COLOR__SHIFT\t\t\t0\nstatic inline uint32_t MDP4_DSI_UNDERFLOW_CLR_COLOR(uint32_t val)\n{\n\treturn ((val) << MDP4_DSI_UNDERFLOW_CLR_COLOR__SHIFT) & MDP4_DSI_UNDERFLOW_CLR_COLOR__MASK;\n}\n#define MDP4_DSI_UNDERFLOW_CLR_ENABLE_RECOVERY\t\t\t0x80000000\n\n#define REG_MDP4_DSI_HSYNC_SKEW\t\t\t\t\t0x000e0030\n\n#define REG_MDP4_DSI_TEST_CNTL\t\t\t\t\t0x000e0034\n\n#define REG_MDP4_DSI_CTRL_POLARITY\t\t\t\t0x000e0038\n#define MDP4_DSI_CTRL_POLARITY_HSYNC_LOW\t\t\t0x00000001\n#define MDP4_DSI_CTRL_POLARITY_VSYNC_LOW\t\t\t0x00000002\n#define MDP4_DSI_CTRL_POLARITY_DATA_EN_LOW\t\t\t0x00000004\n\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}