

================================================================
== Vivado HLS Report for 'flat'
================================================================
* Date:           Fri May 31 19:27:55 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        flat
* Solution:       puf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    13.452|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  202|  202|  202|  202|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                        |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name       | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- LOOP_1_LOOP_2_LOOP_3  |  200|  200|         5|          4|          1|    50|    yes   |
        +------------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    340|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    299|    -|
|Register         |        -|      -|     137|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|     137|    639|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |      1|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |add_ln12_fu_723_p2       |     +    |      0|  0|  15|           4|           5|
    |add_ln14_1_fu_496_p2     |     +    |      0|  0|   8|           6|           6|
    |add_ln14_2_fu_526_p2     |     +    |      0|  0|  14|          10|          10|
    |add_ln14_fu_418_p2       |     +    |      0|  0|   8|           6|           6|
    |add_ln15_1_fu_456_p2     |     +    |      0|  0|  15|           5|           9|
    |add_ln15_2_fu_718_p2     |     +    |      0|  0|  15|           4|           9|
    |add_ln15_fu_358_p2       |     +    |      0|  0|  15|           7|           9|
    |add_ln6_fu_346_p2        |     +    |      0|  0|  15|           6|           1|
    |add_ln9_1_fu_556_p2      |     +    |      0|  0|  15|           1|           5|
    |c_fu_450_p2              |     +    |      0|  0|  12|           1|           3|
    |r_fu_352_p2              |     +    |      0|  0|  12|           1|           3|
    |and_ln15_fu_436_p2       |    and   |      0|  0|   2|           1|           1|
    |icmp_ln12_fu_430_p2      |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln6_fu_340_p2       |   icmp   |      0|  0|  11|           6|           5|
    |icmp_ln9_fu_364_p2       |   icmp   |      0|  0|  11|           5|           4|
    |or_ln12_1_fu_576_p2      |    or    |      0|  0|   4|           4|           2|
    |or_ln12_2_fu_593_p2      |    or    |      0|  0|   4|           4|           2|
    |or_ln12_3_fu_630_p2      |    or    |      0|  0|   4|           4|           3|
    |or_ln12_4_fu_647_p2      |    or    |      0|  0|   4|           4|           3|
    |or_ln12_5_fu_684_p2      |    or    |      0|  0|   4|           4|           3|
    |or_ln12_6_fu_701_p2      |    or    |      0|  0|   4|           4|           3|
    |or_ln12_fu_537_p2        |    or    |      0|  0|   4|           4|           1|
    |or_ln15_1_fu_610_p2      |    or    |      0|  0|   9|           9|           2|
    |or_ln15_2_fu_620_p2      |    or    |      0|  0|   9|           9|           2|
    |or_ln15_3_fu_664_p2      |    or    |      0|  0|   9|           9|           3|
    |or_ln15_4_fu_674_p2      |    or    |      0|  0|   9|           9|           3|
    |or_ln15_5_fu_734_p2      |    or    |      0|  0|   9|           9|           3|
    |or_ln15_6_fu_744_p2      |    or    |      0|  0|   9|           9|           3|
    |or_ln15_7_fu_470_p2      |    or    |      0|  0|   2|           1|           1|
    |or_ln15_fu_566_p2        |    or    |      0|  0|   9|           9|           1|
    |select_ln15_1_fu_378_p3  |  select  |      0|  0|   3|           1|           1|
    |select_ln15_2_fu_386_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln15_3_fu_394_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_4_fu_462_p3  |  select  |      0|  0|   9|           1|           9|
    |select_ln15_5_fu_476_p3  |  select  |      0|  0|   5|           1|           1|
    |select_ln15_6_fu_484_p3  |  select  |      0|  0|   3|           1|           3|
    |select_ln15_fu_370_p3    |  select  |      0|  0|   9|           1|           9|
    |select_ln6_fu_442_p3     |  select  |      0|  0|   9|           1|           9|
    |select_ln9_1_fu_728_p3   |  select  |      0|  0|   5|           1|           1|
    |select_ln9_fu_510_p3     |  select  |      0|  0|   9|           1|           9|
    |ap_enable_pp0            |    xor   |      0|  0|   2|           1|           2|
    |xor_ln15_fu_424_p2       |    xor   |      0|  0|   2|           1|           2|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 340|         172|         175|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------+----+-----------+-----+-----------+
    |                    Name                   | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                                  |  38|          7|    1|          7|
    |ap_enable_reg_pp0_iter1                    |   9|          2|    1|          2|
    |ap_phi_mux_c_0_phi_fu_311_p4               |   9|          2|    3|          6|
    |ap_phi_mux_f_0_0_phi_fu_333_p4             |   9|          2|    5|         10|
    |ap_phi_mux_i_0_phi_fu_278_p4               |   9|          2|    9|         18|
    |ap_phi_mux_i_1_phi_fu_300_p4               |   9|          2|    9|         18|
    |ap_phi_mux_i_2_0_phi_fu_322_p4             |   9|          2|    9|         18|
    |ap_phi_mux_indvar_flatten17_phi_fu_256_p4  |   9|          2|    6|         12|
    |ap_phi_mux_indvar_flatten_phi_fu_289_p4    |   9|          2|    5|         10|
    |ap_phi_mux_r_0_phi_fu_267_p4               |   9|          2|    3|          6|
    |c_0_reg_307                                |   9|          2|    3|          6|
    |f_0_0_reg_329                              |   9|          2|    5|         10|
    |flat_array_address0                        |  27|          5|    9|         45|
    |flat_array_address1                        |  27|          5|    9|         45|
    |i_0_reg_274                                |   9|          2|    9|         18|
    |i_1_reg_296                                |   9|          2|    9|         18|
    |i_2_0_reg_318                              |   9|          2|    9|         18|
    |indvar_flatten17_reg_252                   |   9|          2|    6|         12|
    |indvar_flatten_reg_285                     |   9|          2|    5|         10|
    |max_pool_out_address0                      |  27|          5|    9|         45|
    |max_pool_out_address1                      |  27|          5|    9|         45|
    |r_0_reg_263                                |   9|          2|    3|          6|
    +-------------------------------------------+----+-----------+-----+-----------+
    |Total                                      | 299|         61|  136|        385|
    +-------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+---+----+-----+-----------+
    |           Name           | FF| LUT| Bits| Const Bits|
    +--------------------------+---+----+-----+-----------+
    |add_ln12_reg_876          |  5|   0|    5|          0|
    |add_ln14_1_reg_801        |  6|   0|    6|          0|
    |add_ln15_2_reg_871        |  9|   0|    9|          0|
    |add_ln6_reg_758           |  6|   0|    6|          0|
    |add_ln9_1_reg_836         |  5|   0|    5|          0|
    |ap_CS_fsm                 |  6|   0|    6|          0|
    |ap_enable_reg_pp0_iter0   |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |  1|   0|    1|          0|
    |c_0_reg_307               |  3|   0|    3|          0|
    |empty_2_reg_816           |  4|   0|    4|          0|
    |f_0_0_reg_329             |  5|   0|    5|          0|
    |i_0_reg_274               |  9|   0|    9|          0|
    |i_1_reg_296               |  9|   0|    9|          0|
    |i_2_0_reg_318             |  9|   0|    9|          0|
    |icmp_ln6_reg_754          |  1|   0|    1|          0|
    |icmp_ln9_reg_763          |  1|   0|    1|          0|
    |indvar_flatten17_reg_252  |  6|   0|    6|          0|
    |indvar_flatten_reg_285    |  5|   0|    5|          0|
    |r_0_reg_263               |  3|   0|    3|          0|
    |select_ln15_3_reg_768     |  3|   0|    3|          0|
    |select_ln15_4_reg_778     |  9|   0|    9|          0|
    |select_ln15_5_reg_791     |  5|   0|    5|          0|
    |select_ln15_6_reg_796     |  3|   0|    3|          0|
    |select_ln6_reg_773        |  9|   0|    9|          0|
    |select_ln9_1_reg_881      |  5|   0|    5|          0|
    |select_ln9_reg_811        |  9|   0|    9|          0|
    +--------------------------+---+----+-----+-----------+
    |Total                     |137|   0|  137|          0|
    +--------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_start               |  in |    1| ap_ctrl_hs |     flat     | return value |
|ap_done                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_idle                | out |    1| ap_ctrl_hs |     flat     | return value |
|ap_ready               | out |    1| ap_ctrl_hs |     flat     | return value |
|max_pool_out_address0  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce0       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_q0        |  in |   32|  ap_memory | max_pool_out |     array    |
|max_pool_out_address1  | out |    9|  ap_memory | max_pool_out |     array    |
|max_pool_out_ce1       | out |    1|  ap_memory | max_pool_out |     array    |
|max_pool_out_q1        |  in |   32|  ap_memory | max_pool_out |     array    |
|flat_array_address0    | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_we0         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_d0          | out |   32|  ap_memory |  flat_array  |     array    |
|flat_array_address1    | out |    9|  ap_memory |  flat_array  |     array    |
|flat_array_ce1         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_we1         | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_d1          | out |   32|  ap_memory |  flat_array  |     array    |
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 5


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 1
  Pipeline-0 : II = 4, D = 5, States = { 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 7 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 2 
7 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x float]* %max_pool_out) nounwind, !map !7"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([400 x float]* %flat_array) nounwind, !map !14"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @flat_str) nounwind"   --->   Operation 10 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.76ns)   --->   "br label %1" [flat/flat.cpp:6]   --->   Operation 11 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 13.4>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%indvar_flatten17 = phi i6 [ 0, %0 ], [ %add_ln6, %LOOP_3 ]" [flat/flat.cpp:6]   --->   Operation 12 'phi' 'indvar_flatten17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%r_0 = phi i3 [ 0, %0 ], [ %select_ln15_3, %LOOP_3 ]" [flat/flat.cpp:15]   --->   Operation 13 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%i_0 = phi i9 [ 0, %0 ], [ %select_ln6, %LOOP_3 ]" [flat/flat.cpp:6]   --->   Operation 14 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %0 ], [ %select_ln9_1, %LOOP_3 ]" [flat/flat.cpp:9]   --->   Operation 15 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i_1 = phi i9 [ 0, %0 ], [ %select_ln9, %LOOP_3 ]" [flat/flat.cpp:9]   --->   Operation 16 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%c_0 = phi i3 [ 0, %0 ], [ %select_ln15_6, %LOOP_3 ]" [flat/flat.cpp:15]   --->   Operation 17 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_2_0 = phi i9 [ 0, %0 ], [ %add_ln15_2, %LOOP_3 ]" [flat/flat.cpp:15]   --->   Operation 18 'phi' 'i_2_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%f_0_0 = phi i5 [ 0, %0 ], [ %add_ln12, %LOOP_3 ]" [flat/flat.cpp:12]   --->   Operation 19 'phi' 'f_0_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.42ns)   --->   "%icmp_ln6 = icmp eq i6 %indvar_flatten17, -14" [flat/flat.cpp:6]   --->   Operation 20 'icmp' 'icmp_ln6' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (1.82ns)   --->   "%add_ln6 = add i6 %indvar_flatten17, 1" [flat/flat.cpp:6]   --->   Operation 21 'add' 'add_ln6' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br i1 %icmp_ln6, label %2, label %LOOP_3" [flat/flat.cpp:6]   --->   Operation 22 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.65ns)   --->   "%r = add i3 1, %r_0" [flat/flat.cpp:6]   --->   Operation 23 'add' 'r' <Predicate = (!icmp_ln6)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (1.82ns)   --->   "%add_ln15 = add i9 80, %i_0" [flat/flat.cpp:15]   --->   Operation 24 'add' 'add_ln15' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln9 = icmp eq i5 %indvar_flatten, 10" [flat/flat.cpp:9]   --->   Operation 25 'icmp' 'icmp_ln9' <Predicate = (!icmp_ln6)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.96ns)   --->   "%select_ln15 = select i1 %icmp_ln9, i9 %add_ln15, i9 %i_1" [flat/flat.cpp:15]   --->   Operation 26 'select' 'select_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.98ns)   --->   "%select_ln15_1 = select i1 %icmp_ln9, i3 0, i3 %c_0" [flat/flat.cpp:15]   --->   Operation 27 'select' 'select_ln15_1' <Predicate = (!icmp_ln6)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_4)   --->   "%select_ln15_2 = select i1 %icmp_ln9, i9 %add_ln15, i9 %i_2_0" [flat/flat.cpp:15]   --->   Operation 28 'select' 'select_ln15_2' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.98ns)   --->   "%select_ln15_3 = select i1 %icmp_ln9, i3 %r, i3 %r_0" [flat/flat.cpp:15]   --->   Operation 29 'select' 'select_ln15_3' <Predicate = (!icmp_ln6)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i3 %select_ln15_3 to i6" [flat/flat.cpp:14]   --->   Operation 30 'zext' 'zext_ln14' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %select_ln15_3, i2 0)" [flat/flat.cpp:14]   --->   Operation 31 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln14_1 = zext i5 %tmp to i6" [flat/flat.cpp:14]   --->   Operation 32 'zext' 'zext_ln14_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln14 = add i6 %zext_ln14_1, %zext_ln14" [flat/flat.cpp:14]   --->   Operation 33 'add' 'add_ln14' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln15)   --->   "%xor_ln15 = xor i1 %icmp_ln9, true" [flat/flat.cpp:15]   --->   Operation 34 'xor' 'xor_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (1.36ns)   --->   "%icmp_ln12 = icmp eq i5 %f_0_0, -16" [flat/flat.cpp:12]   --->   Operation 35 'icmp' 'icmp_ln12' <Predicate = (!icmp_ln6)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln15 = and i1 %icmp_ln12, %xor_ln15" [flat/flat.cpp:15]   --->   Operation 36 'and' 'and_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.96ns)   --->   "%select_ln6 = select i1 %icmp_ln9, i9 %add_ln15, i9 %i_0" [flat/flat.cpp:6]   --->   Operation 37 'select' 'select_ln6' <Predicate = (!icmp_ln6)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.65ns)   --->   "%c = add i3 1, %select_ln15_1" [flat/flat.cpp:9]   --->   Operation 38 'add' 'c' <Predicate = (!icmp_ln6)> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.82ns)   --->   "%add_ln15_1 = add i9 16, %select_ln15" [flat/flat.cpp:15]   --->   Operation 39 'add' 'add_ln15_1' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.96ns) (out node of the LUT)   --->   "%select_ln15_4 = select i1 %and_ln15, i9 %add_ln15_1, i9 %select_ln15_2" [flat/flat.cpp:15]   --->   Operation 40 'select' 'select_ln15_4' <Predicate = (!icmp_ln6)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln15_5)   --->   "%or_ln15_7 = or i1 %and_ln15, %icmp_ln9" [flat/flat.cpp:15]   --->   Operation 41 'or' 'or_ln15_7' <Predicate = (!icmp_ln6)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln15_5 = select i1 %or_ln15_7, i5 0, i5 %f_0_0" [flat/flat.cpp:15]   --->   Operation 42 'select' 'select_ln15_5' <Predicate = (!icmp_ln6)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.98ns)   --->   "%select_ln15_6 = select i1 %and_ln15, i3 %c, i3 %select_ln15_1" [flat/flat.cpp:15]   --->   Operation 43 'select' 'select_ln15_6' <Predicate = (!icmp_ln6)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i3 %select_ln15_6 to i6" [flat/flat.cpp:15]   --->   Operation 44 'zext' 'zext_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.49ns) (root node of TernaryAdder)   --->   "%add_ln14_1 = add i6 %zext_ln15, %add_ln14" [flat/flat.cpp:14]   --->   Operation 45 'add' 'add_ln14_1' <Predicate = (!icmp_ln6)> <Delay = 3.49> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.74> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3_cast = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln14_1, i4 0)" [flat/flat.cpp:9]   --->   Operation 46 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.96ns)   --->   "%select_ln9 = select i1 %and_ln15, i9 %add_ln15_1, i9 %select_ln15" [flat/flat.cpp:9]   --->   Operation 47 'select' 'select_ln9' <Predicate = (!icmp_ln6)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%empty_2 = trunc i5 %select_ln15_5 to i4" [flat/flat.cpp:15]   --->   Operation 48 'trunc' 'empty_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln14_2 = zext i5 %select_ln15_5 to i10" [flat/flat.cpp:14]   --->   Operation 49 'zext' 'zext_ln14_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (1.73ns)   --->   "%add_ln14_2 = add i10 %zext_ln14_2, %tmp_3_cast" [flat/flat.cpp:14]   --->   Operation 50 'add' 'add_ln14_2' <Predicate = (!icmp_ln6)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln14_4 = zext i10 %add_ln14_2 to i64" [flat/flat.cpp:14]   --->   Operation 51 'zext' 'zext_ln14_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %zext_ln14_4" [flat/flat.cpp:14]   --->   Operation 52 'getelementptr' 'max_pool_out_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 53 [2/2] (3.25ns)   --->   "%max_pool_out_load = load float* %max_pool_out_addr, align 4" [flat/flat.cpp:14]   --->   Operation 53 'load' 'max_pool_out_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%or_ln12 = or i4 %empty_2, 1" [flat/flat.cpp:12]   --->   Operation 54 'or' 'or_ln12' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_1 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln14_1, i4 %or_ln12)" [flat/flat.cpp:14]   --->   Operation 55 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln14_12 = zext i10 %tmp_1 to i64" [flat/flat.cpp:14]   --->   Operation 56 'zext' 'zext_ln14_12' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%max_pool_out_addr_1 = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %zext_ln14_12" [flat/flat.cpp:14]   --->   Operation 57 'getelementptr' 'max_pool_out_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (3.25ns)   --->   "%max_pool_out_load_1 = load float* %max_pool_out_addr_1, align 4" [flat/flat.cpp:14]   --->   Operation 58 'load' 'max_pool_out_load_1' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_2 : Operation 59 [1/1] (1.78ns)   --->   "%add_ln9_1 = add i5 1, %indvar_flatten" [flat/flat.cpp:9]   --->   Operation 59 'add' 'add_ln9_1' <Predicate = (!icmp_ln6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.50>
ST_3 : Operation 60 [1/2] (3.25ns)   --->   "%max_pool_out_load = load float* %max_pool_out_addr, align 4" [flat/flat.cpp:14]   --->   Operation 60 'load' 'max_pool_out_load' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln14_3 = zext i9 %select_ln15_4 to i64" [flat/flat.cpp:14]   --->   Operation 61 'zext' 'zext_ln14_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_3" [flat/flat.cpp:14]   --->   Operation 62 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (3.25ns)   --->   "store float %max_pool_out_load, float* %flat_array_addr, align 4" [flat/flat.cpp:14]   --->   Operation 63 'store' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%or_ln15 = or i9 %select_ln15_4, 1" [flat/flat.cpp:15]   --->   Operation 64 'or' 'or_ln15' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 65 [1/2] (3.25ns)   --->   "%max_pool_out_load_1 = load float* %max_pool_out_addr_1, align 4" [flat/flat.cpp:14]   --->   Operation 65 'load' 'max_pool_out_load_1' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln14_5 = zext i9 %or_ln15 to i64" [flat/flat.cpp:14]   --->   Operation 66 'zext' 'zext_ln14_5' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%flat_array_addr_1 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_5" [flat/flat.cpp:14]   --->   Operation 67 'getelementptr' 'flat_array_addr_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (3.25ns)   --->   "store float %max_pool_out_load_1, float* %flat_array_addr_1, align 4" [flat/flat.cpp:14]   --->   Operation 68 'store' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%or_ln12_1 = or i4 %empty_2, 2" [flat/flat.cpp:12]   --->   Operation 69 'or' 'or_ln12_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln14_1, i4 %or_ln12_1)" [flat/flat.cpp:14]   --->   Operation 70 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln14_13 = zext i10 %tmp_3 to i64" [flat/flat.cpp:14]   --->   Operation 71 'zext' 'zext_ln14_13' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%max_pool_out_addr_2 = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %zext_ln14_13" [flat/flat.cpp:14]   --->   Operation 72 'getelementptr' 'max_pool_out_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (3.25ns)   --->   "%max_pool_out_load_2 = load float* %max_pool_out_addr_2, align 4" [flat/flat.cpp:14]   --->   Operation 73 'load' 'max_pool_out_load_2' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%or_ln12_2 = or i4 %empty_2, 3" [flat/flat.cpp:12]   --->   Operation 74 'or' 'or_ln12_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln14_1, i4 %or_ln12_2)" [flat/flat.cpp:14]   --->   Operation 75 'bitconcatenate' 'tmp_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%zext_ln14_14 = zext i10 %tmp_4 to i64" [flat/flat.cpp:14]   --->   Operation 76 'zext' 'zext_ln14_14' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%max_pool_out_addr_3 = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %zext_ln14_14" [flat/flat.cpp:14]   --->   Operation 77 'getelementptr' 'max_pool_out_addr_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_3 : Operation 78 [2/2] (3.25ns)   --->   "%max_pool_out_load_3 = load float* %max_pool_out_addr_3, align 4" [flat/flat.cpp:14]   --->   Operation 78 'load' 'max_pool_out_load_3' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 4 <SV = 3> <Delay = 6.50>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%or_ln15_1 = or i9 %select_ln15_4, 2" [flat/flat.cpp:15]   --->   Operation 79 'or' 'or_ln15_1' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 80 [1/2] (3.25ns)   --->   "%max_pool_out_load_2 = load float* %max_pool_out_addr_2, align 4" [flat/flat.cpp:14]   --->   Operation 80 'load' 'max_pool_out_load_2' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%zext_ln14_6 = zext i9 %or_ln15_1 to i64" [flat/flat.cpp:14]   --->   Operation 81 'zext' 'zext_ln14_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%flat_array_addr_2 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_6" [flat/flat.cpp:14]   --->   Operation 82 'getelementptr' 'flat_array_addr_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (3.25ns)   --->   "store float %max_pool_out_load_2, float* %flat_array_addr_2, align 4" [flat/flat.cpp:14]   --->   Operation 83 'store' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%or_ln15_2 = or i9 %select_ln15_4, 3" [flat/flat.cpp:15]   --->   Operation 84 'or' 'or_ln15_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 85 [1/2] (3.25ns)   --->   "%max_pool_out_load_3 = load float* %max_pool_out_addr_3, align 4" [flat/flat.cpp:14]   --->   Operation 85 'load' 'max_pool_out_load_3' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%zext_ln14_7 = zext i9 %or_ln15_2 to i64" [flat/flat.cpp:14]   --->   Operation 86 'zext' 'zext_ln14_7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%flat_array_addr_3 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_7" [flat/flat.cpp:14]   --->   Operation 87 'getelementptr' 'flat_array_addr_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (3.25ns)   --->   "store float %max_pool_out_load_3, float* %flat_array_addr_3, align 4" [flat/flat.cpp:14]   --->   Operation 88 'store' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%or_ln12_3 = or i4 %empty_2, 4" [flat/flat.cpp:12]   --->   Operation 89 'or' 'or_ln12_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_5 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln14_1, i4 %or_ln12_3)" [flat/flat.cpp:14]   --->   Operation 90 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln14_15 = zext i10 %tmp_5 to i64" [flat/flat.cpp:14]   --->   Operation 91 'zext' 'zext_ln14_15' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 92 [1/1] (0.00ns)   --->   "%max_pool_out_addr_4 = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %zext_ln14_15" [flat/flat.cpp:14]   --->   Operation 92 'getelementptr' 'max_pool_out_addr_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 93 [2/2] (3.25ns)   --->   "%max_pool_out_load_4 = load float* %max_pool_out_addr_4, align 4" [flat/flat.cpp:14]   --->   Operation 93 'load' 'max_pool_out_load_4' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%or_ln12_4 = or i4 %empty_2, 5" [flat/flat.cpp:12]   --->   Operation 94 'or' 'or_ln12_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_6 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln14_1, i4 %or_ln12_4)" [flat/flat.cpp:14]   --->   Operation 95 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln14_16 = zext i10 %tmp_6 to i64" [flat/flat.cpp:14]   --->   Operation 96 'zext' 'zext_ln14_16' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%max_pool_out_addr_5 = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %zext_ln14_16" [flat/flat.cpp:14]   --->   Operation 97 'getelementptr' 'max_pool_out_addr_5' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_4 : Operation 98 [2/2] (3.25ns)   --->   "%max_pool_out_load_5 = load float* %max_pool_out_addr_5, align 4" [flat/flat.cpp:14]   --->   Operation 98 'load' 'max_pool_out_load_5' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>

State 5 <SV = 4> <Delay = 6.50>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%or_ln15_3 = or i9 %select_ln15_4, 4" [flat/flat.cpp:15]   --->   Operation 99 'or' 'or_ln15_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 100 [1/2] (3.25ns)   --->   "%max_pool_out_load_4 = load float* %max_pool_out_addr_4, align 4" [flat/flat.cpp:14]   --->   Operation 100 'load' 'max_pool_out_load_4' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln14_8 = zext i9 %or_ln15_3 to i64" [flat/flat.cpp:14]   --->   Operation 101 'zext' 'zext_ln14_8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.00ns)   --->   "%flat_array_addr_4 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_8" [flat/flat.cpp:14]   --->   Operation 102 'getelementptr' 'flat_array_addr_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 103 [1/1] (3.25ns)   --->   "store float %max_pool_out_load_4, float* %flat_array_addr_4, align 4" [flat/flat.cpp:14]   --->   Operation 103 'store' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%or_ln15_4 = or i9 %select_ln15_4, 5" [flat/flat.cpp:15]   --->   Operation 104 'or' 'or_ln15_4' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 105 [1/2] (3.25ns)   --->   "%max_pool_out_load_5 = load float* %max_pool_out_addr_5, align 4" [flat/flat.cpp:14]   --->   Operation 105 'load' 'max_pool_out_load_5' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln14_9 = zext i9 %or_ln15_4 to i64" [flat/flat.cpp:14]   --->   Operation 106 'zext' 'zext_ln14_9' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 107 [1/1] (0.00ns)   --->   "%flat_array_addr_5 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_9" [flat/flat.cpp:14]   --->   Operation 107 'getelementptr' 'flat_array_addr_5' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 108 [1/1] (3.25ns)   --->   "store float %max_pool_out_load_5, float* %flat_array_addr_5, align 4" [flat/flat.cpp:14]   --->   Operation 108 'store' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln12_5 = or i4 %empty_2, 6" [flat/flat.cpp:12]   --->   Operation 109 'or' 'or_ln12_5' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_7 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln14_1, i4 %or_ln12_5)" [flat/flat.cpp:14]   --->   Operation 110 'bitconcatenate' 'tmp_7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln14_17 = zext i10 %tmp_7 to i64" [flat/flat.cpp:14]   --->   Operation 111 'zext' 'zext_ln14_17' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%max_pool_out_addr_6 = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %zext_ln14_17" [flat/flat.cpp:14]   --->   Operation 112 'getelementptr' 'max_pool_out_addr_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 113 [2/2] (3.25ns)   --->   "%max_pool_out_load_6 = load float* %max_pool_out_addr_6, align 4" [flat/flat.cpp:14]   --->   Operation 113 'load' 'max_pool_out_load_6' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%or_ln12_6 = or i4 %empty_2, 7" [flat/flat.cpp:12]   --->   Operation 114 'or' 'or_ln12_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i6.i4(i6 %add_ln14_1, i4 %or_ln12_6)" [flat/flat.cpp:14]   --->   Operation 115 'bitconcatenate' 'tmp_8' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln14_18 = zext i10 %tmp_8 to i64" [flat/flat.cpp:14]   --->   Operation 116 'zext' 'zext_ln14_18' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%max_pool_out_addr_7 = getelementptr [400 x float]* %max_pool_out, i64 0, i64 %zext_ln14_18" [flat/flat.cpp:14]   --->   Operation 117 'getelementptr' 'max_pool_out_addr_7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_5 : Operation 118 [2/2] (3.25ns)   --->   "%max_pool_out_load_7 = load float* %max_pool_out_addr_7, align 4" [flat/flat.cpp:14]   --->   Operation 118 'load' 'max_pool_out_load_7' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_5 : Operation 119 [1/1] (1.82ns)   --->   "%add_ln15_2 = add i9 8, %select_ln15_4" [flat/flat.cpp:15]   --->   Operation 119 'add' 'add_ln15_2' <Predicate = (!icmp_ln6)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (1.78ns)   --->   "%add_ln12 = add i5 8, %select_ln15_5" [flat/flat.cpp:12]   --->   Operation 120 'add' 'add_ln12' <Predicate = (!icmp_ln6)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 121 [1/1] (1.21ns)   --->   "%select_ln9_1 = select i1 %icmp_ln9, i5 1, i5 %add_ln9_1" [flat/flat.cpp:9]   --->   Operation 121 'select' 'select_ln9_1' <Predicate = (!icmp_ln6)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.50>
ST_6 : Operation 122 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @LOOP_1_LOOP_2_LOOP_3)"   --->   Operation 122 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 123 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 123 'speclooptripcount' 'empty' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([14 x i8]* @LOOP_2_LOOP_3_str)"   --->   Operation 124 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 125 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str2) nounwind" [flat/flat.cpp:13]   --->   Operation 125 'specloopname' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str2) nounwind" [flat/flat.cpp:13]   --->   Operation 126 'specregionbegin' 'tmp_2' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str3) nounwind" [flat/flat.cpp:14]   --->   Operation 127 'specpipeline' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str2, i32 %tmp_2) nounwind" [flat/flat.cpp:16]   --->   Operation 128 'specregionend' 'empty_3' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (0.00ns)   --->   "%or_ln15_5 = or i9 %select_ln15_4, 6" [flat/flat.cpp:15]   --->   Operation 129 'or' 'or_ln15_5' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 130 [1/2] (3.25ns)   --->   "%max_pool_out_load_6 = load float* %max_pool_out_addr_6, align 4" [flat/flat.cpp:14]   --->   Operation 130 'load' 'max_pool_out_load_6' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln14_10 = zext i9 %or_ln15_5 to i64" [flat/flat.cpp:14]   --->   Operation 131 'zext' 'zext_ln14_10' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%flat_array_addr_6 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_10" [flat/flat.cpp:14]   --->   Operation 132 'getelementptr' 'flat_array_addr_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (3.25ns)   --->   "store float %max_pool_out_load_6, float* %flat_array_addr_6, align 4" [flat/flat.cpp:14]   --->   Operation 133 'store' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%or_ln15_6 = or i9 %select_ln15_4, 7" [flat/flat.cpp:15]   --->   Operation 134 'or' 'or_ln15_6' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 135 [1/2] (3.25ns)   --->   "%max_pool_out_load_7 = load float* %max_pool_out_addr_7, align 4" [flat/flat.cpp:14]   --->   Operation 135 'load' 'max_pool_out_load_7' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln14_11 = zext i9 %or_ln15_6 to i64" [flat/flat.cpp:14]   --->   Operation 136 'zext' 'zext_ln14_11' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%flat_array_addr_7 = getelementptr [400 x float]* %flat_array, i64 0, i64 %zext_ln14_11" [flat/flat.cpp:14]   --->   Operation 137 'getelementptr' 'flat_array_addr_7' <Predicate = (!icmp_ln6)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (3.25ns)   --->   "store float %max_pool_out_load_7, float* %flat_array_addr_7, align 4" [flat/flat.cpp:14]   --->   Operation 138 'store' <Predicate = (!icmp_ln6)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 400> <RAM>
ST_6 : Operation 139 [1/1] (0.00ns)   --->   "br label %1" [flat/flat.cpp:12]   --->   Operation 139 'br' <Predicate = (!icmp_ln6)> <Delay = 0.00>

State 7 <SV = 2> <Delay = 0.00>
ST_7 : Operation 140 [1/1] (0.00ns)   --->   "ret void" [flat/flat.cpp:19]   --->   Operation 140 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ max_pool_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ flat_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
specbitsmap_ln0     (specbitsmap      ) [ 00000000]
spectopmodule_ln0   (spectopmodule    ) [ 00000000]
br_ln6              (br               ) [ 01111110]
indvar_flatten17    (phi              ) [ 00100000]
r_0                 (phi              ) [ 00100000]
i_0                 (phi              ) [ 00100000]
indvar_flatten      (phi              ) [ 00100000]
i_1                 (phi              ) [ 00100000]
c_0                 (phi              ) [ 00100000]
i_2_0               (phi              ) [ 00100000]
f_0_0               (phi              ) [ 00100000]
icmp_ln6            (icmp             ) [ 00111110]
add_ln6             (add              ) [ 01111110]
br_ln6              (br               ) [ 00000000]
r                   (add              ) [ 00000000]
add_ln15            (add              ) [ 00000000]
icmp_ln9            (icmp             ) [ 00011100]
select_ln15         (select           ) [ 00000000]
select_ln15_1       (select           ) [ 00000000]
select_ln15_2       (select           ) [ 00000000]
select_ln15_3       (select           ) [ 01111110]
zext_ln14           (zext             ) [ 00000000]
tmp                 (bitconcatenate   ) [ 00000000]
zext_ln14_1         (zext             ) [ 00000000]
add_ln14            (add              ) [ 00000000]
xor_ln15            (xor              ) [ 00000000]
icmp_ln12           (icmp             ) [ 00000000]
and_ln15            (and              ) [ 00000000]
select_ln6          (select           ) [ 01111110]
c                   (add              ) [ 00000000]
add_ln15_1          (add              ) [ 00000000]
select_ln15_4       (select           ) [ 00111110]
or_ln15_7           (or               ) [ 00000000]
select_ln15_5       (select           ) [ 00011100]
select_ln15_6       (select           ) [ 01111110]
zext_ln15           (zext             ) [ 00000000]
add_ln14_1          (add              ) [ 00011100]
tmp_3_cast          (bitconcatenate   ) [ 00000000]
select_ln9          (select           ) [ 01111110]
empty_2             (trunc            ) [ 00011100]
zext_ln14_2         (zext             ) [ 00000000]
add_ln14_2          (add              ) [ 00000000]
zext_ln14_4         (zext             ) [ 00000000]
max_pool_out_addr   (getelementptr    ) [ 00010000]
or_ln12             (or               ) [ 00000000]
tmp_1               (bitconcatenate   ) [ 00000000]
zext_ln14_12        (zext             ) [ 00000000]
max_pool_out_addr_1 (getelementptr    ) [ 00010000]
add_ln9_1           (add              ) [ 00011100]
max_pool_out_load   (load             ) [ 00000000]
zext_ln14_3         (zext             ) [ 00000000]
flat_array_addr     (getelementptr    ) [ 00000000]
store_ln14          (store            ) [ 00000000]
or_ln15             (or               ) [ 00000000]
max_pool_out_load_1 (load             ) [ 00000000]
zext_ln14_5         (zext             ) [ 00000000]
flat_array_addr_1   (getelementptr    ) [ 00000000]
store_ln14          (store            ) [ 00000000]
or_ln12_1           (or               ) [ 00000000]
tmp_3               (bitconcatenate   ) [ 00000000]
zext_ln14_13        (zext             ) [ 00000000]
max_pool_out_addr_2 (getelementptr    ) [ 00001000]
or_ln12_2           (or               ) [ 00000000]
tmp_4               (bitconcatenate   ) [ 00000000]
zext_ln14_14        (zext             ) [ 00000000]
max_pool_out_addr_3 (getelementptr    ) [ 00001000]
or_ln15_1           (or               ) [ 00000000]
max_pool_out_load_2 (load             ) [ 00000000]
zext_ln14_6         (zext             ) [ 00000000]
flat_array_addr_2   (getelementptr    ) [ 00000000]
store_ln14          (store            ) [ 00000000]
or_ln15_2           (or               ) [ 00000000]
max_pool_out_load_3 (load             ) [ 00000000]
zext_ln14_7         (zext             ) [ 00000000]
flat_array_addr_3   (getelementptr    ) [ 00000000]
store_ln14          (store            ) [ 00000000]
or_ln12_3           (or               ) [ 00000000]
tmp_5               (bitconcatenate   ) [ 00000000]
zext_ln14_15        (zext             ) [ 00000000]
max_pool_out_addr_4 (getelementptr    ) [ 00000100]
or_ln12_4           (or               ) [ 00000000]
tmp_6               (bitconcatenate   ) [ 00000000]
zext_ln14_16        (zext             ) [ 00000000]
max_pool_out_addr_5 (getelementptr    ) [ 00000100]
or_ln15_3           (or               ) [ 00000000]
max_pool_out_load_4 (load             ) [ 00000000]
zext_ln14_8         (zext             ) [ 00000000]
flat_array_addr_4   (getelementptr    ) [ 00000000]
store_ln14          (store            ) [ 00000000]
or_ln15_4           (or               ) [ 00000000]
max_pool_out_load_5 (load             ) [ 00000000]
zext_ln14_9         (zext             ) [ 00000000]
flat_array_addr_5   (getelementptr    ) [ 00000000]
store_ln14          (store            ) [ 00000000]
or_ln12_5           (or               ) [ 00000000]
tmp_7               (bitconcatenate   ) [ 00000000]
zext_ln14_17        (zext             ) [ 00000000]
max_pool_out_addr_6 (getelementptr    ) [ 00100010]
or_ln12_6           (or               ) [ 00000000]
tmp_8               (bitconcatenate   ) [ 00000000]
zext_ln14_18        (zext             ) [ 00000000]
max_pool_out_addr_7 (getelementptr    ) [ 00100010]
add_ln15_2          (add              ) [ 01100010]
add_ln12            (add              ) [ 01100010]
select_ln9_1        (select           ) [ 01100010]
specloopname_ln0    (specloopname     ) [ 00000000]
empty               (speclooptripcount) [ 00000000]
specloopname_ln0    (specloopname     ) [ 00000000]
specloopname_ln13   (specloopname     ) [ 00000000]
tmp_2               (specregionbegin  ) [ 00000000]
specpipeline_ln14   (specpipeline     ) [ 00000000]
empty_3             (specregionend    ) [ 00000000]
or_ln15_5           (or               ) [ 00000000]
max_pool_out_load_6 (load             ) [ 00000000]
zext_ln14_10        (zext             ) [ 00000000]
flat_array_addr_6   (getelementptr    ) [ 00000000]
store_ln14          (store            ) [ 00000000]
or_ln15_6           (or               ) [ 00000000]
max_pool_out_load_7 (load             ) [ 00000000]
zext_ln14_11        (zext             ) [ 00000000]
flat_array_addr_7   (getelementptr    ) [ 00000000]
store_ln14          (store            ) [ 00000000]
br_ln12             (br               ) [ 01111110]
ret_ln19            (ret              ) [ 00000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="max_pool_out">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="max_pool_out"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="flat_array">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_str"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i3.i2"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_1_LOOP_2_LOOP_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="LOOP_2_LOOP_3_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1004" name="max_pool_out_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="32" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="10" slack="0"/>
<pin id="108" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="9" slack="0"/>
<pin id="113" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="0" slack="0"/>
<pin id="124" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="125" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="126" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="32" slack="0"/>
<pin id="127" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="max_pool_out_load/2 max_pool_out_load_1/2 max_pool_out_load_2/3 max_pool_out_load_3/3 max_pool_out_load_4/4 max_pool_out_load_5/4 max_pool_out_load_6/5 max_pool_out_load_7/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="max_pool_out_addr_1_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="32" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="10" slack="0"/>
<pin id="121" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr_1/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="flat_array_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="32" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="9" slack="0"/>
<pin id="133" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/3 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="9" slack="0"/>
<pin id="138" dir="0" index="1" bw="32" slack="0"/>
<pin id="139" dir="0" index="2" bw="0" slack="0"/>
<pin id="150" dir="0" index="4" bw="9" slack="0"/>
<pin id="151" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="152" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="153" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/3 store_ln14/3 store_ln14/4 store_ln14/4 store_ln14/5 store_ln14/5 store_ln14/6 store_ln14/6 "/>
</bind>
</comp>

<comp id="143" class="1004" name="flat_array_addr_1_gep_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="0" index="1" bw="1" slack="0"/>
<pin id="146" dir="0" index="2" bw="9" slack="0"/>
<pin id="147" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr_1/3 "/>
</bind>
</comp>

<comp id="156" class="1004" name="max_pool_out_addr_2_gep_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="32" slack="0"/>
<pin id="158" dir="0" index="1" bw="1" slack="0"/>
<pin id="159" dir="0" index="2" bw="10" slack="0"/>
<pin id="160" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr_2/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="max_pool_out_addr_3_gep_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="32" slack="0"/>
<pin id="166" dir="0" index="1" bw="1" slack="0"/>
<pin id="167" dir="0" index="2" bw="10" slack="0"/>
<pin id="168" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr_3/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="flat_array_addr_2_gep_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="1" slack="0"/>
<pin id="175" dir="0" index="2" bw="9" slack="0"/>
<pin id="176" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr_2/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="flat_array_addr_3_gep_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="32" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="9" slack="0"/>
<pin id="184" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr_3/4 "/>
</bind>
</comp>

<comp id="188" class="1004" name="max_pool_out_addr_4_gep_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="0" index="1" bw="1" slack="0"/>
<pin id="191" dir="0" index="2" bw="10" slack="0"/>
<pin id="192" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr_4/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="max_pool_out_addr_5_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr_5/4 "/>
</bind>
</comp>

<comp id="204" class="1004" name="flat_array_addr_4_gep_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="0" index="2" bw="9" slack="0"/>
<pin id="208" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr_4/5 "/>
</bind>
</comp>

<comp id="212" class="1004" name="flat_array_addr_5_gep_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="1" slack="0"/>
<pin id="215" dir="0" index="2" bw="9" slack="0"/>
<pin id="216" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr_5/5 "/>
</bind>
</comp>

<comp id="220" class="1004" name="max_pool_out_addr_6_gep_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="32" slack="0"/>
<pin id="222" dir="0" index="1" bw="1" slack="0"/>
<pin id="223" dir="0" index="2" bw="10" slack="0"/>
<pin id="224" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr_6/5 "/>
</bind>
</comp>

<comp id="228" class="1004" name="max_pool_out_addr_7_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="10" slack="0"/>
<pin id="232" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="max_pool_out_addr_7/5 "/>
</bind>
</comp>

<comp id="236" class="1004" name="flat_array_addr_6_gep_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="0" index="2" bw="9" slack="0"/>
<pin id="240" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr_6/6 "/>
</bind>
</comp>

<comp id="244" class="1004" name="flat_array_addr_7_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="32" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="9" slack="0"/>
<pin id="248" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr_7/6 "/>
</bind>
</comp>

<comp id="252" class="1005" name="indvar_flatten17_reg_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="6" slack="1"/>
<pin id="254" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten17 (phireg) "/>
</bind>
</comp>

<comp id="256" class="1004" name="indvar_flatten17_phi_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="1" slack="1"/>
<pin id="258" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="259" dir="0" index="2" bw="6" slack="0"/>
<pin id="260" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="261" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten17/2 "/>
</bind>
</comp>

<comp id="263" class="1005" name="r_0_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="3" slack="1"/>
<pin id="265" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="r_0_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="1" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="3" slack="0"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="274" class="1005" name="i_0_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="9" slack="1"/>
<pin id="276" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="i_0_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="9" slack="0"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="285" class="1005" name="indvar_flatten_reg_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="1"/>
<pin id="287" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="289" class="1004" name="indvar_flatten_phi_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="1"/>
<pin id="291" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="292" dir="0" index="2" bw="5" slack="1"/>
<pin id="293" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="294" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="296" class="1005" name="i_1_reg_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="1"/>
<pin id="298" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="300" class="1004" name="i_1_phi_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="1" slack="1"/>
<pin id="302" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="9" slack="0"/>
<pin id="304" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="305" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="c_0_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="3" slack="1"/>
<pin id="309" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="311" class="1004" name="c_0_phi_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="1"/>
<pin id="313" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="314" dir="0" index="2" bw="3" slack="0"/>
<pin id="315" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="318" class="1005" name="i_2_0_reg_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="9" slack="1"/>
<pin id="320" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i_2_0 (phireg) "/>
</bind>
</comp>

<comp id="322" class="1004" name="i_2_0_phi_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="325" dir="0" index="2" bw="9" slack="1"/>
<pin id="326" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="327" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2_0/2 "/>
</bind>
</comp>

<comp id="329" class="1005" name="f_0_0_reg_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="5" slack="1"/>
<pin id="331" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0_0 (phireg) "/>
</bind>
</comp>

<comp id="333" class="1004" name="f_0_0_phi_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="1" slack="1"/>
<pin id="335" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="2" bw="5" slack="1"/>
<pin id="337" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="338" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0_0/2 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln6_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="6" slack="0"/>
<pin id="342" dir="0" index="1" bw="6" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln6/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="add_ln6_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="6" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln6/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="r_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="3" slack="0"/>
<pin id="355" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="add_ln15_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="9" slack="0"/>
<pin id="361" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15/2 "/>
</bind>
</comp>

<comp id="364" class="1004" name="icmp_ln9_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="0"/>
<pin id="366" dir="0" index="1" bw="5" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln9/2 "/>
</bind>
</comp>

<comp id="370" class="1004" name="select_ln15_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="9" slack="0"/>
<pin id="373" dir="0" index="2" bw="9" slack="0"/>
<pin id="374" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15/2 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln15_1_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="0"/>
<pin id="380" dir="0" index="1" bw="3" slack="0"/>
<pin id="381" dir="0" index="2" bw="3" slack="0"/>
<pin id="382" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_1/2 "/>
</bind>
</comp>

<comp id="386" class="1004" name="select_ln15_2_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="1" slack="0"/>
<pin id="388" dir="0" index="1" bw="9" slack="0"/>
<pin id="389" dir="0" index="2" bw="9" slack="0"/>
<pin id="390" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_2/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="select_ln15_3_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="1" slack="0"/>
<pin id="396" dir="0" index="1" bw="3" slack="0"/>
<pin id="397" dir="0" index="2" bw="3" slack="0"/>
<pin id="398" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_3/2 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln14_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="3" slack="0"/>
<pin id="404" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="tmp_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="5" slack="0"/>
<pin id="408" dir="0" index="1" bw="3" slack="0"/>
<pin id="409" dir="0" index="2" bw="1" slack="0"/>
<pin id="410" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="414" class="1004" name="zext_ln14_1_fu_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="5" slack="0"/>
<pin id="416" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_1/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln14_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="5" slack="0"/>
<pin id="420" dir="0" index="1" bw="3" slack="0"/>
<pin id="421" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/2 "/>
</bind>
</comp>

<comp id="424" class="1004" name="xor_ln15_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="1" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln15/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="icmp_ln12_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="5" slack="0"/>
<pin id="432" dir="0" index="1" bw="5" slack="0"/>
<pin id="433" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln12/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="and_ln15_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="1" slack="0"/>
<pin id="439" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln15/2 "/>
</bind>
</comp>

<comp id="442" class="1004" name="select_ln6_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="1" slack="0"/>
<pin id="444" dir="0" index="1" bw="9" slack="0"/>
<pin id="445" dir="0" index="2" bw="9" slack="0"/>
<pin id="446" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln6/2 "/>
</bind>
</comp>

<comp id="450" class="1004" name="c_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="1" slack="0"/>
<pin id="452" dir="0" index="1" bw="3" slack="0"/>
<pin id="453" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="456" class="1004" name="add_ln15_1_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="6" slack="0"/>
<pin id="458" dir="0" index="1" bw="9" slack="0"/>
<pin id="459" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_1/2 "/>
</bind>
</comp>

<comp id="462" class="1004" name="select_ln15_4_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="1" slack="0"/>
<pin id="464" dir="0" index="1" bw="9" slack="0"/>
<pin id="465" dir="0" index="2" bw="9" slack="0"/>
<pin id="466" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_4/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="or_ln15_7_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15_7/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="select_ln15_5_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="5" slack="0"/>
<pin id="479" dir="0" index="2" bw="5" slack="0"/>
<pin id="480" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_5/2 "/>
</bind>
</comp>

<comp id="484" class="1004" name="select_ln15_6_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="1" slack="0"/>
<pin id="486" dir="0" index="1" bw="3" slack="0"/>
<pin id="487" dir="0" index="2" bw="3" slack="0"/>
<pin id="488" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln15_6/2 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln15_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="3" slack="0"/>
<pin id="494" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln15/2 "/>
</bind>
</comp>

<comp id="496" class="1004" name="add_ln14_1_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="3" slack="0"/>
<pin id="498" dir="0" index="1" bw="6" slack="0"/>
<pin id="499" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_1/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="tmp_3_cast_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="6" slack="0"/>
<pin id="505" dir="0" index="2" bw="1" slack="0"/>
<pin id="506" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="510" class="1004" name="select_ln9_fu_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="1" slack="0"/>
<pin id="512" dir="0" index="1" bw="9" slack="0"/>
<pin id="513" dir="0" index="2" bw="9" slack="0"/>
<pin id="514" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9/2 "/>
</bind>
</comp>

<comp id="518" class="1004" name="empty_2_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="5" slack="0"/>
<pin id="520" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_2/2 "/>
</bind>
</comp>

<comp id="522" class="1004" name="zext_ln14_2_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="5" slack="0"/>
<pin id="524" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_2/2 "/>
</bind>
</comp>

<comp id="526" class="1004" name="add_ln14_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="5" slack="0"/>
<pin id="528" dir="0" index="1" bw="10" slack="0"/>
<pin id="529" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14_2/2 "/>
</bind>
</comp>

<comp id="532" class="1004" name="zext_ln14_4_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="10" slack="0"/>
<pin id="534" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_4/2 "/>
</bind>
</comp>

<comp id="537" class="1004" name="or_ln12_fu_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="0"/>
<pin id="539" dir="0" index="1" bw="4" slack="0"/>
<pin id="540" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_1_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="10" slack="0"/>
<pin id="545" dir="0" index="1" bw="6" slack="0"/>
<pin id="546" dir="0" index="2" bw="4" slack="0"/>
<pin id="547" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="551" class="1004" name="zext_ln14_12_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="10" slack="0"/>
<pin id="553" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_12/2 "/>
</bind>
</comp>

<comp id="556" class="1004" name="add_ln9_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="5" slack="0"/>
<pin id="559" dir="1" index="2" bw="5" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln9_1/2 "/>
</bind>
</comp>

<comp id="562" class="1004" name="zext_ln14_3_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="9" slack="1"/>
<pin id="564" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_3/3 "/>
</bind>
</comp>

<comp id="566" class="1004" name="or_ln15_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="9" slack="1"/>
<pin id="568" dir="0" index="1" bw="9" slack="0"/>
<pin id="569" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln14_5_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="9" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_5/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="or_ln12_1_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="4" slack="1"/>
<pin id="578" dir="0" index="1" bw="4" slack="0"/>
<pin id="579" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_1/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="tmp_3_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="10" slack="0"/>
<pin id="583" dir="0" index="1" bw="6" slack="1"/>
<pin id="584" dir="0" index="2" bw="4" slack="0"/>
<pin id="585" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="588" class="1004" name="zext_ln14_13_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="10" slack="0"/>
<pin id="590" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_13/3 "/>
</bind>
</comp>

<comp id="593" class="1004" name="or_ln12_2_fu_593">
<pin_list>
<pin id="594" dir="0" index="0" bw="4" slack="1"/>
<pin id="595" dir="0" index="1" bw="4" slack="0"/>
<pin id="596" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_2/3 "/>
</bind>
</comp>

<comp id="598" class="1004" name="tmp_4_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="10" slack="0"/>
<pin id="600" dir="0" index="1" bw="6" slack="1"/>
<pin id="601" dir="0" index="2" bw="4" slack="0"/>
<pin id="602" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="zext_ln14_14_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="10" slack="0"/>
<pin id="607" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_14/3 "/>
</bind>
</comp>

<comp id="610" class="1004" name="or_ln15_1_fu_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="9" slack="2"/>
<pin id="612" dir="0" index="1" bw="9" slack="0"/>
<pin id="613" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15_1/4 "/>
</bind>
</comp>

<comp id="615" class="1004" name="zext_ln14_6_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="9" slack="0"/>
<pin id="617" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_6/4 "/>
</bind>
</comp>

<comp id="620" class="1004" name="or_ln15_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="9" slack="2"/>
<pin id="622" dir="0" index="1" bw="9" slack="0"/>
<pin id="623" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15_2/4 "/>
</bind>
</comp>

<comp id="625" class="1004" name="zext_ln14_7_fu_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="9" slack="0"/>
<pin id="627" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_7/4 "/>
</bind>
</comp>

<comp id="630" class="1004" name="or_ln12_3_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="4" slack="2"/>
<pin id="632" dir="0" index="1" bw="4" slack="0"/>
<pin id="633" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_3/4 "/>
</bind>
</comp>

<comp id="635" class="1004" name="tmp_5_fu_635">
<pin_list>
<pin id="636" dir="0" index="0" bw="10" slack="0"/>
<pin id="637" dir="0" index="1" bw="6" slack="2"/>
<pin id="638" dir="0" index="2" bw="4" slack="0"/>
<pin id="639" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="642" class="1004" name="zext_ln14_15_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="10" slack="0"/>
<pin id="644" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_15/4 "/>
</bind>
</comp>

<comp id="647" class="1004" name="or_ln12_4_fu_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="4" slack="2"/>
<pin id="649" dir="0" index="1" bw="4" slack="0"/>
<pin id="650" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_4/4 "/>
</bind>
</comp>

<comp id="652" class="1004" name="tmp_6_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="10" slack="0"/>
<pin id="654" dir="0" index="1" bw="6" slack="2"/>
<pin id="655" dir="0" index="2" bw="4" slack="0"/>
<pin id="656" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="659" class="1004" name="zext_ln14_16_fu_659">
<pin_list>
<pin id="660" dir="0" index="0" bw="10" slack="0"/>
<pin id="661" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_16/4 "/>
</bind>
</comp>

<comp id="664" class="1004" name="or_ln15_3_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="9" slack="3"/>
<pin id="666" dir="0" index="1" bw="9" slack="0"/>
<pin id="667" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15_3/5 "/>
</bind>
</comp>

<comp id="669" class="1004" name="zext_ln14_8_fu_669">
<pin_list>
<pin id="670" dir="0" index="0" bw="9" slack="0"/>
<pin id="671" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_8/5 "/>
</bind>
</comp>

<comp id="674" class="1004" name="or_ln15_4_fu_674">
<pin_list>
<pin id="675" dir="0" index="0" bw="9" slack="3"/>
<pin id="676" dir="0" index="1" bw="9" slack="0"/>
<pin id="677" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15_4/5 "/>
</bind>
</comp>

<comp id="679" class="1004" name="zext_ln14_9_fu_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="9" slack="0"/>
<pin id="681" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_9/5 "/>
</bind>
</comp>

<comp id="684" class="1004" name="or_ln12_5_fu_684">
<pin_list>
<pin id="685" dir="0" index="0" bw="4" slack="3"/>
<pin id="686" dir="0" index="1" bw="4" slack="0"/>
<pin id="687" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_5/5 "/>
</bind>
</comp>

<comp id="689" class="1004" name="tmp_7_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="10" slack="0"/>
<pin id="691" dir="0" index="1" bw="6" slack="3"/>
<pin id="692" dir="0" index="2" bw="4" slack="0"/>
<pin id="693" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/5 "/>
</bind>
</comp>

<comp id="696" class="1004" name="zext_ln14_17_fu_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="0"/>
<pin id="698" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_17/5 "/>
</bind>
</comp>

<comp id="701" class="1004" name="or_ln12_6_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="4" slack="3"/>
<pin id="703" dir="0" index="1" bw="4" slack="0"/>
<pin id="704" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln12_6/5 "/>
</bind>
</comp>

<comp id="706" class="1004" name="tmp_8_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="10" slack="0"/>
<pin id="708" dir="0" index="1" bw="6" slack="3"/>
<pin id="709" dir="0" index="2" bw="4" slack="0"/>
<pin id="710" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/5 "/>
</bind>
</comp>

<comp id="713" class="1004" name="zext_ln14_18_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="10" slack="0"/>
<pin id="715" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_18/5 "/>
</bind>
</comp>

<comp id="718" class="1004" name="add_ln15_2_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="5" slack="0"/>
<pin id="720" dir="0" index="1" bw="9" slack="3"/>
<pin id="721" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln15_2/5 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln12_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="5" slack="0"/>
<pin id="725" dir="0" index="1" bw="5" slack="3"/>
<pin id="726" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/5 "/>
</bind>
</comp>

<comp id="728" class="1004" name="select_ln9_1_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="1" slack="3"/>
<pin id="730" dir="0" index="1" bw="5" slack="0"/>
<pin id="731" dir="0" index="2" bw="5" slack="3"/>
<pin id="732" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln9_1/5 "/>
</bind>
</comp>

<comp id="734" class="1004" name="or_ln15_5_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="9" slack="4"/>
<pin id="736" dir="0" index="1" bw="9" slack="0"/>
<pin id="737" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15_5/6 "/>
</bind>
</comp>

<comp id="739" class="1004" name="zext_ln14_10_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="9" slack="0"/>
<pin id="741" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_10/6 "/>
</bind>
</comp>

<comp id="744" class="1004" name="or_ln15_6_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="9" slack="4"/>
<pin id="746" dir="0" index="1" bw="9" slack="0"/>
<pin id="747" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln15_6/6 "/>
</bind>
</comp>

<comp id="749" class="1004" name="zext_ln14_11_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="9" slack="0"/>
<pin id="751" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14_11/6 "/>
</bind>
</comp>

<comp id="754" class="1005" name="icmp_ln6_reg_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="1" slack="1"/>
<pin id="756" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln6 "/>
</bind>
</comp>

<comp id="758" class="1005" name="add_ln6_reg_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="6" slack="0"/>
<pin id="760" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln6 "/>
</bind>
</comp>

<comp id="763" class="1005" name="icmp_ln9_reg_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="3"/>
<pin id="765" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln9 "/>
</bind>
</comp>

<comp id="768" class="1005" name="select_ln15_3_reg_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="3" slack="0"/>
<pin id="770" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln15_3 "/>
</bind>
</comp>

<comp id="773" class="1005" name="select_ln6_reg_773">
<pin_list>
<pin id="774" dir="0" index="0" bw="9" slack="0"/>
<pin id="775" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln6 "/>
</bind>
</comp>

<comp id="778" class="1005" name="select_ln15_4_reg_778">
<pin_list>
<pin id="779" dir="0" index="0" bw="9" slack="1"/>
<pin id="780" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln15_4 "/>
</bind>
</comp>

<comp id="791" class="1005" name="select_ln15_5_reg_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="5" slack="3"/>
<pin id="793" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="select_ln15_5 "/>
</bind>
</comp>

<comp id="796" class="1005" name="select_ln15_6_reg_796">
<pin_list>
<pin id="797" dir="0" index="0" bw="3" slack="0"/>
<pin id="798" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="select_ln15_6 "/>
</bind>
</comp>

<comp id="801" class="1005" name="add_ln14_1_reg_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="6" slack="1"/>
<pin id="803" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="add_ln14_1 "/>
</bind>
</comp>

<comp id="811" class="1005" name="select_ln9_reg_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="9" slack="0"/>
<pin id="813" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="select_ln9 "/>
</bind>
</comp>

<comp id="816" class="1005" name="empty_2_reg_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="4" slack="1"/>
<pin id="818" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty_2 "/>
</bind>
</comp>

<comp id="826" class="1005" name="max_pool_out_addr_reg_826">
<pin_list>
<pin id="827" dir="0" index="0" bw="9" slack="1"/>
<pin id="828" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr "/>
</bind>
</comp>

<comp id="831" class="1005" name="max_pool_out_addr_1_reg_831">
<pin_list>
<pin id="832" dir="0" index="0" bw="9" slack="1"/>
<pin id="833" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr_1 "/>
</bind>
</comp>

<comp id="836" class="1005" name="add_ln9_1_reg_836">
<pin_list>
<pin id="837" dir="0" index="0" bw="5" slack="3"/>
<pin id="838" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="add_ln9_1 "/>
</bind>
</comp>

<comp id="841" class="1005" name="max_pool_out_addr_2_reg_841">
<pin_list>
<pin id="842" dir="0" index="0" bw="9" slack="1"/>
<pin id="843" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr_2 "/>
</bind>
</comp>

<comp id="846" class="1005" name="max_pool_out_addr_3_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="9" slack="1"/>
<pin id="848" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr_3 "/>
</bind>
</comp>

<comp id="851" class="1005" name="max_pool_out_addr_4_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="9" slack="1"/>
<pin id="853" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr_4 "/>
</bind>
</comp>

<comp id="856" class="1005" name="max_pool_out_addr_5_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="9" slack="1"/>
<pin id="858" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr_5 "/>
</bind>
</comp>

<comp id="861" class="1005" name="max_pool_out_addr_6_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="9" slack="1"/>
<pin id="863" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr_6 "/>
</bind>
</comp>

<comp id="866" class="1005" name="max_pool_out_addr_7_reg_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="9" slack="1"/>
<pin id="868" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="max_pool_out_addr_7 "/>
</bind>
</comp>

<comp id="871" class="1005" name="add_ln15_2_reg_871">
<pin_list>
<pin id="872" dir="0" index="0" bw="9" slack="1"/>
<pin id="873" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln15_2 "/>
</bind>
</comp>

<comp id="876" class="1005" name="add_ln12_reg_876">
<pin_list>
<pin id="877" dir="0" index="0" bw="5" slack="1"/>
<pin id="878" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="881" class="1005" name="select_ln9_1_reg_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="5" slack="1"/>
<pin id="883" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln9_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="0" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="42" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="0" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="42" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="128"><net_src comp="117" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="134"><net_src comp="2" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="42" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="111" pin="3"/><net_sink comp="136" pin=1"/></net>

<net id="142"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="143" pin=0"/></net>

<net id="149"><net_src comp="42" pin="0"/><net_sink comp="143" pin=1"/></net>

<net id="154"><net_src comp="111" pin="7"/><net_sink comp="136" pin=4"/></net>

<net id="155"><net_src comp="143" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="161"><net_src comp="0" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="156" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="169"><net_src comp="0" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="42" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="164" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="177"><net_src comp="2" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="42" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="172" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="185"><net_src comp="2" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="42" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="187"><net_src comp="180" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="193"><net_src comp="0" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="42" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="188" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="201"><net_src comp="0" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="42" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="196" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="209"><net_src comp="2" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="211"><net_src comp="204" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="217"><net_src comp="2" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="42" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="219"><net_src comp="212" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="225"><net_src comp="0" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="42" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="220" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="233"><net_src comp="0" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="228" pin="3"/><net_sink comp="111" pin=2"/></net>

<net id="241"><net_src comp="2" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="242"><net_src comp="42" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="243"><net_src comp="236" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="249"><net_src comp="2" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="42" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="251"><net_src comp="244" pin="3"/><net_sink comp="136" pin=2"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="262"><net_src comp="252" pin="1"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="12" pin="0"/><net_sink comp="263" pin=0"/></net>

<net id="273"><net_src comp="263" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="288"><net_src comp="16" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="295"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="299"><net_src comp="14" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="306"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="310"><net_src comp="12" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="317"><net_src comp="307" pin="1"/><net_sink comp="311" pin=0"/></net>

<net id="321"><net_src comp="14" pin="0"/><net_sink comp="318" pin=0"/></net>

<net id="328"><net_src comp="318" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="332"><net_src comp="16" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="339"><net_src comp="329" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="344"><net_src comp="256" pin="4"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="18" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="256" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="20" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="22" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="267" pin="4"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="24" pin="0"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="278" pin="4"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="289" pin="4"/><net_sink comp="364" pin=0"/></net>

<net id="369"><net_src comp="26" pin="0"/><net_sink comp="364" pin=1"/></net>

<net id="375"><net_src comp="364" pin="2"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="358" pin="2"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="300" pin="4"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="364" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="12" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="311" pin="4"/><net_sink comp="378" pin=2"/></net>

<net id="391"><net_src comp="364" pin="2"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="358" pin="2"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="322" pin="4"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="364" pin="2"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="352" pin="2"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="267" pin="4"/><net_sink comp="394" pin=2"/></net>

<net id="405"><net_src comp="394" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="411"><net_src comp="28" pin="0"/><net_sink comp="406" pin=0"/></net>

<net id="412"><net_src comp="394" pin="3"/><net_sink comp="406" pin=1"/></net>

<net id="413"><net_src comp="30" pin="0"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="406" pin="3"/><net_sink comp="414" pin=0"/></net>

<net id="422"><net_src comp="414" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="402" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="428"><net_src comp="364" pin="2"/><net_sink comp="424" pin=0"/></net>

<net id="429"><net_src comp="32" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="434"><net_src comp="333" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="435"><net_src comp="34" pin="0"/><net_sink comp="430" pin=1"/></net>

<net id="440"><net_src comp="430" pin="2"/><net_sink comp="436" pin=0"/></net>

<net id="441"><net_src comp="424" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="447"><net_src comp="364" pin="2"/><net_sink comp="442" pin=0"/></net>

<net id="448"><net_src comp="358" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="449"><net_src comp="278" pin="4"/><net_sink comp="442" pin=2"/></net>

<net id="454"><net_src comp="22" pin="0"/><net_sink comp="450" pin=0"/></net>

<net id="455"><net_src comp="378" pin="3"/><net_sink comp="450" pin=1"/></net>

<net id="460"><net_src comp="36" pin="0"/><net_sink comp="456" pin=0"/></net>

<net id="461"><net_src comp="370" pin="3"/><net_sink comp="456" pin=1"/></net>

<net id="467"><net_src comp="436" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="468"><net_src comp="456" pin="2"/><net_sink comp="462" pin=1"/></net>

<net id="469"><net_src comp="386" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="474"><net_src comp="436" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="364" pin="2"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="470" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="16" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="333" pin="4"/><net_sink comp="476" pin=2"/></net>

<net id="489"><net_src comp="436" pin="2"/><net_sink comp="484" pin=0"/></net>

<net id="490"><net_src comp="450" pin="2"/><net_sink comp="484" pin=1"/></net>

<net id="491"><net_src comp="378" pin="3"/><net_sink comp="484" pin=2"/></net>

<net id="495"><net_src comp="484" pin="3"/><net_sink comp="492" pin=0"/></net>

<net id="500"><net_src comp="492" pin="1"/><net_sink comp="496" pin=0"/></net>

<net id="501"><net_src comp="418" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="507"><net_src comp="38" pin="0"/><net_sink comp="502" pin=0"/></net>

<net id="508"><net_src comp="496" pin="2"/><net_sink comp="502" pin=1"/></net>

<net id="509"><net_src comp="40" pin="0"/><net_sink comp="502" pin=2"/></net>

<net id="515"><net_src comp="436" pin="2"/><net_sink comp="510" pin=0"/></net>

<net id="516"><net_src comp="456" pin="2"/><net_sink comp="510" pin=1"/></net>

<net id="517"><net_src comp="370" pin="3"/><net_sink comp="510" pin=2"/></net>

<net id="521"><net_src comp="476" pin="3"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="476" pin="3"/><net_sink comp="522" pin=0"/></net>

<net id="530"><net_src comp="522" pin="1"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="502" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="535"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="541"><net_src comp="518" pin="1"/><net_sink comp="537" pin=0"/></net>

<net id="542"><net_src comp="44" pin="0"/><net_sink comp="537" pin=1"/></net>

<net id="548"><net_src comp="38" pin="0"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="496" pin="2"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="537" pin="2"/><net_sink comp="543" pin=2"/></net>

<net id="554"><net_src comp="543" pin="3"/><net_sink comp="551" pin=0"/></net>

<net id="555"><net_src comp="551" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="560"><net_src comp="46" pin="0"/><net_sink comp="556" pin=0"/></net>

<net id="561"><net_src comp="289" pin="4"/><net_sink comp="556" pin=1"/></net>

<net id="565"><net_src comp="562" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="570"><net_src comp="48" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="566" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="143" pin=2"/></net>

<net id="580"><net_src comp="50" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="586"><net_src comp="38" pin="0"/><net_sink comp="581" pin=0"/></net>

<net id="587"><net_src comp="576" pin="2"/><net_sink comp="581" pin=2"/></net>

<net id="591"><net_src comp="581" pin="3"/><net_sink comp="588" pin=0"/></net>

<net id="592"><net_src comp="588" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="597"><net_src comp="52" pin="0"/><net_sink comp="593" pin=1"/></net>

<net id="603"><net_src comp="38" pin="0"/><net_sink comp="598" pin=0"/></net>

<net id="604"><net_src comp="593" pin="2"/><net_sink comp="598" pin=2"/></net>

<net id="608"><net_src comp="598" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="614"><net_src comp="54" pin="0"/><net_sink comp="610" pin=1"/></net>

<net id="618"><net_src comp="610" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="619"><net_src comp="615" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="624"><net_src comp="56" pin="0"/><net_sink comp="620" pin=1"/></net>

<net id="628"><net_src comp="620" pin="2"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="634"><net_src comp="58" pin="0"/><net_sink comp="630" pin=1"/></net>

<net id="640"><net_src comp="38" pin="0"/><net_sink comp="635" pin=0"/></net>

<net id="641"><net_src comp="630" pin="2"/><net_sink comp="635" pin=2"/></net>

<net id="645"><net_src comp="635" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="651"><net_src comp="60" pin="0"/><net_sink comp="647" pin=1"/></net>

<net id="657"><net_src comp="38" pin="0"/><net_sink comp="652" pin=0"/></net>

<net id="658"><net_src comp="647" pin="2"/><net_sink comp="652" pin=2"/></net>

<net id="662"><net_src comp="652" pin="3"/><net_sink comp="659" pin=0"/></net>

<net id="663"><net_src comp="659" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="668"><net_src comp="62" pin="0"/><net_sink comp="664" pin=1"/></net>

<net id="672"><net_src comp="664" pin="2"/><net_sink comp="669" pin=0"/></net>

<net id="673"><net_src comp="669" pin="1"/><net_sink comp="204" pin=2"/></net>

<net id="678"><net_src comp="64" pin="0"/><net_sink comp="674" pin=1"/></net>

<net id="682"><net_src comp="674" pin="2"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="688"><net_src comp="66" pin="0"/><net_sink comp="684" pin=1"/></net>

<net id="694"><net_src comp="38" pin="0"/><net_sink comp="689" pin=0"/></net>

<net id="695"><net_src comp="684" pin="2"/><net_sink comp="689" pin=2"/></net>

<net id="699"><net_src comp="689" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="220" pin=2"/></net>

<net id="705"><net_src comp="68" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="711"><net_src comp="38" pin="0"/><net_sink comp="706" pin=0"/></net>

<net id="712"><net_src comp="701" pin="2"/><net_sink comp="706" pin=2"/></net>

<net id="716"><net_src comp="706" pin="3"/><net_sink comp="713" pin=0"/></net>

<net id="717"><net_src comp="713" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="722"><net_src comp="70" pin="0"/><net_sink comp="718" pin=0"/></net>

<net id="727"><net_src comp="72" pin="0"/><net_sink comp="723" pin=0"/></net>

<net id="733"><net_src comp="46" pin="0"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="100" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="742"><net_src comp="734" pin="2"/><net_sink comp="739" pin=0"/></net>

<net id="743"><net_src comp="739" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="748"><net_src comp="102" pin="0"/><net_sink comp="744" pin=1"/></net>

<net id="752"><net_src comp="744" pin="2"/><net_sink comp="749" pin=0"/></net>

<net id="753"><net_src comp="749" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="757"><net_src comp="340" pin="2"/><net_sink comp="754" pin=0"/></net>

<net id="761"><net_src comp="346" pin="2"/><net_sink comp="758" pin=0"/></net>

<net id="762"><net_src comp="758" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="766"><net_src comp="364" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="767"><net_src comp="763" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="771"><net_src comp="394" pin="3"/><net_sink comp="768" pin=0"/></net>

<net id="772"><net_src comp="768" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="776"><net_src comp="442" pin="3"/><net_sink comp="773" pin=0"/></net>

<net id="777"><net_src comp="773" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="781"><net_src comp="462" pin="3"/><net_sink comp="778" pin=0"/></net>

<net id="782"><net_src comp="778" pin="1"/><net_sink comp="562" pin=0"/></net>

<net id="783"><net_src comp="778" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="784"><net_src comp="778" pin="1"/><net_sink comp="610" pin=0"/></net>

<net id="785"><net_src comp="778" pin="1"/><net_sink comp="620" pin=0"/></net>

<net id="786"><net_src comp="778" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="787"><net_src comp="778" pin="1"/><net_sink comp="674" pin=0"/></net>

<net id="788"><net_src comp="778" pin="1"/><net_sink comp="718" pin=1"/></net>

<net id="789"><net_src comp="778" pin="1"/><net_sink comp="734" pin=0"/></net>

<net id="790"><net_src comp="778" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="794"><net_src comp="476" pin="3"/><net_sink comp="791" pin=0"/></net>

<net id="795"><net_src comp="791" pin="1"/><net_sink comp="723" pin=1"/></net>

<net id="799"><net_src comp="484" pin="3"/><net_sink comp="796" pin=0"/></net>

<net id="800"><net_src comp="796" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="804"><net_src comp="496" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="805"><net_src comp="801" pin="1"/><net_sink comp="581" pin=1"/></net>

<net id="806"><net_src comp="801" pin="1"/><net_sink comp="598" pin=1"/></net>

<net id="807"><net_src comp="801" pin="1"/><net_sink comp="635" pin=1"/></net>

<net id="808"><net_src comp="801" pin="1"/><net_sink comp="652" pin=1"/></net>

<net id="809"><net_src comp="801" pin="1"/><net_sink comp="689" pin=1"/></net>

<net id="810"><net_src comp="801" pin="1"/><net_sink comp="706" pin=1"/></net>

<net id="814"><net_src comp="510" pin="3"/><net_sink comp="811" pin=0"/></net>

<net id="815"><net_src comp="811" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="819"><net_src comp="518" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="820"><net_src comp="816" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="821"><net_src comp="816" pin="1"/><net_sink comp="593" pin=0"/></net>

<net id="822"><net_src comp="816" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="823"><net_src comp="816" pin="1"/><net_sink comp="647" pin=0"/></net>

<net id="824"><net_src comp="816" pin="1"/><net_sink comp="684" pin=0"/></net>

<net id="825"><net_src comp="816" pin="1"/><net_sink comp="701" pin=0"/></net>

<net id="829"><net_src comp="104" pin="3"/><net_sink comp="826" pin=0"/></net>

<net id="830"><net_src comp="826" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="834"><net_src comp="117" pin="3"/><net_sink comp="831" pin=0"/></net>

<net id="835"><net_src comp="831" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="839"><net_src comp="556" pin="2"/><net_sink comp="836" pin=0"/></net>

<net id="840"><net_src comp="836" pin="1"/><net_sink comp="728" pin=2"/></net>

<net id="844"><net_src comp="156" pin="3"/><net_sink comp="841" pin=0"/></net>

<net id="845"><net_src comp="841" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="849"><net_src comp="164" pin="3"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="854"><net_src comp="188" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="859"><net_src comp="196" pin="3"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="864"><net_src comp="220" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="869"><net_src comp="228" pin="3"/><net_sink comp="866" pin=0"/></net>

<net id="870"><net_src comp="866" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="874"><net_src comp="718" pin="2"/><net_sink comp="871" pin=0"/></net>

<net id="875"><net_src comp="871" pin="1"/><net_sink comp="322" pin=2"/></net>

<net id="879"><net_src comp="723" pin="2"/><net_sink comp="876" pin=0"/></net>

<net id="880"><net_src comp="876" pin="1"/><net_sink comp="333" pin=2"/></net>

<net id="884"><net_src comp="728" pin="3"/><net_sink comp="881" pin=0"/></net>

<net id="885"><net_src comp="881" pin="1"/><net_sink comp="289" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: flat_array | {3 4 5 6 }
 - Input state : 
	Port: flat : max_pool_out | {2 3 4 5 6 }
  - Chain level:
	State 1
	State 2
		icmp_ln6 : 1
		add_ln6 : 1
		br_ln6 : 2
		r : 1
		add_ln15 : 1
		icmp_ln9 : 1
		select_ln15 : 2
		select_ln15_1 : 2
		select_ln15_2 : 2
		select_ln15_3 : 2
		zext_ln14 : 3
		tmp : 3
		zext_ln14_1 : 4
		add_ln14 : 5
		xor_ln15 : 2
		icmp_ln12 : 1
		and_ln15 : 2
		select_ln6 : 2
		c : 3
		add_ln15_1 : 3
		select_ln15_4 : 2
		or_ln15_7 : 2
		select_ln15_5 : 2
		select_ln15_6 : 2
		zext_ln15 : 3
		add_ln14_1 : 4
		tmp_3_cast : 5
		select_ln9 : 2
		empty_2 : 3
		zext_ln14_2 : 3
		add_ln14_2 : 6
		zext_ln14_4 : 7
		max_pool_out_addr : 8
		max_pool_out_load : 9
		or_ln12 : 4
		tmp_1 : 4
		zext_ln14_12 : 5
		max_pool_out_addr_1 : 6
		max_pool_out_load_1 : 7
		add_ln9_1 : 1
	State 3
		flat_array_addr : 1
		store_ln14 : 2
		flat_array_addr_1 : 1
		store_ln14 : 2
		zext_ln14_13 : 1
		max_pool_out_addr_2 : 2
		max_pool_out_load_2 : 3
		zext_ln14_14 : 1
		max_pool_out_addr_3 : 2
		max_pool_out_load_3 : 3
	State 4
		flat_array_addr_2 : 1
		store_ln14 : 2
		flat_array_addr_3 : 1
		store_ln14 : 2
		zext_ln14_15 : 1
		max_pool_out_addr_4 : 2
		max_pool_out_load_4 : 3
		zext_ln14_16 : 1
		max_pool_out_addr_5 : 2
		max_pool_out_load_5 : 3
	State 5
		flat_array_addr_4 : 1
		store_ln14 : 2
		flat_array_addr_5 : 1
		store_ln14 : 2
		zext_ln14_17 : 1
		max_pool_out_addr_6 : 2
		max_pool_out_load_6 : 3
		zext_ln14_18 : 1
		max_pool_out_addr_7 : 2
		max_pool_out_load_7 : 3
	State 6
		empty_3 : 1
		flat_array_addr_6 : 1
		store_ln14 : 2
		flat_array_addr_7 : 1
		store_ln14 : 2
	State 7


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|          |    add_ln6_fu_346    |    0    |    15   |
|          |       r_fu_352       |    0    |    12   |
|          |    add_ln15_fu_358   |    0    |    15   |
|          |    add_ln14_fu_418   |    0    |    8    |
|          |       c_fu_450       |    0    |    12   |
|    add   |   add_ln15_1_fu_456  |    0    |    15   |
|          |   add_ln14_1_fu_496  |    0    |    8    |
|          |   add_ln14_2_fu_526  |    0    |    14   |
|          |   add_ln9_1_fu_556   |    0    |    15   |
|          |   add_ln15_2_fu_718  |    0    |    15   |
|          |    add_ln12_fu_723   |    0    |    15   |
|----------|----------------------|---------|---------|
|          |  select_ln15_fu_370  |    0    |    9    |
|          | select_ln15_1_fu_378 |    0    |    3    |
|          | select_ln15_2_fu_386 |    0    |    9    |
|          | select_ln15_3_fu_394 |    0    |    3    |
|  select  |   select_ln6_fu_442  |    0    |    9    |
|          | select_ln15_4_fu_462 |    0    |    9    |
|          | select_ln15_5_fu_476 |    0    |    5    |
|          | select_ln15_6_fu_484 |    0    |    3    |
|          |   select_ln9_fu_510  |    0    |    9    |
|          |  select_ln9_1_fu_728 |    0    |    5    |
|----------|----------------------|---------|---------|
|          |    icmp_ln6_fu_340   |    0    |    11   |
|   icmp   |    icmp_ln9_fu_364   |    0    |    11   |
|          |   icmp_ln12_fu_430   |    0    |    11   |
|----------|----------------------|---------|---------|
|    xor   |    xor_ln15_fu_424   |    0    |    2    |
|----------|----------------------|---------|---------|
|    and   |    and_ln15_fu_436   |    0    |    2    |
|----------|----------------------|---------|---------|
|          |   or_ln15_7_fu_470   |    0    |    2    |
|          |    or_ln12_fu_537    |    0    |    0    |
|          |    or_ln15_fu_566    |    0    |    0    |
|          |   or_ln12_1_fu_576   |    0    |    0    |
|          |   or_ln12_2_fu_593   |    0    |    0    |
|          |   or_ln15_1_fu_610   |    0    |    0    |
|          |   or_ln15_2_fu_620   |    0    |    0    |
|    or    |   or_ln12_3_fu_630   |    0    |    0    |
|          |   or_ln12_4_fu_647   |    0    |    0    |
|          |   or_ln15_3_fu_664   |    0    |    0    |
|          |   or_ln15_4_fu_674   |    0    |    0    |
|          |   or_ln12_5_fu_684   |    0    |    0    |
|          |   or_ln12_6_fu_701   |    0    |    0    |
|          |   or_ln15_5_fu_734   |    0    |    0    |
|          |   or_ln15_6_fu_744   |    0    |    0    |
|----------|----------------------|---------|---------|
|          |   zext_ln14_fu_402   |    0    |    0    |
|          |  zext_ln14_1_fu_414  |    0    |    0    |
|          |   zext_ln15_fu_492   |    0    |    0    |
|          |  zext_ln14_2_fu_522  |    0    |    0    |
|          |  zext_ln14_4_fu_532  |    0    |    0    |
|          |  zext_ln14_12_fu_551 |    0    |    0    |
|          |  zext_ln14_3_fu_562  |    0    |    0    |
|          |  zext_ln14_5_fu_571  |    0    |    0    |
|          |  zext_ln14_13_fu_588 |    0    |    0    |
|   zext   |  zext_ln14_14_fu_605 |    0    |    0    |
|          |  zext_ln14_6_fu_615  |    0    |    0    |
|          |  zext_ln14_7_fu_625  |    0    |    0    |
|          |  zext_ln14_15_fu_642 |    0    |    0    |
|          |  zext_ln14_16_fu_659 |    0    |    0    |
|          |  zext_ln14_8_fu_669  |    0    |    0    |
|          |  zext_ln14_9_fu_679  |    0    |    0    |
|          |  zext_ln14_17_fu_696 |    0    |    0    |
|          |  zext_ln14_18_fu_713 |    0    |    0    |
|          |  zext_ln14_10_fu_739 |    0    |    0    |
|          |  zext_ln14_11_fu_749 |    0    |    0    |
|----------|----------------------|---------|---------|
|          |      tmp_fu_406      |    0    |    0    |
|          |   tmp_3_cast_fu_502  |    0    |    0    |
|          |     tmp_1_fu_543     |    0    |    0    |
|          |     tmp_3_fu_581     |    0    |    0    |
|bitconcatenate|     tmp_4_fu_598     |    0    |    0    |
|          |     tmp_5_fu_635     |    0    |    0    |
|          |     tmp_6_fu_652     |    0    |    0    |
|          |     tmp_7_fu_689     |    0    |    0    |
|          |     tmp_8_fu_706     |    0    |    0    |
|----------|----------------------|---------|---------|
|   trunc  |    empty_2_fu_518    |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |   247   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|      add_ln12_reg_876     |    5   |
|     add_ln14_1_reg_801    |    6   |
|     add_ln15_2_reg_871    |    9   |
|      add_ln6_reg_758      |    6   |
|     add_ln9_1_reg_836     |    5   |
|        c_0_reg_307        |    3   |
|      empty_2_reg_816      |    4   |
|       f_0_0_reg_329       |    5   |
|        i_0_reg_274        |    9   |
|        i_1_reg_296        |    9   |
|       i_2_0_reg_318       |    9   |
|      icmp_ln6_reg_754     |    1   |
|      icmp_ln9_reg_763     |    1   |
|  indvar_flatten17_reg_252 |    6   |
|   indvar_flatten_reg_285  |    5   |
|max_pool_out_addr_1_reg_831|    9   |
|max_pool_out_addr_2_reg_841|    9   |
|max_pool_out_addr_3_reg_846|    9   |
|max_pool_out_addr_4_reg_851|    9   |
|max_pool_out_addr_5_reg_856|    9   |
|max_pool_out_addr_6_reg_861|    9   |
|max_pool_out_addr_7_reg_866|    9   |
| max_pool_out_addr_reg_826 |    9   |
|        r_0_reg_263        |    3   |
|   select_ln15_3_reg_768   |    3   |
|   select_ln15_4_reg_778   |    9   |
|   select_ln15_5_reg_791   |    5   |
|   select_ln15_6_reg_796   |    3   |
|     select_ln6_reg_773    |    9   |
|    select_ln9_1_reg_881   |    5   |
|     select_ln9_reg_811    |    9   |
+---------------------------+--------+
|           Total           |   201  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_111 |  p0  |   8  |   9  |   72   ||    41   |
| grp_access_fu_111 |  p2  |   8  |   0  |    0   ||    41   |
| grp_access_fu_136 |  p0  |   4  |   9  |   36   ||    21   |
| grp_access_fu_136 |  p2  |   4  |   0  |    0   ||    21   |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   108  ||  7.7238 ||   124   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   247  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   124  |
|  Register |    -   |   201  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   201  |   371  |
+-----------+--------+--------+--------+
