// Seed: 898576904
module module_0 (
    output supply1 id_0,
    input tri1 id_1,
    output uwire id_2,
    input wor id_3,
    input wor id_4
);
  wire id_6;
  wand id_7 = 1;
  module_2(
      id_7, id_6, id_7, id_6
  );
  wire id_8;
endmodule
module module_1 (
    output wire id_0,
    output supply0 id_1
);
  assign id_0 = id_3;
  assign id_3 = 1;
  module_0(
      id_3, id_3, id_1, id_3, id_3
  );
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_1 = 1'b0;
  assign id_4 = id_4;
  id_5#(
      .id_6(id_6),
      .id_7(1)
  ) :
  assert property (@(posedge id_5 or 1) 1)
  else;
endmodule
