//TL1: For peripheral Suspend control
//TL2: for CPU HALT indication

// MULTI CORE SYNCHRONIZATION
// break_out outputs from all cores are connected to TL1
// capture and hold on TL1 is enabled
// all cores are suspend targets
//A CBS_TLCHE L  0x00000002    //TL1 capture and hold enabled
//A CBS_TL1ST L  0x3000003F    //all CPUs are suspended targets, DMA is suspend target, HSSL is suspend target
//A CBS_TRC0  L  0x00000100    //BT1 - CPU0 is trigger source
//A CBS_TRC1  L  0x00000100    //BT1 - CPU1 is trigger source
//A CBS_TRC2  L  0x00000100    //BT1 - CPU2 is trigger source
//A CBS_TLC   L  0x00000030    //TL1 forced to active
//A CBS_TLC   L  0x00000000    //TL1 force removed

// TRACE TRIGGER OUTPUT
// MCDS trig_out_0 is connected to TL4, output is stretched to min 4PBs clocks
// TL4 line is connected to output port 4 (P32.6)
//A CBS_TOPR  L  0x00040000    // TL4 connected to trig out pin 4 (port P32.6)
//A CBS_TRMT  L  0x00000004    // MCDS trigger out 0 connected to TL4
//A CBS_TOPPS L  0x00000200    // trigger output pulse stretched to minimum 4PBs (max)
//A P32_PDR0  L  0x30333333    // port P32.6 - pad driver characteristic set to speed grade 1 (max)

//-----------------------
//STM suspend control
A STM0_OCS      L  0x12000000
A STM1_OCS      L  0x12000000
A STM2_OCS      L  0x12000000
//-----------------------

//-----------------------
//QSPI suspend control
A QSPI0_CLC     L  0x00000000
A QSPI0_OCS     L  0x12000000

A QSPI1_CLC     L  0x00000000
A QSPI1_OCS     L  0x12000000

A QSPI2_CLC     L  0x00000000
A QSPI2_OCS     L  0x12000000

A QSPI3_CLC     L  0x00000000
A QSPI3_OCS     L  0x12000000
//-----------------------

//-----------------------
//SMU suspend control
A SMU_CLC       L  0x00000000
A SMU_OCS       L  0x11000000
//-----------------------

//-----------------------
// ASCLIN suspend control
A ASCLIN0_CLC   L  0x00000000
A ASCLIN0_OCS   L  0x12000000

A ASCLIN1_CLC   L  0x00000000
A ASCLIN1_OCS   L  0x12000000

A ASCLIN2_CLC   L  0x00000000
A ASCLIN2_OCS   L  0x12000000

A ASCLIN3_CLC   L  0x00000000
A ASCLIN3_OCS   L  0x12000000 
//----------------------- 

//-----------------------
//CAN suspend control
A CAN0_CLC       L  0x00000000
A CAN0_OCS       L  0x12000000

A CAN1_CLC       L  0x00000000
A CAN1_OCS       L  0x12000000
//-----------------------

//-----------------------
//ERAY suspend control
A ERAY0_CLC      L  0x00000100
A ERAY0_OCS      L  0x12000000
//-----------------------

//-----------------------
//CCU suspend control
A CCU60_CLC     L  0x00000000
A CCU60_OCS     L  0x12000000

A CCU61_CLC     L  0x00000000
A CCU61_OCS     L  0x12000000
//-----------------------

//-----------------------
//GPT suspend control
A GPT120_CLC    L  0x00000000
A GPT120_OCS    L  0x11000000
//-----------------------

//-----------------------
//VADC suspend control
A EVADC_CLC      L  0x00000000
A EVADC_OCS      L  0x12000000
//-----------------------

//-----------------------
//Radar interface
A RIF0_OCS      L  0x00000000
A RIF1_OCS      L  0x12000000
//-----------------------

//-----------------------
// SPU
A SPU0_CLC      L  0x00000000
A SPU0_OCS      L  0x12000000

A SPU1_CLC      L  0x00000000
A SPU1_OCS      L  0x12000000
//-----------------------

//-----------------------
// Converter block control
A CONVCTRL_CLC  L  0x00000000
A CONVCTRL_OCS  L  0x12000000
//-----------------------
















