#-----------------------------------------------------------
# xsim v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Jul 21 19:55:34 2021
# Process ID: 896
# Current directory: C:/Users/aguss/AppData/Roaming/Xilinx/Vivado/hnn_fpga/solution1/sim/vhdl
# Command line: xsim.exe -mode tcl -source {xsim.dir/hnn_fpga/xsim_script.tcl}
# Log file: C:/Users/aguss/AppData/Roaming/Xilinx/Vivado/hnn_fpga/solution1/sim/vhdl/xsim.log
# Journal file: C:/Users/aguss/AppData/Roaming/Xilinx/Vivado/hnn_fpga/solution1/sim/vhdl\xsim.jou
#-----------------------------------------------------------
source xsim.dir/hnn_fpga/xsim_script.tcl
# xsim {hnn_fpga} -autoloadwcfg -tclbatch {hnn_fpga.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source hnn_fpga.tcl
## run all
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_hnn_fpga_top/AESL_inst_hnn_fpga/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_hnn_fpga_top/AESL_inst_hnn_fpga/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_calculate_Xf/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_hnn_fpga_top/AESL_inst_hnn_fpga/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_hnn_fpga_top/AESL_inst_hnn_fpga/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(1)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : CARRYCASCIN can only be used in the current DSP48E1 instance if the previous DSP48E1  is performing a two input ADD or SUBTRACT operation, or the current DSP48E1 is configured in the MAC extend opmode(6:0) equals 1001000. 
Time: 0 ps  Iteration: 2  Process: /apatb_hnn_fpga_top/AESL_inst_hnn_fpga/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: DRC warning : DSP48E1 CARRYINSEL is set to 010 with OPMODEREG set to 0. This causes unknown values after reset occurs. It is suggested to use OPMODEREG = 1 when cascading large adders.
Time: 0 ps  Iteration: 2  Process: /apatb_hnn_fpga_top/AESL_inst_hnn_fpga/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_ccm_ln2/\g_tables(0)\/i_addsub/dsp/two/dsp48e1_add_hi/DSP/prcs_carryinsel_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 100010 ps  Iteration: 0  Process: /apatb_hnn_fpga_top/AESL_inst_hnn_fpga/hnn_fpga_dadd_64neOg_U4/hnn_fpga_ap_dadd_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 155 ns  Iteration: 10  Process: /apatb_hnn_fpga_top/AESL_inst_hnn_fpga/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 011XX11 with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11245 ns  Iteration: 10  Process: /apatb_hnn_fpga_top/AESL_inst_hnn_fpga/hnn_fpga_dexp_64ng8j_U6/hnn_fpga_ap_dexp_16_full_dsp_64_u/U0/i_synth/exp_op/i_sp_or_dp/OP/i_renorm_and_round/dsp48_e1/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Warning: OPMODE Input Warning : The OPMODE 001XXXX with CARRYINSEL  000 to DSP48E1 instance is invalid.
Time: 11285 ns  Iteration: 16  Process: /apatb_hnn_fpga_top/AESL_inst_hnn_fpga/hnn_fpga_dadd_64neOg_U4/hnn_fpga_ap_dadd_3_full_dsp_64_u/U0/i_synth/addsub_op/ADDSUB/logic_speed/OP/ALIGN_BLK/FRAC_ADDSUB/dsp_add/FRAC_ADDSUB/dsp48e1_add/DSP48E1_ADD/DSP/prcs_opmode_drc  File: C:\Xilinx\Vivado\2019.2\data/vhdl/src/unisims/primitive/DSP48E1.vhd
Note: simulation done!
Time: 22615 ns  Iteration: 1  Process: /apatb_hnn_fpga_top/generate_sim_done_proc  File: C:/Users/aguss/AppData/Roaming/Xilinx/Vivado/hnn_fpga/solution1/sim/vhdl/hnn_fpga.autotb.vhd
Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
Time: 22615 ns  Iteration: 1  Process: /apatb_hnn_fpga_top/generate_sim_done_proc  File: C:/Users/aguss/AppData/Roaming/Xilinx/Vivado/hnn_fpga/solution1/sim/vhdl/hnn_fpga.autotb.vhd
$finish called at time : 22615 ns
## quit
INFO: [Common 17-206] Exiting xsim at Wed Jul 21 19:55:46 2021...
