Analysis & Synthesis report for MicroComputador
Tue Sep 02 13:19:19 2014
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. General Register Statistics
 10. Multiplexer Restructuring Statistics (Restructuring Performed)
 11. Source assignments for Memoria:inst28|altsyncram:altsyncram_component|altsyncram_je81:auto_generated
 12. Parameter Settings for User Entity Instance: Memoria:inst28|altsyncram:altsyncram_component
 13. Parameter Settings for User Entity Instance: BUSMUX:inst15
 14. altsyncram Parameter Settings by Entity Instance
 15. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+--------------------------------+----------------------------------------------+
; Analysis & Synthesis Status    ; Successful - Tue Sep 02 13:19:19 2014        ;
; Quartus II Version             ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                  ; MicroComputador                              ;
; Top-level Entity Name          ; CPU8bits                                     ;
; Family                         ; Arria GX                                     ;
; Logic utilization              ; N/A                                          ;
;     Combinational ALUTs        ; 102                                          ;
;     Dedicated logic registers  ; 52                                           ;
; Total registers                ; 52                                           ;
; Total pins                     ; 87                                           ;
; Total virtual pins             ; 0                                            ;
; Total block memory bits        ; 336                                          ;
; DSP block 9-bit elements       ; 0                                            ;
; Total GXB Receiver Channels    ; 0                                            ;
; Total GXB Transmitter Channels ; 0                                            ;
; Total PLLs                     ; 0                                            ;
; Total DLLs                     ; 0                                            ;
+--------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Top-level entity name                                                      ; CPU8bits           ; MicroComputador    ;
; Family name                                                                ; Arria GX           ; Stratix II         ;
; Use Generated Physical Constraints File                                    ; Off                ;                    ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report                         ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                   ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                          ; File Name with Absolute Path                                   ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+
; ALU1.bdf                         ; yes             ; User Block Diagram/Schematic File  ; F:/Others/Quartus MIO/MicroComputador/ALU1.bdf                 ;
; Registro8bits.bdf                ; yes             ; User Block Diagram/Schematic File  ; F:/Others/Quartus MIO/MicroComputador/Registro8bits.bdf        ;
; CPU8bits.bdf                     ; yes             ; User Block Diagram/Schematic File  ; F:/Others/Quartus MIO/MicroComputador/CPU8bits.bdf             ;
; muxbus6a1.vhd                    ; yes             ; User VHDL File                     ; F:/Others/Quartus MIO/MicroComputador/muxbus6a1.vhd            ;
; DemuxReal1a8.bdf                 ; yes             ; User Block Diagram/Schematic File  ; F:/Others/Quartus MIO/MicroComputador/DemuxReal1a8.bdf         ;
; contentMemoria.mif               ; yes             ; User Memory Initialization File    ; F:/Others/Quartus MIO/MicroComputador/contentMemoria.mif       ;
; Memoria.vhd                      ; yes             ; User Wizard-Generated File         ; F:/Others/Quartus MIO/MicroComputador/Memoria.vhd              ;
; BloqueRegistro.bdf               ; yes             ; User Block Diagram/Schematic File  ; F:/Others/Quartus MIO/MicroComputador/BloqueRegistro.bdf       ;
; BloqueValorInmediato.bdf         ; yes             ; User Block Diagram/Schematic File  ; F:/Others/Quartus MIO/MicroComputador/BloqueValorInmediato.bdf ;
; UnidadControl.bdf                ; yes             ; User Block Diagram/Schematic File  ; F:/Others/Quartus MIO/MicroComputador/UnidadControl.bdf        ;
; muxOp.vhd                        ; yes             ; User VHDL File                     ; F:/Others/Quartus MIO/MicroComputador/muxOp.vhd                ;
; muxInmediato.vhd                 ; yes             ; User VHDL File                     ; F:/Others/Quartus MIO/MicroComputador/muxInmediato.vhd         ;
; Counter.vhd                      ; yes             ; User VHDL File                     ; F:/Others/Quartus MIO/MicroComputador/Counter.vhd              ;
; 74181.bdf                        ; yes             ; Megafunction                       ; d:/altera/91sp2/quartus/libraries/others/maxplus2/74181.bdf    ;
; altsyncram.tdf                   ; yes             ; Megafunction                       ; d:/altera/91sp2/quartus/libraries/megafunctions/altsyncram.tdf ;
; db/altsyncram_je81.tdf           ; yes             ; Auto-Generated Megafunction        ; F:/Others/Quartus MIO/MicroComputador/db/altsyncram_je81.tdf   ;
; 74374.bdf                        ; yes             ; Megafunction                       ; d:/altera/91sp2/quartus/libraries/others/maxplus2/74374.bdf    ;
; busmux.tdf                       ; yes             ; Megafunction                       ; d:/altera/91sp2/quartus/libraries/megafunctions/busmux.tdf     ;
; lpm_mux.tdf                      ; yes             ; Megafunction                       ; d:/altera/91sp2/quartus/libraries/megafunctions/lpm_mux.tdf    ;
; db/mux_bgc.tdf                   ; yes             ; Auto-Generated Megafunction        ; F:/Others/Quartus MIO/MicroComputador/db/mux_bgc.tdf           ;
+----------------------------------+-----------------+------------------------------------+----------------------------------------------------------------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+-----------------------------------------------+-------+
; Resource                                      ; Usage ;
+-----------------------------------------------+-------+
; Estimated ALUTs Used                          ; 102   ;
; Dedicated logic registers                     ; 52    ;
;                                               ;       ;
; Estimated ALUTs Unavailable                   ; 7     ;
;                                               ;       ;
; Total combinational functions                 ; 102   ;
; Combinational ALUT usage by number of inputs  ;       ;
;     -- 7 input functions                      ; 1     ;
;     -- 6 input functions                      ; 32    ;
;     -- 5 input functions                      ; 25    ;
;     -- 4 input functions                      ; 24    ;
;     -- <=3 input functions                    ; 20    ;
;                                               ;       ;
; Combinational ALUTs by mode                   ;       ;
;     -- normal mode                            ; 101   ;
;     -- extended LUT mode                      ; 1     ;
;     -- arithmetic mode                        ; 0     ;
;     -- shared arithmetic mode                 ; 0     ;
;                                               ;       ;
; Estimated ALUT/register pairs used            ; 140   ;
;                                               ;       ;
; Total registers                               ; 52    ;
;     -- Dedicated logic registers              ; 52    ;
;     -- I/O registers                          ; 0     ;
;                                               ;       ;
; Estimated ALMs:  partially or completely used ; 70    ;
;                                               ;       ;
; I/O pins                                      ; 87    ;
; Total block memory bits                       ; 336   ;
; Maximum fan-out node                          ; clock ;
; Maximum fan-out                               ; 32    ;
; Total fan-out                                 ; 767   ;
; Average fan-out                               ; 2.93  ;
+-----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                              ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; DSP 36x36 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                     ; Library Name ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
; |CPU8bits                                 ; 102 (0)           ; 52 (0)       ; 336               ; 0            ; 0       ; 0         ; 0         ; 87   ; 0            ; |CPU8bits                                                                               ; work         ;
;    |ALU1:inst2|                           ; 39 (0)            ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|ALU1:inst2                                                                    ; work         ;
;       |74181:inst1|                       ; 19 (19)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|ALU1:inst2|74181:inst1                                                        ; work         ;
;       |74181:inst2|                       ; 20 (20)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|ALU1:inst2|74181:inst2                                                        ; work         ;
;    |Counter:inst26|                       ; 4 (4)             ; 4 (4)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Counter:inst26                                                                ; work         ;
;    |DemuxReal1a8:inst25|                  ; 6 (6)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|DemuxReal1a8:inst25                                                           ; work         ;
;    |Memoria:inst28|                       ; 0 (0)             ; 0 (0)        ; 336               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Memoria:inst28                                                                ; work         ;
;       |altsyncram:altsyncram_component|   ; 0 (0)             ; 0 (0)        ; 336               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Memoria:inst28|altsyncram:altsyncram_component                                ; work         ;
;          |altsyncram_je81:auto_generated| ; 0 (0)             ; 0 (0)        ; 336               ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Memoria:inst28|altsyncram:altsyncram_component|altsyncram_je81:auto_generated ; work         ;
;    |Registro8bits:inst10|                 ; 0 (0)             ; 8 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Registro8bits:inst10                                                          ; work         ;
;       |74374:inst|                        ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Registro8bits:inst10|74374:inst                                               ; work         ;
;    |Registro8bits:inst11|                 ; 0 (0)             ; 8 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Registro8bits:inst11                                                          ; work         ;
;       |74374:inst|                        ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Registro8bits:inst11|74374:inst                                               ; work         ;
;    |Registro8bits:inst12|                 ; 0 (0)             ; 8 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Registro8bits:inst12                                                          ; work         ;
;       |74374:inst|                        ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Registro8bits:inst12|74374:inst                                               ; work         ;
;    |Registro8bits:inst13|                 ; 0 (0)             ; 8 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Registro8bits:inst13                                                          ; work         ;
;       |74374:inst|                        ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Registro8bits:inst13|74374:inst                                               ; work         ;
;    |Registro8bits:inst14|                 ; 0 (0)             ; 8 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Registro8bits:inst14                                                          ; work         ;
;       |74374:inst|                        ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Registro8bits:inst14|74374:inst                                               ; work         ;
;    |Registro8bits:inst|                   ; 0 (0)             ; 8 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Registro8bits:inst                                                            ; work         ;
;       |74374:inst|                        ; 0 (0)             ; 8 (8)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|Registro8bits:inst|74374:inst                                                 ; work         ;
;    |UnidadControl:inst5|                  ; 4 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|UnidadControl:inst5                                                           ; work         ;
;       |muxOp:inst23|                      ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|UnidadControl:inst5|muxOp:inst23                                              ; work         ;
;       |muxOp:inst24|                      ; 2 (2)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|UnidadControl:inst5|muxOp:inst24                                              ; work         ;
;    |busmux:inst15|                        ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|busmux:inst15                                                                 ; work         ;
;       |lpm_mux:$00000|                    ; 8 (0)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|busmux:inst15|lpm_mux:$00000                                                  ; work         ;
;          |mux_bgc:auto_generated|         ; 8 (8)             ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|busmux:inst15|lpm_mux:$00000|mux_bgc:auto_generated                           ; work         ;
;    |muxbus6a1:inst8|                      ; 23 (23)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|muxbus6a1:inst8                                                               ; work         ;
;    |muxbus6a1:inst9|                      ; 18 (18)           ; 0 (0)        ; 0                 ; 0            ; 0       ; 0         ; 0         ; 0    ; 0            ; |CPU8bits|muxbus6a1:inst9                                                               ; work         ;
+-------------------------------------------+-------------------+--------------+-------------------+--------------+---------+-----------+-----------+------+--------------+-----------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                               ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------+
; Name                                                                                     ; Type ; Mode ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF                ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------+
; Memoria:inst28|altsyncram:altsyncram_component|altsyncram_je81:auto_generated|ALTSYNCRAM ; AUTO ; ROM  ; 16           ; 24           ; --           ; --           ; 384  ; contentMemoria.mif ;
+------------------------------------------------------------------------------------------+------+------+--------------+--------------+--------------+--------------+------+--------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 52    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+
; 8:1                ; 8 bits    ; 40 ALUTs      ; 32 ALUTs             ; 8 ALUTs                ; No         ; |CPU8bits|muxbus6a1:inst8|Mux1 ;
; 8:1                ; 8 bits    ; 40 ALUTs      ; 32 ALUTs             ; 8 ALUTs                ; No         ; |CPU8bits|muxbus6a1:inst9|Mux0 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------+


+------------------------------------------------------------------------------------------------------+
; Source assignments for Memoria:inst28|altsyncram:altsyncram_component|altsyncram_je81:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------+
; Assignment                      ; Value              ; From ; To                                     ;
+---------------------------------+--------------------+------+----------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                      ;
+---------------------------------+--------------------+------+----------------------------------------+


+---------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Memoria:inst28|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------+
; Parameter Name                     ; Value                ; Type                            ;
+------------------------------------+----------------------+---------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                         ;
; OPERATION_MODE                     ; ROM                  ; Untyped                         ;
; WIDTH_A                            ; 24                   ; Signed Integer                  ;
; WIDTHAD_A                          ; 4                    ; Signed Integer                  ;
; NUMWORDS_A                         ; 16                   ; Signed Integer                  ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                         ;
; WIDTH_B                            ; 1                    ; Untyped                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                         ;
; INIT_FILE                          ; contentMemoria.mif   ; Untyped                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                         ;
; DEVICE_FAMILY                      ; Arria GX             ; Untyped                         ;
; CBXI_PARAMETER                     ; altsyncram_je81      ; Untyped                         ;
+------------------------------------+----------------------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BUSMUX:inst15 ;
+----------------+-------+-----------------------------------+
; Parameter Name ; Value ; Type                              ;
+----------------+-------+-----------------------------------+
; WIDTH          ; 8     ; Untyped                           ;
+----------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                           ;
+-------------------------------------------+------------------------------------------------+
; Name                                      ; Value                                          ;
+-------------------------------------------+------------------------------------------------+
; Number of entity instances                ; 1                                              ;
; Entity Instance                           ; Memoria:inst28|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                            ;
;     -- WIDTH_A                            ; 24                                             ;
;     -- NUMWORDS_A                         ; 16                                             ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                   ;
;     -- WIDTH_B                            ; 1                                              ;
;     -- NUMWORDS_B                         ; 1                                              ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                         ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                   ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                           ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                      ;
+-------------------------------------------+------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Tue Sep 02 13:19:13 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MicroComputador -c MicroComputador
Warning: Can't analyze file -- file ALU-8bits.bdf is missing
Warning: Can't analyze file -- file ALU-8bits-Test.bdf is missing
Warning: Can't analyze file -- file ALU-8bits-Test2.bdf is missing
Info: Found 1 design units, including 1 entities, in source file alu1.bdf
    Info: Found entity 1: ALU1
Info: Found 1 design units, including 1 entities, in source file alu3.bdf
    Info: Found entity 1: ALU3
Info: Found 1 design units, including 1 entities, in source file registro8bits.bdf
    Info: Found entity 1: Registro8bits
Info: Found 1 design units, including 1 entities, in source file cpu8bits.bdf
    Info: Found entity 1: CPU8bits
Info: Found 2 design units, including 1 entities, in source file muxbus6a1.vhd
    Info: Found design unit 1: muxbus6a1-arch1
    Info: Found entity 1: muxbus6a1
Info: Found 1 design units, including 1 entities, in source file demux1a8.bdf
    Info: Found entity 1: Demux1a8
Info: Found 1 design units, including 1 entities, in source file demuxreal1a8.bdf
    Info: Found entity 1: DemuxReal1a8
Info: Found 2 design units, including 1 entities, in source file memoria.vhd
    Info: Found design unit 1: memoria-SYN
    Info: Found entity 1: Memoria
Info: Found 1 design units, including 1 entities, in source file testmemoria.bdf
    Info: Found entity 1: TestMemoria
Info: Found 1 design units, including 1 entities, in source file bloqueregistro.bdf
    Info: Found entity 1: BloqueRegistro
Info: Found 1 design units, including 1 entities, in source file bloquevalorinmediato.bdf
    Info: Found entity 1: BloqueValorInmediato
Info: Found 1 design units, including 1 entities, in source file unidadcontrol.bdf
    Info: Found entity 1: UnidadControl
Info: Found 1 design units, including 1 entities, in source file cpu8bitsorigen.bdf
    Info: Found entity 1: CPU8bitsOrigen
Info: Found 2 design units, including 1 entities, in source file muxop.vhd
    Info: Found design unit 1: muxOp-cases
    Info: Found entity 1: muxOp
Info: Found 2 design units, including 1 entities, in source file muxinmediato.vhd
    Info: Found design unit 1: muxInmediato-cases
    Info: Found entity 1: muxInmediato
Info: Found 2 design units, including 1 entities, in source file memoriav2.vhd
    Info: Found design unit 1: memoriav2-SYN
    Info: Found entity 1: Memoriav2
Info: Found 2 design units, including 1 entities, in source file memoriav3.vhd
    Info: Found design unit 1: memoriav3-SYN
    Info: Found entity 1: Memoriav3
Info: Found 1 design units, including 1 entities, in source file alu_8bit.bdf
    Info: Found entity 1: ALU_8bit
Info: Found 2 design units, including 1 entities, in source file counter.vhd
    Info: Found design unit 1: Counter-Behavioral
    Info: Found entity 1: Counter
Info: Elaborating entity "CPU8bits" for the top level hierarchy
Info: Elaborating entity "ALU1" for hierarchy "ALU1:inst2"
Info: Elaborating entity "74181" for hierarchy "ALU1:inst2|74181:inst1"
Info: Elaborated megafunction instantiation "ALU1:inst2|74181:inst1"
Info: Elaborating entity "UnidadControl" for hierarchy "UnidadControl:inst5"
Info: Elaborating entity "muxInmediato" for hierarchy "UnidadControl:inst5|muxInmediato:inst22"
Warning (10492): VHDL Process Statement warning at muxInmediato.vhd(21): signal "sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "BloqueValorInmediato" for hierarchy "UnidadControl:inst5|BloqueValorInmediato:inst"
Info: Elaborating entity "muxOp" for hierarchy "UnidadControl:inst5|muxOp:inst23"
Warning (10492): VHDL Process Statement warning at muxOp.vhd(21): signal "sel" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info: Elaborating entity "BloqueRegistro" for hierarchy "UnidadControl:inst5|BloqueRegistro:inst5"
Info: Elaborating entity "Memoria" for hierarchy "Memoria:inst28"
Info: Elaborating entity "altsyncram" for hierarchy "Memoria:inst28|altsyncram:altsyncram_component"
Info: Elaborated megafunction instantiation "Memoria:inst28|altsyncram:altsyncram_component"
Info: Instantiated megafunction "Memoria:inst28|altsyncram:altsyncram_component" with the following parameter:
    Info: Parameter "clock_enable_input_a" = "BYPASS"
    Info: Parameter "clock_enable_output_a" = "BYPASS"
    Info: Parameter "init_file" = "contentMemoria.mif"
    Info: Parameter "intended_device_family" = "Stratix II"
    Info: Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info: Parameter "lpm_type" = "altsyncram"
    Info: Parameter "numwords_a" = "16"
    Info: Parameter "operation_mode" = "ROM"
    Info: Parameter "outdata_aclr_a" = "NONE"
    Info: Parameter "outdata_reg_a" = "UNREGISTERED"
    Info: Parameter "widthad_a" = "4"
    Info: Parameter "width_a" = "24"
    Info: Parameter "width_byteena_a" = "1"
Info: Found 1 design units, including 1 entities, in source file db/altsyncram_je81.tdf
    Info: Found entity 1: altsyncram_je81
Info: Elaborating entity "altsyncram_je81" for hierarchy "Memoria:inst28|altsyncram:altsyncram_component|altsyncram_je81:auto_generated"
Info: Elaborating entity "Counter" for hierarchy "Counter:inst26"
Info: Elaborating entity "muxbus6a1" for hierarchy "muxbus6a1:inst9"
Info: Elaborating entity "Registro8bits" for hierarchy "Registro8bits:inst"
Info: Elaborating entity "74374" for hierarchy "Registro8bits:inst|74374:inst"
Info: Elaborated megafunction instantiation "Registro8bits:inst|74374:inst"
Info: Elaborating entity "DemuxReal1a8" for hierarchy "DemuxReal1a8:inst25"
Warning: Block or symbol "NAND4" of instance "15" overlaps another block or symbol
Warning: Block or symbol "NAND4" of instance "17" overlaps another block or symbol
Warning: Block or symbol "NAND4" of instance "19" overlaps another block or symbol
Warning: Block or symbol "NAND4" of instance "21" overlaps another block or symbol
Info: Elaborating entity "BUSMUX" for hierarchy "BUSMUX:inst15"
Info: Elaborated megafunction instantiation "BUSMUX:inst15"
Info: Instantiated megafunction "BUSMUX:inst15" with the following parameter:
    Info: Parameter "WIDTH" = "8"
Info: Elaborating entity "lpm_mux" for hierarchy "BUSMUX:inst15|lpm_mux:$00000"
Info: Elaborated megafunction instantiation "BUSMUX:inst15|lpm_mux:$00000", which is child of megafunction instantiation "BUSMUX:inst15"
Info: Found 1 design units, including 1 entities, in source file db/mux_bgc.tdf
    Info: Found entity 1: mux_bgc
Info: Elaborating entity "mux_bgc" for hierarchy "BUSMUX:inst15|lpm_mux:$00000|mux_bgc:auto_generated"
Warning: Synthesized away the following node(s):
    Warning: Synthesized away the following RAM node(s):
        Warning (14320): Synthesized away node "Memoria:inst28|altsyncram:altsyncram_component|altsyncram_je81:auto_generated|q_a[21]"
        Warning (14320): Synthesized away node "Memoria:inst28|altsyncram:altsyncram_component|altsyncram_je81:auto_generated|q_a[22]"
        Warning (14320): Synthesized away node "Memoria:inst28|altsyncram:altsyncram_component|altsyncram_je81:auto_generated|q_a[23]"
Info: Ignored 30 buffer(s)
    Info: Ignored 30 SOFT buffer(s)
Warning: Always-enabled tri-state buffer(s) removed
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst|74374:inst|47" to the node "R0[7]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst13|74374:inst|47" to the node "R4[7]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst10|74374:inst|47" to the node "R1[7]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst14|74374:inst|47" to the node "R5[7]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst11|74374:inst|47" to the node "R2[7]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst12|74374:inst|47" to the node "R3[7]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst|74374:inst|46" to the node "R0[6]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst13|74374:inst|46" to the node "R4[6]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst10|74374:inst|46" to the node "R1[6]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst14|74374:inst|46" to the node "R5[6]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst11|74374:inst|46" to the node "R2[6]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst12|74374:inst|46" to the node "R3[6]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst|74374:inst|45" to the node "R0[5]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst13|74374:inst|45" to the node "R4[5]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst10|74374:inst|45" to the node "R1[5]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst14|74374:inst|45" to the node "R5[5]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst11|74374:inst|45" to the node "R2[5]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst12|74374:inst|45" to the node "R3[5]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst|74374:inst|44" to the node "R0[4]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst13|74374:inst|44" to the node "R4[4]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst10|74374:inst|44" to the node "R1[4]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst14|74374:inst|44" to the node "R5[4]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst11|74374:inst|44" to the node "R2[4]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst12|74374:inst|44" to the node "R3[4]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst|74374:inst|43" to the node "R0[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst13|74374:inst|43" to the node "R4[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst10|74374:inst|43" to the node "R1[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst14|74374:inst|43" to the node "R5[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst11|74374:inst|43" to the node "R2[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst12|74374:inst|43" to the node "R3[3]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst|74374:inst|42" to the node "R0[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst13|74374:inst|42" to the node "R4[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst10|74374:inst|42" to the node "R1[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst14|74374:inst|42" to the node "R5[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst11|74374:inst|42" to the node "R2[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst12|74374:inst|42" to the node "R3[2]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst|74374:inst|41" to the node "R0[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst13|74374:inst|41" to the node "R4[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst10|74374:inst|41" to the node "R1[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst14|74374:inst|41" to the node "R5[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst11|74374:inst|41" to the node "R2[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst12|74374:inst|41" to the node "R3[1]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst|74374:inst|40" to the node "R0[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst13|74374:inst|40" to the node "R4[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst10|74374:inst|40" to the node "R1[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst14|74374:inst|40" to the node "R5[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst11|74374:inst|40" to the node "R2[0]" into a wire
    Warning: Converted the fanout from the always-enabled tri-state buffer "Registro8bits:inst12|74374:inst|40" to the node "R3[0]" into a wire
Warning: Tri-state node(s) do not directly drive top-level pin(s)
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst|74374:inst|47" to the node "muxbus6a1:inst8|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst13|74374:inst|47" to the node "muxbus6a1:inst8|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst10|74374:inst|47" to the node "muxbus6a1:inst8|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst14|74374:inst|47" to the node "muxbus6a1:inst8|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst11|74374:inst|47" to the node "muxbus6a1:inst8|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst12|74374:inst|47" to the node "muxbus6a1:inst8|Mux0" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst|74374:inst|46" to the node "muxbus6a1:inst8|Mux1" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst13|74374:inst|46" to the node "muxbus6a1:inst8|Mux1" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst10|74374:inst|46" to the node "muxbus6a1:inst8|Mux1" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst14|74374:inst|46" to the node "muxbus6a1:inst8|Mux1" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst11|74374:inst|46" to the node "muxbus6a1:inst8|Mux1" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst12|74374:inst|46" to the node "muxbus6a1:inst8|Mux1" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst|74374:inst|45" to the node "muxbus6a1:inst8|Mux2" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst13|74374:inst|45" to the node "muxbus6a1:inst8|Mux2" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst10|74374:inst|45" to the node "muxbus6a1:inst8|Mux2" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst14|74374:inst|45" to the node "muxbus6a1:inst8|Mux2" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst11|74374:inst|45" to the node "muxbus6a1:inst8|Mux2" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst12|74374:inst|45" to the node "muxbus6a1:inst8|Mux2" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst|74374:inst|44" to the node "muxbus6a1:inst8|Mux3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst13|74374:inst|44" to the node "muxbus6a1:inst8|Mux3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst10|74374:inst|44" to the node "muxbus6a1:inst8|Mux3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst14|74374:inst|44" to the node "muxbus6a1:inst8|Mux3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst11|74374:inst|44" to the node "muxbus6a1:inst8|Mux3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst12|74374:inst|44" to the node "muxbus6a1:inst8|Mux3" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst|74374:inst|43" to the node "muxbus6a1:inst8|Mux4" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst13|74374:inst|43" to the node "muxbus6a1:inst8|Mux4" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst10|74374:inst|43" to the node "muxbus6a1:inst8|Mux4" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst14|74374:inst|43" to the node "muxbus6a1:inst8|Mux4" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst11|74374:inst|43" to the node "muxbus6a1:inst8|Mux4" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst12|74374:inst|43" to the node "muxbus6a1:inst8|Mux4" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst|74374:inst|42" to the node "muxbus6a1:inst8|Mux5" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst13|74374:inst|42" to the node "muxbus6a1:inst8|Mux5" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst10|74374:inst|42" to the node "muxbus6a1:inst8|Mux5" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst14|74374:inst|42" to the node "muxbus6a1:inst8|Mux5" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst11|74374:inst|42" to the node "muxbus6a1:inst8|Mux5" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst12|74374:inst|42" to the node "muxbus6a1:inst8|Mux5" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst|74374:inst|41" to the node "muxbus6a1:inst8|Mux6" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst13|74374:inst|41" to the node "muxbus6a1:inst8|Mux6" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst10|74374:inst|41" to the node "muxbus6a1:inst8|Mux6" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst14|74374:inst|41" to the node "muxbus6a1:inst8|Mux6" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst11|74374:inst|41" to the node "muxbus6a1:inst8|Mux6" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst12|74374:inst|41" to the node "muxbus6a1:inst8|Mux6" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst|74374:inst|40" to the node "muxbus6a1:inst8|Mux7" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst13|74374:inst|40" to the node "muxbus6a1:inst8|Mux7" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst10|74374:inst|40" to the node "muxbus6a1:inst8|Mux7" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst14|74374:inst|40" to the node "muxbus6a1:inst8|Mux7" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst11|74374:inst|40" to the node "muxbus6a1:inst8|Mux7" into an OR gate
    Warning: Converted the fan-out from the tri-state buffer "Registro8bits:inst12|74374:inst|40" to the node "muxbus6a1:inst8|Mux7" into an OR gate
Info: Implemented 258 device resources after synthesis - the final resource count might be different
    Info: Implemented 1 input pins
    Info: Implemented 86 output pins
    Info: Implemented 150 logic cells
    Info: Implemented 21 RAM segments
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 112 warnings
    Info: Peak virtual memory: 242 megabytes
    Info: Processing ended: Tue Sep 02 13:19:19 2014
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:05


