--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MASTER.twx MASTER.ncd -o MASTER.twr MASTER.pcf -ucf
INPUT_OUTPUT.ucf

Design file:              MASTER.ncd
Physical constraint file: MASTER.pcf
Device,package,speed:     xc6slx9,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1823 paths analyzed, 57 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.322ns.
--------------------------------------------------------------------------------

Paths for end point temporizacion/r_2 (SLICE_X13Y26.C1), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temporizacion/r_4 (FF)
  Destination:          temporizacion/r_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.275ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.147 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temporizacion/r_4 to temporizacion/r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.AQ      Tcko                  0.391   temporizacion/r<7>
                                                       temporizacion/r_4
    SLICE_X14Y28.A2      net (fanout=4)        1.035   temporizacion/r<4>
    SLICE_X14Y28.COUT    Topcya                0.395   temporizacion/Mcompar_n0003_cy<3>
                                                       temporizacion/Mcompar_n0003_lut<0>
                                                       temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.BMUX    Tcinb                 0.222   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y26.C1      net (fanout=28)       0.907   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y26.CLK     Tas                   0.322   temporizacion/r<3>
                                                       temporizacion/r_2_rstpot
                                                       temporizacion/r_2
    -------------------------------------------------  ---------------------------
    Total                                      3.275ns (1.330ns logic, 1.945ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temporizacion/r_22 (FF)
  Destination:          temporizacion/r_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.976ns (Levels of Logic = 2)
  Clock Path Skew:      -0.017ns (0.147 - 0.164)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temporizacion/r_22 to temporizacion/r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.391   temporizacion/r<23>
                                                       temporizacion/r_22
    SLICE_X14Y29.A1      net (fanout=3)        0.880   temporizacion/r<22>
    SLICE_X14Y29.BMUX    Topab                 0.476   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_lutdi3
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y26.C1      net (fanout=28)       0.907   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y26.CLK     Tas                   0.322   temporizacion/r<3>
                                                       temporizacion/r_2_rstpot
                                                       temporizacion/r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.976ns (1.189ns logic, 1.787ns route)
                                                       (40.0% logic, 60.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.976ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temporizacion/r_8 (FF)
  Destination:          temporizacion/r_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.975ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.147 - 0.161)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temporizacion/r_8 to temporizacion/r_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AQ      Tcko                  0.391   temporizacion/r<11>
                                                       temporizacion/r_8
    SLICE_X14Y28.B1      net (fanout=3)        0.755   temporizacion/r<8>
    SLICE_X14Y28.COUT    Topcyb                0.375   temporizacion/Mcompar_n0003_cy<3>
                                                       temporizacion/Mcompar_n0003_lut<1>
                                                       temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.BMUX    Tcinb                 0.222   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y26.C1      net (fanout=28)       0.907   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y26.CLK     Tas                   0.322   temporizacion/r<3>
                                                       temporizacion/r_2_rstpot
                                                       temporizacion/r_2
    -------------------------------------------------  ---------------------------
    Total                                      2.975ns (1.310ns logic, 1.665ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------

Paths for end point temporizacion/r_25 (SLICE_X13Y32.B4), 49 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temporizacion/r_4 (FF)
  Destination:          temporizacion/r_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.233ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.604 - 0.624)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temporizacion/r_4 to temporizacion/r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.AQ      Tcko                  0.391   temporizacion/r<7>
                                                       temporizacion/r_4
    SLICE_X14Y28.A2      net (fanout=4)        1.035   temporizacion/r<4>
    SLICE_X14Y28.COUT    Topcya                0.395   temporizacion/Mcompar_n0003_cy<3>
                                                       temporizacion/Mcompar_n0003_lut<0>
                                                       temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.BMUX    Tcinb                 0.222   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y32.B4      net (fanout=28)       0.865   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y32.CLK     Tas                   0.322   temporizacion/r<27>
                                                       temporizacion/r_25_rstpot
                                                       temporizacion/r_25
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (1.330ns logic, 1.903ns route)
                                                       (41.1% logic, 58.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temporizacion/r_22 (FF)
  Destination:          temporizacion/r_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.934ns (Levels of Logic = 2)
  Clock Path Skew:      -0.025ns (0.604 - 0.629)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temporizacion/r_22 to temporizacion/r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.391   temporizacion/r<23>
                                                       temporizacion/r_22
    SLICE_X14Y29.A1      net (fanout=3)        0.880   temporizacion/r<22>
    SLICE_X14Y29.BMUX    Topab                 0.476   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_lutdi3
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y32.B4      net (fanout=28)       0.865   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y32.CLK     Tas                   0.322   temporizacion/r<27>
                                                       temporizacion/r_25_rstpot
                                                       temporizacion/r_25
    -------------------------------------------------  ---------------------------
    Total                                      2.934ns (1.189ns logic, 1.745ns route)
                                                       (40.5% logic, 59.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.010ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temporizacion/r_8 (FF)
  Destination:          temporizacion/r_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.933ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.604 - 0.626)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temporizacion/r_8 to temporizacion/r_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.AQ      Tcko                  0.391   temporizacion/r<11>
                                                       temporizacion/r_8
    SLICE_X14Y28.B1      net (fanout=3)        0.755   temporizacion/r<8>
    SLICE_X14Y28.COUT    Topcyb                0.375   temporizacion/Mcompar_n0003_cy<3>
                                                       temporizacion/Mcompar_n0003_lut<1>
                                                       temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.003   temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.BMUX    Tcinb                 0.222   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y32.B4      net (fanout=28)       0.865   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y32.CLK     Tas                   0.322   temporizacion/r<27>
                                                       temporizacion/r_25_rstpot
                                                       temporizacion/r_25
    -------------------------------------------------  ---------------------------
    Total                                      2.933ns (1.310ns logic, 1.623ns route)
                                                       (44.7% logic, 55.3% route)

--------------------------------------------------------------------------------

Paths for end point temporizacion/r_9 (SLICE_X13Y28.B6), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temporizacion/r_1 (FF)
  Destination:          temporizacion/r_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.240ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.152 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temporizacion/r_1 to temporizacion/r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.BQ      Tcko                  0.391   temporizacion/r<3>
                                                       temporizacion/r_1
    SLICE_X12Y26.B1      net (fanout=2)        0.635   temporizacion/r<1>
    SLICE_X12Y26.COUT    Topcyb                0.380   temporizacion/Mcount_r_cy<3>
                                                       temporizacion/r<1>_rt
                                                       temporizacion/Mcount_r_cy<3>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   temporizacion/Mcount_r_cy<3>
    SLICE_X12Y27.COUT    Tbyp                  0.076   temporizacion/Mcount_r_cy<7>
                                                       temporizacion/Mcount_r_cy<7>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   temporizacion/Mcount_r_cy<7>
    SLICE_X12Y28.BMUX    Tcinb                 0.292   temporizacion/Mcount_r_cy<11>
                                                       temporizacion/Mcount_r_cy<11>
    SLICE_X13Y28.B6      net (fanout=1)        1.138   temporizacion/Result<9>2
    SLICE_X13Y28.CLK     Tas                   0.322   temporizacion/r<11>
                                                       temporizacion/r_9_rstpot
                                                       temporizacion/r_9
    -------------------------------------------------  ---------------------------
    Total                                      3.240ns (1.461ns logic, 1.779ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temporizacion/r_0 (FF)
  Destination:          temporizacion/r_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.210ns (Levels of Logic = 4)
  Clock Path Skew:      -0.004ns (0.152 - 0.156)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temporizacion/r_0 to temporizacion/r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y26.AQ      Tcko                  0.391   temporizacion/r<3>
                                                       temporizacion/r_0
    SLICE_X12Y26.A2      net (fanout=2)        0.606   temporizacion/r<0>
    SLICE_X12Y26.COUT    Topcya                0.379   temporizacion/Mcount_r_cy<3>
                                                       temporizacion/Mcount_r_lut<0>_INV_0
                                                       temporizacion/Mcount_r_cy<3>
    SLICE_X12Y27.CIN     net (fanout=1)        0.003   temporizacion/Mcount_r_cy<3>
    SLICE_X12Y27.COUT    Tbyp                  0.076   temporizacion/Mcount_r_cy<7>
                                                       temporizacion/Mcount_r_cy<7>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   temporizacion/Mcount_r_cy<7>
    SLICE_X12Y28.BMUX    Tcinb                 0.292   temporizacion/Mcount_r_cy<11>
                                                       temporizacion/Mcount_r_cy<11>
    SLICE_X13Y28.B6      net (fanout=1)        1.138   temporizacion/Result<9>2
    SLICE_X13Y28.CLK     Tas                   0.322   temporizacion/r<11>
                                                       temporizacion/r_9_rstpot
                                                       temporizacion/r_9
    -------------------------------------------------  ---------------------------
    Total                                      3.210ns (1.460ns logic, 1.750ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.793ns (requirement - (data path - clock path skew + uncertainty))
  Source:               temporizacion/r_5 (FF)
  Destination:          temporizacion/r_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.165ns (Levels of Logic = 3)
  Clock Path Skew:      -0.007ns (0.152 - 0.159)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: temporizacion/r_5 to temporizacion/r_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.391   temporizacion/r<7>
                                                       temporizacion/r_5
    SLICE_X12Y27.B1      net (fanout=3)        0.639   temporizacion/r<5>
    SLICE_X12Y27.COUT    Topcyb                0.380   temporizacion/Mcount_r_cy<7>
                                                       temporizacion/r<5>_rt
                                                       temporizacion/Mcount_r_cy<7>
    SLICE_X12Y28.CIN     net (fanout=1)        0.003   temporizacion/Mcount_r_cy<7>
    SLICE_X12Y28.BMUX    Tcinb                 0.292   temporizacion/Mcount_r_cy<11>
                                                       temporizacion/Mcount_r_cy<11>
    SLICE_X13Y28.B6      net (fanout=1)        1.138   temporizacion/Result<9>2
    SLICE_X13Y28.CLK     Tas                   0.322   temporizacion/r<11>
                                                       temporizacion/r_9_rstpot
                                                       temporizacion/r_9
    -------------------------------------------------  ---------------------------
    Total                                      3.165ns (1.385ns logic, 1.780ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point temporizacion/r_12 (SLICE_X13Y29.A6), 49 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.064ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temporizacion/r_11 (FF)
  Destination:          temporizacion/r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.068ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.043 - 0.039)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temporizacion/r_11 to temporizacion/r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.DQ      Tcko                  0.198   temporizacion/r<11>
                                                       temporizacion/r_11
    SLICE_X14Y28.C5      net (fanout=3)        0.177   temporizacion/r<11>
    SLICE_X14Y28.COUT    Topcyc                0.191   temporizacion/Mcompar_n0003_cy<3>
                                                       temporizacion/Mcompar_n0003_lutdi1
                                                       temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.001   temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.BMUX    Tcinb                 0.125   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y29.A6      net (fanout=28)       0.161   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y29.CLK     Tah         (-Th)    -0.215   temporizacion/r<15>
                                                       temporizacion/r_12_rstpot
                                                       temporizacion/r_12
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (0.729ns logic, 0.339ns route)
                                                       (68.3% logic, 31.7% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temporizacion/r_11 (FF)
  Destination:          temporizacion/r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.072ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.043 - 0.039)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temporizacion/r_11 to temporizacion/r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.DQ      Tcko                  0.198   temporizacion/r<11>
                                                       temporizacion/r_11
    SLICE_X14Y28.C5      net (fanout=3)        0.177   temporizacion/r<11>
    SLICE_X14Y28.COUT    Topcyc                0.195   temporizacion/Mcompar_n0003_cy<3>
                                                       temporizacion/Mcompar_n0003_lut<2>
                                                       temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.001   temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.BMUX    Tcinb                 0.125   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y29.A6      net (fanout=28)       0.161   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y29.CLK     Tah         (-Th)    -0.215   temporizacion/r<15>
                                                       temporizacion/r_12_rstpot
                                                       temporizacion/r_12
    -------------------------------------------------  ---------------------------
    Total                                      1.072ns (0.733ns logic, 0.339ns route)
                                                       (68.4% logic, 31.6% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temporizacion/r_5 (FF)
  Destination:          temporizacion/r_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.143ns (Levels of Logic = 3)
  Clock Path Skew:      0.006ns (0.043 - 0.037)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temporizacion/r_5 to temporizacion/r_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.198   temporizacion/r<7>
                                                       temporizacion/r_5
    SLICE_X14Y28.B5      net (fanout=3)        0.213   temporizacion/r<5>
    SLICE_X14Y28.COUT    Topcyb                0.230   temporizacion/Mcompar_n0003_cy<3>
                                                       temporizacion/Mcompar_n0003_lutdi
                                                       temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.001   temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.BMUX    Tcinb                 0.125   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y29.A6      net (fanout=28)       0.161   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y29.CLK     Tah         (-Th)    -0.215   temporizacion/r<15>
                                                       temporizacion/r_12_rstpot
                                                       temporizacion/r_12
    -------------------------------------------------  ---------------------------
    Total                                      1.143ns (0.768ns logic, 0.375ns route)
                                                       (67.2% logic, 32.8% route)

--------------------------------------------------------------------------------

Paths for end point temporizacion/r_18 (SLICE_X13Y30.C6), 49 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.101ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temporizacion/r_11 (FF)
  Destination:          temporizacion/r_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.044 - 0.039)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temporizacion/r_11 to temporizacion/r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.DQ      Tcko                  0.198   temporizacion/r<11>
                                                       temporizacion/r_11
    SLICE_X14Y28.C5      net (fanout=3)        0.177   temporizacion/r<11>
    SLICE_X14Y28.COUT    Topcyc                0.191   temporizacion/Mcompar_n0003_cy<3>
                                                       temporizacion/Mcompar_n0003_lutdi1
                                                       temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.001   temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.BMUX    Tcinb                 0.125   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y30.C6      net (fanout=28)       0.199   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y30.CLK     Tah         (-Th)    -0.215   temporizacion/r<19>
                                                       temporizacion/r_18_rstpot
                                                       temporizacion/r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.729ns logic, 0.377ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.105ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temporizacion/r_11 (FF)
  Destination:          temporizacion/r_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 3)
  Clock Path Skew:      0.005ns (0.044 - 0.039)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temporizacion/r_11 to temporizacion/r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.DQ      Tcko                  0.198   temporizacion/r<11>
                                                       temporizacion/r_11
    SLICE_X14Y28.C5      net (fanout=3)        0.177   temporizacion/r<11>
    SLICE_X14Y28.COUT    Topcyc                0.195   temporizacion/Mcompar_n0003_cy<3>
                                                       temporizacion/Mcompar_n0003_lut<2>
                                                       temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.001   temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.BMUX    Tcinb                 0.125   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y30.C6      net (fanout=28)       0.199   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y30.CLK     Tah         (-Th)    -0.215   temporizacion/r<19>
                                                       temporizacion/r_18_rstpot
                                                       temporizacion/r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.733ns logic, 0.377ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temporizacion/r_5 (FF)
  Destination:          temporizacion/r_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.181ns (Levels of Logic = 3)
  Clock Path Skew:      0.007ns (0.044 - 0.037)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temporizacion/r_5 to temporizacion/r_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.198   temporizacion/r<7>
                                                       temporizacion/r_5
    SLICE_X14Y28.B5      net (fanout=3)        0.213   temporizacion/r<5>
    SLICE_X14Y28.COUT    Topcyb                0.230   temporizacion/Mcompar_n0003_cy<3>
                                                       temporizacion/Mcompar_n0003_lutdi
                                                       temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.001   temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.BMUX    Tcinb                 0.125   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y30.C6      net (fanout=28)       0.199   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y30.CLK     Tah         (-Th)    -0.215   temporizacion/r<19>
                                                       temporizacion/r_18_rstpot
                                                       temporizacion/r_18
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (0.768ns logic, 0.413ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Paths for end point temporizacion/r_11 (SLICE_X13Y28.D6), 49 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.106ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temporizacion/r_11 (FF)
  Destination:          temporizacion/r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.106ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temporizacion/r_11 to temporizacion/r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.DQ      Tcko                  0.198   temporizacion/r<11>
                                                       temporizacion/r_11
    SLICE_X14Y28.C5      net (fanout=3)        0.177   temporizacion/r<11>
    SLICE_X14Y28.COUT    Topcyc                0.191   temporizacion/Mcompar_n0003_cy<3>
                                                       temporizacion/Mcompar_n0003_lutdi1
                                                       temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.001   temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.BMUX    Tcinb                 0.125   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y28.D6      net (fanout=28)       0.199   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y28.CLK     Tah         (-Th)    -0.215   temporizacion/r<11>
                                                       temporizacion/r_11_rstpot
                                                       temporizacion/r_11
    -------------------------------------------------  ---------------------------
    Total                                      1.106ns (0.729ns logic, 0.377ns route)
                                                       (65.9% logic, 34.1% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.110ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temporizacion/r_11 (FF)
  Destination:          temporizacion/r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.110ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temporizacion/r_11 to temporizacion/r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y28.DQ      Tcko                  0.198   temporizacion/r<11>
                                                       temporizacion/r_11
    SLICE_X14Y28.C5      net (fanout=3)        0.177   temporizacion/r<11>
    SLICE_X14Y28.COUT    Topcyc                0.195   temporizacion/Mcompar_n0003_cy<3>
                                                       temporizacion/Mcompar_n0003_lut<2>
                                                       temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.001   temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.BMUX    Tcinb                 0.125   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y28.D6      net (fanout=28)       0.199   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y28.CLK     Tah         (-Th)    -0.215   temporizacion/r<11>
                                                       temporizacion/r_11_rstpot
                                                       temporizacion/r_11
    -------------------------------------------------  ---------------------------
    Total                                      1.110ns (0.733ns logic, 0.377ns route)
                                                       (66.0% logic, 34.0% route)

--------------------------------------------------------------------------------
Slack (hold path):      1.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               temporizacion/r_5 (FF)
  Destination:          temporizacion/r_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.181ns (Levels of Logic = 3)
  Clock Path Skew:      0.004ns (0.041 - 0.037)
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: temporizacion/r_5 to temporizacion/r_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y27.BQ      Tcko                  0.198   temporizacion/r<7>
                                                       temporizacion/r_5
    SLICE_X14Y28.B5      net (fanout=3)        0.213   temporizacion/r<5>
    SLICE_X14Y28.COUT    Topcyb                0.230   temporizacion/Mcompar_n0003_cy<3>
                                                       temporizacion/Mcompar_n0003_lutdi
                                                       temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.CIN     net (fanout=1)        0.001   temporizacion/Mcompar_n0003_cy<3>
    SLICE_X14Y29.BMUX    Tcinb                 0.125   temporizacion/Mcompar_n0003_cy<5>
                                                       temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y28.D6      net (fanout=28)       0.199   temporizacion/Mcompar_n0003_cy<5>
    SLICE_X13Y28.CLK     Tah         (-Th)    -0.215   temporizacion/r<11>
                                                       temporizacion/r_11_rstpot
                                                       temporizacion/r_11
    -------------------------------------------------  ---------------------------
    Total                                      1.181ns (0.768ns logic, 0.413ns route)
                                                       (65.0% logic, 35.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: temporizacion/r<3>/CLK
  Logical resource: temporizacion/r_0/CK
  Location pin: SLICE_X13Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.606ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: temporizacion/r<3>/CLK
  Logical resource: temporizacion/r_1/CK
  Location pin: SLICE_X13Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.322|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1823 paths, 0 nets, and 157 connections

Design statistics:
   Minimum period:   3.322ns{1}   (Maximum frequency: 301.023MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Sep 20 00:41:09 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



