
-- VHDL Instantiation Created from source file TB_Profibus_Unit.vhd -- 16:39:21 08/17/2022
--
-- Notes: 
-- 1) This instantiation template has been automatically generated using types
-- std_logic and std_logic_vector for the ports of the instantiated module
-- 2) To use this template to instantiate this entity, cut-and-paste and then edit

	COMPONENT TB_Profibus_Unit
	PORT(       
		);
	END COMPONENT;

	Inst_TB_Profibus_Unit: TB_Profibus_Unit PORT MAP(
	);


