|--------------------------------------------------------------|
|- ispLEVER Classic 1.4.01.04.23.l1 Fitter Report File        -|
|- Copyright(C), 1992-2010, Lattice Semiconductor Corporation -|
|- All Rights Reserved.                                       -|
|--------------------------------------------------------------|




The Basic/Detailed Report Format can be selected in the dialog box
Tools->Fitter Report File Format...

Project_Summary
~~~~~~~~~~~~~~~
Project Name         :  mach64board_project
Project Path         :  C:\Users\tmcphillips\Hobbies\MACH64 Projects\PellerinChap6\AddressableLatch
Project Fitted on    :  Mon Jan 16 16:21:04 2012

Device               :  M4064_32
Package              :  48
GLB Input Mux Size   :  10
Available Blocks     :  4
Speed                :  -7.5
Part Number          :  LC4064V-75T48I
Source Format        :  ABEL_Schematic


// Project 'mach64board_project' Fit Successfully! //


Compilation_Times
~~~~~~~~~~~~~~~~~
Prefit Time                     0 secs
Load Design Time                0.03 secs
Partition Time                  0.00 secs
Place Time                      0.00 secs
Route Time                      0.00 secs
Total Fit Time                  00:00:01


Design_Summary
~~~~~~~~~~~~~~
Total Input Pins                6
Total Logic Functions           8
  Total Output Pins             8
  Total Bidir I/O Pins          0
  Total Buried Nodes            0
Total Flip-Flops                8
  Total D Flip-Flops            0
  Total T Flip-Flops            0
  Total Latches                 8
Total Product Terms             48

Total Reserved Pins             0
Total Locked Pins               14
Total Locked Nodes              0

Total Unique Output Enables     0
Total Unique Clocks             1
Total Unique Clock Enables      0
Total Unique Resets             1
Total Unique Presets            0

Fmax Logic Levels               1


Device_Resource_Summary
~~~~~~~~~~~~~~~~~~~~~~~
                                 Device
                                 Total    Used   Not Used   Utilization
-----------------------------------------------------------------------
Dedicated Pins
  Clock/Input Pins                  4        0      4    -->     0
  I/O / Enable Pins                 2        0      2    -->     0
I/O Pins                           30       14     16    -->    46
Logic Functions                    64        8     56    -->    12
  Input Registers                  32        0     32    -->     0

GLB Inputs                        144       20    124    -->    13
Logical Product Terms             320       32    288    -->    10
Occupied GLBs                       4        4      0    -->   100
Macrocells                         64        8     56    -->    12

Control Product Terms:
  GLB Clock/Clock Enables           4        2      2    -->    50
  GLB Reset/Presets                 4        0      4    -->     0
  Macrocell Clocks                 64        0     64    -->     0
  Macrocell Clock Enables          64        0     64    -->     0
  Macrocell Enables                64        0     64    -->     0
  Macrocell Resets                 64        0     64    -->     0
  Macrocell Presets                64        0     64    -->     0

Global Routing Pool               100       14     86    -->    14
  GRP from IFB                     ..        6     ..    -->    ..
    (from input signals)           ..        6     ..    -->    ..
    (from output signals)          ..        0     ..    -->    ..
    (from bidir signals)           ..        0     ..    -->    ..
  GRP from MFB                     ..        8     ..    -->    ..
----------------------------------------------------------------------

<Note> 1 : The available PT is the product term that has not been used.
<Note> 2 : IFB is I/O feedback.
<Note> 3 : MFB is macrocell feedback.



GLB_Resource_Summary
~~~~~~~~~~~~~~~~~~~~
                                                                                     # of PT
               ---  Fanin  ---    I/O    Input  Macrocells       Macrocells   Logic  clusters
             Unique Shared Total  Pins    Regs Used Inaccessible  available    PTs   used
-------------------------------------------------------------------------------------------
Maximum
  GLB                      36      *(1)     8   --     --             16       80       16
-------------------------------------------------------------------------------------------
  GLB    A      7     0     7      1/8      0    1      0             15        4        1
  GLB    B      0     0     0      4/8      0    0      0             16        0        0
  GLB    C      0     0     0      2/8      0    0      0             16        0        0
  GLB    D      7     6    13      7/8      0    7      0              9       28        7
-------------------------------------------------------------------------------------------
TOTALS:        14     6    20     14/32     0    8      0             56       32        8

<Note> 1 : For ispMACH 4000 devices, the number of IOs depends on the GLB.
<Note> 2 : Four rightmost columns above reflect last status of the placement process.



GLB_Control_Summary
~~~~~~~~~~~~~~~~~~~
           Shared Shared | Mcell  Mcell  Mcell  Mcell  Mcell 
           Clk/CE Rst/Pr | Clock  CE     Enable Reset  Preset
------------------------------------------------------------------------------
Maximum
  GLB        1      1        16     16     16     16     16  
==============================================================================
  GLB    A   1      0         0      0      0      0      0
  GLB    B   0      0         0      0      0      0      0
  GLB    C   0      0         0      0      0      0      0
  GLB    D   1      0         0      0      0      0      0
------------------------------------------------------------------------------

<Note> 1 : For ispMACH 4000 devices, the number of output enables depends on the GLB.



Optimizer_and_Fitter_Options
~~~~~~~~~~~~~~~~~~~~~~~~~~~~
Pin Assignment :                       Yes
Group Assignment :                     No
Pin Reservation :                      No

@Ignore_Project_Constraints :
  Pin Assignments :                    No
      Keep Block Assignment            --
      Keep Segment Assignment          --
  Group Assignments :                  No
  Macrocell Assignment :               No
      Keep Block Assignment            --
      Keep Segment Assignment          --

@Backannotate_Project_Constraints
  Pin Assignments :                    No
  Pin And Block Assignments :          No
  Pin, Macrocell and Block :           No

@Timing_Constraints :                  No

@Global_Project_Optimization :
  Balanced Partitioning :              Yes
  Spread Placement :                   Yes

  Note :
    Pack Design :
       Balanced Partitioning = No
       Spread Placement      = No
    Spread Design :
       Balanced Partitioning = Yes
       Spread Placement      = Yes


@Logic_Synthesis :
  Logic Reduction :                    Yes
  Node Collapsing :                    FMAX
  Fmax_Logic_Level :                   1
  D/T Synthesis :                      Yes
  XOR Synthesis :                      Yes
  Max. P-Term for Collapsing :         16
  Max. P-Term for Splitting :          80
  Max Symbols :                        24

@Utilization_options
  Max. % of Macrocells used :          100
@Usercode                               (HEX)
@IO_Types                              Default = LVCMOS18 (2)
@Output_Slew_Rate                      Default = FAST (2)
@Power                                 Default = HIGH (2)
@Pull                                  Default = PULLUP_UP (2)
@Fast_Bypass                           Default = None (2)
@ORP_Bypass                            Default = None
@Input_Registers                       Default = None (2)
@Register_Powerup                      Default = None

Device Options:
<Note> 1 : Reserved unused I/Os can be independently driven to Low or High, and does not
           follow the drive level set for the Global Configure Unused I/O Option.
<Note> 2 : For user-specified constraints on individual signals, refer to the Output,
           Bidir and Buried Signal Lists.



Pinout_Listing
~~~~~~~~~~~~~~
      | Pin   | Bank |GLB |Assigned|                 | Signal|
Pin No| Type  |Number|Pad |Pin     |     I/O Type    | Type  | Signal name
--------------------------------------------------------------------------
1     | TDI   |   -  |    |        |                 |       |
2     |  I_O  |   0  |A10 |        |                 |       |
3     |  I_O  |   0  |A12 |        |                 |       |
4     |  I_O  |   0  |A14 |        |                 |       |
5     |GNDIO0 |   -  |    |        |                 |       |
6     |VCCIO0 |   -  |    |        |                 |       |
7     |  I_O  |   0  |B0  |    *   |LVCMOS18         | Input |s0
8     |  I_O  |   0  |B2  |    *   |LVCMOS18         | Input |s1
9     |  I_O  |   0  |B4  |    *   |LVCMOS18         | Input |s2
10    |  I_O  |   0  |B6  |        |                 |       |
11    | TCK   |   -  |    |        |                 |       |
12    | VCC   |   -  |    |        |                 |       |
13    | GND   |   -  |    |        |                 |       |
14    |  I_O  |   0  |B8  |        |                 |       |
15    |  I_O  |   0  |B10 |        |                 |       |
16    |  I_O  |   0  |B12 |        |                 |       |
17    |  I_O  |   0  |B14 |    *   |LVCMOS18         | Input |d
18    |INCLK1 |   0  |    |        |                 |       |
19    |INCLK2 |   1  |    |        |                 |       |
20    |  I_O  |   1  |C0  |    *   |LVCMOS18         | Input |clr
21    |  I_O  |   1  |C2  |        |                 |       |
22    |  I_O  |   1  |C4  |        |                 |       |
23    |  I_O  |   1  |C6  |        |                 |       |
24    |  I_O  |   1  |C8  |        |                 |       |
25    | TMS   |   -  |    |        |                 |       |
26    |  I_O  |   1  |C10 |    *   |LVCMOS18         | Input |g
27    |  I_O  |   1  |C12 |        |                 |       |
28    |  I_O  |   1  |C14 |        |                 |       |
29    |GNDIO1 |   -  |    |        |                 |       |
30    |VCCIO1 |   -  |    |        |                 |       |
31    |  I_O  |   1  |D0  |    *   |LVCMOS18         | Output|q0
32    |  I_O  |   1  |D2  |    *   |LVCMOS18         | Output|q1
33    |  I_O  |   1  |D4  |    *   |LVCMOS18         | Output|q2
34    |  I_O  |   1  |D6  |    *   |LVCMOS18         | Output|q3
35    | TDO   |   -  |    |        |                 |       |
36    | VCC   |   -  |    |        |                 |       |
37    | GND   |   -  |    |        |                 |       |
38    |  I_O  |   1  |D8  |    *   |LVCMOS18         | Output|q4
39    |  I_O  |   1  |D10 |    *   |LVCMOS18         | Output|q5
40    |  I_O  |   1  |D12 |    *   |LVCMOS18         | Output|q6
41    | I_O/OE|   1  |D14 |        |                 |       |
42    |INCLK3 |   1  |    |        |                 |       |
43    |INCLK0 |   0  |    |        |                 |       |
44    | I_O/OE|   0  |A0  |        |                 |       |
45    |  I_O  |   0  |A2  |    *   |LVCMOS18         | Output|q7
46    |  I_O  |   0  |A4  |        |                 |       |
47    |  I_O  |   0  |A6  |        |                 |       |
48    |  I_O  |   0  |A8  |        |                 |       |
--------------------------------------------------------------------------

<Note> GLB Pad : This notation refers to the GLB I/O pad number in the device.
<Note> Assigned Pin : user or dedicated input assignment (E.g. Clock pins).
<Note> Pin Type : 
          ClkIn : Dedicated input or clock pin 
           CLK  : Dedicated clock pin
           I_O  : Input/Output pin
           INP  : Dedicated input pin
           JTAG : JTAG Control and test pin
           NC   : No connected



Input_Signal_List
~~~~~~~~~~~~~~~~~
                Input
         Pin    Fanout
 Pin GLB Type           Pullup Signal
-------------------------------------
  20   C  I/O   2 A--D      Up clr
  17   B  I/O   2 A--D      Up d
  26   C  I/O   2 A--D      Up g
   7   B  I/O   2 A--D      Up s0
   8   B  I/O   2 A--D      Up s1
   9   B  I/O   2 A--D      Up s2
-------------------------------------



Output_Signal_List
~~~~~~~~~~~~~~~~~~
          I         C      P R P       O Output
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
-------------------------------------------------------------------
  31   D  7  1   4  1 LAT    * R         1 ---D  Fast     Up q0
  32   D  7  1   4  1 LAT    * R         1 ---D  Fast     Up q1
  33   D  7  1   4  1 LAT    * R         1 ---D  Fast     Up q2
  34   D  7  1   4  1 LAT    * R         1 ---D  Fast     Up q3
  38   D  7  1   4  1 LAT    * R         1 ---D  Fast     Up q4
  39   D  7  1   4  1 LAT    * R         1 ---D  Fast     Up q5
  40   D  7  1   4  1 LAT    * R         1 ---D  Fast     Up q6
  45   A  7  1   4  1 LAT    * R         1 A---  Fast     Up q7
-------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Bidir_Signal_List
~~~~~~~~~~~~~~~~~
          I         C      P R P       O Bidir
          N         L Mc   R E U C O F B Fanout
 Pin GLB  P LL PTs  S Type E S P E E P P         Slew Pullup Signal
-------------------------------------------------------------------
-------------------------------------------------------------------

<Note> CLS = Number of clusters used
       INP = Number of input signals
       PTs = Number of product terms
        LL = Number of logic levels
       PRE = Has preset equation
       RES = Has reset equation
       PUP = Power-Up initial state: R=Reset, S=Set
        CE = Has clock enable equation
        OE = Has output enable equation
        FP = Fast path used
       OBP = ORP bypass used



Buried_Signal_List
~~~~~~~~~~~~~~~~~~



PostFit_Equations
~~~~~~~~~~~~~~~~~
q0.D = s0 & s1 & s2 & !d
    # !s0 & q0.Q
    # !s1 & q0.Q
    # !s2 & q0.Q ; (4 pterms, 5 signals)
q0.LH = g ; (1 pterm, 1 signal)
q0.AR = !g & clr ; (1 pterm, 2 signals)

q1.D = !s0 & s1 & s2 & !d
    # s0 & q1.Q
    # !s1 & q1.Q
    # !s2 & q1.Q ; (4 pterms, 5 signals)
q1.LH = g ; (1 pterm, 1 signal)
q1.AR = !g & clr ; (1 pterm, 2 signals)

q2.D = s0 & !s1 & s2 & !d
    # !s0 & q2.Q
    # s1 & q2.Q
    # !s2 & q2.Q ; (4 pterms, 5 signals)
q2.LH = g ; (1 pterm, 1 signal)
q2.AR = !g & clr ; (1 pterm, 2 signals)

q3.D = !s0 & !s1 & s2 & !d
    # s0 & q3.Q
    # s1 & q3.Q
    # !s2 & q3.Q ; (4 pterms, 5 signals)
q3.LH = g ; (1 pterm, 1 signal)
q3.AR = !g & clr ; (1 pterm, 2 signals)

q4.D = s0 & s1 & !s2 & !d
    # !s0 & q4.Q
    # !s1 & q4.Q
    # s2 & q4.Q ; (4 pterms, 5 signals)
q4.LH = g ; (1 pterm, 1 signal)
q4.AR = !g & clr ; (1 pterm, 2 signals)

q5.D = !s0 & s1 & !s2 & !d
    # s0 & q5.Q
    # !s1 & q5.Q
    # s2 & q5.Q ; (4 pterms, 5 signals)
q5.LH = g ; (1 pterm, 1 signal)
q5.AR = !g & clr ; (1 pterm, 2 signals)

q6.D = s0 & !s1 & !s2 & !d
    # !s0 & q6.Q
    # s1 & q6.Q
    # s2 & q6.Q ; (4 pterms, 5 signals)
q6.LH = g ; (1 pterm, 1 signal)
q6.AR = !g & clr ; (1 pterm, 2 signals)

q7.D = !s0 & !s1 & !s2 & !d
    # s0 & q7.Q
    # s1 & q7.Q
    # s2 & q7.Q ; (4 pterms, 5 signals)
q7.LH = g ; (1 pterm, 1 signal)
q7.AR = !g & clr ; (1 pterm, 2 signals)




