BEGIN:VCALENDAR
CALSCALE:GREGORIAN
VERSION:2.0
METHOD:PUBLISH
PRODID:explore_courses
BEGIN:VTIMEZONE
TZID:America/Los_Angeles
X-LIC-LOCATION:America/Los_Angeles
BEGIN:DAYLIGHT
TZOFFSETFROM:-0800
TZOFFSETTO:-0700
TZNAME:PDT
DTSTART:19700308T020000
RRULE:FREQ=YEARLY;BYMONTH=3;BYDAY=2SU
END:DAYLIGHT
BEGIN:STANDARD
TZOFFSETFROM:-0700
TZOFFSETTO:-0800
TZNAME:PST
DTSTART:19701101T020000
RRULE:FREQ=YEARLY;BYMONTH=11;BYDAY=1SU
END:STANDARD
END:VTIMEZONE
BEGIN:VEVENT
DTEND;TZID=America/Los_Angeles:20170404T102000
LAST-MODIFIED:20160925T011632
UID:explore_courses76e2b981-3821-4df9-aee4-499d2eb52635
DTSTAMP:20160925T011632
LOCATION:540-108
DESCRIPTION:An introduction to mixed signal design.  Working in teams you will create a small mixed-signal VLSI design using a modern design flow and CAD tools.  The project involves writing a Verilog model of the chip, creating a testing/debug strategy for your chip, wrapping custom layout to fit into a std cell system, using synthesis and place and route tools to create the layout of your chip, and understanding all the weird stuff you need to do to tape-out a chip.  Useful for anyone who will build a chip in their Ph.D.  Pre-requsiites:  EE271 and experience in digital/analog circuit design.
STATUS:CONFIRMED
SEQUENCE:0
SUMMARY:EE272 LEC
DTSTART;TZID=America/Los_Angeles:20170404T090000
CREATED:20160925T011632
RRULE:FREQ=WEEKLY;INTERVAL=1;UNTIL=20170607T102000;BYDAY=TU,TH
END:VEVENT
END:VCALENDAR