

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 17:49:55 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_FifoInterface
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.108 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       33|       33|  0.330 us|  0.330 us|   27|   27|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       31|       31|         8|          3|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 3, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.70>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten2 = alloca i32 1"   --->   Operation 11 'alloca' 'indvar_flatten2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 12 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [../files/matrixmul.cpp:4]   --->   Operation 13 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_0, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_0"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_1, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_1"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a_2, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a_2"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_0, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_0"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_1, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_1"   --->   Operation 23 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b_2, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b_2"   --->   Operation 25 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_0, i32 4294967295, i32 4294967295, void @empty, i32 0, i32 0, void @empty, void @empty, void @empty, i32 0, i32 0, i32 0, i32 0, void @empty, void @empty, i32 4294967295, i32 0, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 27 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %j3"   --->   Operation 28 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten2"   --->   Operation 29 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 30 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%icmp_ln214 = phi i1 0, void %entry, i1 %icmp_ln21, void %arrayidx143.26.exit" [../files/matrixmul.cpp:21]   --->   Operation 31 'phi' 'icmp_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j3_load = load i2 %j3" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg:16]   --->   Operation 32 'load' 'j3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.17ns)   --->   "%select_ln16 = select i1 %icmp_ln214, i2 0, i2 %j3_load" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg:16]   --->   Operation 33 'select' 'select_ln16' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.73ns)   --->   "%switch_ln26 = switch i2 %select_ln16, void %arrayidx143.26.case.2, i2 0, void %arrayidx143.26.case.0, i2 1, void %arrayidx143.26.case.1" [../files/matrixmul.cpp:26]   --->   Operation 34 'switch' 'switch_ln26' <Predicate = true> <Delay = 0.73>
ST_1 : Operation 35 [1/1] (0.54ns)   --->   "%j = add i2 %select_ln16, i2 1" [../files/matrixmul.cpp:21]   --->   Operation 35 'add' 'j' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.54ns)   --->   "%icmp_ln21 = icmp_eq  i2 %j, i2 3" [../files/matrixmul.cpp:21]   --->   Operation 36 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 %j, i2 %j3" [../files/matrixmul.cpp:21]   --->   Operation 37 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.63>
ST_2 : Operation 38 [1/1] (1.63ns)   --->   "%b_1_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_1" [../files/matrixmul.cpp:26]   --->   Operation 38 'read' 'b_1_read' <Predicate = (select_ln16 == 1)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 39 [1/1] (1.63ns)   --->   "%b_0_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_0" [../files/matrixmul.cpp:26]   --->   Operation 39 'read' 'b_0_read' <Predicate = (select_ln16 == 0)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_2 : Operation 40 [1/1] (1.63ns)   --->   "%b_2_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_2" [../files/matrixmul.cpp:26]   --->   Operation 40 'read' 'b_2_read' <Predicate = (select_ln16 != 0 & select_ln16 != 1)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>

State 3 <SV = 2> <Delay = 1.63>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%indvar_flatten2_load = load i4 %indvar_flatten2" [../files/matrixmul.cpp:19]   --->   Operation 41 'load' 'indvar_flatten2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.79ns)   --->   "%add_ln19 = add i4 %indvar_flatten2_load, i4 1" [../files/matrixmul.cpp:19]   --->   Operation 42 'add' 'add_ln19' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (1.63ns)   --->   "%b_1_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_1" [../files/matrixmul.cpp:26]   --->   Operation 43 'read' 'b_1_read_1' <Predicate = (select_ln16 == 1)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 44 [1/1] (1.63ns)   --->   "%b_0_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_0" [../files/matrixmul.cpp:26]   --->   Operation 44 'read' 'b_0_read_1' <Predicate = (select_ln16 == 0)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 45 [1/1] (1.63ns)   --->   "%b_2_read_1 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_2" [../files/matrixmul.cpp:26]   --->   Operation 45 'read' 'b_2_read_1' <Predicate = (select_ln16 != 0 & select_ln16 != 1)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_3 : Operation 46 [1/1] (0.79ns)   --->   "%icmp_ln19 = icmp_eq  i4 %indvar_flatten2_load, i4 8" [../files/matrixmul.cpp:19]   --->   Operation 46 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 47 [1/1] (0.42ns)   --->   "%store_ln19 = store i4 %add_ln19, i4 %indvar_flatten2" [../files/matrixmul.cpp:19]   --->   Operation 47 'store' 'store_ln19' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc25, void %for.end27" [../files/matrixmul.cpp:19]   --->   Operation 48 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.10>
ST_4 : Operation 49 [1/1] (1.63ns)   --->   "%a_0_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %a_0" [../files/matrixmul.cpp:26]   --->   Operation 49 'read' 'a_0_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 50 [1/1] (1.63ns)   --->   "%a_1_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %a_1" [../files/matrixmul.cpp:26]   --->   Operation 50 'read' 'a_1_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 51 [1/1] (1.63ns)   --->   "%a_2_read = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %a_2" [../files/matrixmul.cpp:26]   --->   Operation 51 'read' 'a_2_read' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i8 %a_2_read" [../files/matrixmul.cpp:26]   --->   Operation 52 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (1.63ns)   --->   "%b_1_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_1" [../files/matrixmul.cpp:26]   --->   Operation 53 'read' 'b_1_read_2' <Predicate = (select_ln16 == 1)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 54 [1/1] (0.47ns)   --->   "%br_ln26 = br void %arrayidx143.26.exit" [../files/matrixmul.cpp:26]   --->   Operation 54 'br' 'br_ln26' <Predicate = (select_ln16 == 1)> <Delay = 0.47>
ST_4 : Operation 55 [1/1] (1.63ns)   --->   "%b_0_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_0" [../files/matrixmul.cpp:26]   --->   Operation 55 'read' 'b_0_read_2' <Predicate = (select_ln16 == 0)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 56 [1/1] (0.47ns)   --->   "%br_ln26 = br void %arrayidx143.26.exit" [../files/matrixmul.cpp:26]   --->   Operation 56 'br' 'br_ln26' <Predicate = (select_ln16 == 0)> <Delay = 0.47>
ST_4 : Operation 57 [1/1] (1.63ns)   --->   "%b_2_read_2 = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %b_2" [../files/matrixmul.cpp:26]   --->   Operation 57 'read' 'b_2_read_2' <Predicate = (select_ln16 != 0 & select_ln16 != 1)> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_4 : Operation 58 [1/1] (0.47ns)   --->   "%br_ln26 = br void %arrayidx143.26.exit" [../files/matrixmul.cpp:26]   --->   Operation 58 'br' 'br_ln26' <Predicate = (select_ln16 != 0 & select_ln16 != 1)> <Delay = 0.47>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%empty_6 = phi i8 %b_0_read_2, void %arrayidx143.26.case.0, i8 %b_1_read_2, void %arrayidx143.26.case.1, i8 %b_2_read_2, void %arrayidx143.26.case.2" [../files/matrixmul.cpp:26]   --->   Operation 59 'phi' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%sext_ln26_5 = sext i8 %empty_6" [../files/matrixmul.cpp:26]   --->   Operation 60 'sext' 'sext_ln26_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [3/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_5, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 61 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.65>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg:16]   --->   Operation 62 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg:16]   --->   Operation 63 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 64 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 65 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns)   --->   "%specpipeline_ln16 = specpipeline void @_ssdm_op_SpecPipeline, i32 0, i32 0, i32 1, i32 0, void @empty" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg:16]   --->   Operation 66 'specpipeline' 'specpipeline_ln16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_FifoInterface/hls_config.cfg:15]   --->   Operation 67 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i8 %a_0_read" [../files/matrixmul.cpp:26]   --->   Operation 68 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i8 %a_1_read" [../files/matrixmul.cpp:26]   --->   Operation 69 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%empty = phi i8 %b_0_read_1, void %arrayidx143.26.case.0, i8 %b_1_read_1, void %arrayidx143.26.case.1, i8 %b_2_read_1, void %arrayidx143.26.case.2" [../files/matrixmul.cpp:26]   --->   Operation 70 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%empty_5 = phi i8 %b_0_read, void %arrayidx143.26.case.0, i8 %b_1_read, void %arrayidx143.26.case.1, i8 %b_2_read, void %arrayidx143.26.case.2" [../files/matrixmul.cpp:26]   --->   Operation 71 'phi' 'empty_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln26_3 = sext i8 %empty_5" [../files/matrixmul.cpp:26]   --->   Operation 72 'sext' 'sext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%sext_ln26_4 = sext i8 %empty" [../files/matrixmul.cpp:26]   --->   Operation 73 'sext' 'sext_ln26_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 74 [3/3] (0.99ns) (grouped into DSP with root node tmp)   --->   "%mul_ln26 = mul i16 %sext_ln26_3, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 74 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 75 [1/1] (1.65ns)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_4, i16 %sext_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 75 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [2/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_5, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 76 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 0.99>
ST_6 : Operation 77 [2/3] (0.99ns) (grouped into DSP with root node tmp)   --->   "%mul_ln26 = mul i16 %sext_ln26_3, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 77 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 78 [1/3] (0.00ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_5, i16 %sext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 78 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 79 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i16 %mul_ln26_1, i16 %mul_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 79 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 1.29>
ST_7 : Operation 80 [1/3] (0.00ns) (grouped into DSP with root node tmp)   --->   "%mul_ln26 = mul i16 %sext_ln26_3, i16 %sext_ln26" [../files/matrixmul.cpp:26]   --->   Operation 80 'mul' 'mul_ln26' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 81 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i16 %mul_ln26_1, i16 %mul_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 81 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 82 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp = add i16 %add_ln26, i16 %mul_ln26" [../files/matrixmul.cpp:26]   --->   Operation 82 'add' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.28>
ST_8 : Operation 83 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp = add i16 %add_ln26, i16 %mul_ln26" [../files/matrixmul.cpp:26]   --->   Operation 83 'add' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 84 [1/1] (1.63ns)   --->   "%write_ln28 = write void @_ssdm_op_Write.ap_fifo.volatile.i16P0A, i16 %res, i16 %tmp" [../files/matrixmul.cpp:28]   --->   Operation 84 'write' 'write_ln28' <Predicate = true> <Delay = 1.63> <CoreInst = "FIFO">   --->   Core 77 'FIFO' <Latency = 0> <II = 1> <Delay = 1.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = -1> <Depth = -1> <FIFO>
ST_8 : Operation 85 [1/1] (0.42ns)   --->   "%ret_ln31 = ret" [../files/matrixmul.cpp:31]   --->   Operation 85 'ret' 'ret_ln31' <Predicate = (icmp_ln19)> <Delay = 0.42>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ a_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ b_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten2       (alloca           ) [ 011100000]
j3                    (alloca           ) [ 010000000]
spectopmodule_ln4     (spectopmodule    ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000]
specinterface_ln0     (specinterface    ) [ 000000000]
specbitsmap_ln0       (specbitsmap      ) [ 000000000]
store_ln0             (store            ) [ 000000000]
store_ln0             (store            ) [ 000000000]
br_ln0                (br               ) [ 000000000]
icmp_ln214            (phi              ) [ 010000000]
j3_load               (load             ) [ 000000000]
select_ln16           (select           ) [ 011111111]
switch_ln26           (switch           ) [ 000000000]
j                     (add              ) [ 000000000]
icmp_ln21             (icmp             ) [ 011100000]
store_ln21            (store            ) [ 000000000]
b_1_read              (read             ) [ 011111000]
b_0_read              (read             ) [ 011111000]
b_2_read              (read             ) [ 011111000]
indvar_flatten2_load  (load             ) [ 000000000]
add_ln19              (add              ) [ 000000000]
b_1_read_1            (read             ) [ 011011000]
b_0_read_1            (read             ) [ 011011000]
b_2_read_1            (read             ) [ 011011000]
icmp_ln19             (icmp             ) [ 011111111]
store_ln19            (store            ) [ 000000000]
br_ln19               (br               ) [ 010100000]
a_0_read              (read             ) [ 001001000]
a_1_read              (read             ) [ 001001000]
a_2_read              (read             ) [ 000000000]
sext_ln26_2           (sext             ) [ 001101100]
b_1_read_2            (read             ) [ 000000000]
br_ln26               (br               ) [ 011011000]
b_0_read_2            (read             ) [ 000000000]
br_ln26               (br               ) [ 011011000]
b_2_read_2            (read             ) [ 000000000]
br_ln26               (br               ) [ 011011000]
empty_6               (phi              ) [ 000000000]
sext_ln26_5           (sext             ) [ 001101100]
specpipeline_ln16     (specpipeline     ) [ 000000000]
specpipeline_ln16     (specpipeline     ) [ 000000000]
specloopname_ln0      (specloopname     ) [ 000000000]
speclooptripcount_ln0 (speclooptripcount) [ 000000000]
specpipeline_ln16     (specpipeline     ) [ 000000000]
specpipeline_ln15     (specpipeline     ) [ 000000000]
sext_ln26             (sext             ) [ 010100110]
sext_ln26_1           (sext             ) [ 000000000]
empty                 (phi              ) [ 001001000]
empty_5               (phi              ) [ 001001000]
sext_ln26_3           (sext             ) [ 010100110]
sext_ln26_4           (sext             ) [ 000000000]
mul_ln26_1            (mul              ) [ 010100110]
mul_ln26_2            (mul              ) [ 010000010]
mul_ln26              (mul              ) [ 001000001]
add_ln26              (add              ) [ 001000001]
tmp                   (add              ) [ 000000000]
write_ln28            (write            ) [ 000000000]
ret_ln31              (ret              ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_0"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="a_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="a_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a_2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="b_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="b_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_1"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="b_2">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="res">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="indvar_flatten2_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten2/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="j3_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j3/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_read_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="8" slack="0"/>
<pin id="70" dir="0" index="1" bw="8" slack="0"/>
<pin id="71" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_1_read/2 b_1_read_1/3 b_1_read_2/4 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="8" slack="0"/>
<pin id="76" dir="0" index="1" bw="8" slack="0"/>
<pin id="77" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_0_read/2 b_0_read_1/3 b_0_read_2/4 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="8" slack="0"/>
<pin id="83" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="b_2_read/2 b_2_read_1/3 b_2_read_2/4 "/>
</bind>
</comp>

<comp id="86" class="1004" name="a_0_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="8" slack="0"/>
<pin id="88" dir="0" index="1" bw="8" slack="0"/>
<pin id="89" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_0_read/4 "/>
</bind>
</comp>

<comp id="92" class="1004" name="a_1_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="8" slack="0"/>
<pin id="94" dir="0" index="1" bw="8" slack="0"/>
<pin id="95" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_1_read/4 "/>
</bind>
</comp>

<comp id="98" class="1004" name="a_2_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="8" slack="0"/>
<pin id="100" dir="0" index="1" bw="8" slack="0"/>
<pin id="101" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a_2_read/4 "/>
</bind>
</comp>

<comp id="104" class="1004" name="write_ln28_write_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="0" slack="0"/>
<pin id="106" dir="0" index="1" bw="16" slack="0"/>
<pin id="107" dir="0" index="2" bw="16" slack="0"/>
<pin id="108" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln28/8 "/>
</bind>
</comp>

<comp id="111" class="1005" name="icmp_ln214_reg_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="113" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln214 (phireg) "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln214_phi_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="117" dir="0" index="2" bw="1" slack="0"/>
<pin id="118" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="119" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln214/1 "/>
</bind>
</comp>

<comp id="121" class="1005" name="empty_6_reg_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="123" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_6 (phireg) "/>
</bind>
</comp>

<comp id="124" class="1004" name="empty_6_phi_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="8" slack="0"/>
<pin id="126" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="8" slack="0"/>
<pin id="128" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="129" dir="0" index="4" bw="8" slack="0"/>
<pin id="130" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="131" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_6/4 "/>
</bind>
</comp>

<comp id="135" class="1005" name="empty_reg_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="137" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty (phireg) "/>
</bind>
</comp>

<comp id="138" class="1004" name="empty_phi_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="8" slack="2"/>
<pin id="140" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="8" slack="2"/>
<pin id="142" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="143" dir="0" index="4" bw="8" slack="2"/>
<pin id="144" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty/5 "/>
</bind>
</comp>

<comp id="146" class="1005" name="empty_5_reg_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="148" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_5 (phireg) "/>
</bind>
</comp>

<comp id="149" class="1004" name="empty_5_phi_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="8" slack="3"/>
<pin id="151" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="152" dir="0" index="2" bw="8" slack="3"/>
<pin id="153" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="154" dir="0" index="4" bw="8" slack="3"/>
<pin id="155" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="156" dir="1" index="6" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_5/5 "/>
</bind>
</comp>

<comp id="157" class="1004" name="store_ln0_store_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="0"/>
<pin id="159" dir="0" index="1" bw="2" slack="0"/>
<pin id="160" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="store_ln0_store_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="1" slack="0"/>
<pin id="164" dir="0" index="1" bw="4" slack="0"/>
<pin id="165" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="j3_load_load_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="2" slack="0"/>
<pin id="169" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j3_load/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="select_ln16_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="1" slack="0"/>
<pin id="172" dir="0" index="1" bw="1" slack="0"/>
<pin id="173" dir="0" index="2" bw="2" slack="0"/>
<pin id="174" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln16/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="j_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="2" slack="0"/>
<pin id="180" dir="0" index="1" bw="1" slack="0"/>
<pin id="181" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="184" class="1004" name="icmp_ln21_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="2" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/1 "/>
</bind>
</comp>

<comp id="190" class="1004" name="store_ln21_store_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="2" slack="0"/>
<pin id="192" dir="0" index="1" bw="2" slack="0"/>
<pin id="193" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/1 "/>
</bind>
</comp>

<comp id="195" class="1004" name="indvar_flatten2_load_load_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="2"/>
<pin id="197" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten2_load/3 "/>
</bind>
</comp>

<comp id="198" class="1004" name="add_ln19_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="4" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="icmp_ln19_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="4" slack="0"/>
<pin id="206" dir="0" index="1" bw="4" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln19_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="0"/>
<pin id="212" dir="0" index="1" bw="4" slack="2"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/3 "/>
</bind>
</comp>

<comp id="215" class="1004" name="sext_ln26_2_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="8" slack="0"/>
<pin id="217" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="sext_ln26_5_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="8" slack="0"/>
<pin id="221" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_5/4 "/>
</bind>
</comp>

<comp id="223" class="1004" name="sext_ln26_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="1"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/5 "/>
</bind>
</comp>

<comp id="226" class="1004" name="sext_ln26_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="1"/>
<pin id="228" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/5 "/>
</bind>
</comp>

<comp id="229" class="1004" name="sext_ln26_3_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="8" slack="0"/>
<pin id="231" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_3/5 "/>
</bind>
</comp>

<comp id="233" class="1004" name="sext_ln26_4_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="8" slack="0"/>
<pin id="235" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_4/5 "/>
</bind>
</comp>

<comp id="237" class="1004" name="mul_ln26_1_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="8" slack="0"/>
<pin id="239" dir="0" index="1" bw="8" slack="0"/>
<pin id="240" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26_1/5 "/>
</bind>
</comp>

<comp id="243" class="1007" name="grp_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="8" slack="0"/>
<pin id="246" dir="0" index="2" bw="16" slack="2147483647"/>
<pin id="247" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_2/4 add_ln26/6 "/>
</bind>
</comp>

<comp id="250" class="1007" name="grp_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="0"/>
<pin id="252" dir="0" index="1" bw="8" slack="0"/>
<pin id="253" dir="0" index="2" bw="16" slack="0"/>
<pin id="254" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26/5 tmp/7 "/>
</bind>
</comp>

<comp id="259" class="1005" name="indvar_flatten2_reg_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten2 "/>
</bind>
</comp>

<comp id="266" class="1005" name="j3_reg_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="2" slack="0"/>
<pin id="268" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j3 "/>
</bind>
</comp>

<comp id="273" class="1005" name="select_ln16_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="2" slack="1"/>
<pin id="275" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="select_ln16 "/>
</bind>
</comp>

<comp id="277" class="1005" name="icmp_ln21_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="282" class="1005" name="b_1_read_reg_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="8" slack="3"/>
<pin id="284" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="b_1_read "/>
</bind>
</comp>

<comp id="287" class="1005" name="b_0_read_reg_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="3"/>
<pin id="289" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="b_0_read "/>
</bind>
</comp>

<comp id="292" class="1005" name="b_2_read_reg_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="3"/>
<pin id="294" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="b_2_read "/>
</bind>
</comp>

<comp id="297" class="1005" name="b_1_read_1_reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="8" slack="2"/>
<pin id="299" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_1_read_1 "/>
</bind>
</comp>

<comp id="302" class="1005" name="b_0_read_1_reg_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="8" slack="2"/>
<pin id="304" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_0_read_1 "/>
</bind>
</comp>

<comp id="307" class="1005" name="b_2_read_1_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="8" slack="2"/>
<pin id="309" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="b_2_read_1 "/>
</bind>
</comp>

<comp id="312" class="1005" name="icmp_ln19_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="1"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="316" class="1005" name="a_0_read_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="8" slack="1"/>
<pin id="318" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_0_read "/>
</bind>
</comp>

<comp id="321" class="1005" name="a_1_read_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="8" slack="1"/>
<pin id="323" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="a_1_read "/>
</bind>
</comp>

<comp id="326" class="1005" name="sext_ln26_2_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="16" slack="1"/>
<pin id="328" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_2 "/>
</bind>
</comp>

<comp id="331" class="1005" name="sext_ln26_5_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="16" slack="1"/>
<pin id="333" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_5 "/>
</bind>
</comp>

<comp id="336" class="1005" name="sext_ln26_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="16" slack="1"/>
<pin id="338" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26 "/>
</bind>
</comp>

<comp id="341" class="1005" name="sext_ln26_3_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="16" slack="1"/>
<pin id="343" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_3 "/>
</bind>
</comp>

<comp id="346" class="1005" name="mul_ln26_1_reg_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="16" slack="1"/>
<pin id="348" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26_1 "/>
</bind>
</comp>

<comp id="351" class="1005" name="add_ln26_reg_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="16" slack="1"/>
<pin id="353" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="72"><net_src comp="42" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="73"><net_src comp="8" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="78"><net_src comp="42" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="42" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="10" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="42" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="0" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="42" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="42" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="4" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="58" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="12" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="132"><net_src comp="74" pin="2"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="68" pin="2"/><net_sink comp="124" pin=2"/></net>

<net id="134"><net_src comp="80" pin="2"/><net_sink comp="124" pin=4"/></net>

<net id="161"><net_src comp="32" pin="0"/><net_sink comp="157" pin=0"/></net>

<net id="166"><net_src comp="34" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="175"><net_src comp="114" pin="4"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="32" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="177"><net_src comp="167" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="182"><net_src comp="170" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="178" pin=1"/></net>

<net id="188"><net_src comp="178" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="40" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="178" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="202"><net_src comp="195" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="44" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="195" pin="1"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="46" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="198" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="218"><net_src comp="98" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="222"><net_src comp="124" pin="6"/><net_sink comp="219" pin=0"/></net>

<net id="232"><net_src comp="149" pin="6"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="138" pin="6"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="226" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="248"><net_src comp="219" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="249"><net_src comp="215" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="229" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="223" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="257"><net_src comp="243" pin="3"/><net_sink comp="250" pin=2"/></net>

<net id="258"><net_src comp="250" pin="3"/><net_sink comp="104" pin=2"/></net>

<net id="262"><net_src comp="60" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="263"><net_src comp="259" pin="1"/><net_sink comp="162" pin=1"/></net>

<net id="264"><net_src comp="259" pin="1"/><net_sink comp="195" pin=0"/></net>

<net id="265"><net_src comp="259" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="269"><net_src comp="64" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="270"><net_src comp="266" pin="1"/><net_sink comp="157" pin=1"/></net>

<net id="271"><net_src comp="266" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="272"><net_src comp="266" pin="1"/><net_sink comp="190" pin=1"/></net>

<net id="276"><net_src comp="170" pin="3"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="184" pin="2"/><net_sink comp="277" pin=0"/></net>

<net id="281"><net_src comp="277" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="285"><net_src comp="68" pin="2"/><net_sink comp="282" pin=0"/></net>

<net id="286"><net_src comp="282" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="290"><net_src comp="74" pin="2"/><net_sink comp="287" pin=0"/></net>

<net id="291"><net_src comp="287" pin="1"/><net_sink comp="149" pin=0"/></net>

<net id="295"><net_src comp="80" pin="2"/><net_sink comp="292" pin=0"/></net>

<net id="296"><net_src comp="292" pin="1"/><net_sink comp="149" pin=4"/></net>

<net id="300"><net_src comp="68" pin="2"/><net_sink comp="297" pin=0"/></net>

<net id="301"><net_src comp="297" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="305"><net_src comp="74" pin="2"/><net_sink comp="302" pin=0"/></net>

<net id="306"><net_src comp="302" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="310"><net_src comp="80" pin="2"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="138" pin=4"/></net>

<net id="315"><net_src comp="204" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="86" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="324"><net_src comp="92" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="226" pin=0"/></net>

<net id="329"><net_src comp="215" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="243" pin=1"/></net>

<net id="334"><net_src comp="219" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="339"><net_src comp="223" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="344"><net_src comp="229" pin="1"/><net_sink comp="341" pin=0"/></net>

<net id="345"><net_src comp="341" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="349"><net_src comp="237" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="354"><net_src comp="243" pin="3"/><net_sink comp="351" pin=0"/></net>

<net id="355"><net_src comp="351" pin="1"/><net_sink comp="250" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {8 }
 - Input state : 
	Port: matrixmul : a_0 | {4 }
	Port: matrixmul : a_1 | {4 }
	Port: matrixmul : a_2 | {4 }
	Port: matrixmul : b_0 | {2 3 4 }
	Port: matrixmul : b_1 | {2 3 4 }
	Port: matrixmul : b_2 | {2 3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln214 : 1
		j3_load : 1
		select_ln16 : 2
		switch_ln26 : 3
		j : 3
		icmp_ln21 : 4
		store_ln21 : 4
	State 2
	State 3
		add_ln19 : 1
		icmp_ln19 : 1
		store_ln19 : 2
		br_ln19 : 2
	State 4
		empty_6 : 1
		sext_ln26_5 : 2
		mul_ln26_2 : 3
	State 5
		sext_ln26_3 : 1
		sext_ln26_4 : 1
		mul_ln26 : 2
		mul_ln26_1 : 2
	State 6
		add_ln26 : 1
	State 7
		tmp : 1
	State 8
		write_ln28 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|---------|
| Operation|     Functional Unit     |   DSP   |    FF   |   LUT   |
|----------|-------------------------|---------|---------|---------|
|    mul   |    mul_ln26_1_fu_237    |    0    |    0    |    40   |
|----------|-------------------------|---------|---------|---------|
|    add   |         j_fu_178        |    0    |    0    |    9    |
|          |     add_ln19_fu_198     |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|   icmp   |     icmp_ln21_fu_184    |    0    |    0    |    9    |
|          |     icmp_ln19_fu_204    |    0    |    0    |    12   |
|----------|-------------------------|---------|---------|---------|
|  select  |    select_ln16_fu_170   |    0    |    0    |    2    |
|----------|-------------------------|---------|---------|---------|
|  muladd  |        grp_fu_243       |    1    |    0    |    0    |
|          |        grp_fu_250       |    1    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |      grp_read_fu_68     |    0    |    0    |    0    |
|          |      grp_read_fu_74     |    0    |    0    |    0    |
|   read   |      grp_read_fu_80     |    0    |    0    |    0    |
|          |   a_0_read_read_fu_86   |    0    |    0    |    0    |
|          |   a_1_read_read_fu_92   |    0    |    0    |    0    |
|          |   a_2_read_read_fu_98   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   write  | write_ln28_write_fu_104 |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|          |    sext_ln26_2_fu_215   |    0    |    0    |    0    |
|          |    sext_ln26_5_fu_219   |    0    |    0    |    0    |
|   sext   |     sext_ln26_fu_223    |    0    |    0    |    0    |
|          |    sext_ln26_1_fu_226   |    0    |    0    |    0    |
|          |    sext_ln26_3_fu_229   |    0    |    0    |    0    |
|          |    sext_ln26_4_fu_233   |    0    |    0    |    0    |
|----------|-------------------------|---------|---------|---------|
|   Total  |                         |    2    |    0    |    84   |
|----------|-------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    a_0_read_reg_316   |    8   |
|    a_1_read_reg_321   |    8   |
|    add_ln26_reg_351   |   16   |
|   b_0_read_1_reg_302  |    8   |
|    b_0_read_reg_287   |    8   |
|   b_1_read_1_reg_297  |    8   |
|    b_1_read_reg_282   |    8   |
|   b_2_read_1_reg_307  |    8   |
|    b_2_read_reg_292   |    8   |
|    empty_5_reg_146    |    8   |
|    empty_6_reg_121    |    8   |
|     empty_reg_135     |    8   |
|   icmp_ln19_reg_312   |    1   |
|   icmp_ln214_reg_111  |    1   |
|   icmp_ln21_reg_277   |    1   |
|indvar_flatten2_reg_259|    4   |
|       j3_reg_266      |    2   |
|   mul_ln26_1_reg_346  |   16   |
|  select_ln16_reg_273  |    2   |
|  sext_ln26_2_reg_326  |   16   |
|  sext_ln26_3_reg_341  |   16   |
|  sext_ln26_5_reg_331  |   16   |
|   sext_ln26_reg_336   |   16   |
+-----------------------+--------+
|         Total         |   195  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------|------|------|------|--------||---------||---------||---------|
|    Comp    |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------|------|------|------|--------||---------||---------||---------|
| grp_fu_243 |  p0  |   3  |   8  |   24   ||    0    ||    14   |
| grp_fu_243 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
| grp_fu_250 |  p0  |   3  |   8  |   24   ||    0    ||    14   |
| grp_fu_250 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|------------|------|------|------|--------||---------||---------||---------|
|    Total   |      |      |      |   80   ||  1.806  ||    0    ||    46   |
|------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   84   |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    1   |    0   |   46   |
|  Register |    -   |    -   |   195  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    1   |   195  |   130  |
+-----------+--------+--------+--------+--------+
