Revision: e9d19f1c13c118fc91795efcd95668a083becfb7
Patch-set: 4
File: compiler/optimizing/code_generator_mips.cc

4170
Mon Jul 25 13:37:09 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: ca73e35a_0d5b112d
Bytes: 133
Please split the read-barrier bits out of this CL and just put

    UNIMPLEMENTED(FATAL) << "for read barrier";

here for the moment.

4170
Wed Jul 27 00:35:49 2016 +0000
Author: Alexey Frunze <1057043@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: ca73e35a_0d5b112d
UUID: 0f0a6d5d_b856d8d2
Bytes: 82
Done, but kept the assembly entry point changes since they're being reviewed here.

4247:0-4249:7
Mon Jul 25 13:37:09 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: 0a8edb80_ef57a131
Bytes: 12
Unnecessary.

4247:0-4249:7
Wed Jul 27 00:35:49 2016 +0000
Author: Alexey Frunze <1057043@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: 0a8edb80_ef57a131
UUID: 0f0a6d5d_186444bc
Bytes: 4
Done

4597
Mon Jul 25 13:37:09 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: 4a88d372_11f6cc2e
Bytes: 111
With HMipsComputeBaseMethodAddress, you could load an offset from the literal pool and then add it to the base.

4597
Mon Jul 25 13:48:52 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: 4a88d372_11f6cc2e
UUID: 2a89df77_504a0c61
Bytes: 124
Or you can keep the LUI+ORI and add that to the HMipsComputeBaseMethodAddress which will at least allow sharing of the base.

4597
Wed Jul 27 00:35:49 2016 +0000
Author: Alexey Frunze <1057043@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: 2a89df77_504a0c61
UUID: 0f0a6d5d_b87ff842
Bytes: 4
Done

4630
Mon Jul 25 13:37:09 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: ca73e35a_4d51190b
Bytes: 54
Why do you need a literal? You should do a simple LUI.

4630
Wed Jul 27 00:35:49 2016 +0000
Author: Alexey Frunze <1057043@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: ca73e35a_4d51190b
UUID: 0f0a6d5d_b80418c3
Bytes: 4
Done

4802
Mon Jul 25 13:37:09 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: ca2e8326_380de58b
Bytes: 3
LUI

4802
Wed Jul 27 00:35:49 2016 +0000
Author: Alexey Frunze <1057043@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: ca2e8326_380de58b
UUID: 0f0a6d5d_3842e8fa
Bytes: 4
Done

File: compiler/optimizing/nodes.h

5630
Mon Jul 25 13:37:09 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: ea76e749_ae82f75d
Bytes: 139
I'd prefer to keep a DCHECK(). Also, improve the comment above, pointing out that literal pool loads are PC-relative and may need this too.

5630
Wed Jul 27 00:35:49 2016 +0000
Author: Alexey Frunze <1057043@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: ea76e749_ae82f75d
UUID: 0f0a6d5d_d830fc9e
Bytes: 4
Done

5847
Mon Jul 25 13:37:09 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: ca73e35a_ad343de1
Bytes: 5
ditto

5847
Wed Jul 27 00:35:49 2016 +0000
Author: Alexey Frunze <1057043@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: ca73e35a_ad343de1
UUID: 0f0a6d5d_b82d3843
Bytes: 4
Done

File: runtime/arch/mips/quick_entrypoints_mips.S

2065
Mon Jul 25 13:37:09 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: aa278f49_54fc2c10
Bytes: 52
Missing reserved space for a0-a3, see ARG_SLOT_SIZE.

2065
Wed Jul 27 00:35:49 2016 +0000
Author: Alexey Frunze <1057043@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: aa278f49_54fc2c10
UUID: 0f0a6d5d_182ba42d
Bytes: 4
Done

2148
Mon Jul 25 13:37:09 2016 +0000
Author: Vladimir Marko <1018108@85c56323-6fa9-3386-8a01-6480fb634889>
UUID: 4a88d372_312af081
Bytes: 60
Overwrites v0 before it's moved to the destination register.

2148
Wed Jul 27 00:35:49 2016 +0000
Author: Alexey Frunze <1057043@85c56323-6fa9-3386-8a01-6480fb634889>
Parent: 4a88d372_312af081
UUID: 0f0a6d5d_d8f59cbe
Bytes: 4
Done

