

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_4_0_0_ap_fixed_16_6_4_0_0_config5_dense_5'
================================================================
* Date:           Sun Feb  2 21:00:29 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.113 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        1|        1|  5.000 ns|  5.000 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.11>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%idx_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %idx"   --->   Operation 3 'read' 'idx_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%weights_107_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_107_val"   --->   Operation 4 'read' 'weights_107_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%weights_106_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_106_val"   --->   Operation 5 'read' 'weights_106_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%weights_105_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_105_val"   --->   Operation 6 'read' 'weights_105_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%weights_104_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_104_val"   --->   Operation 7 'read' 'weights_104_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%weights_103_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_103_val"   --->   Operation 8 'read' 'weights_103_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%weights_102_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_102_val"   --->   Operation 9 'read' 'weights_102_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%weights_101_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_101_val"   --->   Operation 10 'read' 'weights_101_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weights_100_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_100_val"   --->   Operation 11 'read' 'weights_100_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weights_99_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_99_val"   --->   Operation 12 'read' 'weights_99_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weights_98_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_98_val"   --->   Operation 13 'read' 'weights_98_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weights_97_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_97_val"   --->   Operation 14 'read' 'weights_97_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weights_96_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_96_val"   --->   Operation 15 'read' 'weights_96_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weights_95_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_95_val"   --->   Operation 16 'read' 'weights_95_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weights_94_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_94_val"   --->   Operation 17 'read' 'weights_94_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weights_93_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_93_val"   --->   Operation 18 'read' 'weights_93_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weights_92_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_92_val"   --->   Operation 19 'read' 'weights_92_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weights_91_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_91_val"   --->   Operation 20 'read' 'weights_91_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weights_90_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %weights_90_val"   --->   Operation 21 'read' 'weights_90_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%data_53_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_53_val"   --->   Operation 22 'read' 'data_53_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_52_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_52_val"   --->   Operation 23 'read' 'data_52_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%data_51_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_51_val"   --->   Operation 24 'read' 'data_51_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%data_50_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_50_val"   --->   Operation 25 'read' 'data_50_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%data_49_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_49_val"   --->   Operation 26 'read' 'data_49_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%data_48_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_48_val"   --->   Operation 27 'read' 'data_48_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%data_47_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_47_val"   --->   Operation 28 'read' 'data_47_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%data_46_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_46_val"   --->   Operation 29 'read' 'data_46_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%data_45_val_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %data_45_val"   --->   Operation 30 'read' 'data_45_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.55ns)   --->   "%a = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i6, i6 45, i16 %data_45_val_read, i6 46, i16 %data_46_val_read, i6 47, i16 %data_47_val_read, i6 48, i16 %data_48_val_read, i6 49, i16 %data_49_val_read, i6 50, i16 %data_50_val_read, i6 51, i16 %data_51_val_read, i16 0, i6 %idx_read"   --->   Operation 31 'sparsemux' 'a' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%conv_i_i = sext i16 %a"   --->   Operation 32 'sext' 'conv_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i16 %weights_90_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 33 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.94ns)   --->   "%mul_ln73 = mul i32 %conv_i_i, i32 %sext_ln73" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 34 'mul' 'mul_ln73' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 35 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%trunc_ln = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 36 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_8781 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 37 'bitselect' 'tmp_8781' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%tmp_8782 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 38 'bitselect' 'tmp_8782' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln42 = trunc i32 %mul_ln73" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 39 'trunc' 'trunc_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.71ns)   --->   "%icmp_ln42 = icmp_ne  i9 %trunc_ln42, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 40 'icmp' 'icmp_ln42' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_251)   --->   "%tmp_8783 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 41 'bitselect' 'tmp_8783' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%or_ln42 = or i1 %tmp_8781, i1 %icmp_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 42 'or' 'or_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%and_ln42 = and i1 %or_ln42, i1 %tmp_8782" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 43 'and' 'and_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node add_ln42)   --->   "%zext_ln42 = zext i1 %and_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 44 'zext' 'zext_ln42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42 = add i16 %trunc_ln, i16 %zext_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 45 'add' 'add_ln42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_8784 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 46 'bitselect' 'tmp_8784' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_251)   --->   "%xor_ln42 = xor i1 %tmp_8784, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 47 'xor' 'xor_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_251 = and i1 %tmp_8783, i1 %xor_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 48 'and' 'and_ln42_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 49 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.70ns)   --->   "%icmp_ln42_143 = icmp_eq  i5 %tmp_8, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 50 'icmp' 'icmp_ln42_143' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 51 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.70ns)   --->   "%icmp_ln42_144 = icmp_eq  i6 %tmp_s, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 52 'icmp' 'icmp_ln42_144' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.70ns)   --->   "%icmp_ln42_145 = icmp_eq  i6 %tmp_s, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 53 'icmp' 'icmp_ln42_145' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%sext_ln73_35 = sext i16 %weights_91_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 54 'sext' 'sext_ln73_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (1.94ns)   --->   "%mul_ln73_35 = mul i32 %conv_i_i, i32 %sext_ln73_35" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 55 'mul' 'mul_ln73_35' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_8786 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_35, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 56 'bitselect' 'tmp_8786' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%trunc_ln42_s = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_35, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 57 'partselect' 'trunc_ln42_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%tmp_8787 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_35, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 58 'bitselect' 'tmp_8787' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%tmp_8788 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_35, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 59 'bitselect' 'tmp_8788' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%trunc_ln42_52 = trunc i32 %mul_ln73_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 60 'trunc' 'trunc_ln42_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.71ns)   --->   "%icmp_ln42_146 = icmp_ne  i9 %trunc_ln42_52, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 61 'icmp' 'icmp_ln42_146' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_258)   --->   "%tmp_8789 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_35, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 62 'bitselect' 'tmp_8789' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%or_ln42_109 = or i1 %tmp_8787, i1 %icmp_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 63 'or' 'or_ln42_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%and_ln42_257 = and i1 %or_ln42_109, i1 %tmp_8788" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 64 'and' 'and_ln42_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_35)   --->   "%zext_ln42_35 = zext i1 %and_ln42_257" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 65 'zext' 'zext_ln42_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_35 = add i16 %trunc_ln42_s, i16 %zext_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 66 'add' 'add_ln42_35' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_8790 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_35, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 67 'bitselect' 'tmp_8790' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_258)   --->   "%xor_ln42_146 = xor i1 %tmp_8790, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 68 'xor' 'xor_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_258 = and i1 %tmp_8789, i1 %xor_ln42_146" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 69 'and' 'and_ln42_258' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_3469 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_35, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 70 'partselect' 'tmp_3469' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.70ns)   --->   "%icmp_ln42_147 = icmp_eq  i5 %tmp_3469, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 71 'icmp' 'icmp_ln42_147' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_3470 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_35, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 72 'partselect' 'tmp_3470' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.70ns)   --->   "%icmp_ln42_148 = icmp_eq  i6 %tmp_3470, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 73 'icmp' 'icmp_ln42_148' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.70ns)   --->   "%icmp_ln42_149 = icmp_eq  i6 %tmp_3470, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 74 'icmp' 'icmp_ln42_149' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln73_36 = sext i16 %weights_92_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 75 'sext' 'sext_ln73_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.94ns)   --->   "%mul_ln73_36 = mul i32 %conv_i_i, i32 %sext_ln73_36" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 76 'mul' 'mul_ln73_36' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_8792 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_36, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 77 'bitselect' 'tmp_8792' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%trunc_ln42_33 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_36, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 78 'partselect' 'trunc_ln42_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%tmp_8793 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_36, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 79 'bitselect' 'tmp_8793' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%tmp_8794 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_36, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 80 'bitselect' 'tmp_8794' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln42_53 = trunc i32 %mul_ln73_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 81 'trunc' 'trunc_ln42_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.71ns)   --->   "%icmp_ln42_150 = icmp_ne  i9 %trunc_ln42_53, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 82 'icmp' 'icmp_ln42_150' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_265)   --->   "%tmp_8795 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_36, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 83 'bitselect' 'tmp_8795' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%or_ln42_112 = or i1 %tmp_8793, i1 %icmp_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 84 'or' 'or_ln42_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%and_ln42_264 = and i1 %or_ln42_112, i1 %tmp_8794" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 85 'and' 'and_ln42_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_36)   --->   "%zext_ln42_36 = zext i1 %and_ln42_264" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 86 'zext' 'zext_ln42_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_36 = add i16 %trunc_ln42_33, i16 %zext_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 87 'add' 'add_ln42_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_8796 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_36, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 88 'bitselect' 'tmp_8796' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_265)   --->   "%xor_ln42_150 = xor i1 %tmp_8796, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 89 'xor' 'xor_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 90 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_265 = and i1 %tmp_8795, i1 %xor_ln42_150" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 90 'and' 'and_ln42_265' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_3471 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_36, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 91 'partselect' 'tmp_3471' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.70ns)   --->   "%icmp_ln42_151 = icmp_eq  i5 %tmp_3471, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 92 'icmp' 'icmp_ln42_151' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_3472 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_36, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 93 'partselect' 'tmp_3472' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.70ns)   --->   "%icmp_ln42_152 = icmp_eq  i6 %tmp_3472, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 94 'icmp' 'icmp_ln42_152' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 95 [1/1] (0.70ns)   --->   "%icmp_ln42_153 = icmp_eq  i6 %tmp_3472, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 95 'icmp' 'icmp_ln42_153' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%sext_ln73_37 = sext i16 %weights_93_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 96 'sext' 'sext_ln73_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (1.94ns)   --->   "%mul_ln73_37 = mul i32 %conv_i_i, i32 %sext_ln73_37" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 97 'mul' 'mul_ln73_37' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_8798 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_37, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 98 'bitselect' 'tmp_8798' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%trunc_ln42_34 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_37, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 99 'partselect' 'trunc_ln42_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%tmp_8799 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_37, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 100 'bitselect' 'tmp_8799' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%tmp_8800 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_37, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 101 'bitselect' 'tmp_8800' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%trunc_ln42_54 = trunc i32 %mul_ln73_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 102 'trunc' 'trunc_ln42_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.71ns)   --->   "%icmp_ln42_154 = icmp_ne  i9 %trunc_ln42_54, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 103 'icmp' 'icmp_ln42_154' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_272)   --->   "%tmp_8801 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_37, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 104 'bitselect' 'tmp_8801' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%or_ln42_115 = or i1 %tmp_8799, i1 %icmp_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 105 'or' 'or_ln42_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%and_ln42_271 = and i1 %or_ln42_115, i1 %tmp_8800" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 106 'and' 'and_ln42_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_37)   --->   "%zext_ln42_37 = zext i1 %and_ln42_271" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 107 'zext' 'zext_ln42_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_37 = add i16 %trunc_ln42_34, i16 %zext_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 108 'add' 'add_ln42_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_8802 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_37, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 109 'bitselect' 'tmp_8802' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_272)   --->   "%xor_ln42_154 = xor i1 %tmp_8802, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 110 'xor' 'xor_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 111 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_272 = and i1 %tmp_8801, i1 %xor_ln42_154" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 111 'and' 'and_ln42_272' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_3473 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_37, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 112 'partselect' 'tmp_3473' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.70ns)   --->   "%icmp_ln42_155 = icmp_eq  i5 %tmp_3473, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 113 'icmp' 'icmp_ln42_155' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_3474 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_37, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 114 'partselect' 'tmp_3474' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.70ns)   --->   "%icmp_ln42_156 = icmp_eq  i6 %tmp_3474, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 115 'icmp' 'icmp_ln42_156' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 116 [1/1] (0.70ns)   --->   "%icmp_ln42_157 = icmp_eq  i6 %tmp_3474, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 116 'icmp' 'icmp_ln42_157' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%sext_ln73_38 = sext i16 %weights_94_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 117 'sext' 'sext_ln73_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (1.94ns)   --->   "%mul_ln73_38 = mul i32 %conv_i_i, i32 %sext_ln73_38" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 118 'mul' 'mul_ln73_38' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_8804 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_38, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 119 'bitselect' 'tmp_8804' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%trunc_ln42_35 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_38, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 120 'partselect' 'trunc_ln42_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%tmp_8805 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_38, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 121 'bitselect' 'tmp_8805' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%tmp_8806 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_38, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 122 'bitselect' 'tmp_8806' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%trunc_ln42_55 = trunc i32 %mul_ln73_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 123 'trunc' 'trunc_ln42_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.71ns)   --->   "%icmp_ln42_158 = icmp_ne  i9 %trunc_ln42_55, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 124 'icmp' 'icmp_ln42_158' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_279)   --->   "%tmp_8807 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_38, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 125 'bitselect' 'tmp_8807' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%or_ln42_118 = or i1 %tmp_8805, i1 %icmp_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 126 'or' 'or_ln42_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%and_ln42_278 = and i1 %or_ln42_118, i1 %tmp_8806" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 127 'and' 'and_ln42_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_38)   --->   "%zext_ln42_38 = zext i1 %and_ln42_278" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 128 'zext' 'zext_ln42_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 129 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_38 = add i16 %trunc_ln42_35, i16 %zext_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 129 'add' 'add_ln42_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 130 [1/1] (0.00ns)   --->   "%tmp_8808 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_38, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 130 'bitselect' 'tmp_8808' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_279)   --->   "%xor_ln42_158 = xor i1 %tmp_8808, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 131 'xor' 'xor_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_279 = and i1 %tmp_8807, i1 %xor_ln42_158" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 132 'and' 'and_ln42_279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_3475 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_38, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 133 'partselect' 'tmp_3475' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 134 [1/1] (0.70ns)   --->   "%icmp_ln42_159 = icmp_eq  i5 %tmp_3475, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 134 'icmp' 'icmp_ln42_159' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 135 [1/1] (0.00ns)   --->   "%tmp_3476 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_38, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 135 'partselect' 'tmp_3476' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 136 [1/1] (0.70ns)   --->   "%icmp_ln42_160 = icmp_eq  i6 %tmp_3476, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 136 'icmp' 'icmp_ln42_160' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.70ns)   --->   "%icmp_ln42_161 = icmp_eq  i6 %tmp_3476, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 137 'icmp' 'icmp_ln42_161' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln73_39 = sext i16 %weights_95_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 138 'sext' 'sext_ln73_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 139 [1/1] (1.94ns)   --->   "%mul_ln73_39 = mul i32 %conv_i_i, i32 %sext_ln73_39" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 139 'mul' 'mul_ln73_39' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%tmp_8810 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_39, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 140 'bitselect' 'tmp_8810' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%trunc_ln42_36 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_39, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 141 'partselect' 'trunc_ln42_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%tmp_8811 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_39, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 142 'bitselect' 'tmp_8811' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%tmp_8812 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_39, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 143 'bitselect' 'tmp_8812' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 144 [1/1] (0.00ns)   --->   "%trunc_ln42_56 = trunc i32 %mul_ln73_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 144 'trunc' 'trunc_ln42_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 145 [1/1] (0.71ns)   --->   "%icmp_ln42_162 = icmp_ne  i9 %trunc_ln42_56, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 145 'icmp' 'icmp_ln42_162' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_286)   --->   "%tmp_8813 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_39, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 146 'bitselect' 'tmp_8813' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%or_ln42_121 = or i1 %tmp_8811, i1 %icmp_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 147 'or' 'or_ln42_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%and_ln42_285 = and i1 %or_ln42_121, i1 %tmp_8812" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 148 'and' 'and_ln42_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_39)   --->   "%zext_ln42_39 = zext i1 %and_ln42_285" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 149 'zext' 'zext_ln42_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 150 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_39 = add i16 %trunc_ln42_36, i16 %zext_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 150 'add' 'add_ln42_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_8814 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_39, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 151 'bitselect' 'tmp_8814' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_286)   --->   "%xor_ln42_162 = xor i1 %tmp_8814, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 152 'xor' 'xor_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_286 = and i1 %tmp_8813, i1 %xor_ln42_162" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 153 'and' 'and_ln42_286' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_3477 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_39, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 154 'partselect' 'tmp_3477' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 155 [1/1] (0.70ns)   --->   "%icmp_ln42_163 = icmp_eq  i5 %tmp_3477, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 155 'icmp' 'icmp_ln42_163' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns)   --->   "%tmp_3478 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_39, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 156 'partselect' 'tmp_3478' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 157 [1/1] (0.70ns)   --->   "%icmp_ln42_164 = icmp_eq  i6 %tmp_3478, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 157 'icmp' 'icmp_ln42_164' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.70ns)   --->   "%icmp_ln42_165 = icmp_eq  i6 %tmp_3478, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 158 'icmp' 'icmp_ln42_165' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 159 [1/1] (0.55ns)   --->   "%a_5 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i6, i6 45, i16 %data_46_val_read, i6 46, i16 %data_47_val_read, i6 47, i16 %data_48_val_read, i6 48, i16 %data_49_val_read, i6 49, i16 %data_50_val_read, i6 50, i16 %data_51_val_read, i6 51, i16 %data_52_val_read, i16 0, i6 %idx_read"   --->   Operation 159 'sparsemux' 'a_5' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns)   --->   "%conv_i_i_1 = sext i16 %a_5"   --->   Operation 160 'sext' 'conv_i_i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln73_40 = sext i16 %weights_96_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 161 'sext' 'sext_ln73_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 162 [1/1] (1.94ns)   --->   "%mul_ln73_40 = mul i32 %conv_i_i_1, i32 %sext_ln73_40" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 162 'mul' 'mul_ln73_40' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_8816 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_40, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 163 'bitselect' 'tmp_8816' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%trunc_ln42_37 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_40, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 164 'partselect' 'trunc_ln42_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%tmp_8817 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_40, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 165 'bitselect' 'tmp_8817' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%tmp_8818 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_40, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 166 'bitselect' 'tmp_8818' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln42_57 = trunc i32 %mul_ln73_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 167 'trunc' 'trunc_ln42_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 168 [1/1] (0.71ns)   --->   "%icmp_ln42_166 = icmp_ne  i9 %trunc_ln42_57, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 168 'icmp' 'icmp_ln42_166' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_293)   --->   "%tmp_8819 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_40, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 169 'bitselect' 'tmp_8819' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 170 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%or_ln42_124 = or i1 %tmp_8817, i1 %icmp_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 170 'or' 'or_ln42_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%and_ln42_292 = and i1 %or_ln42_124, i1 %tmp_8818" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 171 'and' 'and_ln42_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_40)   --->   "%zext_ln42_40 = zext i1 %and_ln42_292" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 172 'zext' 'zext_ln42_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 173 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_40 = add i16 %trunc_ln42_37, i16 %zext_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 173 'add' 'add_ln42_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_8820 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_40, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 174 'bitselect' 'tmp_8820' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_293)   --->   "%xor_ln42_166 = xor i1 %tmp_8820, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 175 'xor' 'xor_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 176 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_293 = and i1 %tmp_8819, i1 %xor_ln42_166" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 176 'and' 'and_ln42_293' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 177 [1/1] (0.00ns)   --->   "%tmp_3479 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_40, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 177 'partselect' 'tmp_3479' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 178 [1/1] (0.70ns)   --->   "%icmp_ln42_167 = icmp_eq  i5 %tmp_3479, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 178 'icmp' 'icmp_ln42_167' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_3480 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_40, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 179 'partselect' 'tmp_3480' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 180 [1/1] (0.70ns)   --->   "%icmp_ln42_168 = icmp_eq  i6 %tmp_3480, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 180 'icmp' 'icmp_ln42_168' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 181 [1/1] (0.70ns)   --->   "%icmp_ln42_169 = icmp_eq  i6 %tmp_3480, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 181 'icmp' 'icmp_ln42_169' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 182 [1/1] (0.00ns)   --->   "%sext_ln73_41 = sext i16 %weights_97_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 182 'sext' 'sext_ln73_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 183 [1/1] (1.94ns)   --->   "%mul_ln73_41 = mul i32 %conv_i_i_1, i32 %sext_ln73_41" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 183 'mul' 'mul_ln73_41' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 184 [1/1] (0.00ns)   --->   "%tmp_8822 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_41, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 184 'bitselect' 'tmp_8822' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%trunc_ln42_38 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_41, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 185 'partselect' 'trunc_ln42_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%tmp_8823 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_41, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 186 'bitselect' 'tmp_8823' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%tmp_8824 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_41, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 187 'bitselect' 'tmp_8824' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 188 [1/1] (0.00ns)   --->   "%trunc_ln42_58 = trunc i32 %mul_ln73_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 188 'trunc' 'trunc_ln42_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 189 [1/1] (0.71ns)   --->   "%icmp_ln42_170 = icmp_ne  i9 %trunc_ln42_58, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 189 'icmp' 'icmp_ln42_170' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_300)   --->   "%tmp_8825 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_41, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 190 'bitselect' 'tmp_8825' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 191 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%or_ln42_127 = or i1 %tmp_8823, i1 %icmp_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 191 'or' 'or_ln42_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%and_ln42_299 = and i1 %or_ln42_127, i1 %tmp_8824" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 192 'and' 'and_ln42_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_41)   --->   "%zext_ln42_41 = zext i1 %and_ln42_299" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 193 'zext' 'zext_ln42_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 194 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_41 = add i16 %trunc_ln42_38, i16 %zext_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 194 'add' 'add_ln42_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 195 [1/1] (0.00ns)   --->   "%tmp_8826 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_41, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 195 'bitselect' 'tmp_8826' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_300)   --->   "%xor_ln42_170 = xor i1 %tmp_8826, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 196 'xor' 'xor_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 197 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_300 = and i1 %tmp_8825, i1 %xor_ln42_170" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 197 'and' 'and_ln42_300' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_3481 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_41, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 198 'partselect' 'tmp_3481' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 199 [1/1] (0.70ns)   --->   "%icmp_ln42_171 = icmp_eq  i5 %tmp_3481, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 199 'icmp' 'icmp_ln42_171' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 200 [1/1] (0.00ns)   --->   "%tmp_3482 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_41, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 200 'partselect' 'tmp_3482' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 201 [1/1] (0.70ns)   --->   "%icmp_ln42_172 = icmp_eq  i6 %tmp_3482, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 201 'icmp' 'icmp_ln42_172' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 202 [1/1] (0.70ns)   --->   "%icmp_ln42_173 = icmp_eq  i6 %tmp_3482, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 202 'icmp' 'icmp_ln42_173' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln73_42 = sext i16 %weights_98_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 203 'sext' 'sext_ln73_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 204 [1/1] (1.94ns)   --->   "%mul_ln73_42 = mul i32 %conv_i_i_1, i32 %sext_ln73_42" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 204 'mul' 'mul_ln73_42' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_8828 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_42, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 205 'bitselect' 'tmp_8828' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%trunc_ln42_39 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_42, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 206 'partselect' 'trunc_ln42_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 207 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%tmp_8829 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_42, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 207 'bitselect' 'tmp_8829' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%tmp_8830 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_42, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 208 'bitselect' 'tmp_8830' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 209 [1/1] (0.00ns)   --->   "%trunc_ln42_59 = trunc i32 %mul_ln73_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 209 'trunc' 'trunc_ln42_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 210 [1/1] (0.71ns)   --->   "%icmp_ln42_174 = icmp_ne  i9 %trunc_ln42_59, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 210 'icmp' 'icmp_ln42_174' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_307)   --->   "%tmp_8831 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_42, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 211 'bitselect' 'tmp_8831' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%or_ln42_130 = or i1 %tmp_8829, i1 %icmp_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 212 'or' 'or_ln42_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%and_ln42_306 = and i1 %or_ln42_130, i1 %tmp_8830" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 213 'and' 'and_ln42_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_42)   --->   "%zext_ln42_42 = zext i1 %and_ln42_306" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 214 'zext' 'zext_ln42_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 215 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_42 = add i16 %trunc_ln42_39, i16 %zext_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 215 'add' 'add_ln42_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 216 [1/1] (0.00ns)   --->   "%tmp_8832 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 216 'bitselect' 'tmp_8832' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_307)   --->   "%xor_ln42_174 = xor i1 %tmp_8832, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 217 'xor' 'xor_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 218 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_307 = and i1 %tmp_8831, i1 %xor_ln42_174" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 218 'and' 'and_ln42_307' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 219 [1/1] (0.00ns)   --->   "%tmp_3483 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_42, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 219 'partselect' 'tmp_3483' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 220 [1/1] (0.70ns)   --->   "%icmp_ln42_175 = icmp_eq  i5 %tmp_3483, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 220 'icmp' 'icmp_ln42_175' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 221 [1/1] (0.00ns)   --->   "%tmp_3484 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_42, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 221 'partselect' 'tmp_3484' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 222 [1/1] (0.70ns)   --->   "%icmp_ln42_176 = icmp_eq  i6 %tmp_3484, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 222 'icmp' 'icmp_ln42_176' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 223 [1/1] (0.70ns)   --->   "%icmp_ln42_177 = icmp_eq  i6 %tmp_3484, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 223 'icmp' 'icmp_ln42_177' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 224 [1/1] (0.00ns)   --->   "%sext_ln73_43 = sext i16 %weights_99_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 224 'sext' 'sext_ln73_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 225 [1/1] (1.94ns)   --->   "%mul_ln73_43 = mul i32 %conv_i_i_1, i32 %sext_ln73_43" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 225 'mul' 'mul_ln73_43' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 226 [1/1] (0.00ns)   --->   "%tmp_8834 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_43, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 226 'bitselect' 'tmp_8834' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%trunc_ln42_40 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_43, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 227 'partselect' 'trunc_ln42_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%tmp_8835 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_43, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 228 'bitselect' 'tmp_8835' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 229 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%tmp_8836 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_43, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 229 'bitselect' 'tmp_8836' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 230 [1/1] (0.00ns)   --->   "%trunc_ln42_60 = trunc i32 %mul_ln73_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 230 'trunc' 'trunc_ln42_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 231 [1/1] (0.71ns)   --->   "%icmp_ln42_178 = icmp_ne  i9 %trunc_ln42_60, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 231 'icmp' 'icmp_ln42_178' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_314)   --->   "%tmp_8837 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_43, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 232 'bitselect' 'tmp_8837' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%or_ln42_133 = or i1 %tmp_8835, i1 %icmp_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 233 'or' 'or_ln42_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 234 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%and_ln42_313 = and i1 %or_ln42_133, i1 %tmp_8836" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 234 'and' 'and_ln42_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_43)   --->   "%zext_ln42_43 = zext i1 %and_ln42_313" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 235 'zext' 'zext_ln42_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 236 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_43 = add i16 %trunc_ln42_40, i16 %zext_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 236 'add' 'add_ln42_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 237 [1/1] (0.00ns)   --->   "%tmp_8838 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_43, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 237 'bitselect' 'tmp_8838' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_314)   --->   "%xor_ln42_178 = xor i1 %tmp_8838, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 238 'xor' 'xor_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 239 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_314 = and i1 %tmp_8837, i1 %xor_ln42_178" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 239 'and' 'and_ln42_314' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_3485 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_43, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 240 'partselect' 'tmp_3485' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 241 [1/1] (0.70ns)   --->   "%icmp_ln42_179 = icmp_eq  i5 %tmp_3485, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 241 'icmp' 'icmp_ln42_179' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_3486 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_43, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 242 'partselect' 'tmp_3486' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 243 [1/1] (0.70ns)   --->   "%icmp_ln42_180 = icmp_eq  i6 %tmp_3486, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 243 'icmp' 'icmp_ln42_180' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 244 [1/1] (0.70ns)   --->   "%icmp_ln42_181 = icmp_eq  i6 %tmp_3486, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 244 'icmp' 'icmp_ln42_181' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 245 [1/1] (0.00ns)   --->   "%sext_ln73_44 = sext i16 %weights_100_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 245 'sext' 'sext_ln73_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 246 [1/1] (1.94ns)   --->   "%mul_ln73_44 = mul i32 %conv_i_i_1, i32 %sext_ln73_44" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 246 'mul' 'mul_ln73_44' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 247 [1/1] (0.00ns)   --->   "%tmp_8840 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_44, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 247 'bitselect' 'tmp_8840' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%trunc_ln42_41 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_44, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 248 'partselect' 'trunc_ln42_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%tmp_8841 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_44, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 249 'bitselect' 'tmp_8841' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%tmp_8842 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_44, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 250 'bitselect' 'tmp_8842' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 251 [1/1] (0.00ns)   --->   "%trunc_ln42_61 = trunc i32 %mul_ln73_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 251 'trunc' 'trunc_ln42_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 252 [1/1] (0.71ns)   --->   "%icmp_ln42_182 = icmp_ne  i9 %trunc_ln42_61, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 252 'icmp' 'icmp_ln42_182' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_321)   --->   "%tmp_8843 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_44, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 253 'bitselect' 'tmp_8843' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%or_ln42_136 = or i1 %tmp_8841, i1 %icmp_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 254 'or' 'or_ln42_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%and_ln42_320 = and i1 %or_ln42_136, i1 %tmp_8842" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 255 'and' 'and_ln42_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_44)   --->   "%zext_ln42_44 = zext i1 %and_ln42_320" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 256 'zext' 'zext_ln42_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 257 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_44 = add i16 %trunc_ln42_41, i16 %zext_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 257 'add' 'add_ln42_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 258 [1/1] (0.00ns)   --->   "%tmp_8844 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_44, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 258 'bitselect' 'tmp_8844' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_321)   --->   "%xor_ln42_182 = xor i1 %tmp_8844, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 259 'xor' 'xor_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 260 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_321 = and i1 %tmp_8843, i1 %xor_ln42_182" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 260 'and' 'and_ln42_321' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 261 [1/1] (0.00ns)   --->   "%tmp_3487 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_44, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 261 'partselect' 'tmp_3487' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 262 [1/1] (0.70ns)   --->   "%icmp_ln42_183 = icmp_eq  i5 %tmp_3487, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 262 'icmp' 'icmp_ln42_183' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 263 [1/1] (0.00ns)   --->   "%tmp_3488 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_44, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 263 'partselect' 'tmp_3488' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 264 [1/1] (0.70ns)   --->   "%icmp_ln42_184 = icmp_eq  i6 %tmp_3488, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 264 'icmp' 'icmp_ln42_184' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 265 [1/1] (0.70ns)   --->   "%icmp_ln42_185 = icmp_eq  i6 %tmp_3488, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 265 'icmp' 'icmp_ln42_185' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 266 [1/1] (0.00ns)   --->   "%sext_ln73_45 = sext i16 %weights_101_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 266 'sext' 'sext_ln73_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 267 [1/1] (1.94ns)   --->   "%mul_ln73_45 = mul i32 %conv_i_i_1, i32 %sext_ln73_45" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 267 'mul' 'mul_ln73_45' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 268 [1/1] (0.00ns)   --->   "%tmp_8846 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_45, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 268 'bitselect' 'tmp_8846' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%trunc_ln42_42 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_45, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 269 'partselect' 'trunc_ln42_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%tmp_8847 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_45, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 270 'bitselect' 'tmp_8847' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%tmp_8848 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_45, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 271 'bitselect' 'tmp_8848' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 272 [1/1] (0.00ns)   --->   "%trunc_ln42_62 = trunc i32 %mul_ln73_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 272 'trunc' 'trunc_ln42_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 273 [1/1] (0.71ns)   --->   "%icmp_ln42_186 = icmp_ne  i9 %trunc_ln42_62, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 273 'icmp' 'icmp_ln42_186' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 274 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_328)   --->   "%tmp_8849 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_45, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 274 'bitselect' 'tmp_8849' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%or_ln42_139 = or i1 %tmp_8847, i1 %icmp_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 275 'or' 'or_ln42_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%and_ln42_327 = and i1 %or_ln42_139, i1 %tmp_8848" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 276 'and' 'and_ln42_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_45)   --->   "%zext_ln42_45 = zext i1 %and_ln42_327" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 277 'zext' 'zext_ln42_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 278 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_45 = add i16 %trunc_ln42_42, i16 %zext_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 278 'add' 'add_ln42_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 279 [1/1] (0.00ns)   --->   "%tmp_8850 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_45, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 279 'bitselect' 'tmp_8850' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_328)   --->   "%xor_ln42_186 = xor i1 %tmp_8850, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 280 'xor' 'xor_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 281 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_328 = and i1 %tmp_8849, i1 %xor_ln42_186" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 281 'and' 'and_ln42_328' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_3489 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_45, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 282 'partselect' 'tmp_3489' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 283 [1/1] (0.70ns)   --->   "%icmp_ln42_187 = icmp_eq  i5 %tmp_3489, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 283 'icmp' 'icmp_ln42_187' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 284 [1/1] (0.00ns)   --->   "%tmp_3490 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_45, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 284 'partselect' 'tmp_3490' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 285 [1/1] (0.70ns)   --->   "%icmp_ln42_188 = icmp_eq  i6 %tmp_3490, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 285 'icmp' 'icmp_ln42_188' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 286 [1/1] (0.70ns)   --->   "%icmp_ln42_189 = icmp_eq  i6 %tmp_3490, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 286 'icmp' 'icmp_ln42_189' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 287 [1/1] (0.55ns)   --->   "%a_6 = sparsemux i16 @_ssdm_op_SparseMux.ap_auto.7i16.i16.i6, i6 45, i16 %data_47_val_read, i6 46, i16 %data_48_val_read, i6 47, i16 %data_49_val_read, i6 48, i16 %data_50_val_read, i6 49, i16 %data_51_val_read, i6 50, i16 %data_52_val_read, i6 51, i16 %data_53_val_read, i16 0, i6 %idx_read"   --->   Operation 287 'sparsemux' 'a_6' <Predicate = true> <Delay = 0.55> <CoreInst = "SparseMux">   --->   Core 147 'SparseMux' <Latency = 0> <II = 1> <Delay = 0.55> <FuncUnit> <Opcode : 'sparsemux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 288 [1/1] (0.00ns)   --->   "%conv_i_i_2 = sext i16 %a_6"   --->   Operation 288 'sext' 'conv_i_i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 289 [1/1] (0.00ns)   --->   "%sext_ln73_46 = sext i16 %weights_102_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 289 'sext' 'sext_ln73_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 290 [1/1] (1.94ns)   --->   "%mul_ln73_46 = mul i32 %conv_i_i_2, i32 %sext_ln73_46" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 290 'mul' 'mul_ln73_46' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_8852 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_46, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 291 'bitselect' 'tmp_8852' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%trunc_ln42_43 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_46, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 292 'partselect' 'trunc_ln42_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%tmp_8853 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_46, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 293 'bitselect' 'tmp_8853' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%tmp_8854 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_46, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 294 'bitselect' 'tmp_8854' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 295 [1/1] (0.00ns)   --->   "%trunc_ln42_63 = trunc i32 %mul_ln73_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 295 'trunc' 'trunc_ln42_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 296 [1/1] (0.71ns)   --->   "%icmp_ln42_190 = icmp_ne  i9 %trunc_ln42_63, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 296 'icmp' 'icmp_ln42_190' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_335)   --->   "%tmp_8855 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_46, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 297 'bitselect' 'tmp_8855' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%or_ln42_142 = or i1 %tmp_8853, i1 %icmp_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 298 'or' 'or_ln42_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%and_ln42_334 = and i1 %or_ln42_142, i1 %tmp_8854" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 299 'and' 'and_ln42_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 300 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_46)   --->   "%zext_ln42_46 = zext i1 %and_ln42_334" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 300 'zext' 'zext_ln42_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 301 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_46 = add i16 %trunc_ln42_43, i16 %zext_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 301 'add' 'add_ln42_46' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 302 [1/1] (0.00ns)   --->   "%tmp_8856 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_46, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 302 'bitselect' 'tmp_8856' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_335)   --->   "%xor_ln42_190 = xor i1 %tmp_8856, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 303 'xor' 'xor_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 304 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_335 = and i1 %tmp_8855, i1 %xor_ln42_190" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 304 'and' 'and_ln42_335' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_3491 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_46, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 305 'partselect' 'tmp_3491' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 306 [1/1] (0.70ns)   --->   "%icmp_ln42_191 = icmp_eq  i5 %tmp_3491, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 306 'icmp' 'icmp_ln42_191' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 307 [1/1] (0.00ns)   --->   "%tmp_3492 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_46, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 307 'partselect' 'tmp_3492' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 308 [1/1] (0.70ns)   --->   "%icmp_ln42_192 = icmp_eq  i6 %tmp_3492, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 308 'icmp' 'icmp_ln42_192' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 309 [1/1] (0.70ns)   --->   "%icmp_ln42_193 = icmp_eq  i6 %tmp_3492, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 309 'icmp' 'icmp_ln42_193' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 310 [1/1] (0.00ns)   --->   "%sext_ln73_47 = sext i16 %weights_103_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 310 'sext' 'sext_ln73_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 311 [1/1] (1.94ns)   --->   "%mul_ln73_47 = mul i32 %conv_i_i_2, i32 %sext_ln73_47" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 311 'mul' 'mul_ln73_47' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 312 [1/1] (0.00ns)   --->   "%tmp_8858 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_47, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 312 'bitselect' 'tmp_8858' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%trunc_ln42_44 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_47, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 313 'partselect' 'trunc_ln42_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 314 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%tmp_8859 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_47, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 314 'bitselect' 'tmp_8859' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%tmp_8860 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_47, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 315 'bitselect' 'tmp_8860' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 316 [1/1] (0.00ns)   --->   "%trunc_ln42_64 = trunc i32 %mul_ln73_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 316 'trunc' 'trunc_ln42_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 317 [1/1] (0.71ns)   --->   "%icmp_ln42_194 = icmp_ne  i9 %trunc_ln42_64, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 317 'icmp' 'icmp_ln42_194' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 318 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_342)   --->   "%tmp_8861 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_47, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 318 'bitselect' 'tmp_8861' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%or_ln42_145 = or i1 %tmp_8859, i1 %icmp_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 319 'or' 'or_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%and_ln42_341 = and i1 %or_ln42_145, i1 %tmp_8860" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 320 'and' 'and_ln42_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_47)   --->   "%zext_ln42_47 = zext i1 %and_ln42_341" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 321 'zext' 'zext_ln42_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 322 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_47 = add i16 %trunc_ln42_44, i16 %zext_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 322 'add' 'add_ln42_47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_8862 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_47, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 323 'bitselect' 'tmp_8862' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_342)   --->   "%xor_ln42_194 = xor i1 %tmp_8862, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 324 'xor' 'xor_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 325 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_342 = and i1 %tmp_8861, i1 %xor_ln42_194" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 325 'and' 'and_ln42_342' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 326 [1/1] (0.00ns)   --->   "%tmp_3493 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_47, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 326 'partselect' 'tmp_3493' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 327 [1/1] (0.70ns)   --->   "%icmp_ln42_195 = icmp_eq  i5 %tmp_3493, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 327 'icmp' 'icmp_ln42_195' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 328 [1/1] (0.00ns)   --->   "%tmp_3494 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_47, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 328 'partselect' 'tmp_3494' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 329 [1/1] (0.70ns)   --->   "%icmp_ln42_196 = icmp_eq  i6 %tmp_3494, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 329 'icmp' 'icmp_ln42_196' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 330 [1/1] (0.70ns)   --->   "%icmp_ln42_197 = icmp_eq  i6 %tmp_3494, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 330 'icmp' 'icmp_ln42_197' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 331 [1/1] (0.00ns)   --->   "%sext_ln73_48 = sext i16 %weights_104_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 331 'sext' 'sext_ln73_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 332 [1/1] (1.94ns)   --->   "%mul_ln73_48 = mul i32 %conv_i_i_2, i32 %sext_ln73_48" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 332 'mul' 'mul_ln73_48' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 333 [1/1] (0.00ns)   --->   "%tmp_8864 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_48, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 333 'bitselect' 'tmp_8864' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%trunc_ln42_45 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_48, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 334 'partselect' 'trunc_ln42_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 335 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%tmp_8865 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_48, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 335 'bitselect' 'tmp_8865' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%tmp_8866 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_48, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 336 'bitselect' 'tmp_8866' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 337 [1/1] (0.00ns)   --->   "%trunc_ln42_65 = trunc i32 %mul_ln73_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 337 'trunc' 'trunc_ln42_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 338 [1/1] (0.71ns)   --->   "%icmp_ln42_198 = icmp_ne  i9 %trunc_ln42_65, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 338 'icmp' 'icmp_ln42_198' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_349)   --->   "%tmp_8867 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_48, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 339 'bitselect' 'tmp_8867' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%or_ln42_148 = or i1 %tmp_8865, i1 %icmp_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 340 'or' 'or_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%and_ln42_348 = and i1 %or_ln42_148, i1 %tmp_8866" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 341 'and' 'and_ln42_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 342 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_48)   --->   "%zext_ln42_48 = zext i1 %and_ln42_348" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 342 'zext' 'zext_ln42_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 343 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_48 = add i16 %trunc_ln42_45, i16 %zext_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 343 'add' 'add_ln42_48' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_8868 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_48, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 344 'bitselect' 'tmp_8868' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 345 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_349)   --->   "%xor_ln42_198 = xor i1 %tmp_8868, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 345 'xor' 'xor_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 346 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_349 = and i1 %tmp_8867, i1 %xor_ln42_198" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 346 'and' 'and_ln42_349' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_3495 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_48, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 347 'partselect' 'tmp_3495' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 348 [1/1] (0.70ns)   --->   "%icmp_ln42_199 = icmp_eq  i5 %tmp_3495, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 348 'icmp' 'icmp_ln42_199' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_3496 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_48, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 349 'partselect' 'tmp_3496' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 350 [1/1] (0.70ns)   --->   "%icmp_ln42_200 = icmp_eq  i6 %tmp_3496, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 350 'icmp' 'icmp_ln42_200' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 351 [1/1] (0.70ns)   --->   "%icmp_ln42_201 = icmp_eq  i6 %tmp_3496, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 351 'icmp' 'icmp_ln42_201' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 352 [1/1] (0.00ns)   --->   "%sext_ln73_49 = sext i16 %weights_105_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 352 'sext' 'sext_ln73_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 353 [1/1] (1.94ns)   --->   "%mul_ln73_49 = mul i32 %conv_i_i_2, i32 %sext_ln73_49" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 353 'mul' 'mul_ln73_49' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 354 [1/1] (0.00ns)   --->   "%tmp_8870 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_49, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 354 'bitselect' 'tmp_8870' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%trunc_ln42_46 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_49, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 355 'partselect' 'trunc_ln42_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%tmp_8871 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_49, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 356 'bitselect' 'tmp_8871' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%tmp_8872 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_49, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 357 'bitselect' 'tmp_8872' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 358 [1/1] (0.00ns)   --->   "%trunc_ln42_66 = trunc i32 %mul_ln73_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 358 'trunc' 'trunc_ln42_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 359 [1/1] (0.71ns)   --->   "%icmp_ln42_202 = icmp_ne  i9 %trunc_ln42_66, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 359 'icmp' 'icmp_ln42_202' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_356)   --->   "%tmp_8873 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_49, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 360 'bitselect' 'tmp_8873' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%or_ln42_151 = or i1 %tmp_8871, i1 %icmp_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 361 'or' 'or_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%and_ln42_355 = and i1 %or_ln42_151, i1 %tmp_8872" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 362 'and' 'and_ln42_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_49)   --->   "%zext_ln42_49 = zext i1 %and_ln42_355" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 363 'zext' 'zext_ln42_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 364 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_49 = add i16 %trunc_ln42_46, i16 %zext_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 364 'add' 'add_ln42_49' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 365 [1/1] (0.00ns)   --->   "%tmp_8874 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_49, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 365 'bitselect' 'tmp_8874' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_356)   --->   "%xor_ln42_202 = xor i1 %tmp_8874, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 366 'xor' 'xor_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 367 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_356 = and i1 %tmp_8873, i1 %xor_ln42_202" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 367 'and' 'and_ln42_356' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_3497 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_49, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 368 'partselect' 'tmp_3497' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 369 [1/1] (0.70ns)   --->   "%icmp_ln42_203 = icmp_eq  i5 %tmp_3497, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 369 'icmp' 'icmp_ln42_203' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_3498 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_49, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 370 'partselect' 'tmp_3498' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 371 [1/1] (0.70ns)   --->   "%icmp_ln42_204 = icmp_eq  i6 %tmp_3498, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 371 'icmp' 'icmp_ln42_204' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 372 [1/1] (0.70ns)   --->   "%icmp_ln42_205 = icmp_eq  i6 %tmp_3498, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 372 'icmp' 'icmp_ln42_205' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 373 [1/1] (0.00ns)   --->   "%sext_ln73_50 = sext i16 %weights_106_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 373 'sext' 'sext_ln73_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 374 [1/1] (1.94ns)   --->   "%mul_ln73_50 = mul i32 %conv_i_i_2, i32 %sext_ln73_50" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 374 'mul' 'mul_ln73_50' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 375 [1/1] (0.00ns)   --->   "%tmp_8876 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_50, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 375 'bitselect' 'tmp_8876' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%trunc_ln42_47 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_50, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 376 'partselect' 'trunc_ln42_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%tmp_8877 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_50, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 377 'bitselect' 'tmp_8877' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 378 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%tmp_8878 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_50, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 378 'bitselect' 'tmp_8878' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 379 [1/1] (0.00ns)   --->   "%trunc_ln42_67 = trunc i32 %mul_ln73_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 379 'trunc' 'trunc_ln42_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 380 [1/1] (0.71ns)   --->   "%icmp_ln42_206 = icmp_ne  i9 %trunc_ln42_67, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 380 'icmp' 'icmp_ln42_206' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_363)   --->   "%tmp_8879 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_50, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 381 'bitselect' 'tmp_8879' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%or_ln42_154 = or i1 %tmp_8877, i1 %icmp_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 382 'or' 'or_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%and_ln42_362 = and i1 %or_ln42_154, i1 %tmp_8878" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 383 'and' 'and_ln42_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_50)   --->   "%zext_ln42_50 = zext i1 %and_ln42_362" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 384 'zext' 'zext_ln42_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 385 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_50 = add i16 %trunc_ln42_47, i16 %zext_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 385 'add' 'add_ln42_50' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_8880 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_50, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 386 'bitselect' 'tmp_8880' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 387 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_363)   --->   "%xor_ln42_206 = xor i1 %tmp_8880, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 387 'xor' 'xor_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 388 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_363 = and i1 %tmp_8879, i1 %xor_ln42_206" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 388 'and' 'and_ln42_363' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 389 [1/1] (0.00ns)   --->   "%tmp_3499 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_50, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 389 'partselect' 'tmp_3499' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 390 [1/1] (0.70ns)   --->   "%icmp_ln42_207 = icmp_eq  i5 %tmp_3499, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 390 'icmp' 'icmp_ln42_207' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 391 [1/1] (0.00ns)   --->   "%tmp_3500 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_50, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 391 'partselect' 'tmp_3500' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 392 [1/1] (0.70ns)   --->   "%icmp_ln42_208 = icmp_eq  i6 %tmp_3500, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 392 'icmp' 'icmp_ln42_208' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 393 [1/1] (0.70ns)   --->   "%icmp_ln42_209 = icmp_eq  i6 %tmp_3500, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 393 'icmp' 'icmp_ln42_209' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 394 [1/1] (0.00ns)   --->   "%sext_ln73_51 = sext i16 %weights_107_val_read" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 394 'sext' 'sext_ln73_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 395 [1/1] (1.94ns)   --->   "%mul_ln73_51 = mul i32 %conv_i_i_2, i32 %sext_ln73_51" [firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 395 'mul' 'mul_ln73_51' <Predicate = true> <Delay = 1.94> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 396 [1/1] (0.00ns)   --->   "%tmp_8882 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_51, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 396 'bitselect' 'tmp_8882' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%trunc_ln42_48 = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32.i32, i32 %mul_ln73_51, i32 10, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 397 'partselect' 'trunc_ln42_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 398 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%tmp_8883 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_51, i32 10" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 398 'bitselect' 'tmp_8883' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 399 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%tmp_8884 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_51, i32 9" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 399 'bitselect' 'tmp_8884' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 400 [1/1] (0.00ns)   --->   "%trunc_ln42_68 = trunc i32 %mul_ln73_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 400 'trunc' 'trunc_ln42_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 401 [1/1] (0.71ns)   --->   "%icmp_ln42_210 = icmp_ne  i9 %trunc_ln42_68, i9 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 401 'icmp' 'icmp_ln42_210' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_370)   --->   "%tmp_8885 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_51, i32 25" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 402 'bitselect' 'tmp_8885' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%or_ln42_157 = or i1 %tmp_8883, i1 %icmp_ln42_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 403 'or' 'or_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 404 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%and_ln42_369 = and i1 %or_ln42_157, i1 %tmp_8884" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 404 'and' 'and_ln42_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 405 [1/1] (0.00ns) (grouped into LUT with out node add_ln42_51)   --->   "%zext_ln42_51 = zext i1 %and_ln42_369" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 405 'zext' 'zext_ln42_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 406 [1/1] (0.78ns) (out node of the LUT)   --->   "%add_ln42_51 = add i16 %trunc_ln42_48, i16 %zext_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 406 'add' 'add_ln42_51' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 407 [1/1] (0.00ns)   --->   "%tmp_8886 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln42_51, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 407 'bitselect' 'tmp_8886' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 408 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_370)   --->   "%xor_ln42_210 = xor i1 %tmp_8886, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 408 'xor' 'xor_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 409 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln42_370 = and i1 %tmp_8885, i1 %xor_ln42_210" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 409 'and' 'and_ln42_370' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 410 [1/1] (0.00ns)   --->   "%tmp_3501 = partselect i5 @_ssdm_op_PartSelect.i5.i32.i32.i32, i32 %mul_ln73_51, i32 27, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 410 'partselect' 'tmp_3501' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 411 [1/1] (0.70ns)   --->   "%icmp_ln42_211 = icmp_eq  i5 %tmp_3501, i5 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 411 'icmp' 'icmp_ln42_211' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 412 [1/1] (0.00ns)   --->   "%tmp_3502 = partselect i6 @_ssdm_op_PartSelect.i6.i32.i32.i32, i32 %mul_ln73_51, i32 26, i32 31" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 412 'partselect' 'tmp_3502' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 413 [1/1] (0.70ns)   --->   "%icmp_ln42_212 = icmp_eq  i6 %tmp_3502, i6 63" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 413 'icmp' 'icmp_ln42_212' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 414 [1/1] (0.70ns)   --->   "%icmp_ln42_213 = icmp_eq  i6 %tmp_3502, i6 0" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 414 'icmp' 'icmp_ln42_213' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.18>
ST_2 : Operation 415 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:13]   --->   Operation 415 'specpipeline' 'specpipeline_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 416 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 18, void @empty_1, void @empty_0, void @empty_0, void @empty_0" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 416 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%select_ln42 = select i1 %and_ln42_251, i1 %icmp_ln42_144, i1 %icmp_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 417 'select' 'select_ln42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%tmp_8785 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 418 'bitselect' 'tmp_8785' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%xor_ln42_214 = xor i1 %tmp_8785, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 419 'xor' 'xor_ln42_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%and_ln42_252 = and i1 %icmp_ln42_143, i1 %xor_ln42_214" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 420 'and' 'and_ln42_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_255)   --->   "%select_ln42_143 = select i1 %and_ln42_251, i1 %and_ln42_252, i1 %icmp_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 421 'select' 'select_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 422 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_108)   --->   "%and_ln42_253 = and i1 %and_ln42_251, i1 %icmp_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 422 'and' 'and_ln42_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 423 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%xor_ln42_143 = xor i1 %select_ln42, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 423 'xor' 'xor_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%or_ln42_107 = or i1 %tmp_8784, i1 %xor_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 424 'or' 'or_ln42_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 425 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_254)   --->   "%xor_ln42_144 = xor i1 %tmp, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 425 'xor' 'xor_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 426 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_254 = and i1 %or_ln42_107, i1 %xor_ln42_144" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 426 'and' 'and_ln42_254' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 427 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_255 = and i1 %tmp_8784, i1 %select_ln42_143" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 427 'and' 'and_ln42_255' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_108)   --->   "%or_ln42_160 = or i1 %and_ln42_253, i1 %and_ln42_255" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 428 'or' 'or_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_108)   --->   "%xor_ln42_145 = xor i1 %or_ln42_160, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 429 'xor' 'xor_ln42_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_108)   --->   "%and_ln42_256 = and i1 %tmp, i1 %xor_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 430 'and' 'and_ln42_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 431 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_145)   --->   "%select_ln42_144 = select i1 %and_ln42_254, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 431 'select' 'select_ln42_144' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 432 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_108 = or i1 %and_ln42_254, i1 %and_ln42_256" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 432 'or' 'or_ln42_108' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 433 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_145 = select i1 %or_ln42_108, i16 %select_ln42_144, i16 %add_ln42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 433 'select' 'select_ln42_145' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%select_ln42_146 = select i1 %and_ln42_258, i1 %icmp_ln42_148, i1 %icmp_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 434 'select' 'select_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%tmp_8791 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_35, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 435 'bitselect' 'tmp_8791' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 436 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%xor_ln42_215 = xor i1 %tmp_8791, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 436 'xor' 'xor_ln42_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%and_ln42_259 = and i1 %icmp_ln42_147, i1 %xor_ln42_215" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 437 'and' 'and_ln42_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_262)   --->   "%select_ln42_147 = select i1 %and_ln42_258, i1 %and_ln42_259, i1 %icmp_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 438 'select' 'select_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_111)   --->   "%and_ln42_260 = and i1 %and_ln42_258, i1 %icmp_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 439 'and' 'and_ln42_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%xor_ln42_147 = xor i1 %select_ln42_146, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 440 'xor' 'xor_ln42_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 441 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%or_ln42_110 = or i1 %tmp_8790, i1 %xor_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 441 'or' 'or_ln42_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_261)   --->   "%xor_ln42_148 = xor i1 %tmp_8786, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 442 'xor' 'xor_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 443 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_261 = and i1 %or_ln42_110, i1 %xor_ln42_148" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 443 'and' 'and_ln42_261' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 444 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_262 = and i1 %tmp_8790, i1 %select_ln42_147" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 444 'and' 'and_ln42_262' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_111)   --->   "%or_ln42_161 = or i1 %and_ln42_260, i1 %and_ln42_262" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 445 'or' 'or_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_111)   --->   "%xor_ln42_149 = xor i1 %or_ln42_161, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 446 'xor' 'xor_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_111)   --->   "%and_ln42_263 = and i1 %tmp_8786, i1 %xor_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 447 'and' 'and_ln42_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_149)   --->   "%select_ln42_148 = select i1 %and_ln42_261, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 448 'select' 'select_ln42_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 449 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_111 = or i1 %and_ln42_261, i1 %and_ln42_263" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 449 'or' 'or_ln42_111' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 450 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_149 = select i1 %or_ln42_111, i16 %select_ln42_148, i16 %add_ln42_35" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 450 'select' 'select_ln42_149' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%select_ln42_150 = select i1 %and_ln42_265, i1 %icmp_ln42_152, i1 %icmp_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 451 'select' 'select_ln42_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 452 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%tmp_8797 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_36, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 452 'bitselect' 'tmp_8797' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%xor_ln42_216 = xor i1 %tmp_8797, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 453 'xor' 'xor_ln42_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%and_ln42_266 = and i1 %icmp_ln42_151, i1 %xor_ln42_216" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 454 'and' 'and_ln42_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_269)   --->   "%select_ln42_151 = select i1 %and_ln42_265, i1 %and_ln42_266, i1 %icmp_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 455 'select' 'select_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_114)   --->   "%and_ln42_267 = and i1 %and_ln42_265, i1 %icmp_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 456 'and' 'and_ln42_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%xor_ln42_151 = xor i1 %select_ln42_150, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 457 'xor' 'xor_ln42_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 458 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%or_ln42_113 = or i1 %tmp_8796, i1 %xor_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 458 'or' 'or_ln42_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_268)   --->   "%xor_ln42_152 = xor i1 %tmp_8792, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 459 'xor' 'xor_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 460 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_268 = and i1 %or_ln42_113, i1 %xor_ln42_152" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 460 'and' 'and_ln42_268' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 461 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_269 = and i1 %tmp_8796, i1 %select_ln42_151" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 461 'and' 'and_ln42_269' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_114)   --->   "%or_ln42_162 = or i1 %and_ln42_267, i1 %and_ln42_269" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 462 'or' 'or_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_114)   --->   "%xor_ln42_153 = xor i1 %or_ln42_162, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 463 'xor' 'xor_ln42_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_114)   --->   "%and_ln42_270 = and i1 %tmp_8792, i1 %xor_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 464 'and' 'and_ln42_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_153)   --->   "%select_ln42_152 = select i1 %and_ln42_268, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 465 'select' 'select_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 466 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_114 = or i1 %and_ln42_268, i1 %and_ln42_270" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 466 'or' 'or_ln42_114' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 467 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_153 = select i1 %or_ln42_114, i16 %select_ln42_152, i16 %add_ln42_36" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 467 'select' 'select_ln42_153' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%select_ln42_154 = select i1 %and_ln42_272, i1 %icmp_ln42_156, i1 %icmp_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 468 'select' 'select_ln42_154' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%tmp_8803 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_37, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 469 'bitselect' 'tmp_8803' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%xor_ln42_217 = xor i1 %tmp_8803, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 470 'xor' 'xor_ln42_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%and_ln42_273 = and i1 %icmp_ln42_155, i1 %xor_ln42_217" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 471 'and' 'and_ln42_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 472 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_276)   --->   "%select_ln42_155 = select i1 %and_ln42_272, i1 %and_ln42_273, i1 %icmp_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 472 'select' 'select_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_117)   --->   "%and_ln42_274 = and i1 %and_ln42_272, i1 %icmp_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 473 'and' 'and_ln42_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%xor_ln42_155 = xor i1 %select_ln42_154, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 474 'xor' 'xor_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%or_ln42_116 = or i1 %tmp_8802, i1 %xor_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 475 'or' 'or_ln42_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 476 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_275)   --->   "%xor_ln42_156 = xor i1 %tmp_8798, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 476 'xor' 'xor_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 477 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_275 = and i1 %or_ln42_116, i1 %xor_ln42_156" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 477 'and' 'and_ln42_275' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 478 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_276 = and i1 %tmp_8802, i1 %select_ln42_155" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 478 'and' 'and_ln42_276' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_117)   --->   "%or_ln42_163 = or i1 %and_ln42_274, i1 %and_ln42_276" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 479 'or' 'or_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_117)   --->   "%xor_ln42_157 = xor i1 %or_ln42_163, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 480 'xor' 'xor_ln42_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_117)   --->   "%and_ln42_277 = and i1 %tmp_8798, i1 %xor_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 481 'and' 'and_ln42_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_157)   --->   "%select_ln42_156 = select i1 %and_ln42_275, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 482 'select' 'select_ln42_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 483 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_117 = or i1 %and_ln42_275, i1 %and_ln42_277" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 483 'or' 'or_ln42_117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 484 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_157 = select i1 %or_ln42_117, i16 %select_ln42_156, i16 %add_ln42_37" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 484 'select' 'select_ln42_157' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 485 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%select_ln42_158 = select i1 %and_ln42_279, i1 %icmp_ln42_160, i1 %icmp_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 485 'select' 'select_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 486 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%tmp_8809 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_38, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 486 'bitselect' 'tmp_8809' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%xor_ln42_218 = xor i1 %tmp_8809, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 487 'xor' 'xor_ln42_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%and_ln42_280 = and i1 %icmp_ln42_159, i1 %xor_ln42_218" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 488 'and' 'and_ln42_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_283)   --->   "%select_ln42_159 = select i1 %and_ln42_279, i1 %and_ln42_280, i1 %icmp_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 489 'select' 'select_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 490 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_120)   --->   "%and_ln42_281 = and i1 %and_ln42_279, i1 %icmp_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 490 'and' 'and_ln42_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%xor_ln42_159 = xor i1 %select_ln42_158, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 491 'xor' 'xor_ln42_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%or_ln42_119 = or i1 %tmp_8808, i1 %xor_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 492 'or' 'or_ln42_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_282)   --->   "%xor_ln42_160 = xor i1 %tmp_8804, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 493 'xor' 'xor_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 494 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_282 = and i1 %or_ln42_119, i1 %xor_ln42_160" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 494 'and' 'and_ln42_282' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 495 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_283 = and i1 %tmp_8808, i1 %select_ln42_159" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 495 'and' 'and_ln42_283' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_120)   --->   "%or_ln42_164 = or i1 %and_ln42_281, i1 %and_ln42_283" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 496 'or' 'or_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_120)   --->   "%xor_ln42_161 = xor i1 %or_ln42_164, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 497 'xor' 'xor_ln42_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_120)   --->   "%and_ln42_284 = and i1 %tmp_8804, i1 %xor_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 498 'and' 'and_ln42_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 499 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_161)   --->   "%select_ln42_160 = select i1 %and_ln42_282, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 499 'select' 'select_ln42_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 500 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_120 = or i1 %and_ln42_282, i1 %and_ln42_284" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 500 'or' 'or_ln42_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 501 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_161 = select i1 %or_ln42_120, i16 %select_ln42_160, i16 %add_ln42_38" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 501 'select' 'select_ln42_161' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%select_ln42_162 = select i1 %and_ln42_286, i1 %icmp_ln42_164, i1 %icmp_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 502 'select' 'select_ln42_162' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%tmp_8815 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_39, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 503 'bitselect' 'tmp_8815' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 504 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%xor_ln42_219 = xor i1 %tmp_8815, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 504 'xor' 'xor_ln42_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%and_ln42_287 = and i1 %icmp_ln42_163, i1 %xor_ln42_219" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 505 'and' 'and_ln42_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 506 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_290)   --->   "%select_ln42_163 = select i1 %and_ln42_286, i1 %and_ln42_287, i1 %icmp_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 506 'select' 'select_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 507 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_123)   --->   "%and_ln42_288 = and i1 %and_ln42_286, i1 %icmp_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 507 'and' 'and_ln42_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%xor_ln42_163 = xor i1 %select_ln42_162, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 508 'xor' 'xor_ln42_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%or_ln42_122 = or i1 %tmp_8814, i1 %xor_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 509 'or' 'or_ln42_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_289)   --->   "%xor_ln42_164 = xor i1 %tmp_8810, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 510 'xor' 'xor_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 511 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_289 = and i1 %or_ln42_122, i1 %xor_ln42_164" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 511 'and' 'and_ln42_289' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 512 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_290 = and i1 %tmp_8814, i1 %select_ln42_163" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 512 'and' 'and_ln42_290' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_123)   --->   "%or_ln42_165 = or i1 %and_ln42_288, i1 %and_ln42_290" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 513 'or' 'or_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_123)   --->   "%xor_ln42_165 = xor i1 %or_ln42_165, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 514 'xor' 'xor_ln42_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_123)   --->   "%and_ln42_291 = and i1 %tmp_8810, i1 %xor_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 515 'and' 'and_ln42_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_165)   --->   "%select_ln42_164 = select i1 %and_ln42_289, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 516 'select' 'select_ln42_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 517 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_123 = or i1 %and_ln42_289, i1 %and_ln42_291" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 517 'or' 'or_ln42_123' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 518 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_165 = select i1 %or_ln42_123, i16 %select_ln42_164, i16 %add_ln42_39" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 518 'select' 'select_ln42_165' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%select_ln42_166 = select i1 %and_ln42_293, i1 %icmp_ln42_168, i1 %icmp_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 519 'select' 'select_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_297)   --->   "%tmp_8821 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_40, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 520 'bitselect' 'tmp_8821' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_297)   --->   "%xor_ln42_220 = xor i1 %tmp_8821, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 521 'xor' 'xor_ln42_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_297)   --->   "%and_ln42_294 = and i1 %icmp_ln42_167, i1 %xor_ln42_220" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 522 'and' 'and_ln42_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_297)   --->   "%select_ln42_167 = select i1 %and_ln42_293, i1 %and_ln42_294, i1 %icmp_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 523 'select' 'select_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_126)   --->   "%and_ln42_295 = and i1 %and_ln42_293, i1 %icmp_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 524 'and' 'and_ln42_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%xor_ln42_167 = xor i1 %select_ln42_166, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 525 'xor' 'xor_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%or_ln42_125 = or i1 %tmp_8820, i1 %xor_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 526 'or' 'or_ln42_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_296)   --->   "%xor_ln42_168 = xor i1 %tmp_8816, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 527 'xor' 'xor_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 528 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_296 = and i1 %or_ln42_125, i1 %xor_ln42_168" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 528 'and' 'and_ln42_296' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 529 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_297 = and i1 %tmp_8820, i1 %select_ln42_167" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 529 'and' 'and_ln42_297' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 530 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_126)   --->   "%or_ln42_166 = or i1 %and_ln42_295, i1 %and_ln42_297" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 530 'or' 'or_ln42_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_126)   --->   "%xor_ln42_169 = xor i1 %or_ln42_166, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 531 'xor' 'xor_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_126)   --->   "%and_ln42_298 = and i1 %tmp_8816, i1 %xor_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 532 'and' 'and_ln42_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 533 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_169)   --->   "%select_ln42_168 = select i1 %and_ln42_296, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 533 'select' 'select_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 534 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_126 = or i1 %and_ln42_296, i1 %and_ln42_298" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 534 'or' 'or_ln42_126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 535 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_169 = select i1 %or_ln42_126, i16 %select_ln42_168, i16 %add_ln42_40" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 535 'select' 'select_ln42_169' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%select_ln42_170 = select i1 %and_ln42_300, i1 %icmp_ln42_172, i1 %icmp_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 536 'select' 'select_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_304)   --->   "%tmp_8827 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_41, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 537 'bitselect' 'tmp_8827' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_304)   --->   "%xor_ln42_221 = xor i1 %tmp_8827, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 538 'xor' 'xor_ln42_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_304)   --->   "%and_ln42_301 = and i1 %icmp_ln42_171, i1 %xor_ln42_221" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 539 'and' 'and_ln42_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_304)   --->   "%select_ln42_171 = select i1 %and_ln42_300, i1 %and_ln42_301, i1 %icmp_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 540 'select' 'select_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_129)   --->   "%and_ln42_302 = and i1 %and_ln42_300, i1 %icmp_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 541 'and' 'and_ln42_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%xor_ln42_171 = xor i1 %select_ln42_170, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 542 'xor' 'xor_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%or_ln42_128 = or i1 %tmp_8826, i1 %xor_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 543 'or' 'or_ln42_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_303)   --->   "%xor_ln42_172 = xor i1 %tmp_8822, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 544 'xor' 'xor_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 545 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_303 = and i1 %or_ln42_128, i1 %xor_ln42_172" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 545 'and' 'and_ln42_303' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 546 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_304 = and i1 %tmp_8826, i1 %select_ln42_171" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 546 'and' 'and_ln42_304' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_129)   --->   "%or_ln42_167 = or i1 %and_ln42_302, i1 %and_ln42_304" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 547 'or' 'or_ln42_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 548 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_129)   --->   "%xor_ln42_173 = xor i1 %or_ln42_167, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 548 'xor' 'xor_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_129)   --->   "%and_ln42_305 = and i1 %tmp_8822, i1 %xor_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 549 'and' 'and_ln42_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_173)   --->   "%select_ln42_172 = select i1 %and_ln42_303, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 550 'select' 'select_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 551 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_129 = or i1 %and_ln42_303, i1 %and_ln42_305" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 551 'or' 'or_ln42_129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 552 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_173 = select i1 %or_ln42_129, i16 %select_ln42_172, i16 %add_ln42_41" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 552 'select' 'select_ln42_173' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 553 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%select_ln42_174 = select i1 %and_ln42_307, i1 %icmp_ln42_176, i1 %icmp_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 553 'select' 'select_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_311)   --->   "%tmp_8833 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_42, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 554 'bitselect' 'tmp_8833' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_311)   --->   "%xor_ln42_222 = xor i1 %tmp_8833, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 555 'xor' 'xor_ln42_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_311)   --->   "%and_ln42_308 = and i1 %icmp_ln42_175, i1 %xor_ln42_222" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 556 'and' 'and_ln42_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 557 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_311)   --->   "%select_ln42_175 = select i1 %and_ln42_307, i1 %and_ln42_308, i1 %icmp_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 557 'select' 'select_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_132)   --->   "%and_ln42_309 = and i1 %and_ln42_307, i1 %icmp_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 558 'and' 'and_ln42_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%xor_ln42_175 = xor i1 %select_ln42_174, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 559 'xor' 'xor_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 560 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%or_ln42_131 = or i1 %tmp_8832, i1 %xor_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 560 'or' 'or_ln42_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 561 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_310)   --->   "%xor_ln42_176 = xor i1 %tmp_8828, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 561 'xor' 'xor_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 562 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_310 = and i1 %or_ln42_131, i1 %xor_ln42_176" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 562 'and' 'and_ln42_310' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 563 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_311 = and i1 %tmp_8832, i1 %select_ln42_175" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 563 'and' 'and_ln42_311' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_132)   --->   "%or_ln42_168 = or i1 %and_ln42_309, i1 %and_ln42_311" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 564 'or' 'or_ln42_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_132)   --->   "%xor_ln42_177 = xor i1 %or_ln42_168, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 565 'xor' 'xor_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 566 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_132)   --->   "%and_ln42_312 = and i1 %tmp_8828, i1 %xor_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 566 'and' 'and_ln42_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_177)   --->   "%select_ln42_176 = select i1 %and_ln42_310, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 567 'select' 'select_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 568 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_132 = or i1 %and_ln42_310, i1 %and_ln42_312" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 568 'or' 'or_ln42_132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 569 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_177 = select i1 %or_ln42_132, i16 %select_ln42_176, i16 %add_ln42_42" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 569 'select' 'select_ln42_177' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 570 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%select_ln42_178 = select i1 %and_ln42_314, i1 %icmp_ln42_180, i1 %icmp_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 570 'select' 'select_ln42_178' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 571 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_318)   --->   "%tmp_8839 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_43, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 571 'bitselect' 'tmp_8839' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_318)   --->   "%xor_ln42_223 = xor i1 %tmp_8839, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 572 'xor' 'xor_ln42_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_318)   --->   "%and_ln42_315 = and i1 %icmp_ln42_179, i1 %xor_ln42_223" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 573 'and' 'and_ln42_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_318)   --->   "%select_ln42_179 = select i1 %and_ln42_314, i1 %and_ln42_315, i1 %icmp_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 574 'select' 'select_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 575 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_135)   --->   "%and_ln42_316 = and i1 %and_ln42_314, i1 %icmp_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 575 'and' 'and_ln42_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 576 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%xor_ln42_179 = xor i1 %select_ln42_178, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 576 'xor' 'xor_ln42_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%or_ln42_134 = or i1 %tmp_8838, i1 %xor_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 577 'or' 'or_ln42_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 578 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_317)   --->   "%xor_ln42_180 = xor i1 %tmp_8834, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 578 'xor' 'xor_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 579 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_317 = and i1 %or_ln42_134, i1 %xor_ln42_180" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 579 'and' 'and_ln42_317' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 580 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_318 = and i1 %tmp_8838, i1 %select_ln42_179" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 580 'and' 'and_ln42_318' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_135)   --->   "%or_ln42_169 = or i1 %and_ln42_316, i1 %and_ln42_318" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 581 'or' 'or_ln42_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_135)   --->   "%xor_ln42_181 = xor i1 %or_ln42_169, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 582 'xor' 'xor_ln42_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_135)   --->   "%and_ln42_319 = and i1 %tmp_8834, i1 %xor_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 583 'and' 'and_ln42_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 584 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_181)   --->   "%select_ln42_180 = select i1 %and_ln42_317, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 584 'select' 'select_ln42_180' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 585 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_135 = or i1 %and_ln42_317, i1 %and_ln42_319" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 585 'or' 'or_ln42_135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 586 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_181 = select i1 %or_ln42_135, i16 %select_ln42_180, i16 %add_ln42_43" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 586 'select' 'select_ln42_181' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%select_ln42_182 = select i1 %and_ln42_321, i1 %icmp_ln42_184, i1 %icmp_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 587 'select' 'select_ln42_182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_325)   --->   "%tmp_8845 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_44, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 588 'bitselect' 'tmp_8845' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_325)   --->   "%xor_ln42_224 = xor i1 %tmp_8845, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 589 'xor' 'xor_ln42_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_325)   --->   "%and_ln42_322 = and i1 %icmp_ln42_183, i1 %xor_ln42_224" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 590 'and' 'and_ln42_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_325)   --->   "%select_ln42_183 = select i1 %and_ln42_321, i1 %and_ln42_322, i1 %icmp_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 591 'select' 'select_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_138)   --->   "%and_ln42_323 = and i1 %and_ln42_321, i1 %icmp_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 592 'and' 'and_ln42_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 593 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%xor_ln42_183 = xor i1 %select_ln42_182, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 593 'xor' 'xor_ln42_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 594 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%or_ln42_137 = or i1 %tmp_8844, i1 %xor_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 594 'or' 'or_ln42_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_324)   --->   "%xor_ln42_184 = xor i1 %tmp_8840, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 595 'xor' 'xor_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 596 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_324 = and i1 %or_ln42_137, i1 %xor_ln42_184" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 596 'and' 'and_ln42_324' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 597 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_325 = and i1 %tmp_8844, i1 %select_ln42_183" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 597 'and' 'and_ln42_325' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 598 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_138)   --->   "%or_ln42_170 = or i1 %and_ln42_323, i1 %and_ln42_325" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 598 'or' 'or_ln42_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_138)   --->   "%xor_ln42_185 = xor i1 %or_ln42_170, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 599 'xor' 'xor_ln42_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_138)   --->   "%and_ln42_326 = and i1 %tmp_8840, i1 %xor_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 600 'and' 'and_ln42_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_185)   --->   "%select_ln42_184 = select i1 %and_ln42_324, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 601 'select' 'select_ln42_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 602 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_138 = or i1 %and_ln42_324, i1 %and_ln42_326" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 602 'or' 'or_ln42_138' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 603 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_185 = select i1 %or_ln42_138, i16 %select_ln42_184, i16 %add_ln42_44" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 603 'select' 'select_ln42_185' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%select_ln42_186 = select i1 %and_ln42_328, i1 %icmp_ln42_188, i1 %icmp_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 604 'select' 'select_ln42_186' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_332)   --->   "%tmp_8851 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_45, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 605 'bitselect' 'tmp_8851' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_332)   --->   "%xor_ln42_225 = xor i1 %tmp_8851, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 606 'xor' 'xor_ln42_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_332)   --->   "%and_ln42_329 = and i1 %icmp_ln42_187, i1 %xor_ln42_225" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 607 'and' 'and_ln42_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_332)   --->   "%select_ln42_187 = select i1 %and_ln42_328, i1 %and_ln42_329, i1 %icmp_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 608 'select' 'select_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_141)   --->   "%and_ln42_330 = and i1 %and_ln42_328, i1 %icmp_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 609 'and' 'and_ln42_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%xor_ln42_187 = xor i1 %select_ln42_186, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 610 'xor' 'xor_ln42_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%or_ln42_140 = or i1 %tmp_8850, i1 %xor_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 611 'or' 'or_ln42_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_331)   --->   "%xor_ln42_188 = xor i1 %tmp_8846, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 612 'xor' 'xor_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 613 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_331 = and i1 %or_ln42_140, i1 %xor_ln42_188" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 613 'and' 'and_ln42_331' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 614 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_332 = and i1 %tmp_8850, i1 %select_ln42_187" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 614 'and' 'and_ln42_332' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 615 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_141)   --->   "%or_ln42_171 = or i1 %and_ln42_330, i1 %and_ln42_332" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 615 'or' 'or_ln42_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 616 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_141)   --->   "%xor_ln42_189 = xor i1 %or_ln42_171, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 616 'xor' 'xor_ln42_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_141)   --->   "%and_ln42_333 = and i1 %tmp_8846, i1 %xor_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 617 'and' 'and_ln42_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_189)   --->   "%select_ln42_188 = select i1 %and_ln42_331, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 618 'select' 'select_ln42_188' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 619 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_141 = or i1 %and_ln42_331, i1 %and_ln42_333" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 619 'or' 'or_ln42_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 620 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_189 = select i1 %or_ln42_141, i16 %select_ln42_188, i16 %add_ln42_45" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 620 'select' 'select_ln42_189' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 621 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%select_ln42_190 = select i1 %and_ln42_335, i1 %icmp_ln42_192, i1 %icmp_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 621 'select' 'select_ln42_190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_339)   --->   "%tmp_8857 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_46, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 622 'bitselect' 'tmp_8857' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 623 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_339)   --->   "%xor_ln42_226 = xor i1 %tmp_8857, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 623 'xor' 'xor_ln42_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_339)   --->   "%and_ln42_336 = and i1 %icmp_ln42_191, i1 %xor_ln42_226" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 624 'and' 'and_ln42_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 625 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_339)   --->   "%select_ln42_191 = select i1 %and_ln42_335, i1 %and_ln42_336, i1 %icmp_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 625 'select' 'select_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_144)   --->   "%and_ln42_337 = and i1 %and_ln42_335, i1 %icmp_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 626 'and' 'and_ln42_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%xor_ln42_191 = xor i1 %select_ln42_190, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 627 'xor' 'xor_ln42_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%or_ln42_143 = or i1 %tmp_8856, i1 %xor_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 628 'or' 'or_ln42_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_338)   --->   "%xor_ln42_192 = xor i1 %tmp_8852, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 629 'xor' 'xor_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 630 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_338 = and i1 %or_ln42_143, i1 %xor_ln42_192" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 630 'and' 'and_ln42_338' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 631 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_339 = and i1 %tmp_8856, i1 %select_ln42_191" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 631 'and' 'and_ln42_339' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_144)   --->   "%or_ln42_172 = or i1 %and_ln42_337, i1 %and_ln42_339" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 632 'or' 'or_ln42_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_144)   --->   "%xor_ln42_193 = xor i1 %or_ln42_172, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 633 'xor' 'xor_ln42_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 634 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_144)   --->   "%and_ln42_340 = and i1 %tmp_8852, i1 %xor_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 634 'and' 'and_ln42_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_193)   --->   "%select_ln42_192 = select i1 %and_ln42_338, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 635 'select' 'select_ln42_192' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 636 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_144 = or i1 %and_ln42_338, i1 %and_ln42_340" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 636 'or' 'or_ln42_144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 637 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_193 = select i1 %or_ln42_144, i16 %select_ln42_192, i16 %add_ln42_46" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 637 'select' 'select_ln42_193' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 638 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%select_ln42_194 = select i1 %and_ln42_342, i1 %icmp_ln42_196, i1 %icmp_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 638 'select' 'select_ln42_194' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 639 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_346)   --->   "%tmp_8863 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_47, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 639 'bitselect' 'tmp_8863' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_346)   --->   "%xor_ln42_227 = xor i1 %tmp_8863, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 640 'xor' 'xor_ln42_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 641 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_346)   --->   "%and_ln42_343 = and i1 %icmp_ln42_195, i1 %xor_ln42_227" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 641 'and' 'and_ln42_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_346)   --->   "%select_ln42_195 = select i1 %and_ln42_342, i1 %and_ln42_343, i1 %icmp_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 642 'select' 'select_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 643 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_147)   --->   "%and_ln42_344 = and i1 %and_ln42_342, i1 %icmp_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 643 'and' 'and_ln42_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%xor_ln42_195 = xor i1 %select_ln42_194, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 644 'xor' 'xor_ln42_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%or_ln42_146 = or i1 %tmp_8862, i1 %xor_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 645 'or' 'or_ln42_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_345)   --->   "%xor_ln42_196 = xor i1 %tmp_8858, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 646 'xor' 'xor_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 647 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_345 = and i1 %or_ln42_146, i1 %xor_ln42_196" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 647 'and' 'and_ln42_345' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 648 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_346 = and i1 %tmp_8862, i1 %select_ln42_195" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 648 'and' 'and_ln42_346' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_147)   --->   "%or_ln42_173 = or i1 %and_ln42_344, i1 %and_ln42_346" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 649 'or' 'or_ln42_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 650 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_147)   --->   "%xor_ln42_197 = xor i1 %or_ln42_173, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 650 'xor' 'xor_ln42_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_147)   --->   "%and_ln42_347 = and i1 %tmp_8858, i1 %xor_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 651 'and' 'and_ln42_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_197)   --->   "%select_ln42_196 = select i1 %and_ln42_345, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 652 'select' 'select_ln42_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 653 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_147 = or i1 %and_ln42_345, i1 %and_ln42_347" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 653 'or' 'or_ln42_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 654 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_197 = select i1 %or_ln42_147, i16 %select_ln42_196, i16 %add_ln42_47" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 654 'select' 'select_ln42_197' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%select_ln42_198 = select i1 %and_ln42_349, i1 %icmp_ln42_200, i1 %icmp_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 655 'select' 'select_ln42_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 656 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_353)   --->   "%tmp_8869 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_48, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 656 'bitselect' 'tmp_8869' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 657 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_353)   --->   "%xor_ln42_228 = xor i1 %tmp_8869, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 657 'xor' 'xor_ln42_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_353)   --->   "%and_ln42_350 = and i1 %icmp_ln42_199, i1 %xor_ln42_228" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 658 'and' 'and_ln42_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 659 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_353)   --->   "%select_ln42_199 = select i1 %and_ln42_349, i1 %and_ln42_350, i1 %icmp_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 659 'select' 'select_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_150)   --->   "%and_ln42_351 = and i1 %and_ln42_349, i1 %icmp_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 660 'and' 'and_ln42_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 661 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%xor_ln42_199 = xor i1 %select_ln42_198, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 661 'xor' 'xor_ln42_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%or_ln42_149 = or i1 %tmp_8868, i1 %xor_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 662 'or' 'or_ln42_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_352)   --->   "%xor_ln42_200 = xor i1 %tmp_8864, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 663 'xor' 'xor_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 664 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_352 = and i1 %or_ln42_149, i1 %xor_ln42_200" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 664 'and' 'and_ln42_352' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 665 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_353 = and i1 %tmp_8868, i1 %select_ln42_199" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 665 'and' 'and_ln42_353' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 666 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_150)   --->   "%or_ln42_174 = or i1 %and_ln42_351, i1 %and_ln42_353" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 666 'or' 'or_ln42_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_150)   --->   "%xor_ln42_201 = xor i1 %or_ln42_174, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 667 'xor' 'xor_ln42_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 668 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_150)   --->   "%and_ln42_354 = and i1 %tmp_8864, i1 %xor_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 668 'and' 'and_ln42_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 669 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_201)   --->   "%select_ln42_200 = select i1 %and_ln42_352, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 669 'select' 'select_ln42_200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 670 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_150 = or i1 %and_ln42_352, i1 %and_ln42_354" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 670 'or' 'or_ln42_150' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 671 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_201 = select i1 %or_ln42_150, i16 %select_ln42_200, i16 %add_ln42_48" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 671 'select' 'select_ln42_201' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%select_ln42_202 = select i1 %and_ln42_356, i1 %icmp_ln42_204, i1 %icmp_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 672 'select' 'select_ln42_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_360)   --->   "%tmp_8875 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_49, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 673 'bitselect' 'tmp_8875' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 674 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_360)   --->   "%xor_ln42_229 = xor i1 %tmp_8875, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 674 'xor' 'xor_ln42_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_360)   --->   "%and_ln42_357 = and i1 %icmp_ln42_203, i1 %xor_ln42_229" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 675 'and' 'and_ln42_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_360)   --->   "%select_ln42_203 = select i1 %and_ln42_356, i1 %and_ln42_357, i1 %icmp_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 676 'select' 'select_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 677 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%and_ln42_358 = and i1 %and_ln42_356, i1 %icmp_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 677 'and' 'and_ln42_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 678 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%xor_ln42_203 = xor i1 %select_ln42_202, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 678 'xor' 'xor_ln42_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 679 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%or_ln42_152 = or i1 %tmp_8874, i1 %xor_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 679 'or' 'or_ln42_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_359)   --->   "%xor_ln42_204 = xor i1 %tmp_8870, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 680 'xor' 'xor_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 681 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_359 = and i1 %or_ln42_152, i1 %xor_ln42_204" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 681 'and' 'and_ln42_359' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 682 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_360 = and i1 %tmp_8874, i1 %select_ln42_203" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 682 'and' 'and_ln42_360' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%or_ln42_175 = or i1 %and_ln42_358, i1 %and_ln42_360" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 683 'or' 'or_ln42_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 684 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%xor_ln42_205 = xor i1 %or_ln42_175, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 684 'xor' 'xor_ln42_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_153)   --->   "%and_ln42_361 = and i1 %tmp_8870, i1 %xor_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 685 'and' 'and_ln42_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_205)   --->   "%select_ln42_204 = select i1 %and_ln42_359, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 686 'select' 'select_ln42_204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 687 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_153 = or i1 %and_ln42_359, i1 %and_ln42_361" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 687 'or' 'or_ln42_153' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 688 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_205 = select i1 %or_ln42_153, i16 %select_ln42_204, i16 %add_ln42_49" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 688 'select' 'select_ln42_205' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%select_ln42_206 = select i1 %and_ln42_363, i1 %icmp_ln42_208, i1 %icmp_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 689 'select' 'select_ln42_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_367)   --->   "%tmp_8881 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_50, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 690 'bitselect' 'tmp_8881' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_367)   --->   "%xor_ln42_230 = xor i1 %tmp_8881, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 691 'xor' 'xor_ln42_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_367)   --->   "%and_ln42_364 = and i1 %icmp_ln42_207, i1 %xor_ln42_230" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 692 'and' 'and_ln42_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 693 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_367)   --->   "%select_ln42_207 = select i1 %and_ln42_363, i1 %and_ln42_364, i1 %icmp_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 693 'select' 'select_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_156)   --->   "%and_ln42_365 = and i1 %and_ln42_363, i1 %icmp_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 694 'and' 'and_ln42_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 695 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%xor_ln42_207 = xor i1 %select_ln42_206, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 695 'xor' 'xor_ln42_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 696 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%or_ln42_155 = or i1 %tmp_8880, i1 %xor_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 696 'or' 'or_ln42_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_366)   --->   "%xor_ln42_208 = xor i1 %tmp_8876, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 697 'xor' 'xor_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 698 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_366 = and i1 %or_ln42_155, i1 %xor_ln42_208" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 698 'and' 'and_ln42_366' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 699 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_367 = and i1 %tmp_8880, i1 %select_ln42_207" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 699 'and' 'and_ln42_367' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_156)   --->   "%or_ln42_176 = or i1 %and_ln42_365, i1 %and_ln42_367" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 700 'or' 'or_ln42_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 701 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_156)   --->   "%xor_ln42_209 = xor i1 %or_ln42_176, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 701 'xor' 'xor_ln42_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_156)   --->   "%and_ln42_368 = and i1 %tmp_8876, i1 %xor_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 702 'and' 'and_ln42_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_209)   --->   "%select_ln42_208 = select i1 %and_ln42_366, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 703 'select' 'select_ln42_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 704 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_156 = or i1 %and_ln42_366, i1 %and_ln42_368" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 704 'or' 'or_ln42_156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 705 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_209 = select i1 %or_ln42_156, i16 %select_ln42_208, i16 %add_ln42_50" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 705 'select' 'select_ln42_209' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 706 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%select_ln42_210 = select i1 %and_ln42_370, i1 %icmp_ln42_212, i1 %icmp_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 706 'select' 'select_ln42_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_374)   --->   "%tmp_8887 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %mul_ln73_51, i32 26" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 707 'bitselect' 'tmp_8887' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_374)   --->   "%xor_ln42_231 = xor i1 %tmp_8887, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 708 'xor' 'xor_ln42_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_374)   --->   "%and_ln42_371 = and i1 %icmp_ln42_211, i1 %xor_ln42_231" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 709 'and' 'and_ln42_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 710 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_374)   --->   "%select_ln42_211 = select i1 %and_ln42_370, i1 %and_ln42_371, i1 %icmp_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 710 'select' 'select_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_159)   --->   "%and_ln42_372 = and i1 %and_ln42_370, i1 %icmp_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 711 'and' 'and_ln42_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%xor_ln42_211 = xor i1 %select_ln42_210, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 712 'xor' 'xor_ln42_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 713 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%or_ln42_158 = or i1 %tmp_8886, i1 %xor_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 713 'or' 'or_ln42_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node and_ln42_373)   --->   "%xor_ln42_212 = xor i1 %tmp_8882, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 714 'xor' 'xor_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 715 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_373 = and i1 %or_ln42_158, i1 %xor_ln42_212" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 715 'and' 'and_ln42_373' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 716 [1/1] (0.27ns) (out node of the LUT)   --->   "%and_ln42_374 = and i1 %tmp_8886, i1 %select_ln42_211" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 716 'and' 'and_ln42_374' <Predicate = true> <Delay = 0.27> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_159)   --->   "%or_ln42_177 = or i1 %and_ln42_372, i1 %and_ln42_374" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 717 'or' 'or_ln42_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_159)   --->   "%xor_ln42_213 = xor i1 %or_ln42_177, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 718 'xor' 'xor_ln42_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 719 [1/1] (0.00ns) (grouped into LUT with out node or_ln42_159)   --->   "%and_ln42_375 = and i1 %tmp_8882, i1 %xor_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 719 'and' 'and_ln42_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 720 [1/1] (0.00ns) (grouped into LUT with out node select_ln42_213)   --->   "%select_ln42_212 = select i1 %and_ln42_373, i16 32767, i16 32768" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 720 'select' 'select_ln42_212' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 721 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln42_159 = or i1 %and_ln42_373, i1 %and_ln42_375" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 721 'or' 'or_ln42_159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 722 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln42_213 = select i1 %or_ln42_159, i16 %select_ln42_212, i16 %add_ln42_51" [firmware/nnet_utils/nnet_dense_latency.h:42]   --->   Operation 722 'select' 'select_ln42_213' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 723 [1/1] (0.00ns)   --->   "%sext_ln58 = sext i16 %select_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 723 'sext' 'sext_ln58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 724 [1/1] (0.00ns)   --->   "%sext_ln58_47 = sext i16 %select_ln42_169" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 724 'sext' 'sext_ln58_47' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 725 [1/1] (0.78ns)   --->   "%add_ln58_36 = add i16 %select_ln42_169, i16 %select_ln42_145" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 725 'add' 'add_ln58_36' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 726 [1/1] (0.78ns)   --->   "%add_ln58 = add i17 %sext_ln58_47, i17 %sext_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 726 'add' 'add_ln58' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_8888 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 727 'bitselect' 'tmp_8888' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_8889 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_36, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 728 'bitselect' 'tmp_8889' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 729 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%xor_ln58 = xor i1 %tmp_8888, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 729 'xor' 'xor_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%and_ln58 = and i1 %tmp_8889, i1 %xor_ln58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 730 'and' 'and_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_71)   --->   "%xor_ln58_95 = xor i1 %tmp_8889, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 731 'xor' 'xor_ln58_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 732 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_71)   --->   "%and_ln58_47 = and i1 %tmp_8888, i1 %xor_ln58_95" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 732 'and' 'and_ln58_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 733 [1/1] (0.12ns)   --->   "%xor_ln58_96 = xor i1 %tmp_8888, i1 %tmp_8889" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 733 'xor' 'xor_ln58_96' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%xor_ln58_97 = xor i1 %xor_ln58_96, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 734 'xor' 'xor_ln58_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%or_ln58 = or i1 %and_ln58, i1 %xor_ln58_97" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 735 'or' 'or_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_72)   --->   "%select_ln58 = select i1 %xor_ln58_96, i16 32767, i16 %add_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 736 'select' 'select_ln58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 737 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_71 = select i1 %and_ln58_47, i16 32768, i16 %add_ln58_36" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 737 'select' 'select_ln58_71' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 738 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_72 = select i1 %or_ln58, i16 %select_ln58, i16 %select_ln58_71" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 738 'select' 'select_ln58_72' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 739 [1/1] (0.00ns)   --->   "%sext_ln58_48 = sext i16 %select_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 739 'sext' 'sext_ln58_48' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 740 [1/1] (0.00ns)   --->   "%sext_ln58_49 = sext i16 %select_ln42_173" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 740 'sext' 'sext_ln58_49' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 741 [1/1] (0.78ns)   --->   "%add_ln58_37 = add i16 %select_ln42_173, i16 %select_ln42_149" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 741 'add' 'add_ln58_37' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 742 [1/1] (0.78ns)   --->   "%add_ln58_23 = add i17 %sext_ln58_49, i17 %sext_ln58_48" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 742 'add' 'add_ln58_23' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 743 [1/1] (0.00ns)   --->   "%tmp_8890 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_23, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 743 'bitselect' 'tmp_8890' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 744 [1/1] (0.00ns)   --->   "%tmp_8891 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_37, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 744 'bitselect' 'tmp_8891' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%xor_ln58_98 = xor i1 %tmp_8890, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 745 'xor' 'xor_ln58_98' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%and_ln58_48 = and i1 %tmp_8891, i1 %xor_ln58_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 746 'and' 'and_ln58_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 747 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_74)   --->   "%xor_ln58_99 = xor i1 %tmp_8891, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 747 'xor' 'xor_ln58_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_74)   --->   "%and_ln58_49 = and i1 %tmp_8890, i1 %xor_ln58_99" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 748 'and' 'and_ln58_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 749 [1/1] (0.12ns)   --->   "%xor_ln58_100 = xor i1 %tmp_8890, i1 %tmp_8891" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 749 'xor' 'xor_ln58_100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 750 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%xor_ln58_101 = xor i1 %xor_ln58_100, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 750 'xor' 'xor_ln58_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%or_ln58_23 = or i1 %and_ln58_48, i1 %xor_ln58_101" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 751 'or' 'or_ln58_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_75)   --->   "%select_ln58_73 = select i1 %xor_ln58_100, i16 32767, i16 %add_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 752 'select' 'select_ln58_73' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 753 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_74 = select i1 %and_ln58_49, i16 32768, i16 %add_ln58_37" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 753 'select' 'select_ln58_74' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 754 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_75 = select i1 %or_ln58_23, i16 %select_ln58_73, i16 %select_ln58_74" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 754 'select' 'select_ln58_75' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 755 [1/1] (0.00ns)   --->   "%sext_ln58_50 = sext i16 %select_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 755 'sext' 'sext_ln58_50' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 756 [1/1] (0.00ns)   --->   "%sext_ln58_51 = sext i16 %select_ln42_177" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 756 'sext' 'sext_ln58_51' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 757 [1/1] (0.78ns)   --->   "%add_ln58_38 = add i16 %select_ln42_177, i16 %select_ln42_153" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 757 'add' 'add_ln58_38' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 758 [1/1] (0.78ns)   --->   "%add_ln58_24 = add i17 %sext_ln58_51, i17 %sext_ln58_50" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 758 'add' 'add_ln58_24' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 759 [1/1] (0.00ns)   --->   "%tmp_8892 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_24, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 759 'bitselect' 'tmp_8892' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_8893 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_38, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 760 'bitselect' 'tmp_8893' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%xor_ln58_102 = xor i1 %tmp_8892, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 761 'xor' 'xor_ln58_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%and_ln58_50 = and i1 %tmp_8893, i1 %xor_ln58_102" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 762 'and' 'and_ln58_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_77)   --->   "%xor_ln58_103 = xor i1 %tmp_8893, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 763 'xor' 'xor_ln58_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_77)   --->   "%and_ln58_51 = and i1 %tmp_8892, i1 %xor_ln58_103" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 764 'and' 'and_ln58_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 765 [1/1] (0.12ns)   --->   "%xor_ln58_104 = xor i1 %tmp_8892, i1 %tmp_8893" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 765 'xor' 'xor_ln58_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%xor_ln58_105 = xor i1 %xor_ln58_104, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 766 'xor' 'xor_ln58_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%or_ln58_24 = or i1 %and_ln58_50, i1 %xor_ln58_105" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 767 'or' 'or_ln58_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_78)   --->   "%select_ln58_76 = select i1 %xor_ln58_104, i16 32767, i16 %add_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 768 'select' 'select_ln58_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 769 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_77 = select i1 %and_ln58_51, i16 32768, i16 %add_ln58_38" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 769 'select' 'select_ln58_77' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 770 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_78 = select i1 %or_ln58_24, i16 %select_ln58_76, i16 %select_ln58_77" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 770 'select' 'select_ln58_78' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 771 [1/1] (0.00ns)   --->   "%sext_ln58_52 = sext i16 %select_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 771 'sext' 'sext_ln58_52' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 772 [1/1] (0.00ns)   --->   "%sext_ln58_53 = sext i16 %select_ln42_181" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 772 'sext' 'sext_ln58_53' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 773 [1/1] (0.78ns)   --->   "%add_ln58_39 = add i16 %select_ln42_181, i16 %select_ln42_157" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 773 'add' 'add_ln58_39' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 774 [1/1] (0.78ns)   --->   "%add_ln58_25 = add i17 %sext_ln58_53, i17 %sext_ln58_52" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 774 'add' 'add_ln58_25' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 775 [1/1] (0.00ns)   --->   "%tmp_8894 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_25, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 775 'bitselect' 'tmp_8894' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_8895 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_39, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 776 'bitselect' 'tmp_8895' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 777 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%xor_ln58_106 = xor i1 %tmp_8894, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 777 'xor' 'xor_ln58_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 778 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%and_ln58_52 = and i1 %tmp_8895, i1 %xor_ln58_106" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 778 'and' 'and_ln58_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_80)   --->   "%xor_ln58_107 = xor i1 %tmp_8895, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 779 'xor' 'xor_ln58_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_80)   --->   "%and_ln58_53 = and i1 %tmp_8894, i1 %xor_ln58_107" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 780 'and' 'and_ln58_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 781 [1/1] (0.12ns)   --->   "%xor_ln58_108 = xor i1 %tmp_8894, i1 %tmp_8895" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 781 'xor' 'xor_ln58_108' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 782 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%xor_ln58_109 = xor i1 %xor_ln58_108, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 782 'xor' 'xor_ln58_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%or_ln58_25 = or i1 %and_ln58_52, i1 %xor_ln58_109" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 783 'or' 'or_ln58_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_81)   --->   "%select_ln58_79 = select i1 %xor_ln58_108, i16 32767, i16 %add_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 784 'select' 'select_ln58_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 785 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_80 = select i1 %and_ln58_53, i16 32768, i16 %add_ln58_39" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 785 'select' 'select_ln58_80' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 786 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_81 = select i1 %or_ln58_25, i16 %select_ln58_79, i16 %select_ln58_80" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 786 'select' 'select_ln58_81' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 787 [1/1] (0.00ns)   --->   "%sext_ln58_54 = sext i16 %select_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 787 'sext' 'sext_ln58_54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 788 [1/1] (0.00ns)   --->   "%sext_ln58_55 = sext i16 %select_ln42_185" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 788 'sext' 'sext_ln58_55' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 789 [1/1] (0.78ns)   --->   "%add_ln58_40 = add i16 %select_ln42_185, i16 %select_ln42_161" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 789 'add' 'add_ln58_40' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 790 [1/1] (0.78ns)   --->   "%add_ln58_26 = add i17 %sext_ln58_55, i17 %sext_ln58_54" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 790 'add' 'add_ln58_26' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_8896 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_26, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 791 'bitselect' 'tmp_8896' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 792 [1/1] (0.00ns)   --->   "%tmp_8897 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_40, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 792 'bitselect' 'tmp_8897' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%xor_ln58_110 = xor i1 %tmp_8896, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 793 'xor' 'xor_ln58_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%and_ln58_54 = and i1 %tmp_8897, i1 %xor_ln58_110" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 794 'and' 'and_ln58_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 795 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_83)   --->   "%xor_ln58_111 = xor i1 %tmp_8897, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 795 'xor' 'xor_ln58_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_83)   --->   "%and_ln58_55 = and i1 %tmp_8896, i1 %xor_ln58_111" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 796 'and' 'and_ln58_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 797 [1/1] (0.12ns)   --->   "%xor_ln58_112 = xor i1 %tmp_8896, i1 %tmp_8897" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 797 'xor' 'xor_ln58_112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%xor_ln58_113 = xor i1 %xor_ln58_112, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 798 'xor' 'xor_ln58_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%or_ln58_26 = or i1 %and_ln58_54, i1 %xor_ln58_113" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 799 'or' 'or_ln58_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_84)   --->   "%select_ln58_82 = select i1 %xor_ln58_112, i16 32767, i16 %add_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 800 'select' 'select_ln58_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 801 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_83 = select i1 %and_ln58_55, i16 32768, i16 %add_ln58_40" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 801 'select' 'select_ln58_83' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 802 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_84 = select i1 %or_ln58_26, i16 %select_ln58_82, i16 %select_ln58_83" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 802 'select' 'select_ln58_84' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 803 [1/1] (0.00ns)   --->   "%sext_ln58_56 = sext i16 %select_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 803 'sext' 'sext_ln58_56' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln58_57 = sext i16 %select_ln42_189" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 804 'sext' 'sext_ln58_57' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 805 [1/1] (0.78ns)   --->   "%add_ln58_41 = add i16 %select_ln42_189, i16 %select_ln42_165" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 805 'add' 'add_ln58_41' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 806 [1/1] (0.78ns)   --->   "%add_ln58_27 = add i17 %sext_ln58_57, i17 %sext_ln58_56" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 806 'add' 'add_ln58_27' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 807 [1/1] (0.00ns)   --->   "%tmp_8898 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_27, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 807 'bitselect' 'tmp_8898' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_8899 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_41, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 808 'bitselect' 'tmp_8899' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 809 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%xor_ln58_114 = xor i1 %tmp_8898, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 809 'xor' 'xor_ln58_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 810 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%and_ln58_56 = and i1 %tmp_8899, i1 %xor_ln58_114" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 810 'and' 'and_ln58_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_86)   --->   "%xor_ln58_115 = xor i1 %tmp_8899, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 811 'xor' 'xor_ln58_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_86)   --->   "%and_ln58_57 = and i1 %tmp_8898, i1 %xor_ln58_115" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 812 'and' 'and_ln58_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 813 [1/1] (0.12ns)   --->   "%xor_ln58_116 = xor i1 %tmp_8898, i1 %tmp_8899" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 813 'xor' 'xor_ln58_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 814 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%xor_ln58_117 = xor i1 %xor_ln58_116, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 814 'xor' 'xor_ln58_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%or_ln58_27 = or i1 %and_ln58_56, i1 %xor_ln58_117" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 815 'or' 'or_ln58_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_87)   --->   "%select_ln58_85 = select i1 %xor_ln58_116, i16 32767, i16 %add_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 816 'select' 'select_ln58_85' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 817 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_86 = select i1 %and_ln58_57, i16 32768, i16 %add_ln58_41" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 817 'select' 'select_ln58_86' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 818 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_87 = select i1 %or_ln58_27, i16 %select_ln58_85, i16 %select_ln58_86" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 818 'select' 'select_ln58_87' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 819 [1/1] (0.00ns)   --->   "%sext_ln58_58 = sext i16 %select_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 819 'sext' 'sext_ln58_58' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 820 [1/1] (0.00ns)   --->   "%sext_ln58_59 = sext i16 %select_ln42_193" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 820 'sext' 'sext_ln58_59' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 821 [1/1] (0.78ns)   --->   "%add_ln58_42 = add i16 %select_ln42_193, i16 %select_ln58_72" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 821 'add' 'add_ln58_42' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 822 [1/1] (0.78ns)   --->   "%add_ln58_28 = add i17 %sext_ln58_59, i17 %sext_ln58_58" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 822 'add' 'add_ln58_28' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 823 [1/1] (0.00ns)   --->   "%tmp_8900 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_28, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 823 'bitselect' 'tmp_8900' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_8901 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_42, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 824 'bitselect' 'tmp_8901' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_90)   --->   "%xor_ln58_118 = xor i1 %tmp_8900, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 825 'xor' 'xor_ln58_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_90)   --->   "%and_ln58_58 = and i1 %tmp_8901, i1 %xor_ln58_118" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 826 'and' 'and_ln58_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_89)   --->   "%xor_ln58_119 = xor i1 %tmp_8901, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 827 'xor' 'xor_ln58_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_89)   --->   "%and_ln58_59 = and i1 %tmp_8900, i1 %xor_ln58_119" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 828 'and' 'and_ln58_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 829 [1/1] (0.12ns)   --->   "%xor_ln58_120 = xor i1 %tmp_8900, i1 %tmp_8901" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 829 'xor' 'xor_ln58_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 830 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_90)   --->   "%xor_ln58_121 = xor i1 %xor_ln58_120, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 830 'xor' 'xor_ln58_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_90)   --->   "%or_ln58_28 = or i1 %and_ln58_58, i1 %xor_ln58_121" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 831 'or' 'or_ln58_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_90)   --->   "%select_ln58_88 = select i1 %xor_ln58_120, i16 32767, i16 %add_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 832 'select' 'select_ln58_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 833 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_89 = select i1 %and_ln58_59, i16 32768, i16 %add_ln58_42" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 833 'select' 'select_ln58_89' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 834 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_90 = select i1 %or_ln58_28, i16 %select_ln58_88, i16 %select_ln58_89" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 834 'select' 'select_ln58_90' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 835 [1/1] (0.00ns)   --->   "%sext_ln58_60 = sext i16 %select_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 835 'sext' 'sext_ln58_60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 836 [1/1] (0.00ns)   --->   "%sext_ln58_61 = sext i16 %select_ln42_197" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 836 'sext' 'sext_ln58_61' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 837 [1/1] (0.78ns)   --->   "%add_ln58_43 = add i16 %select_ln42_197, i16 %select_ln58_75" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 837 'add' 'add_ln58_43' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 838 [1/1] (0.78ns)   --->   "%add_ln58_29 = add i17 %sext_ln58_61, i17 %sext_ln58_60" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 838 'add' 'add_ln58_29' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 839 [1/1] (0.00ns)   --->   "%tmp_8902 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_29, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 839 'bitselect' 'tmp_8902' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 840 [1/1] (0.00ns)   --->   "%tmp_8903 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_43, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 840 'bitselect' 'tmp_8903' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_93)   --->   "%xor_ln58_122 = xor i1 %tmp_8902, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 841 'xor' 'xor_ln58_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_93)   --->   "%and_ln58_60 = and i1 %tmp_8903, i1 %xor_ln58_122" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 842 'and' 'and_ln58_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_92)   --->   "%xor_ln58_123 = xor i1 %tmp_8903, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 843 'xor' 'xor_ln58_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_92)   --->   "%and_ln58_61 = and i1 %tmp_8902, i1 %xor_ln58_123" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 844 'and' 'and_ln58_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 845 [1/1] (0.12ns)   --->   "%xor_ln58_124 = xor i1 %tmp_8902, i1 %tmp_8903" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 845 'xor' 'xor_ln58_124' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 846 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_93)   --->   "%xor_ln58_125 = xor i1 %xor_ln58_124, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 846 'xor' 'xor_ln58_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_93)   --->   "%or_ln58_29 = or i1 %and_ln58_60, i1 %xor_ln58_125" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 847 'or' 'or_ln58_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_93)   --->   "%select_ln58_91 = select i1 %xor_ln58_124, i16 32767, i16 %add_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 848 'select' 'select_ln58_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 849 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_92 = select i1 %and_ln58_61, i16 32768, i16 %add_ln58_43" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 849 'select' 'select_ln58_92' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 850 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_93 = select i1 %or_ln58_29, i16 %select_ln58_91, i16 %select_ln58_92" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 850 'select' 'select_ln58_93' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 851 [1/1] (0.00ns)   --->   "%sext_ln58_62 = sext i16 %select_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 851 'sext' 'sext_ln58_62' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 852 [1/1] (0.00ns)   --->   "%sext_ln58_63 = sext i16 %select_ln42_201" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 852 'sext' 'sext_ln58_63' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 853 [1/1] (0.78ns)   --->   "%add_ln58_44 = add i16 %select_ln42_201, i16 %select_ln58_78" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 853 'add' 'add_ln58_44' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 854 [1/1] (0.78ns)   --->   "%add_ln58_30 = add i17 %sext_ln58_63, i17 %sext_ln58_62" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 854 'add' 'add_ln58_30' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 855 [1/1] (0.00ns)   --->   "%tmp_8904 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_30, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 855 'bitselect' 'tmp_8904' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_8905 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_44, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 856 'bitselect' 'tmp_8905' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 857 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_96)   --->   "%xor_ln58_126 = xor i1 %tmp_8904, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 857 'xor' 'xor_ln58_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_96)   --->   "%and_ln58_62 = and i1 %tmp_8905, i1 %xor_ln58_126" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 858 'and' 'and_ln58_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_95)   --->   "%xor_ln58_127 = xor i1 %tmp_8905, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 859 'xor' 'xor_ln58_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_95)   --->   "%and_ln58_63 = and i1 %tmp_8904, i1 %xor_ln58_127" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 860 'and' 'and_ln58_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 861 [1/1] (0.12ns)   --->   "%xor_ln58_128 = xor i1 %tmp_8904, i1 %tmp_8905" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 861 'xor' 'xor_ln58_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_96)   --->   "%xor_ln58_129 = xor i1 %xor_ln58_128, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 862 'xor' 'xor_ln58_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_96)   --->   "%or_ln58_30 = or i1 %and_ln58_62, i1 %xor_ln58_129" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 863 'or' 'or_ln58_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_96)   --->   "%select_ln58_94 = select i1 %xor_ln58_128, i16 32767, i16 %add_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 864 'select' 'select_ln58_94' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 865 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_95 = select i1 %and_ln58_63, i16 32768, i16 %add_ln58_44" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 865 'select' 'select_ln58_95' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 866 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_96 = select i1 %or_ln58_30, i16 %select_ln58_94, i16 %select_ln58_95" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 866 'select' 'select_ln58_96' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 867 [1/1] (0.00ns)   --->   "%sext_ln58_64 = sext i16 %select_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 867 'sext' 'sext_ln58_64' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 868 [1/1] (0.00ns)   --->   "%sext_ln58_65 = sext i16 %select_ln42_205" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 868 'sext' 'sext_ln58_65' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 869 [1/1] (0.78ns)   --->   "%add_ln58_45 = add i16 %select_ln42_205, i16 %select_ln58_81" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 869 'add' 'add_ln58_45' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 870 [1/1] (0.78ns)   --->   "%add_ln58_31 = add i17 %sext_ln58_65, i17 %sext_ln58_64" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 870 'add' 'add_ln58_31' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 871 [1/1] (0.00ns)   --->   "%tmp_8906 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_31, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 871 'bitselect' 'tmp_8906' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_8907 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_45, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 872 'bitselect' 'tmp_8907' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 873 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_99)   --->   "%xor_ln58_130 = xor i1 %tmp_8906, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 873 'xor' 'xor_ln58_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_99)   --->   "%and_ln58_64 = and i1 %tmp_8907, i1 %xor_ln58_130" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 874 'and' 'and_ln58_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_98)   --->   "%xor_ln58_131 = xor i1 %tmp_8907, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 875 'xor' 'xor_ln58_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_98)   --->   "%and_ln58_65 = and i1 %tmp_8906, i1 %xor_ln58_131" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 876 'and' 'and_ln58_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 877 [1/1] (0.12ns)   --->   "%xor_ln58_132 = xor i1 %tmp_8906, i1 %tmp_8907" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 877 'xor' 'xor_ln58_132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_99)   --->   "%xor_ln58_133 = xor i1 %xor_ln58_132, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 878 'xor' 'xor_ln58_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_99)   --->   "%or_ln58_31 = or i1 %and_ln58_64, i1 %xor_ln58_133" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 879 'or' 'or_ln58_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_99)   --->   "%select_ln58_97 = select i1 %xor_ln58_132, i16 32767, i16 %add_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 880 'select' 'select_ln58_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 881 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_98 = select i1 %and_ln58_65, i16 32768, i16 %add_ln58_45" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 881 'select' 'select_ln58_98' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 882 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_99 = select i1 %or_ln58_31, i16 %select_ln58_97, i16 %select_ln58_98" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 882 'select' 'select_ln58_99' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 883 [1/1] (0.00ns)   --->   "%sext_ln58_66 = sext i16 %select_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 883 'sext' 'sext_ln58_66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 884 [1/1] (0.00ns)   --->   "%sext_ln58_67 = sext i16 %select_ln42_209" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 884 'sext' 'sext_ln58_67' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 885 [1/1] (0.78ns)   --->   "%add_ln58_46 = add i16 %select_ln42_209, i16 %select_ln58_84" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 885 'add' 'add_ln58_46' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 886 [1/1] (0.78ns)   --->   "%add_ln58_32 = add i17 %sext_ln58_67, i17 %sext_ln58_66" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 886 'add' 'add_ln58_32' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 887 [1/1] (0.00ns)   --->   "%tmp_8908 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_32, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 887 'bitselect' 'tmp_8908' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 888 [1/1] (0.00ns)   --->   "%tmp_8909 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_46, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 888 'bitselect' 'tmp_8909' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_102)   --->   "%xor_ln58_134 = xor i1 %tmp_8908, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 889 'xor' 'xor_ln58_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 890 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_102)   --->   "%and_ln58_66 = and i1 %tmp_8909, i1 %xor_ln58_134" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 890 'and' 'and_ln58_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_101)   --->   "%xor_ln58_135 = xor i1 %tmp_8909, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 891 'xor' 'xor_ln58_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_101)   --->   "%and_ln58_67 = and i1 %tmp_8908, i1 %xor_ln58_135" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 892 'and' 'and_ln58_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 893 [1/1] (0.12ns)   --->   "%xor_ln58_136 = xor i1 %tmp_8908, i1 %tmp_8909" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 893 'xor' 'xor_ln58_136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 894 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_102)   --->   "%xor_ln58_137 = xor i1 %xor_ln58_136, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 894 'xor' 'xor_ln58_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 895 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_102)   --->   "%or_ln58_32 = or i1 %and_ln58_66, i1 %xor_ln58_137" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 895 'or' 'or_ln58_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_102)   --->   "%select_ln58_100 = select i1 %xor_ln58_136, i16 32767, i16 %add_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 896 'select' 'select_ln58_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 897 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_101 = select i1 %and_ln58_67, i16 32768, i16 %add_ln58_46" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 897 'select' 'select_ln58_101' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 898 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_102 = select i1 %or_ln58_32, i16 %select_ln58_100, i16 %select_ln58_101" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 898 'select' 'select_ln58_102' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 899 [1/1] (0.00ns)   --->   "%sext_ln58_68 = sext i16 %select_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 899 'sext' 'sext_ln58_68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 900 [1/1] (0.00ns)   --->   "%sext_ln58_69 = sext i16 %select_ln42_213" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 900 'sext' 'sext_ln58_69' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 901 [1/1] (0.78ns)   --->   "%add_ln58_47 = add i16 %select_ln42_213, i16 %select_ln58_87" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 901 'add' 'add_ln58_47' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 902 [1/1] (0.78ns)   --->   "%add_ln58_33 = add i17 %sext_ln58_69, i17 %sext_ln58_68" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 902 'add' 'add_ln58_33' <Predicate = true> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 903 [1/1] (0.00ns)   --->   "%tmp_8910 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln58_33, i32 16" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 903 'bitselect' 'tmp_8910' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 904 [1/1] (0.00ns)   --->   "%tmp_8911 = bitselect i1 @_ssdm_op_BitSelect.i1.i16.i32, i16 %add_ln58_47, i32 15" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 904 'bitselect' 'tmp_8911' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_105)   --->   "%xor_ln58_138 = xor i1 %tmp_8910, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 905 'xor' 'xor_ln58_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_105)   --->   "%and_ln58_68 = and i1 %tmp_8911, i1 %xor_ln58_138" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 906 'and' 'and_ln58_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_104)   --->   "%xor_ln58_139 = xor i1 %tmp_8911, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 907 'xor' 'xor_ln58_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 908 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_104)   --->   "%and_ln58_69 = and i1 %tmp_8910, i1 %xor_ln58_139" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 908 'and' 'and_ln58_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 909 [1/1] (0.12ns)   --->   "%xor_ln58_140 = xor i1 %tmp_8910, i1 %tmp_8911" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 909 'xor' 'xor_ln58_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_105)   --->   "%xor_ln58_141 = xor i1 %xor_ln58_140, i1 1" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 910 'xor' 'xor_ln58_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_105)   --->   "%or_ln58_33 = or i1 %and_ln58_68, i1 %xor_ln58_141" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 911 'or' 'or_ln58_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node select_ln58_105)   --->   "%select_ln58_103 = select i1 %xor_ln58_140, i16 32767, i16 %add_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 912 'select' 'select_ln58_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 913 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_104 = select i1 %and_ln58_69, i16 32768, i16 %add_ln58_47" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 913 'select' 'select_ln58_104' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 914 [1/1] (0.24ns) (out node of the LUT)   --->   "%select_ln58_105 = select i1 %or_ln58_33, i16 %select_ln58_103, i16 %select_ln58_104" [firmware/nnet_utils/nnet_dense_latency.h:58]   --->   Operation 914 'select' 'select_ln58_105' <Predicate = true> <Delay = 0.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 915 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i16 %select_ln58_90" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 915 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 916 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i16 %select_ln58_93" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 916 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 917 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i96 %mrv_1, i16 %select_ln58_96" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 917 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 918 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i96 %mrv_2, i16 %select_ln58_99" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 918 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 919 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i96 %mrv_3, i16 %select_ln58_102" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 919 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 920 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i96 %mrv_4, i16 %select_ln58_105" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 920 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 921 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i96 %mrv_5" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 921 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.113ns
The critical path consists of the following:
	wire read operation ('idx_read') on port 'idx' [31]  (0.000 ns)
	'sparsemux' operation 16 bit ('a') [59]  (0.551 ns)
	'mul' operation 32 bit ('mul_ln73', firmware/nnet_utils/nnet_mult.h:73->firmware/nnet_utils/nnet_dense_latency.h:42) [62]  (1.940 ns)
	'icmp' operation 1 bit ('icmp_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [68]  (0.715 ns)
	'or' operation 1 bit ('or_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [70]  (0.000 ns)
	'and' operation 1 bit ('and_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [71]  (0.000 ns)
	'add' operation 16 bit ('add_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [73]  (0.785 ns)
	'xor' operation 1 bit ('xor_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [75]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_251', firmware/nnet_utils/nnet_dense_latency.h:42) [76]  (0.122 ns)

 <State 2>: 3.185ns
The critical path consists of the following:
	'select' operation 1 bit ('select_ln42', firmware/nnet_utils/nnet_dense_latency.h:42) [82]  (0.000 ns)
	'xor' operation 1 bit ('xor_ln42_143', firmware/nnet_utils/nnet_dense_latency.h:42) [88]  (0.000 ns)
	'or' operation 1 bit ('or_ln42_107', firmware/nnet_utils/nnet_dense_latency.h:42) [89]  (0.000 ns)
	'and' operation 1 bit ('and_ln42_254', firmware/nnet_utils/nnet_dense_latency.h:42) [91]  (0.278 ns)
	'or' operation 1 bit ('or_ln42_108', firmware/nnet_utils/nnet_dense_latency.h:42) [97]  (0.122 ns)
	'select' operation 16 bit ('select_ln42_145', firmware/nnet_utils/nnet_dense_latency.h:42) [98]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_36', firmware/nnet_utils/nnet_dense_latency.h:58) [751]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_71', firmware/nnet_utils/nnet_dense_latency.h:58) [763]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_72', firmware/nnet_utils/nnet_dense_latency.h:58) [764]  (0.243 ns)
	'add' operation 16 bit ('add_ln58_42', firmware/nnet_utils/nnet_dense_latency.h:58) [847]  (0.785 ns)
	'select' operation 16 bit ('select_ln58_89', firmware/nnet_utils/nnet_dense_latency.h:58) [859]  (0.243 ns)
	'select' operation 16 bit ('select_ln58_90', firmware/nnet_utils/nnet_dense_latency.h:58) [860]  (0.243 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
