{"auto_keywords": [{"score": 0.02955455168248034, "phrase": "proposed_design"}, {"score": 0.004616859702338596, "phrase": "dual_mode_pulse"}, {"score": 0.004489327204473076, "phrase": "flip_flop_design"}, {"score": 0.00436530211426514, "phrase": "functional_versatility"}, {"score": 0.004127394241838696, "phrase": "low_complexity_unified_logic_module"}, {"score": 0.00379452936798156, "phrase": "dual_mode_pulse_generation"}, {"score": 0.003587616378156851, "phrase": "pass_transistor_logic"}, {"score": 0.003206916619690171, "phrase": "signal_integrity"}, {"score": 0.0030747771905143273, "phrase": "extra_logic"}, {"score": 0.002989714021608139, "phrase": "dual_mode_operations"}, {"score": 0.0029069972482610403, "phrase": "circuit_complexity"}, {"score": 0.0025264171945423254, "phrase": "single_mode_designs"}, {"score": 0.0024994249145457365, "phrase": "simulations"}, {"score": 0.002422249273477746, "phrase": "different_process_corners"}, {"score": 0.002226592967032469, "phrase": "competitive_per_tormance"}], "paper_keywords": ["pulse triggered flip flop", " pass transistor logic"], "paper_abstract": "A dual mode pulse triggered flip flop design supporting functional versatility is presented A low complexity unified logic module consisting of only five transistors for dual mode pulse generation is devised using pass transistor logic (PTL) Potential threshold voltage loss problem is successfully resolved to ensure the signal integrity Despite the extra logic for dual mode operations the circuit complexity of the proposed design is comparable to those of the single mode designs Simulations in different process corners and switching activities prove the competitive per tormance of proposed design against various single mode designs", "paper_title": "A Low Complexity Dual-Mode Pulse-Triggered Flip-Flop Design Based on Unified AND/XNOR Logic", "paper_id": "WOS:000285434400052"}