<stg><name>deMixColumns</name>


<trans_list>

<trans id="210" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:0 %array_addr = getelementptr i32 %array_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="array_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:1 %array_addr_1 = getelementptr i32 %array_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="array_addr_1"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:16 %array_load = load i4 %array_addr

]]></Node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:17 %array_load_1 = load i4 %array_addr_1

]]></Node>
<StgValue><ssdm name="array_load_1"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:2 %array_addr_2 = getelementptr i32 %array_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="array_addr_2"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:3 %array_addr_3 = getelementptr i32 %array_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="array_addr_3"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:16 %array_load = load i4 %array_addr

]]></Node>
<StgValue><ssdm name="array_load"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:17 %array_load_1 = load i4 %array_addr_1

]]></Node>
<StgValue><ssdm name="array_load_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:18 %array_load_2 = load i4 %array_addr_2

]]></Node>
<StgValue><ssdm name="array_load_2"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:19 %array_load_3 = load i4 %array_addr_3

]]></Node>
<StgValue><ssdm name="array_load_3"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:32 %tmp = call i32 @GFMul, i4 14, i32 %array_load

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:40 %tmp_0_1 = call i32 @GFMul, i4 14, i32 %array_load_1

]]></Node>
<StgValue><ssdm name="tmp_0_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:64 %tmp_1 = call i32 @GFMul, i4 9, i32 %array_load

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:72 %tmp_1_1 = call i32 @GFMul, i4 9, i32 %array_load_1

]]></Node>
<StgValue><ssdm name="tmp_1_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:96 %tmp_2 = call i32 @GFMul, i4 13, i32 %array_load

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:4 %array_addr_4 = getelementptr i32 %array_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="array_addr_4"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:5 %array_addr_5 = getelementptr i32 %array_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="array_addr_5"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:18 %array_load_2 = load i4 %array_addr_2

]]></Node>
<StgValue><ssdm name="array_load_2"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:19 %array_load_3 = load i4 %array_addr_3

]]></Node>
<StgValue><ssdm name="array_load_3"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:20 %array_load_4 = load i4 %array_addr_4

]]></Node>
<StgValue><ssdm name="array_load_4"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:21 %array_load_5 = load i4 %array_addr_5

]]></Node>
<StgValue><ssdm name="array_load_5"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:48 %tmp_0_2 = call i32 @GFMul, i4 14, i32 %array_load_2

]]></Node>
<StgValue><ssdm name="tmp_0_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:56 %tmp_0_3 = call i32 @GFMul, i4 14, i32 %array_load_3

]]></Node>
<StgValue><ssdm name="tmp_0_3"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:80 %tmp_1_2 = call i32 @GFMul, i4 9, i32 %array_load_2

]]></Node>
<StgValue><ssdm name="tmp_1_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:88 %tmp_1_3 = call i32 @GFMul, i4 9, i32 %array_load_3

]]></Node>
<StgValue><ssdm name="tmp_1_3"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:104 %tmp_2_1 = call i32 @GFMul, i4 13, i32 %array_load_1

]]></Node>
<StgValue><ssdm name="tmp_2_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:6 %array_addr_6 = getelementptr i32 %array_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="array_addr_6"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:7 %array_addr_7 = getelementptr i32 %array_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="array_addr_7"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:20 %array_load_4 = load i4 %array_addr_4

]]></Node>
<StgValue><ssdm name="array_load_4"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:21 %array_load_5 = load i4 %array_addr_5

]]></Node>
<StgValue><ssdm name="array_load_5"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:22 %array_load_6 = load i4 %array_addr_6

]]></Node>
<StgValue><ssdm name="array_load_6"/></StgValue>
</operation>

<operation id="48" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:23 %array_load_7 = load i4 %array_addr_7

]]></Node>
<StgValue><ssdm name="array_load_7"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:33 %tmp_7 = call i32 @GFMul, i4 11, i32 %array_load_4

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:41 %tmp_7_0_1 = call i32 @GFMul, i4 11, i32 %array_load_5

]]></Node>
<StgValue><ssdm name="tmp_7_0_1"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:65 %tmp_7_1 = call i32 @GFMul, i4 14, i32 %array_load_4

]]></Node>
<StgValue><ssdm name="tmp_7_1"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:73 %tmp_7_1_1 = call i32 @GFMul, i4 14, i32 %array_load_5

]]></Node>
<StgValue><ssdm name="tmp_7_1_1"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:97 %tmp_7_2 = call i32 @GFMul, i4 9, i32 %array_load_4

]]></Node>
<StgValue><ssdm name="tmp_7_2"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:8 %array_addr_8 = getelementptr i32 %array_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="array_addr_8"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:9 %array_addr_9 = getelementptr i32 %array_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="array_addr_9"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:22 %array_load_6 = load i4 %array_addr_6

]]></Node>
<StgValue><ssdm name="array_load_6"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:23 %array_load_7 = load i4 %array_addr_7

]]></Node>
<StgValue><ssdm name="array_load_7"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:24 %array_load_8 = load i4 %array_addr_8

]]></Node>
<StgValue><ssdm name="array_load_8"/></StgValue>
</operation>

<operation id="59" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:25 %array_load_9 = load i4 %array_addr_9

]]></Node>
<StgValue><ssdm name="array_load_9"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:49 %tmp_7_0_2 = call i32 @GFMul, i4 11, i32 %array_load_6

]]></Node>
<StgValue><ssdm name="tmp_7_0_2"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:57 %tmp_7_0_3 = call i32 @GFMul, i4 11, i32 %array_load_7

]]></Node>
<StgValue><ssdm name="tmp_7_0_3"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:81 %tmp_7_1_2 = call i32 @GFMul, i4 14, i32 %array_load_6

]]></Node>
<StgValue><ssdm name="tmp_7_1_2"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:89 %tmp_7_1_3 = call i32 @GFMul, i4 14, i32 %array_load_7

]]></Node>
<StgValue><ssdm name="tmp_7_1_3"/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:105 %tmp_7_2_1 = call i32 @GFMul, i4 9, i32 %array_load_5

]]></Node>
<StgValue><ssdm name="tmp_7_2_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:10 %array_addr_10 = getelementptr i32 %array_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="array_addr_10"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:11 %array_addr_11 = getelementptr i32 %array_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="array_addr_11"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:24 %array_load_8 = load i4 %array_addr_8

]]></Node>
<StgValue><ssdm name="array_load_8"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:25 %array_load_9 = load i4 %array_addr_9

]]></Node>
<StgValue><ssdm name="array_load_9"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:26 %array_load_10 = load i4 %array_addr_10

]]></Node>
<StgValue><ssdm name="array_load_10"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:27 %array_load_11 = load i4 %array_addr_11

]]></Node>
<StgValue><ssdm name="array_load_11"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:34 %tmp_8 = call i32 @GFMul, i4 13, i32 %array_load_8

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:42 %tmp_8_0_1 = call i32 @GFMul, i4 13, i32 %array_load_9

]]></Node>
<StgValue><ssdm name="tmp_8_0_1"/></StgValue>
</operation>

<operation id="73" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:66 %tmp_8_1 = call i32 @GFMul, i4 11, i32 %array_load_8

]]></Node>
<StgValue><ssdm name="tmp_8_1"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:74 %tmp_8_1_1 = call i32 @GFMul, i4 11, i32 %array_load_9

]]></Node>
<StgValue><ssdm name="tmp_8_1_1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:98 %tmp_8_2 = call i32 @GFMul, i4 14, i32 %array_load_8

]]></Node>
<StgValue><ssdm name="tmp_8_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="76" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:12 %array_addr_12 = getelementptr i32 %array_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="array_addr_12"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:13 %array_addr_13 = getelementptr i32 %array_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="array_addr_13"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:26 %array_load_10 = load i4 %array_addr_10

]]></Node>
<StgValue><ssdm name="array_load_10"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:27 %array_load_11 = load i4 %array_addr_11

]]></Node>
<StgValue><ssdm name="array_load_11"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:28 %array_load_12 = load i4 %array_addr_12

]]></Node>
<StgValue><ssdm name="array_load_12"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:29 %array_load_13 = load i4 %array_addr_13

]]></Node>
<StgValue><ssdm name="array_load_13"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:50 %tmp_8_0_2 = call i32 @GFMul, i4 13, i32 %array_load_10

]]></Node>
<StgValue><ssdm name="tmp_8_0_2"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:58 %tmp_8_0_3 = call i32 @GFMul, i4 13, i32 %array_load_11

]]></Node>
<StgValue><ssdm name="tmp_8_0_3"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:82 %tmp_8_1_2 = call i32 @GFMul, i4 11, i32 %array_load_10

]]></Node>
<StgValue><ssdm name="tmp_8_1_2"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:90 %tmp_8_1_3 = call i32 @GFMul, i4 11, i32 %array_load_11

]]></Node>
<StgValue><ssdm name="tmp_8_1_3"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:106 %tmp_8_2_1 = call i32 @GFMul, i4 14, i32 %array_load_9

]]></Node>
<StgValue><ssdm name="tmp_8_2_1"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="87" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:14 %array_addr_14 = getelementptr i32 %array_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="array_addr_14"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split6.0:15 %array_addr_15 = getelementptr i32 %array_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="array_addr_15"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:28 %array_load_12 = load i4 %array_addr_12

]]></Node>
<StgValue><ssdm name="array_load_12"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:29 %array_load_13 = load i4 %array_addr_13

]]></Node>
<StgValue><ssdm name="array_load_13"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:30 %array_load_14 = load i4 %array_addr_14

]]></Node>
<StgValue><ssdm name="array_load_14"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:31 %array_load_15 = load i4 %array_addr_15

]]></Node>
<StgValue><ssdm name="array_load_15"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:35 %tmp_9 = call i32 @GFMul, i4 9, i32 %array_load_12

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:36 %xor_ln413 = xor i32 %tmp_7, i32 %tmp

]]></Node>
<StgValue><ssdm name="xor_ln413"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:37 %xor_ln413_2 = xor i32 %tmp_8, i32 %tmp_9

]]></Node>
<StgValue><ssdm name="xor_ln413_2"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:38 %xor_ln413_1 = xor i32 %xor_ln413_2, i32 %xor_ln413

]]></Node>
<StgValue><ssdm name="xor_ln413_1"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:43 %tmp_9_0_1 = call i32 @GFMul, i4 9, i32 %array_load_13

]]></Node>
<StgValue><ssdm name="tmp_9_0_1"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:44 %xor_ln413_4 = xor i32 %tmp_7_0_1, i32 %tmp_0_1

]]></Node>
<StgValue><ssdm name="xor_ln413_4"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:45 %xor_ln413_6 = xor i32 %tmp_8_0_1, i32 %tmp_9_0_1

]]></Node>
<StgValue><ssdm name="xor_ln413_6"/></StgValue>
</operation>

<operation id="100" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:46 %xor_ln413_3 = xor i32 %xor_ln413_6, i32 %xor_ln413_4

]]></Node>
<StgValue><ssdm name="xor_ln413_3"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:67 %tmp_9_1 = call i32 @GFMul, i4 13, i32 %array_load_12

]]></Node>
<StgValue><ssdm name="tmp_9_1"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:68 %xor_ln413_16 = xor i32 %tmp_7_1, i32 %tmp_1

]]></Node>
<StgValue><ssdm name="xor_ln413_16"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:69 %xor_ln413_18 = xor i32 %tmp_8_1, i32 %tmp_9_1

]]></Node>
<StgValue><ssdm name="xor_ln413_18"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:70 %xor_ln413_9 = xor i32 %xor_ln413_18, i32 %xor_ln413_16

]]></Node>
<StgValue><ssdm name="xor_ln413_9"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:75 %tmp_9_1_1 = call i32 @GFMul, i4 13, i32 %array_load_13

]]></Node>
<StgValue><ssdm name="tmp_9_1_1"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:76 %xor_ln413_20 = xor i32 %tmp_7_1_1, i32 %tmp_1_1

]]></Node>
<StgValue><ssdm name="xor_ln413_20"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:77 %xor_ln413_22 = xor i32 %tmp_8_1_1, i32 %tmp_9_1_1

]]></Node>
<StgValue><ssdm name="xor_ln413_22"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:78 %xor_ln413_11 = xor i32 %xor_ln413_22, i32 %xor_ln413_20

]]></Node>
<StgValue><ssdm name="xor_ln413_11"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:99 %tmp_9_2 = call i32 @GFMul, i4 11, i32 %array_load_12

]]></Node>
<StgValue><ssdm name="tmp_9_2"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:100 %xor_ln413_32 = xor i32 %tmp_7_2, i32 %tmp_2

]]></Node>
<StgValue><ssdm name="xor_ln413_32"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:101 %xor_ln413_33 = xor i32 %tmp_8_2, i32 %tmp_9_2

]]></Node>
<StgValue><ssdm name="xor_ln413_33"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:102 %xor_ln413_17 = xor i32 %xor_ln413_33, i32 %xor_ln413_32

]]></Node>
<StgValue><ssdm name="xor_ln413_17"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="113" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:30 %array_load_14 = load i4 %array_addr_14

]]></Node>
<StgValue><ssdm name="array_load_14"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="4">
<![CDATA[
.split6.0:31 %array_load_15 = load i4 %array_addr_15

]]></Node>
<StgValue><ssdm name="array_load_15"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:39 %store_ln412 = store i32 %xor_ln413_1, i4 %array_addr

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="116" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:47 %store_ln412 = store i32 %xor_ln413_3, i4 %array_addr_1

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="117" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:51 %tmp_9_0_2 = call i32 @GFMul, i4 9, i32 %array_load_14

]]></Node>
<StgValue><ssdm name="tmp_9_0_2"/></StgValue>
</operation>

<operation id="118" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:52 %xor_ln413_8 = xor i32 %tmp_7_0_2, i32 %tmp_0_2

]]></Node>
<StgValue><ssdm name="xor_ln413_8"/></StgValue>
</operation>

<operation id="119" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:53 %xor_ln413_10 = xor i32 %tmp_8_0_2, i32 %tmp_9_0_2

]]></Node>
<StgValue><ssdm name="xor_ln413_10"/></StgValue>
</operation>

<operation id="120" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:54 %xor_ln413_5 = xor i32 %xor_ln413_10, i32 %xor_ln413_8

]]></Node>
<StgValue><ssdm name="xor_ln413_5"/></StgValue>
</operation>

<operation id="121" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:59 %tmp_9_0_3 = call i32 @GFMul, i4 9, i32 %array_load_15

]]></Node>
<StgValue><ssdm name="tmp_9_0_3"/></StgValue>
</operation>

<operation id="122" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:60 %xor_ln413_12 = xor i32 %tmp_7_0_3, i32 %tmp_0_3

]]></Node>
<StgValue><ssdm name="xor_ln413_12"/></StgValue>
</operation>

<operation id="123" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:61 %xor_ln413_14 = xor i32 %tmp_8_0_3, i32 %tmp_9_0_3

]]></Node>
<StgValue><ssdm name="xor_ln413_14"/></StgValue>
</operation>

<operation id="124" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:62 %xor_ln413_7 = xor i32 %xor_ln413_14, i32 %xor_ln413_12

]]></Node>
<StgValue><ssdm name="xor_ln413_7"/></StgValue>
</operation>

<operation id="125" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:83 %tmp_9_1_2 = call i32 @GFMul, i4 13, i32 %array_load_14

]]></Node>
<StgValue><ssdm name="tmp_9_1_2"/></StgValue>
</operation>

<operation id="126" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:84 %xor_ln413_24 = xor i32 %tmp_7_1_2, i32 %tmp_1_2

]]></Node>
<StgValue><ssdm name="xor_ln413_24"/></StgValue>
</operation>

<operation id="127" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:85 %xor_ln413_26 = xor i32 %tmp_8_1_2, i32 %tmp_9_1_2

]]></Node>
<StgValue><ssdm name="xor_ln413_26"/></StgValue>
</operation>

<operation id="128" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:86 %xor_ln413_13 = xor i32 %xor_ln413_26, i32 %xor_ln413_24

]]></Node>
<StgValue><ssdm name="xor_ln413_13"/></StgValue>
</operation>

<operation id="129" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:91 %tmp_9_1_3 = call i32 @GFMul, i4 13, i32 %array_load_15

]]></Node>
<StgValue><ssdm name="tmp_9_1_3"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:92 %xor_ln413_28 = xor i32 %tmp_7_1_3, i32 %tmp_1_3

]]></Node>
<StgValue><ssdm name="xor_ln413_28"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:93 %xor_ln413_30 = xor i32 %tmp_8_1_3, i32 %tmp_9_1_3

]]></Node>
<StgValue><ssdm name="xor_ln413_30"/></StgValue>
</operation>

<operation id="132" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:94 %xor_ln413_15 = xor i32 %xor_ln413_30, i32 %xor_ln413_28

]]></Node>
<StgValue><ssdm name="xor_ln413_15"/></StgValue>
</operation>

<operation id="133" st_id="9" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:107 %tmp_9_2_1 = call i32 @GFMul, i4 11, i32 %array_load_13

]]></Node>
<StgValue><ssdm name="tmp_9_2_1"/></StgValue>
</operation>

<operation id="134" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:108 %xor_ln413_34 = xor i32 %tmp_7_2_1, i32 %tmp_2_1

]]></Node>
<StgValue><ssdm name="xor_ln413_34"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:109 %xor_ln413_35 = xor i32 %tmp_8_2_1, i32 %tmp_9_2_1

]]></Node>
<StgValue><ssdm name="xor_ln413_35"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:110 %xor_ln413_19 = xor i32 %xor_ln413_35, i32 %xor_ln413_34

]]></Node>
<StgValue><ssdm name="xor_ln413_19"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="137" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:55 %store_ln412 = store i32 %xor_ln413_5, i4 %array_addr_2

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="138" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:63 %store_ln412 = store i32 %xor_ln413_7, i4 %array_addr_3

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="139" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:112 %tmp_2_2 = call i32 @GFMul, i4 13, i32 %array_load_2

]]></Node>
<StgValue><ssdm name="tmp_2_2"/></StgValue>
</operation>

<operation id="140" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:113 %tmp_7_2_2 = call i32 @GFMul, i4 9, i32 %array_load_6

]]></Node>
<StgValue><ssdm name="tmp_7_2_2"/></StgValue>
</operation>

<operation id="141" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:114 %tmp_8_2_2 = call i32 @GFMul, i4 14, i32 %array_load_10

]]></Node>
<StgValue><ssdm name="tmp_8_2_2"/></StgValue>
</operation>

<operation id="142" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:115 %tmp_9_2_2 = call i32 @GFMul, i4 11, i32 %array_load_14

]]></Node>
<StgValue><ssdm name="tmp_9_2_2"/></StgValue>
</operation>

<operation id="143" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:116 %xor_ln413_36 = xor i32 %tmp_7_2_2, i32 %tmp_2_2

]]></Node>
<StgValue><ssdm name="xor_ln413_36"/></StgValue>
</operation>

<operation id="144" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:117 %xor_ln413_37 = xor i32 %tmp_8_2_2, i32 %tmp_9_2_2

]]></Node>
<StgValue><ssdm name="xor_ln413_37"/></StgValue>
</operation>

<operation id="145" st_id="10" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:118 %xor_ln413_21 = xor i32 %xor_ln413_37, i32 %xor_ln413_36

]]></Node>
<StgValue><ssdm name="xor_ln413_21"/></StgValue>
</operation>

<operation id="146" st_id="10" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:120 %tmp_2_3 = call i32 @GFMul, i4 13, i32 %array_load_3

]]></Node>
<StgValue><ssdm name="tmp_2_3"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="147" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:71 %store_ln412 = store i32 %xor_ln413_9, i4 %array_addr_4

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="148" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:79 %store_ln412 = store i32 %xor_ln413_11, i4 %array_addr_5

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="149" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:121 %tmp_7_2_3 = call i32 @GFMul, i4 9, i32 %array_load_7

]]></Node>
<StgValue><ssdm name="tmp_7_2_3"/></StgValue>
</operation>

<operation id="150" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:122 %tmp_8_2_3 = call i32 @GFMul, i4 14, i32 %array_load_11

]]></Node>
<StgValue><ssdm name="tmp_8_2_3"/></StgValue>
</operation>

<operation id="151" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:123 %tmp_9_2_3 = call i32 @GFMul, i4 11, i32 %array_load_15

]]></Node>
<StgValue><ssdm name="tmp_9_2_3"/></StgValue>
</operation>

<operation id="152" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:124 %xor_ln413_38 = xor i32 %tmp_7_2_3, i32 %tmp_2_3

]]></Node>
<StgValue><ssdm name="xor_ln413_38"/></StgValue>
</operation>

<operation id="153" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:125 %xor_ln413_39 = xor i32 %tmp_8_2_3, i32 %tmp_9_2_3

]]></Node>
<StgValue><ssdm name="xor_ln413_39"/></StgValue>
</operation>

<operation id="154" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:126 %xor_ln413_23 = xor i32 %xor_ln413_39, i32 %xor_ln413_38

]]></Node>
<StgValue><ssdm name="xor_ln413_23"/></StgValue>
</operation>

<operation id="155" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:128 %tmp_3 = call i32 @GFMul, i4 11, i32 %array_load

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="156" st_id="11" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:129 %tmp_7_3 = call i32 @GFMul, i4 13, i32 %array_load_4

]]></Node>
<StgValue><ssdm name="tmp_7_3"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="157" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:87 %store_ln412 = store i32 %xor_ln413_13, i4 %array_addr_6

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="158" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:95 %store_ln412 = store i32 %xor_ln413_15, i4 %array_addr_7

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="159" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:130 %tmp_8_3 = call i32 @GFMul, i4 9, i32 %array_load_8

]]></Node>
<StgValue><ssdm name="tmp_8_3"/></StgValue>
</operation>

<operation id="160" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:131 %tmp_9_3 = call i32 @GFMul, i4 14, i32 %array_load_12

]]></Node>
<StgValue><ssdm name="tmp_9_3"/></StgValue>
</operation>

<operation id="161" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:132 %xor_ln413_40 = xor i32 %tmp_7_3, i32 %tmp_3

]]></Node>
<StgValue><ssdm name="xor_ln413_40"/></StgValue>
</operation>

<operation id="162" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:133 %xor_ln413_41 = xor i32 %tmp_8_3, i32 %tmp_9_3

]]></Node>
<StgValue><ssdm name="xor_ln413_41"/></StgValue>
</operation>

<operation id="163" st_id="12" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:134 %xor_ln413_25 = xor i32 %xor_ln413_41, i32 %xor_ln413_40

]]></Node>
<StgValue><ssdm name="xor_ln413_25"/></StgValue>
</operation>

<operation id="164" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:136 %tmp_3_1 = call i32 @GFMul, i4 11, i32 %array_load_1

]]></Node>
<StgValue><ssdm name="tmp_3_1"/></StgValue>
</operation>

<operation id="165" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:137 %tmp_7_3_1 = call i32 @GFMul, i4 13, i32 %array_load_5

]]></Node>
<StgValue><ssdm name="tmp_7_3_1"/></StgValue>
</operation>

<operation id="166" st_id="12" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:138 %tmp_8_3_1 = call i32 @GFMul, i4 9, i32 %array_load_9

]]></Node>
<StgValue><ssdm name="tmp_8_3_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="167" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:103 %store_ln412 = store i32 %xor_ln413_17, i4 %array_addr_8

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="168" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:111 %store_ln412 = store i32 %xor_ln413_19, i4 %array_addr_9

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="169" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:139 %tmp_9_3_1 = call i32 @GFMul, i4 14, i32 %array_load_13

]]></Node>
<StgValue><ssdm name="tmp_9_3_1"/></StgValue>
</operation>

<operation id="170" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:140 %xor_ln413_42 = xor i32 %tmp_7_3_1, i32 %tmp_3_1

]]></Node>
<StgValue><ssdm name="xor_ln413_42"/></StgValue>
</operation>

<operation id="171" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:141 %xor_ln413_43 = xor i32 %tmp_8_3_1, i32 %tmp_9_3_1

]]></Node>
<StgValue><ssdm name="xor_ln413_43"/></StgValue>
</operation>

<operation id="172" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:142 %xor_ln413_27 = xor i32 %xor_ln413_43, i32 %xor_ln413_42

]]></Node>
<StgValue><ssdm name="xor_ln413_27"/></StgValue>
</operation>

<operation id="173" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:144 %tmp_3_2 = call i32 @GFMul, i4 11, i32 %array_load_2

]]></Node>
<StgValue><ssdm name="tmp_3_2"/></StgValue>
</operation>

<operation id="174" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:145 %tmp_7_3_2 = call i32 @GFMul, i4 13, i32 %array_load_6

]]></Node>
<StgValue><ssdm name="tmp_7_3_2"/></StgValue>
</operation>

<operation id="175" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:146 %tmp_8_3_2 = call i32 @GFMul, i4 9, i32 %array_load_10

]]></Node>
<StgValue><ssdm name="tmp_8_3_2"/></StgValue>
</operation>

<operation id="176" st_id="13" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:147 %tmp_9_3_2 = call i32 @GFMul, i4 14, i32 %array_load_14

]]></Node>
<StgValue><ssdm name="tmp_9_3_2"/></StgValue>
</operation>

<operation id="177" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:148 %xor_ln413_44 = xor i32 %tmp_7_3_2, i32 %tmp_3_2

]]></Node>
<StgValue><ssdm name="xor_ln413_44"/></StgValue>
</operation>

<operation id="178" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:149 %xor_ln413_45 = xor i32 %tmp_8_3_2, i32 %tmp_9_3_2

]]></Node>
<StgValue><ssdm name="xor_ln413_45"/></StgValue>
</operation>

<operation id="179" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:150 %xor_ln413_29 = xor i32 %xor_ln413_45, i32 %xor_ln413_44

]]></Node>
<StgValue><ssdm name="xor_ln413_29"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="180" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:119 %store_ln412 = store i32 %xor_ln413_21, i4 %array_addr_10

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:127 %store_ln412 = store i32 %xor_ln413_23, i4 %array_addr_11

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="154" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:152 %tmp_3_3 = call i32 @GFMul, i4 11, i32 %array_load_3

]]></Node>
<StgValue><ssdm name="tmp_3_3"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:153 %tmp_7_3_3 = call i32 @GFMul, i4 13, i32 %array_load_7

]]></Node>
<StgValue><ssdm name="tmp_7_3_3"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:154 %tmp_8_3_3 = call i32 @GFMul, i4 9, i32 %array_load_11

]]></Node>
<StgValue><ssdm name="tmp_8_3_3"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="4" op_2_bw="32">
<![CDATA[
.split6.0:155 %tmp_9_3_3 = call i32 @GFMul, i4 14, i32 %array_load_15

]]></Node>
<StgValue><ssdm name="tmp_9_3_3"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:156 %xor_ln413_46 = xor i32 %tmp_7_3_3, i32 %tmp_3_3

]]></Node>
<StgValue><ssdm name="xor_ln413_46"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:157 %xor_ln413_47 = xor i32 %tmp_8_3_3, i32 %tmp_9_3_3

]]></Node>
<StgValue><ssdm name="xor_ln413_47"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="160" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split6.0:158 %xor_ln413_31 = xor i32 %xor_ln413_47, i32 %xor_ln413_46

]]></Node>
<StgValue><ssdm name="xor_ln413_31"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="189" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:135 %store_ln412 = store i32 %xor_ln413_25, i4 %array_addr_12

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="190" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:143 %store_ln412 = store i32 %xor_ln413_27, i4 %array_addr_13

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="191" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:151 %store_ln412 = store i32 %xor_ln413_29, i4 %array_addr_14

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="192" st_id="16" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="32" op_1_bw="4" op_2_bw="0">
<![CDATA[
.split6.0:159 %store_ln412 = store i32 %xor_ln413_31, i4 %array_addr_15

]]></Node>
<StgValue><ssdm name="store_ln412"/></StgValue>
</operation>

<operation id="193" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="0">
<![CDATA[
.split6.0:160 %ret_ln417 = ret

]]></Node>
<StgValue><ssdm name="ret_ln417"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
