// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2015-2016 Freescale Semiconductor, Inc.
 * Copyright 2016-2017,2020 NXP
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License as published by
 * the Free Software Foundation; either version 2 of the License, or
 * (at your option) any later version.
 */

/dts-v1/;
#include "fsl-s32v234-evb2016q4.dtsi"

/ {
	compatible = "fsl,s32v234-evb", "fsl,s32v234-evb2016q4", "fsl,s32v234";
};

&fec {
	phy-mode = "rgmii-id";
	status = "okay";
	fixed-link {
		speed=<1000>;
		full-duplex;
	};
	mdio {
		#address-cells = <1>;
		#size-cells = <0>;
		phy0: ethernet-phy@3 {
			reg = <3>;
		};
		/* S32V234EVB, rev 29288, has 6 NXP TJA1102 PHYs.*/
		phy1: ethernet-phy@4 {
			reg = <4>;
			max-speed = <100>;
		};
		phy2: ethernet-phy@5 {
			reg = <5>;
			max-speed = <100>;
		};
		phy3: ethernet-phy@6 {
			reg = <6>;
			max-speed = <100>;
		};
		phy4: ethernet-phy@7 {
			reg = <7>;
			max-speed = <100>;
		};
		/*
		 * This assumes that a HW fix was done on S32V234EVB,
		 * rev 29288 in order to avoid the address conflict
		 * with Micrel PHY.
		 */
		phy5: ethernet-phy@10 {
			reg = <10>;
			max-speed = <100>;
		};
		phy6: ethernet-phy@11 {
			reg = <11>;
			max-speed = <100>;
		};
	};
};

&pinctrl {
	status = "okay";

	s32v234-evb {

		pinctrl_qspi0: qspi0grp {
			fsl,pins = <
				S32V234_PAD_PK5__QSPI_A_CS0
				S32V234_PAD_PF12__QSPI_A_CS1
				S32V234_PAD_PK8__QSPI_A_DATA0_IN
				S32V234_PAD_PK8__QSPI_A_DATA0_OUT
				S32V234_PAD_PK9__QSPI_A_DATA1_IN
				S32V234_PAD_PK9__QSPI_A_DATA1_OUT
				S32V234_PAD_PK10__QSPI_A_DATA2_IN
				S32V234_PAD_PK10__QSPI_A_DATA2_OUT
				S32V234_PAD_PK11__QSPI_A_DATA3_IN
				S32V234_PAD_PK11__QSPI_A_DATA3_OUT
				S32V234_PAD_PK6__QSPI_A_SCK
				S32V234_PAD_PK12__QSPI_B_CS0
				S32V234_PAD_PF13__QSPI_B_CS1
				S32V234_PAD_PK15__QSPI_B_DATA0_IN
				S32V234_PAD_PK15__QSPI_B_DATA0_OUT
				S32V234_PAD_PL0__QSPI_B_DATA1_IN
				S32V234_PAD_PL0__QSPI_B_DATA1_OUT
				S32V234_PAD_PL1__QSPI_B_DATA2_IN
				S32V234_PAD_PL1__QSPI_B_DATA2_OUT
				S32V234_PAD_PL2__QSPI_B_DATA3_IN
				S32V234_PAD_PL2__QSPI_B_DATA3_OUT
				S32V234_PAD_PK13__QSPI_B_SCK
			>;
		};

		pinctrl_viulite0: viulite0grp {
			fsl,pins = <
				S32V234_PAD_PD13__VIU0_EN
				S32V234_PAD_PD13__VIU0_PCLK
				S32V234_PAD_PD14__VIU0_EN
				S32V234_PAD_PD14__VIU0_HSYNC
				S32V234_PAD_PD15__VIU0_EN
				S32V234_PAD_PD15__VIU0_VSYNC
				S32V234_PAD_PE0__VIU0_EN
				S32V234_PAD_PE0__VIU0_D8
				S32V234_PAD_PE1__VIU0_EN
				S32V234_PAD_PE1__VIU0_D9
				S32V234_PAD_PE2__VIU0_EN
				S32V234_PAD_PE2__VIU0_D10
				S32V234_PAD_PE3__VIU0_EN
				S32V234_PAD_PE3__VIU0_D11
				S32V234_PAD_PE4__VIU0_EN
				S32V234_PAD_PE4__VIU0_D12
				S32V234_PAD_PE5__VIU0_EN
				S32V234_PAD_PE5__VIU0_D13
				S32V234_PAD_PE6__VIU0_EN
				S32V234_PAD_PE6__VIU0_D14
				S32V234_PAD_PE7__VIU0_EN
				S32V234_PAD_PE7__VIU0_D15
				S32V234_PAD_PE8__VIU0_EN
				S32V234_PAD_PE8__VIU0_D16
				S32V234_PAD_PE9__VIU0_EN
				S32V234_PAD_PE9__VIU0_D17
				S32V234_PAD_PE10__VIU0_EN
				S32V234_PAD_PE10__VIU0_D18
				S32V234_PAD_PE11__VIU0_EN
				S32V234_PAD_PE11__VIU0_D19
				S32V234_PAD_PE12__VIU0_EN
				S32V234_PAD_PE12__VIU0_D20
				S32V234_PAD_PE13__VIU0_EN
				S32V234_PAD_PE13__VIU0_D21
				S32V234_PAD_PE14__VIU0_EN
				S32V234_PAD_PE14__VIU0_D22
				S32V234_PAD_PE15__VIU0_EN
				S32V234_PAD_PE15__VIU0_D23
				>;
		};

		pinctrl_viulite1: viulite1grp {
			fsl,pins = <
				S32V234_PAD_PF0__VIU1_EN
				S32V234_PAD_PF0__VIU1_PCLK
				S32V234_PAD_PF1__VIU1_EN
				S32V234_PAD_PF1__VIU1_HSYNC
				S32V234_PAD_PF2__VIU1_EN
				S32V234_PAD_PF2__VIU1_VSYNC
				S32V234_PAD_PF3__VIU_EN
				S32V234_PAD_PF3__VIU1_D8
				S32V234_PAD_PF4__VIU_EN
				S32V234_PAD_PF4__VIU1_D9
				S32V234_PAD_PF5__VIU_EN
				S32V234_PAD_PF5__VIU1_D10
				S32V234_PAD_PF6__VIU_EN
				S32V234_PAD_PF6__VIU1_D11
				S32V234_PAD_PF7__VIU1_EN
				S32V234_PAD_PF7__VIU1_D12
				S32V234_PAD_PF8__VIU1_EN
				S32V234_PAD_PF8__VIU1_D13
				S32V234_PAD_PF9__VIU1_EN
				S32V234_PAD_PF9__VIU1_D14
				S32V234_PAD_PF10__VIU1_EN
				S32V234_PAD_PF10__VIU1_D15
				S32V234_PAD_PF11__VIU1_EN
				S32V234_PAD_PF11__VIU1_D16
				S32V234_PAD_PF12__VIU1_EN
				S32V234_PAD_PF12__VIU1_D17
				S32V234_PAD_PF13__VIU1_EN
				S32V234_PAD_PF13__VIU1_D18
				S32V234_PAD_PF14__VIU1_EN
				S32V234_PAD_PF14__VIU1_D19
				S32V234_PAD_PF15__VIU1_EN
				S32V234_PAD_PF15__VIU1_D20
				S32V234_PAD_PG0__VIU1_EN
				S32V234_PAD_PG0__VIU1_D21
				S32V234_PAD_PG1__VIU1_EN
				S32V234_PAD_PG1__VIU1_D22
				S32V234_PAD_PG2__VIU1_EN
				S32V234_PAD_PG2__VIU1_D23
				>;
		};

	};
};

&spi0 {
	#address-cells = <1>;
	#size-cells = <0>;

	sja1105p@0 {
		compatible = "nxp,sja1105p-switch";
		spi-max-frequency = <0x3D0900>; // 4000000
		spi-cpha;
		fsl,spi-cs-sck-delay = <100>;
		fsl,spi-sck-cs-delay = <100>;

		reg = <0>;
		port-0 {
			is-host = <0x1>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-1 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-2 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-3 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-4 {
			is-host = <0x0>;
			null-phy = <0x0>;
			phy-ref = < &phy0 >;
		};
	};

	sja1105p@5 {
		compatible = "nxp,sja1105p-switch";
		spi-max-frequency = <0x3D0900>;
		spi-cpha;
		fsl,spi-cs-sck-delay = <100>;
		fsl,spi-sck-cs-delay = <100>;

		reg = <5>;
		port-0 {
			is-host = <0x1>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-1 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-2 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-3 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
		port-4 {
			is-host = <0x0>;
			null-phy = <0x1>;
			phy-ref = < 0 >;
		};
	};

	spidev04: spidev@4 {
		compatible = "rohm,dh2228fv";
		spi-max-frequency = <4000000>;
		reg = <4>;
	};
};

&viulite0{
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_viulite0>;
	status = "okay";
};

&viulite1{
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_viulite1>;
	status = "okay";
};

&pinctrl {
	status = "okay";

	s32v234-evb29288 {

		pinctrl_dcu: dcugrp {
			fsl,pins = <
				S32V234_PAD_PH8__DCU_HSYNC_C1
				S32V234_PAD_PH9__DCU_VSYNC_C2
				S32V234_PAD_PH10__DCU_DE_C3
				S32V234_PAD_PH12__DCU_PCLK_D1_DSE_80
				S32V234_PAD_PH13__DCU_R0_D2
				S32V234_PAD_PH14__DCU_R1_D3
				S32V234_PAD_PH15__DCU_R2_D4
				S32V234_PAD_PJ0__DCU_R3_D5
				S32V234_PAD_PJ1__DCU_R4_D6
				S32V234_PAD_PJ2__DCU_R5_D7
				S32V234_PAD_PJ3__DCU_R6_D8
				S32V234_PAD_PJ4__DCU_R7_D9
				S32V234_PAD_PJ5__DCU_G0_D10
				S32V234_PAD_PJ6__DCU_G1_D11
				S32V234_PAD_PJ7__DCU_G2_D12
				S32V234_PAD_PJ8__DCU_G3_D13
				S32V234_PAD_PJ9__DCU_G4_D14
				S32V234_PAD_PJ10__DCU_G5_D15
				S32V234_PAD_PJ11__DCU_G6_D16
				S32V234_PAD_PJ12__DCU_G7_D17
				S32V234_PAD_PJ13__DCU_B0_D18
				S32V234_PAD_PJ14__DCU_B1_D19
				S32V234_PAD_PJ15__DCU_B2_D20
				S32V234_PAD_PK0__DCU_B3_D21
				S32V234_PAD_PK1__DCU_B4_D22
				S32V234_PAD_PK2__DCU_B5_D23
				S32V234_PAD_PK3__DCU_B6_D24
				S32V234_PAD_PK4__DCU_B7_D25
				>;
		};
	};
};

/*
&qspi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_qspi0>;
	status = "okay";

	flash0: s25fl512s@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spansion,s25fl512s";
		spi-max-frequency = <66000000>;
		m25p,fast-read;

		partition@0 {
			label = "u-boot";
			reg = <0x0 0x80000>;
		};

		partition@80000 {
			label = "env";
			reg = <0x80000 0x40000>;
		};

		partition@100000 {
			label = "kernel";
			reg = <0x100000 0xA00000>;
		};

		partition@B00000 {
			label = "dtb";
			reg = <0xB00000 0x40000>;
		};

		partition@C00000 {
			label = "rootfs";
			reg = <0xC00000 0x3400000>;
		};
	};

	flash1: s25fl512s@1 {
		reg = <1>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "spansion,s25fl512s";
		spi-max-frequency = <66000000>;
		m25p,fast-read;
	};
};
*/
